
SPI_LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af08  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001d740  0800b098  0800b098  0000c098  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080287d8  080287d8  0002a08c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080287d8  080287d8  000297d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080287e0  080287e0  0002a08c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080287e0  080287e0  000297e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080287e4  080287e4  000297e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  080287e8  0002a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002a08c  2**0
                  CONTENTS
 10 .bss          00001db8  2000008c  2000008c  0002a08c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001e44  20001e44  0002a08c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002a08c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00020872  00000000  00000000  0002a0bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003bac  00000000  00000000  0004a92e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013f8  00000000  00000000  0004e4e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e7b  00000000  00000000  0004f8d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000243e0  00000000  00000000  00050753  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018638  00000000  00000000  00074b33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e0ee3  00000000  00000000  0008d16b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000bc  00000000  00000000  0016e04e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000060e4  00000000  00000000  0016e10c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  001741f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    0000391c  00000000  00000000  00174255  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 000001b0  00000000  00000000  00177b71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000008c 	.word	0x2000008c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b080 	.word	0x0800b080

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000090 	.word	0x20000090
 80001cc:	0800b080 	.word	0x0800b080

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2iz>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b24:	d215      	bcs.n	8000b52 <__aeabi_d2iz+0x36>
 8000b26:	d511      	bpl.n	8000b4c <__aeabi_d2iz+0x30>
 8000b28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d912      	bls.n	8000b58 <__aeabi_d2iz+0x3c>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b42:	fa23 f002 	lsr.w	r0, r3, r2
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d105      	bne.n	8000b64 <__aeabi_d2iz+0x48>
 8000b58:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	bf08      	it	eq
 8000b5e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2uiz>:
 8000b6c:	004a      	lsls	r2, r1, #1
 8000b6e:	d211      	bcs.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b74:	d211      	bcs.n	8000b9a <__aeabi_d2uiz+0x2e>
 8000b76:	d50d      	bpl.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b78:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d40e      	bmi.n	8000ba0 <__aeabi_d2uiz+0x34>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	4770      	bx	lr
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9e:	d102      	bne.n	8000ba6 <__aeabi_d2uiz+0x3a>
 8000ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba4:	4770      	bx	lr
 8000ba6:	f04f 0000 	mov.w	r0, #0
 8000baa:	4770      	bx	lr

08000bac <__aeabi_d2f>:
 8000bac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bb0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb4:	bf24      	itt	cs
 8000bb6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bba:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bbe:	d90d      	bls.n	8000bdc <__aeabi_d2f+0x30>
 8000bc0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bcc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bd0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd4:	bf08      	it	eq
 8000bd6:	f020 0001 	biceq.w	r0, r0, #1
 8000bda:	4770      	bx	lr
 8000bdc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000be0:	d121      	bne.n	8000c26 <__aeabi_d2f+0x7a>
 8000be2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be6:	bfbc      	itt	lt
 8000be8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bec:	4770      	bxlt	lr
 8000bee:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bf2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf6:	f1c2 0218 	rsb	r2, r2, #24
 8000bfa:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c02:	fa20 f002 	lsr.w	r0, r0, r2
 8000c06:	bf18      	it	ne
 8000c08:	f040 0001 	orrne.w	r0, r0, #1
 8000c0c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c10:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c14:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c18:	ea40 000c 	orr.w	r0, r0, ip
 8000c1c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c20:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c24:	e7cc      	b.n	8000bc0 <__aeabi_d2f+0x14>
 8000c26:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c2a:	d107      	bne.n	8000c3c <__aeabi_d2f+0x90>
 8000c2c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c30:	bf1e      	ittt	ne
 8000c32:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c36:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c3a:	4770      	bxne	lr
 8000c3c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c40:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c44:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop

08000c4c <__aeabi_uldivmod>:
 8000c4c:	b953      	cbnz	r3, 8000c64 <__aeabi_uldivmod+0x18>
 8000c4e:	b94a      	cbnz	r2, 8000c64 <__aeabi_uldivmod+0x18>
 8000c50:	2900      	cmp	r1, #0
 8000c52:	bf08      	it	eq
 8000c54:	2800      	cmpeq	r0, #0
 8000c56:	bf1c      	itt	ne
 8000c58:	f04f 31ff 	movne.w	r1, #4294967295
 8000c5c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c60:	f000 b988 	b.w	8000f74 <__aeabi_idiv0>
 8000c64:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c68:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c6c:	f000 f806 	bl	8000c7c <__udivmoddi4>
 8000c70:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c78:	b004      	add	sp, #16
 8000c7a:	4770      	bx	lr

08000c7c <__udivmoddi4>:
 8000c7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c80:	9d08      	ldr	r5, [sp, #32]
 8000c82:	468e      	mov	lr, r1
 8000c84:	4604      	mov	r4, r0
 8000c86:	4688      	mov	r8, r1
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d14a      	bne.n	8000d22 <__udivmoddi4+0xa6>
 8000c8c:	428a      	cmp	r2, r1
 8000c8e:	4617      	mov	r7, r2
 8000c90:	d962      	bls.n	8000d58 <__udivmoddi4+0xdc>
 8000c92:	fab2 f682 	clz	r6, r2
 8000c96:	b14e      	cbz	r6, 8000cac <__udivmoddi4+0x30>
 8000c98:	f1c6 0320 	rsb	r3, r6, #32
 8000c9c:	fa01 f806 	lsl.w	r8, r1, r6
 8000ca0:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca4:	40b7      	lsls	r7, r6
 8000ca6:	ea43 0808 	orr.w	r8, r3, r8
 8000caa:	40b4      	lsls	r4, r6
 8000cac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb0:	fa1f fc87 	uxth.w	ip, r7
 8000cb4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb8:	0c23      	lsrs	r3, r4, #16
 8000cba:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cbe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cc2:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc6:	429a      	cmp	r2, r3
 8000cc8:	d909      	bls.n	8000cde <__udivmoddi4+0x62>
 8000cca:	18fb      	adds	r3, r7, r3
 8000ccc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cd0:	f080 80ea 	bcs.w	8000ea8 <__udivmoddi4+0x22c>
 8000cd4:	429a      	cmp	r2, r3
 8000cd6:	f240 80e7 	bls.w	8000ea8 <__udivmoddi4+0x22c>
 8000cda:	3902      	subs	r1, #2
 8000cdc:	443b      	add	r3, r7
 8000cde:	1a9a      	subs	r2, r3, r2
 8000ce0:	b2a3      	uxth	r3, r4
 8000ce2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cf2:	459c      	cmp	ip, r3
 8000cf4:	d909      	bls.n	8000d0a <__udivmoddi4+0x8e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cfc:	f080 80d6 	bcs.w	8000eac <__udivmoddi4+0x230>
 8000d00:	459c      	cmp	ip, r3
 8000d02:	f240 80d3 	bls.w	8000eac <__udivmoddi4+0x230>
 8000d06:	443b      	add	r3, r7
 8000d08:	3802      	subs	r0, #2
 8000d0a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0e:	eba3 030c 	sub.w	r3, r3, ip
 8000d12:	2100      	movs	r1, #0
 8000d14:	b11d      	cbz	r5, 8000d1e <__udivmoddi4+0xa2>
 8000d16:	40f3      	lsrs	r3, r6
 8000d18:	2200      	movs	r2, #0
 8000d1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d905      	bls.n	8000d32 <__udivmoddi4+0xb6>
 8000d26:	b10d      	cbz	r5, 8000d2c <__udivmoddi4+0xb0>
 8000d28:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e7f5      	b.n	8000d1e <__udivmoddi4+0xa2>
 8000d32:	fab3 f183 	clz	r1, r3
 8000d36:	2900      	cmp	r1, #0
 8000d38:	d146      	bne.n	8000dc8 <__udivmoddi4+0x14c>
 8000d3a:	4573      	cmp	r3, lr
 8000d3c:	d302      	bcc.n	8000d44 <__udivmoddi4+0xc8>
 8000d3e:	4282      	cmp	r2, r0
 8000d40:	f200 8105 	bhi.w	8000f4e <__udivmoddi4+0x2d2>
 8000d44:	1a84      	subs	r4, r0, r2
 8000d46:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	4690      	mov	r8, r2
 8000d4e:	2d00      	cmp	r5, #0
 8000d50:	d0e5      	beq.n	8000d1e <__udivmoddi4+0xa2>
 8000d52:	e9c5 4800 	strd	r4, r8, [r5]
 8000d56:	e7e2      	b.n	8000d1e <__udivmoddi4+0xa2>
 8000d58:	2a00      	cmp	r2, #0
 8000d5a:	f000 8090 	beq.w	8000e7e <__udivmoddi4+0x202>
 8000d5e:	fab2 f682 	clz	r6, r2
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f040 80a4 	bne.w	8000eb0 <__udivmoddi4+0x234>
 8000d68:	1a8a      	subs	r2, r1, r2
 8000d6a:	0c03      	lsrs	r3, r0, #16
 8000d6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d70:	b280      	uxth	r0, r0
 8000d72:	b2bc      	uxth	r4, r7
 8000d74:	2101      	movs	r1, #1
 8000d76:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d7a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d82:	fb04 f20c 	mul.w	r2, r4, ip
 8000d86:	429a      	cmp	r2, r3
 8000d88:	d907      	bls.n	8000d9a <__udivmoddi4+0x11e>
 8000d8a:	18fb      	adds	r3, r7, r3
 8000d8c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d90:	d202      	bcs.n	8000d98 <__udivmoddi4+0x11c>
 8000d92:	429a      	cmp	r2, r3
 8000d94:	f200 80e0 	bhi.w	8000f58 <__udivmoddi4+0x2dc>
 8000d98:	46c4      	mov	ip, r8
 8000d9a:	1a9b      	subs	r3, r3, r2
 8000d9c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000da0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da8:	fb02 f404 	mul.w	r4, r2, r4
 8000dac:	429c      	cmp	r4, r3
 8000dae:	d907      	bls.n	8000dc0 <__udivmoddi4+0x144>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x142>
 8000db8:	429c      	cmp	r4, r3
 8000dba:	f200 80ca 	bhi.w	8000f52 <__udivmoddi4+0x2d6>
 8000dbe:	4602      	mov	r2, r0
 8000dc0:	1b1b      	subs	r3, r3, r4
 8000dc2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc6:	e7a5      	b.n	8000d14 <__udivmoddi4+0x98>
 8000dc8:	f1c1 0620 	rsb	r6, r1, #32
 8000dcc:	408b      	lsls	r3, r1
 8000dce:	fa22 f706 	lsr.w	r7, r2, r6
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd8:	fa20 f306 	lsr.w	r3, r0, r6
 8000ddc:	fa2e fe06 	lsr.w	lr, lr, r6
 8000de0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de4:	4323      	orrs	r3, r4
 8000de6:	fa00 f801 	lsl.w	r8, r0, r1
 8000dea:	fa1f fc87 	uxth.w	ip, r7
 8000dee:	fbbe f0f9 	udiv	r0, lr, r9
 8000df2:	0c1c      	lsrs	r4, r3, #16
 8000df4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dfc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e00:	45a6      	cmp	lr, r4
 8000e02:	fa02 f201 	lsl.w	r2, r2, r1
 8000e06:	d909      	bls.n	8000e1c <__udivmoddi4+0x1a0>
 8000e08:	193c      	adds	r4, r7, r4
 8000e0a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0e:	f080 809c 	bcs.w	8000f4a <__udivmoddi4+0x2ce>
 8000e12:	45a6      	cmp	lr, r4
 8000e14:	f240 8099 	bls.w	8000f4a <__udivmoddi4+0x2ce>
 8000e18:	3802      	subs	r0, #2
 8000e1a:	443c      	add	r4, r7
 8000e1c:	eba4 040e 	sub.w	r4, r4, lr
 8000e20:	fa1f fe83 	uxth.w	lr, r3
 8000e24:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e28:	fb09 4413 	mls	r4, r9, r3, r4
 8000e2c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e30:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e34:	45a4      	cmp	ip, r4
 8000e36:	d908      	bls.n	8000e4a <__udivmoddi4+0x1ce>
 8000e38:	193c      	adds	r4, r7, r4
 8000e3a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3e:	f080 8082 	bcs.w	8000f46 <__udivmoddi4+0x2ca>
 8000e42:	45a4      	cmp	ip, r4
 8000e44:	d97f      	bls.n	8000f46 <__udivmoddi4+0x2ca>
 8000e46:	3b02      	subs	r3, #2
 8000e48:	443c      	add	r4, r7
 8000e4a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4e:	eba4 040c 	sub.w	r4, r4, ip
 8000e52:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e56:	4564      	cmp	r4, ip
 8000e58:	4673      	mov	r3, lr
 8000e5a:	46e1      	mov	r9, ip
 8000e5c:	d362      	bcc.n	8000f24 <__udivmoddi4+0x2a8>
 8000e5e:	d05f      	beq.n	8000f20 <__udivmoddi4+0x2a4>
 8000e60:	b15d      	cbz	r5, 8000e7a <__udivmoddi4+0x1fe>
 8000e62:	ebb8 0203 	subs.w	r2, r8, r3
 8000e66:	eb64 0409 	sbc.w	r4, r4, r9
 8000e6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6e:	fa22 f301 	lsr.w	r3, r2, r1
 8000e72:	431e      	orrs	r6, r3
 8000e74:	40cc      	lsrs	r4, r1
 8000e76:	e9c5 6400 	strd	r6, r4, [r5]
 8000e7a:	2100      	movs	r1, #0
 8000e7c:	e74f      	b.n	8000d1e <__udivmoddi4+0xa2>
 8000e7e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e82:	0c01      	lsrs	r1, r0, #16
 8000e84:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e88:	b280      	uxth	r0, r0
 8000e8a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8e:	463b      	mov	r3, r7
 8000e90:	4638      	mov	r0, r7
 8000e92:	463c      	mov	r4, r7
 8000e94:	46b8      	mov	r8, r7
 8000e96:	46be      	mov	lr, r7
 8000e98:	2620      	movs	r6, #32
 8000e9a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9e:	eba2 0208 	sub.w	r2, r2, r8
 8000ea2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea6:	e766      	b.n	8000d76 <__udivmoddi4+0xfa>
 8000ea8:	4601      	mov	r1, r0
 8000eaa:	e718      	b.n	8000cde <__udivmoddi4+0x62>
 8000eac:	4610      	mov	r0, r2
 8000eae:	e72c      	b.n	8000d0a <__udivmoddi4+0x8e>
 8000eb0:	f1c6 0220 	rsb	r2, r6, #32
 8000eb4:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb8:	40b7      	lsls	r7, r6
 8000eba:	40b1      	lsls	r1, r6
 8000ebc:	fa20 f202 	lsr.w	r2, r0, r2
 8000ec0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec4:	430a      	orrs	r2, r1
 8000ec6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000eca:	b2bc      	uxth	r4, r7
 8000ecc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ed0:	0c11      	lsrs	r1, r2, #16
 8000ed2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed6:	fb08 f904 	mul.w	r9, r8, r4
 8000eda:	40b0      	lsls	r0, r6
 8000edc:	4589      	cmp	r9, r1
 8000ede:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ee2:	b280      	uxth	r0, r0
 8000ee4:	d93e      	bls.n	8000f64 <__udivmoddi4+0x2e8>
 8000ee6:	1879      	adds	r1, r7, r1
 8000ee8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000eec:	d201      	bcs.n	8000ef2 <__udivmoddi4+0x276>
 8000eee:	4589      	cmp	r9, r1
 8000ef0:	d81f      	bhi.n	8000f32 <__udivmoddi4+0x2b6>
 8000ef2:	eba1 0109 	sub.w	r1, r1, r9
 8000ef6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efa:	fb09 f804 	mul.w	r8, r9, r4
 8000efe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f02:	b292      	uxth	r2, r2
 8000f04:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f08:	4542      	cmp	r2, r8
 8000f0a:	d229      	bcs.n	8000f60 <__udivmoddi4+0x2e4>
 8000f0c:	18ba      	adds	r2, r7, r2
 8000f0e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f12:	d2c4      	bcs.n	8000e9e <__udivmoddi4+0x222>
 8000f14:	4542      	cmp	r2, r8
 8000f16:	d2c2      	bcs.n	8000e9e <__udivmoddi4+0x222>
 8000f18:	f1a9 0102 	sub.w	r1, r9, #2
 8000f1c:	443a      	add	r2, r7
 8000f1e:	e7be      	b.n	8000e9e <__udivmoddi4+0x222>
 8000f20:	45f0      	cmp	r8, lr
 8000f22:	d29d      	bcs.n	8000e60 <__udivmoddi4+0x1e4>
 8000f24:	ebbe 0302 	subs.w	r3, lr, r2
 8000f28:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f2c:	3801      	subs	r0, #1
 8000f2e:	46e1      	mov	r9, ip
 8000f30:	e796      	b.n	8000e60 <__udivmoddi4+0x1e4>
 8000f32:	eba7 0909 	sub.w	r9, r7, r9
 8000f36:	4449      	add	r1, r9
 8000f38:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f3c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f40:	fb09 f804 	mul.w	r8, r9, r4
 8000f44:	e7db      	b.n	8000efe <__udivmoddi4+0x282>
 8000f46:	4673      	mov	r3, lr
 8000f48:	e77f      	b.n	8000e4a <__udivmoddi4+0x1ce>
 8000f4a:	4650      	mov	r0, sl
 8000f4c:	e766      	b.n	8000e1c <__udivmoddi4+0x1a0>
 8000f4e:	4608      	mov	r0, r1
 8000f50:	e6fd      	b.n	8000d4e <__udivmoddi4+0xd2>
 8000f52:	443b      	add	r3, r7
 8000f54:	3a02      	subs	r2, #2
 8000f56:	e733      	b.n	8000dc0 <__udivmoddi4+0x144>
 8000f58:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f5c:	443b      	add	r3, r7
 8000f5e:	e71c      	b.n	8000d9a <__udivmoddi4+0x11e>
 8000f60:	4649      	mov	r1, r9
 8000f62:	e79c      	b.n	8000e9e <__udivmoddi4+0x222>
 8000f64:	eba1 0109 	sub.w	r1, r1, r9
 8000f68:	46c4      	mov	ip, r8
 8000f6a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6e:	fb09 f804 	mul.w	r8, r9, r4
 8000f72:	e7c4      	b.n	8000efe <__udivmoddi4+0x282>

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <spi_update>:
#include "Config.h"

uint8_t spi_led_buffer[BUFFER_SIZE];

void spi_update(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
	extern SPI_HandleTypeDef hspi3;
    // Start the DMA transfer
    HAL_SPI_Transmit_DMA(&hspi3, spi_led_buffer, BUFFER_SIZE);
 8000f7c:	2280      	movs	r2, #128	@ 0x80
 8000f7e:	4903      	ldr	r1, [pc, #12]	@ (8000f8c <spi_update+0x14>)
 8000f80:	4803      	ldr	r0, [pc, #12]	@ (8000f90 <spi_update+0x18>)
 8000f82:	f004 f967 	bl	8005254 <HAL_SPI_Transmit_DMA>
}
 8000f86:	bf00      	nop
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	200000a8 	.word	0x200000a8
 8000f90:	20001b00 	.word	0x20001b00

08000f94 <spi_set_led>:

void spi_set_led(uint16_t index, uint8_t r, uint8_t g, uint8_t b, uint8_t brightness)
{
 8000f94:	b490      	push	{r4, r7}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	4604      	mov	r4, r0
 8000f9c:	4608      	mov	r0, r1
 8000f9e:	4611      	mov	r1, r2
 8000fa0:	461a      	mov	r2, r3
 8000fa2:	4623      	mov	r3, r4
 8000fa4:	80fb      	strh	r3, [r7, #6]
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	717b      	strb	r3, [r7, #5]
 8000faa:	460b      	mov	r3, r1
 8000fac:	713b      	strb	r3, [r7, #4]
 8000fae:	4613      	mov	r3, r2
 8000fb0:	70fb      	strb	r3, [r7, #3]
    if (index < 0 || index >= NUM_LEDS) {
 8000fb2:	88fb      	ldrh	r3, [r7, #6]
 8000fb4:	2b1d      	cmp	r3, #29
 8000fb6:	d81c      	bhi.n	8000ff2 <spi_set_led+0x5e>
        return; // Out of bounds
    }

    // Calculate the starting position for this LED in the buffer
    // (skip the 4-byte start frame)
    uint32_t pos = START_FRAME_SIZE + (index * LED_FRAME_SIZE);
 8000fb8:	88fb      	ldrh	r3, [r7, #6]
 8000fba:	3301      	adds	r3, #1
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	60fb      	str	r3, [r7, #12]
    // Byte 0: 0xE0 (Global Brightness, 5 bits)
    // Byte 1: Blue (0-255)
    // Byte 2: Green (0-255)
    // Byte 3: Red (0-255)

    spi_led_buffer[pos + 0] = 0xE0 | (brightness & 0x1F); // Brightness (masked to 5 bits)
 8000fc0:	7e3b      	ldrb	r3, [r7, #24]
 8000fc2:	f063 031f 	orn	r3, r3, #31
 8000fc6:	b2d9      	uxtb	r1, r3
 8000fc8:	4a0c      	ldr	r2, [pc, #48]	@ (8000ffc <spi_set_led+0x68>)
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	4413      	add	r3, r2
 8000fce:	460a      	mov	r2, r1
 8000fd0:	701a      	strb	r2, [r3, #0]
    spi_led_buffer[pos + 1] = b;
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	3301      	adds	r3, #1
 8000fd6:	4909      	ldr	r1, [pc, #36]	@ (8000ffc <spi_set_led+0x68>)
 8000fd8:	78fa      	ldrb	r2, [r7, #3]
 8000fda:	54ca      	strb	r2, [r1, r3]
    spi_led_buffer[pos + 2] = g;
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	3302      	adds	r3, #2
 8000fe0:	4906      	ldr	r1, [pc, #24]	@ (8000ffc <spi_set_led+0x68>)
 8000fe2:	793a      	ldrb	r2, [r7, #4]
 8000fe4:	54ca      	strb	r2, [r1, r3]
    spi_led_buffer[pos + 3] = r;
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	3303      	adds	r3, #3
 8000fea:	4904      	ldr	r1, [pc, #16]	@ (8000ffc <spi_set_led+0x68>)
 8000fec:	797a      	ldrb	r2, [r7, #5]
 8000fee:	54ca      	strb	r2, [r1, r3]
 8000ff0:	e000      	b.n	8000ff4 <spi_set_led+0x60>
        return; // Out of bounds
 8000ff2:	bf00      	nop
}
 8000ff4:	3710      	adds	r7, #16
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bc90      	pop	{r4, r7}
 8000ffa:	4770      	bx	lr
 8000ffc:	200000a8 	.word	0x200000a8

08001000 <usart_set_led>:
extern USART_HandleTypeDef husart6;

uint8_t usart_led_buffer[BUFFER_SIZE];

void usart_set_led(uint16_t index, uint8_t r, uint8_t g, uint8_t b, uint8_t brightness)
{
 8001000:	b490      	push	{r4, r7}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	4604      	mov	r4, r0
 8001008:	4608      	mov	r0, r1
 800100a:	4611      	mov	r1, r2
 800100c:	461a      	mov	r2, r3
 800100e:	4623      	mov	r3, r4
 8001010:	80fb      	strh	r3, [r7, #6]
 8001012:	4603      	mov	r3, r0
 8001014:	717b      	strb	r3, [r7, #5]
 8001016:	460b      	mov	r3, r1
 8001018:	713b      	strb	r3, [r7, #4]
 800101a:	4613      	mov	r3, r2
 800101c:	70fb      	strb	r3, [r7, #3]
    if (index >= NUM_LEDS) {
 800101e:	88fb      	ldrh	r3, [r7, #6]
 8001020:	2b1d      	cmp	r3, #29
 8001022:	d81c      	bhi.n	800105e <usart_set_led+0x5e>
        return;
    }

    uint32_t pos = START_FRAME_SIZE + (index * LED_FRAME_SIZE);
 8001024:	88fb      	ldrh	r3, [r7, #6]
 8001026:	3301      	adds	r3, #1
 8001028:	009b      	lsls	r3, r3, #2
 800102a:	60fb      	str	r3, [r7, #12]

    usart_led_buffer[pos + 0] = 0b11100000 | (brightness & 0x1F);
 800102c:	7e3b      	ldrb	r3, [r7, #24]
 800102e:	f063 031f 	orn	r3, r3, #31
 8001032:	b2d9      	uxtb	r1, r3
 8001034:	4a0c      	ldr	r2, [pc, #48]	@ (8001068 <usart_set_led+0x68>)
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	4413      	add	r3, r2
 800103a:	460a      	mov	r2, r1
 800103c:	701a      	strb	r2, [r3, #0]
    usart_led_buffer[pos + 1] = b;
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	3301      	adds	r3, #1
 8001042:	4909      	ldr	r1, [pc, #36]	@ (8001068 <usart_set_led+0x68>)
 8001044:	78fa      	ldrb	r2, [r7, #3]
 8001046:	54ca      	strb	r2, [r1, r3]
    usart_led_buffer[pos + 2] = g;
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	3302      	adds	r3, #2
 800104c:	4906      	ldr	r1, [pc, #24]	@ (8001068 <usart_set_led+0x68>)
 800104e:	793a      	ldrb	r2, [r7, #4]
 8001050:	54ca      	strb	r2, [r1, r3]
    usart_led_buffer[pos + 3] = r;
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	3303      	adds	r3, #3
 8001056:	4904      	ldr	r1, [pc, #16]	@ (8001068 <usart_set_led+0x68>)
 8001058:	797a      	ldrb	r2, [r7, #5]
 800105a:	54ca      	strb	r2, [r1, r3]
 800105c:	e000      	b.n	8001060 <usart_set_led+0x60>
        return;
 800105e:	bf00      	nop
}
 8001060:	3710      	adds	r7, #16
 8001062:	46bd      	mov	sp, r7
 8001064:	bc90      	pop	{r4, r7}
 8001066:	4770      	bx	lr
 8001068:	20000128 	.word	0x20000128

0800106c <usart_update>:

void usart_update(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
    // Wait for any previous DMA transfer to finish
    // Note: We check HAL_UART_STATE_BUSY_TX
    while (HAL_USART_GetState(&husart6) == HAL_USART_STATE_BUSY_TX);
 8001070:	bf00      	nop
 8001072:	4806      	ldr	r0, [pc, #24]	@ (800108c <usart_update+0x20>)
 8001074:	f006 f8fc 	bl	8007270 <HAL_USART_GetState>
 8001078:	4603      	mov	r3, r0
 800107a:	2b12      	cmp	r3, #18
 800107c:	d0f9      	beq.n	8001072 <usart_update+0x6>

    // Start the DMA transfer using the UART HAL function
    HAL_USART_Transmit_DMA(&husart6, usart_led_buffer, BUFFER_SIZE);
 800107e:	2280      	movs	r2, #128	@ 0x80
 8001080:	4903      	ldr	r1, [pc, #12]	@ (8001090 <usart_update+0x24>)
 8001082:	4802      	ldr	r0, [pc, #8]	@ (800108c <usart_update+0x20>)
 8001084:	f005 ff24 	bl	8006ed0 <HAL_USART_Transmit_DMA>
}
 8001088:	bf00      	nop
 800108a:	bd80      	pop	{r7, pc}
 800108c:	20001c48 	.word	0x20001c48
 8001090:	20000128 	.word	0x20000128

08001094 <update_all_strips>:
// ============================================================
// 1. CC HM C BN (PHI T  U)
// ============================================================

// Hm y d liu ra phn cng (Sa li undefined reference cho button.h)
void update_all_strips(void) {
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
    spi_update();
 8001098:	f7ff ff6e 	bl	8000f78 <spi_update>
    usart_update();
 800109c:	f7ff ffe6 	bl	800106c <usart_update>
}
 80010a0:	bf00      	nop
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <set_pixel_color>:

// Hm set mu trung gian
void set_pixel_color(uint8_t strip_type, uint16_t index, uint8_t r, uint8_t g, uint8_t b, uint8_t brightness) {
 80010a4:	b590      	push	{r4, r7, lr}
 80010a6:	b085      	sub	sp, #20
 80010a8:	af02      	add	r7, sp, #8
 80010aa:	4604      	mov	r4, r0
 80010ac:	4608      	mov	r0, r1
 80010ae:	4611      	mov	r1, r2
 80010b0:	461a      	mov	r2, r3
 80010b2:	4623      	mov	r3, r4
 80010b4:	71fb      	strb	r3, [r7, #7]
 80010b6:	4603      	mov	r3, r0
 80010b8:	80bb      	strh	r3, [r7, #4]
 80010ba:	460b      	mov	r3, r1
 80010bc:	71bb      	strb	r3, [r7, #6]
 80010be:	4613      	mov	r3, r2
 80010c0:	70fb      	strb	r3, [r7, #3]
    if (strip_type == STRIP_SPI) spi_set_led(index, r, g, b, brightness);
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d109      	bne.n	80010dc <set_pixel_color+0x38>
 80010c8:	7e3c      	ldrb	r4, [r7, #24]
 80010ca:	78fa      	ldrb	r2, [r7, #3]
 80010cc:	79b9      	ldrb	r1, [r7, #6]
 80010ce:	88b8      	ldrh	r0, [r7, #4]
 80010d0:	7f3b      	ldrb	r3, [r7, #28]
 80010d2:	9300      	str	r3, [sp, #0]
 80010d4:	4623      	mov	r3, r4
 80010d6:	f7ff ff5d 	bl	8000f94 <spi_set_led>
    else usart_set_led(index, r, g, b, brightness);
}
 80010da:	e008      	b.n	80010ee <set_pixel_color+0x4a>
    else usart_set_led(index, r, g, b, brightness);
 80010dc:	7e3c      	ldrb	r4, [r7, #24]
 80010de:	78fa      	ldrb	r2, [r7, #3]
 80010e0:	79b9      	ldrb	r1, [r7, #6]
 80010e2:	88b8      	ldrh	r0, [r7, #4]
 80010e4:	7f3b      	ldrb	r3, [r7, #28]
 80010e6:	9300      	str	r3, [sp, #0]
 80010e8:	4623      	mov	r3, r4
 80010ea:	f7ff ff89 	bl	8001000 <usart_set_led>
}
 80010ee:	bf00      	nop
 80010f0:	370c      	adds	r7, #12
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd90      	pop	{r4, r7, pc}
	...

080010f8 <hsv_to_rgb>:

// Hm chuyn i HSV sang RGB (Sa li undefined reference cho effect)
void hsv_to_rgb(uint16_t h, uint8_t s, uint8_t v, uint8_t *r, uint8_t *g, uint8_t *b) {
 80010f8:	b480      	push	{r7}
 80010fa:	b085      	sub	sp, #20
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	603b      	str	r3, [r7, #0]
 8001100:	4603      	mov	r3, r0
 8001102:	80fb      	strh	r3, [r7, #6]
 8001104:	460b      	mov	r3, r1
 8001106:	717b      	strb	r3, [r7, #5]
 8001108:	4613      	mov	r3, r2
 800110a:	713b      	strb	r3, [r7, #4]
    uint8_t f = (h % 60) * 255 / 60;
 800110c:	88fa      	ldrh	r2, [r7, #6]
 800110e:	4b5b      	ldr	r3, [pc, #364]	@ (800127c <hsv_to_rgb+0x184>)
 8001110:	fba3 1302 	umull	r1, r3, r3, r2
 8001114:	0959      	lsrs	r1, r3, #5
 8001116:	460b      	mov	r3, r1
 8001118:	011b      	lsls	r3, r3, #4
 800111a:	1a5b      	subs	r3, r3, r1
 800111c:	009b      	lsls	r3, r3, #2
 800111e:	1ad3      	subs	r3, r2, r3
 8001120:	b29b      	uxth	r3, r3
 8001122:	461a      	mov	r2, r3
 8001124:	4613      	mov	r3, r2
 8001126:	021b      	lsls	r3, r3, #8
 8001128:	1a9b      	subs	r3, r3, r2
 800112a:	4a54      	ldr	r2, [pc, #336]	@ (800127c <hsv_to_rgb+0x184>)
 800112c:	fb82 1203 	smull	r1, r2, r2, r3
 8001130:	441a      	add	r2, r3
 8001132:	1152      	asrs	r2, r2, #5
 8001134:	17db      	asrs	r3, r3, #31
 8001136:	1ad3      	subs	r3, r2, r3
 8001138:	73fb      	strb	r3, [r7, #15]
    uint8_t p = (255 - s) * (uint16_t)v / 255;
 800113a:	797b      	ldrb	r3, [r7, #5]
 800113c:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8001140:	793a      	ldrb	r2, [r7, #4]
 8001142:	fb02 f303 	mul.w	r3, r2, r3
 8001146:	4a4e      	ldr	r2, [pc, #312]	@ (8001280 <hsv_to_rgb+0x188>)
 8001148:	fb82 1203 	smull	r1, r2, r2, r3
 800114c:	441a      	add	r2, r3
 800114e:	11d2      	asrs	r2, r2, #7
 8001150:	17db      	asrs	r3, r3, #31
 8001152:	1ad3      	subs	r3, r2, r3
 8001154:	73bb      	strb	r3, [r7, #14]
    uint8_t q = (255 - f * s / 255) * (uint16_t)v / 255;
 8001156:	7bfb      	ldrb	r3, [r7, #15]
 8001158:	797a      	ldrb	r2, [r7, #5]
 800115a:	fb02 f303 	mul.w	r3, r2, r3
 800115e:	4a48      	ldr	r2, [pc, #288]	@ (8001280 <hsv_to_rgb+0x188>)
 8001160:	fb82 1203 	smull	r1, r2, r2, r3
 8001164:	441a      	add	r2, r3
 8001166:	11d2      	asrs	r2, r2, #7
 8001168:	17db      	asrs	r3, r3, #31
 800116a:	1a9b      	subs	r3, r3, r2
 800116c:	33ff      	adds	r3, #255	@ 0xff
 800116e:	793a      	ldrb	r2, [r7, #4]
 8001170:	fb02 f303 	mul.w	r3, r2, r3
 8001174:	4a42      	ldr	r2, [pc, #264]	@ (8001280 <hsv_to_rgb+0x188>)
 8001176:	fb82 1203 	smull	r1, r2, r2, r3
 800117a:	441a      	add	r2, r3
 800117c:	11d2      	asrs	r2, r2, #7
 800117e:	17db      	asrs	r3, r3, #31
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	737b      	strb	r3, [r7, #13]
    uint8_t t = (255 - (255 - f) * s / 255) * (uint16_t)v / 255;
 8001184:	7bfb      	ldrb	r3, [r7, #15]
 8001186:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 800118a:	797a      	ldrb	r2, [r7, #5]
 800118c:	fb02 f303 	mul.w	r3, r2, r3
 8001190:	4a3b      	ldr	r2, [pc, #236]	@ (8001280 <hsv_to_rgb+0x188>)
 8001192:	fb82 1203 	smull	r1, r2, r2, r3
 8001196:	441a      	add	r2, r3
 8001198:	11d2      	asrs	r2, r2, #7
 800119a:	17db      	asrs	r3, r3, #31
 800119c:	1a9b      	subs	r3, r3, r2
 800119e:	33ff      	adds	r3, #255	@ 0xff
 80011a0:	793a      	ldrb	r2, [r7, #4]
 80011a2:	fb02 f303 	mul.w	r3, r2, r3
 80011a6:	4a36      	ldr	r2, [pc, #216]	@ (8001280 <hsv_to_rgb+0x188>)
 80011a8:	fb82 1203 	smull	r1, r2, r2, r3
 80011ac:	441a      	add	r2, r3
 80011ae:	11d2      	asrs	r2, r2, #7
 80011b0:	17db      	asrs	r3, r3, #31
 80011b2:	1ad3      	subs	r3, r2, r3
 80011b4:	733b      	strb	r3, [r7, #12]

    switch ((h / 60) % 6) {
 80011b6:	88fb      	ldrh	r3, [r7, #6]
 80011b8:	4a30      	ldr	r2, [pc, #192]	@ (800127c <hsv_to_rgb+0x184>)
 80011ba:	fba2 2303 	umull	r2, r3, r2, r3
 80011be:	095b      	lsrs	r3, r3, #5
 80011c0:	b29a      	uxth	r2, r3
 80011c2:	4b30      	ldr	r3, [pc, #192]	@ (8001284 <hsv_to_rgb+0x18c>)
 80011c4:	fba3 1302 	umull	r1, r3, r3, r2
 80011c8:	0899      	lsrs	r1, r3, #2
 80011ca:	460b      	mov	r3, r1
 80011cc:	005b      	lsls	r3, r3, #1
 80011ce:	440b      	add	r3, r1
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	1ad3      	subs	r3, r2, r3
 80011d4:	b29b      	uxth	r3, r3
 80011d6:	2b05      	cmp	r3, #5
 80011d8:	d84a      	bhi.n	8001270 <hsv_to_rgb+0x178>
 80011da:	a201      	add	r2, pc, #4	@ (adr r2, 80011e0 <hsv_to_rgb+0xe8>)
 80011dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011e0:	080011f9 	.word	0x080011f9
 80011e4:	0800120d 	.word	0x0800120d
 80011e8:	08001221 	.word	0x08001221
 80011ec:	08001235 	.word	0x08001235
 80011f0:	08001249 	.word	0x08001249
 80011f4:	0800125d 	.word	0x0800125d
        case 0: *r = v; *g = t; *b = p; break;
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	793a      	ldrb	r2, [r7, #4]
 80011fc:	701a      	strb	r2, [r3, #0]
 80011fe:	69bb      	ldr	r3, [r7, #24]
 8001200:	7b3a      	ldrb	r2, [r7, #12]
 8001202:	701a      	strb	r2, [r3, #0]
 8001204:	69fb      	ldr	r3, [r7, #28]
 8001206:	7bba      	ldrb	r2, [r7, #14]
 8001208:	701a      	strb	r2, [r3, #0]
 800120a:	e031      	b.n	8001270 <hsv_to_rgb+0x178>
        case 1: *r = q; *g = v; *b = p; break;
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	7b7a      	ldrb	r2, [r7, #13]
 8001210:	701a      	strb	r2, [r3, #0]
 8001212:	69bb      	ldr	r3, [r7, #24]
 8001214:	793a      	ldrb	r2, [r7, #4]
 8001216:	701a      	strb	r2, [r3, #0]
 8001218:	69fb      	ldr	r3, [r7, #28]
 800121a:	7bba      	ldrb	r2, [r7, #14]
 800121c:	701a      	strb	r2, [r3, #0]
 800121e:	e027      	b.n	8001270 <hsv_to_rgb+0x178>
        case 2: *r = p; *g = v; *b = t; break;
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	7bba      	ldrb	r2, [r7, #14]
 8001224:	701a      	strb	r2, [r3, #0]
 8001226:	69bb      	ldr	r3, [r7, #24]
 8001228:	793a      	ldrb	r2, [r7, #4]
 800122a:	701a      	strb	r2, [r3, #0]
 800122c:	69fb      	ldr	r3, [r7, #28]
 800122e:	7b3a      	ldrb	r2, [r7, #12]
 8001230:	701a      	strb	r2, [r3, #0]
 8001232:	e01d      	b.n	8001270 <hsv_to_rgb+0x178>
        case 3: *r = p; *g = q; *b = v; break;
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	7bba      	ldrb	r2, [r7, #14]
 8001238:	701a      	strb	r2, [r3, #0]
 800123a:	69bb      	ldr	r3, [r7, #24]
 800123c:	7b7a      	ldrb	r2, [r7, #13]
 800123e:	701a      	strb	r2, [r3, #0]
 8001240:	69fb      	ldr	r3, [r7, #28]
 8001242:	793a      	ldrb	r2, [r7, #4]
 8001244:	701a      	strb	r2, [r3, #0]
 8001246:	e013      	b.n	8001270 <hsv_to_rgb+0x178>
        case 4: *r = t; *g = p; *b = v; break;
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	7b3a      	ldrb	r2, [r7, #12]
 800124c:	701a      	strb	r2, [r3, #0]
 800124e:	69bb      	ldr	r3, [r7, #24]
 8001250:	7bba      	ldrb	r2, [r7, #14]
 8001252:	701a      	strb	r2, [r3, #0]
 8001254:	69fb      	ldr	r3, [r7, #28]
 8001256:	793a      	ldrb	r2, [r7, #4]
 8001258:	701a      	strb	r2, [r3, #0]
 800125a:	e009      	b.n	8001270 <hsv_to_rgb+0x178>
        case 5: *r = v; *g = p; *b = q; break;
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	793a      	ldrb	r2, [r7, #4]
 8001260:	701a      	strb	r2, [r3, #0]
 8001262:	69bb      	ldr	r3, [r7, #24]
 8001264:	7bba      	ldrb	r2, [r7, #14]
 8001266:	701a      	strb	r2, [r3, #0]
 8001268:	69fb      	ldr	r3, [r7, #28]
 800126a:	7b7a      	ldrb	r2, [r7, #13]
 800126c:	701a      	strb	r2, [r3, #0]
 800126e:	bf00      	nop
    }
}
 8001270:	bf00      	nop
 8001272:	3714      	adds	r7, #20
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr
 800127c:	88888889 	.word	0x88888889
 8001280:	80808081 	.word	0x80808081
 8001284:	aaaaaaab 	.word	0xaaaaaaab

08001288 <effect_clear>:

// Hm xa LED
void effect_clear(uint8_t strip_type) {
 8001288:	b580      	push	{r7, lr}
 800128a:	b086      	sub	sp, #24
 800128c:	af02      	add	r7, sp, #8
 800128e:	4603      	mov	r3, r0
 8001290:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < NUM_LEDS; i++) set_pixel_color(strip_type, i, 0, 0, 0, 0);
 8001292:	2300      	movs	r3, #0
 8001294:	60fb      	str	r3, [r7, #12]
 8001296:	e00d      	b.n	80012b4 <effect_clear+0x2c>
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	b299      	uxth	r1, r3
 800129c:	79f8      	ldrb	r0, [r7, #7]
 800129e:	2300      	movs	r3, #0
 80012a0:	9301      	str	r3, [sp, #4]
 80012a2:	2300      	movs	r3, #0
 80012a4:	9300      	str	r3, [sp, #0]
 80012a6:	2300      	movs	r3, #0
 80012a8:	2200      	movs	r2, #0
 80012aa:	f7ff fefb 	bl	80010a4 <set_pixel_color>
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	3301      	adds	r3, #1
 80012b2:	60fb      	str	r3, [r7, #12]
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	2b1d      	cmp	r3, #29
 80012b8:	ddee      	ble.n	8001298 <effect_clear+0x10>
}
 80012ba:	bf00      	nop
 80012bc:	bf00      	nop
 80012be:	3710      	adds	r7, #16
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}

080012c4 <effect_breathing>:
// ============================================================
// 2. CC HIU NG (LOGIC CHNH)
// ============================================================

// 0. Breathing
void effect_breathing(uint8_t strip_type) {
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b088      	sub	sp, #32
 80012c8:	af02      	add	r7, sp, #8
 80012ca:	4603      	mov	r3, r0
 80012cc:	71fb      	strb	r3, [r7, #7]
    float val = (sin(HAL_GetTick() / 500.0f) + 1.0f) / 2.0f;
 80012ce:	f001 ff67 	bl	80031a0 <HAL_GetTick>
 80012d2:	ee07 0a90 	vmov	s15, r0
 80012d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012da:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 800137c <effect_breathing+0xb8>
 80012de:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80012e2:	ee16 0a90 	vmov	r0, s13
 80012e6:	f7ff f927 	bl	8000538 <__aeabi_f2d>
 80012ea:	4602      	mov	r2, r0
 80012ec:	460b      	mov	r3, r1
 80012ee:	ec43 2b10 	vmov	d0, r2, r3
 80012f2:	f008 fe7d 	bl	8009ff0 <sin>
 80012f6:	ec51 0b10 	vmov	r0, r1, d0
 80012fa:	f04f 0200 	mov.w	r2, #0
 80012fe:	4b20      	ldr	r3, [pc, #128]	@ (8001380 <effect_breathing+0xbc>)
 8001300:	f7fe ffbc 	bl	800027c <__adddf3>
 8001304:	4602      	mov	r2, r0
 8001306:	460b      	mov	r3, r1
 8001308:	4610      	mov	r0, r2
 800130a:	4619      	mov	r1, r3
 800130c:	f04f 0200 	mov.w	r2, #0
 8001310:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001314:	f7ff fa92 	bl	800083c <__aeabi_ddiv>
 8001318:	4602      	mov	r2, r0
 800131a:	460b      	mov	r3, r1
 800131c:	4610      	mov	r0, r2
 800131e:	4619      	mov	r1, r3
 8001320:	f7ff fc44 	bl	8000bac <__aeabi_d2f>
 8001324:	4603      	mov	r3, r0
 8001326:	60fb      	str	r3, [r7, #12]
    uint8_t brightness = (uint8_t)(val * MAX_BRIGHTNESS);
 8001328:	edd7 7a03 	vldr	s15, [r7, #12]
 800132c:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8001330:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001334:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001338:	edc7 7a00 	vstr	s15, [r7]
 800133c:	783b      	ldrb	r3, [r7, #0]
 800133e:	75fb      	strb	r3, [r7, #23]
    if(brightness < 2) brightness = 2;
 8001340:	7dfb      	ldrb	r3, [r7, #23]
 8001342:	2b01      	cmp	r3, #1
 8001344:	d801      	bhi.n	800134a <effect_breathing+0x86>
 8001346:	2302      	movs	r3, #2
 8001348:	75fb      	strb	r3, [r7, #23]

    for (int i = 0; i < NUM_LEDS; i++) {
 800134a:	2300      	movs	r3, #0
 800134c:	613b      	str	r3, [r7, #16]
 800134e:	e00d      	b.n	800136c <effect_breathing+0xa8>
        set_pixel_color(strip_type, i, 0, 255, 255, brightness);
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	b299      	uxth	r1, r3
 8001354:	79f8      	ldrb	r0, [r7, #7]
 8001356:	7dfb      	ldrb	r3, [r7, #23]
 8001358:	9301      	str	r3, [sp, #4]
 800135a:	23ff      	movs	r3, #255	@ 0xff
 800135c:	9300      	str	r3, [sp, #0]
 800135e:	23ff      	movs	r3, #255	@ 0xff
 8001360:	2200      	movs	r2, #0
 8001362:	f7ff fe9f 	bl	80010a4 <set_pixel_color>
    for (int i = 0; i < NUM_LEDS; i++) {
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	3301      	adds	r3, #1
 800136a:	613b      	str	r3, [r7, #16]
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	2b1d      	cmp	r3, #29
 8001370:	ddee      	ble.n	8001350 <effect_breathing+0x8c>
    }
}
 8001372:	bf00      	nop
 8001374:	bf00      	nop
 8001376:	3718      	adds	r7, #24
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	43fa0000 	.word	0x43fa0000
 8001380:	3ff00000 	.word	0x3ff00000
 8001384:	00000000 	.word	0x00000000

08001388 <effect_vu_meter_smart>:

// 1. Smart VU Meter
void effect_vu_meter_smart(float vol, float hz, uint8_t strip_type) {
 8001388:	b5b0      	push	{r4, r5, r7, lr}
 800138a:	b08a      	sub	sp, #40	@ 0x28
 800138c:	af02      	add	r7, sp, #8
 800138e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001392:	edc7 0a02 	vstr	s1, [r7, #8]
 8001396:	4603      	mov	r3, r0
 8001398:	71fb      	strb	r3, [r7, #7]
    int height = (int)((vol / TARGET_MAX_VAL) * NUM_LEDS);
 800139a:	ed97 7a03 	vldr	s14, [r7, #12]
 800139e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8001480 <effect_vu_meter_smart+0xf8>
 80013a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013a6:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80013aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013b2:	ee17 3a90 	vmov	r3, s15
 80013b6:	61fb      	str	r3, [r7, #28]
    if (height > NUM_LEDS) height = NUM_LEDS;
 80013b8:	69fb      	ldr	r3, [r7, #28]
 80013ba:	2b1e      	cmp	r3, #30
 80013bc:	dd01      	ble.n	80013c2 <effect_vu_meter_smart+0x3a>
 80013be:	231e      	movs	r3, #30
 80013c0:	61fb      	str	r3, [r7, #28]

    uint16_t hue = (hz > 0) ? (uint16_t)((hz / 4000.0) * 300) : 0;
 80013c2:	edd7 7a02 	vldr	s15, [r7, #8]
 80013c6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ce:	dd19      	ble.n	8001404 <effect_vu_meter_smart+0x7c>
 80013d0:	68b8      	ldr	r0, [r7, #8]
 80013d2:	f7ff f8b1 	bl	8000538 <__aeabi_f2d>
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	4b2a      	ldr	r3, [pc, #168]	@ (8001484 <effect_vu_meter_smart+0xfc>)
 80013dc:	f7ff fa2e 	bl	800083c <__aeabi_ddiv>
 80013e0:	4602      	mov	r2, r0
 80013e2:	460b      	mov	r3, r1
 80013e4:	4610      	mov	r0, r2
 80013e6:	4619      	mov	r1, r3
 80013e8:	a323      	add	r3, pc, #140	@ (adr r3, 8001478 <effect_vu_meter_smart+0xf0>)
 80013ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ee:	f7ff f8fb 	bl	80005e8 <__aeabi_dmul>
 80013f2:	4602      	mov	r2, r0
 80013f4:	460b      	mov	r3, r1
 80013f6:	4610      	mov	r0, r2
 80013f8:	4619      	mov	r1, r3
 80013fa:	f7ff fbb7 	bl	8000b6c <__aeabi_d2uiz>
 80013fe:	4603      	mov	r3, r0
 8001400:	b29b      	uxth	r3, r3
 8001402:	e000      	b.n	8001406 <effect_vu_meter_smart+0x7e>
 8001404:	2300      	movs	r3, #0
 8001406:	82fb      	strh	r3, [r7, #22]
    uint8_t r, g, b;
    hsv_to_rgb(hue, 255, 255, &r, &g, &b); //  c hm hsv_to_rgb  trn
 8001408:	f107 0215 	add.w	r2, r7, #21
 800140c:	8af8      	ldrh	r0, [r7, #22]
 800140e:	f107 0313 	add.w	r3, r7, #19
 8001412:	9301      	str	r3, [sp, #4]
 8001414:	f107 0314 	add.w	r3, r7, #20
 8001418:	9300      	str	r3, [sp, #0]
 800141a:	4613      	mov	r3, r2
 800141c:	22ff      	movs	r2, #255	@ 0xff
 800141e:	21ff      	movs	r1, #255	@ 0xff
 8001420:	f7ff fe6a 	bl	80010f8 <hsv_to_rgb>

    for (int i = 0; i < NUM_LEDS; i++) {
 8001424:	2300      	movs	r3, #0
 8001426:	61bb      	str	r3, [r7, #24]
 8001428:	e01e      	b.n	8001468 <effect_vu_meter_smart+0xe0>
        if (i < height) set_pixel_color(strip_type, i, r, g, b, MAX_BRIGHTNESS);
 800142a:	69ba      	ldr	r2, [r7, #24]
 800142c:	69fb      	ldr	r3, [r7, #28]
 800142e:	429a      	cmp	r2, r3
 8001430:	da0c      	bge.n	800144c <effect_vu_meter_smart+0xc4>
 8001432:	69bb      	ldr	r3, [r7, #24]
 8001434:	b299      	uxth	r1, r3
 8001436:	7d7a      	ldrb	r2, [r7, #21]
 8001438:	7d3c      	ldrb	r4, [r7, #20]
 800143a:	7cfb      	ldrb	r3, [r7, #19]
 800143c:	79f8      	ldrb	r0, [r7, #7]
 800143e:	250f      	movs	r5, #15
 8001440:	9501      	str	r5, [sp, #4]
 8001442:	9300      	str	r3, [sp, #0]
 8001444:	4623      	mov	r3, r4
 8001446:	f7ff fe2d 	bl	80010a4 <set_pixel_color>
 800144a:	e00a      	b.n	8001462 <effect_vu_meter_smart+0xda>
        else set_pixel_color(strip_type, i, 0, 0, 0, 0);
 800144c:	69bb      	ldr	r3, [r7, #24]
 800144e:	b299      	uxth	r1, r3
 8001450:	79f8      	ldrb	r0, [r7, #7]
 8001452:	2300      	movs	r3, #0
 8001454:	9301      	str	r3, [sp, #4]
 8001456:	2300      	movs	r3, #0
 8001458:	9300      	str	r3, [sp, #0]
 800145a:	2300      	movs	r3, #0
 800145c:	2200      	movs	r2, #0
 800145e:	f7ff fe21 	bl	80010a4 <set_pixel_color>
    for (int i = 0; i < NUM_LEDS; i++) {
 8001462:	69bb      	ldr	r3, [r7, #24]
 8001464:	3301      	adds	r3, #1
 8001466:	61bb      	str	r3, [r7, #24]
 8001468:	69bb      	ldr	r3, [r7, #24]
 800146a:	2b1d      	cmp	r3, #29
 800146c:	dddd      	ble.n	800142a <effect_vu_meter_smart+0xa2>
    }
}
 800146e:	bf00      	nop
 8001470:	bf00      	nop
 8001472:	3720      	adds	r7, #32
 8001474:	46bd      	mov	sp, r7
 8001476:	bdb0      	pop	{r4, r5, r7, pc}
 8001478:	00000000 	.word	0x00000000
 800147c:	4072c000 	.word	0x4072c000
 8001480:	461c4000 	.word	0x461c4000
 8001484:	40af4000 	.word	0x40af4000

08001488 <effect_freq_color>:

// 2. Freq Color
void effect_freq_color(float vol, float hz, uint8_t strip_type) {
 8001488:	b5b0      	push	{r4, r5, r7, lr}
 800148a:	b08c      	sub	sp, #48	@ 0x30
 800148c:	af02      	add	r7, sp, #8
 800148e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001492:	edc7 0a02 	vstr	s1, [r7, #8]
 8001496:	4603      	mov	r3, r0
 8001498:	71fb      	strb	r3, [r7, #7]
    int center = NUM_LEDS / 2;
 800149a:	230f      	movs	r3, #15
 800149c:	623b      	str	r3, [r7, #32]
    int width = (int)((vol / TARGET_MAX_VAL) * center);
 800149e:	edd7 7a03 	vldr	s15, [r7, #12]
 80014a2:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8001590 <effect_freq_color+0x108>
 80014a6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80014aa:	6a3b      	ldr	r3, [r7, #32]
 80014ac:	ee07 3a90 	vmov	s15, r3
 80014b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014bc:	ee17 3a90 	vmov	r3, s15
 80014c0:	61fb      	str	r3, [r7, #28]

    uint16_t hue = (hz > 0) ? (uint16_t)((hz / 4000.0) * 300) : 0;
 80014c2:	edd7 7a02 	vldr	s15, [r7, #8]
 80014c6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ce:	dd19      	ble.n	8001504 <effect_freq_color+0x7c>
 80014d0:	68b8      	ldr	r0, [r7, #8]
 80014d2:	f7ff f831 	bl	8000538 <__aeabi_f2d>
 80014d6:	f04f 0200 	mov.w	r2, #0
 80014da:	4b2e      	ldr	r3, [pc, #184]	@ (8001594 <effect_freq_color+0x10c>)
 80014dc:	f7ff f9ae 	bl	800083c <__aeabi_ddiv>
 80014e0:	4602      	mov	r2, r0
 80014e2:	460b      	mov	r3, r1
 80014e4:	4610      	mov	r0, r2
 80014e6:	4619      	mov	r1, r3
 80014e8:	a327      	add	r3, pc, #156	@ (adr r3, 8001588 <effect_freq_color+0x100>)
 80014ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ee:	f7ff f87b 	bl	80005e8 <__aeabi_dmul>
 80014f2:	4602      	mov	r2, r0
 80014f4:	460b      	mov	r3, r1
 80014f6:	4610      	mov	r0, r2
 80014f8:	4619      	mov	r1, r3
 80014fa:	f7ff fb37 	bl	8000b6c <__aeabi_d2uiz>
 80014fe:	4603      	mov	r3, r0
 8001500:	b29b      	uxth	r3, r3
 8001502:	e000      	b.n	8001506 <effect_freq_color+0x7e>
 8001504:	2300      	movs	r3, #0
 8001506:	837b      	strh	r3, [r7, #26]
    uint8_t r, g, b;
    hsv_to_rgb(hue, 255, 255, &r, &g, &b);
 8001508:	f107 0219 	add.w	r2, r7, #25
 800150c:	8b78      	ldrh	r0, [r7, #26]
 800150e:	f107 0317 	add.w	r3, r7, #23
 8001512:	9301      	str	r3, [sp, #4]
 8001514:	f107 0318 	add.w	r3, r7, #24
 8001518:	9300      	str	r3, [sp, #0]
 800151a:	4613      	mov	r3, r2
 800151c:	22ff      	movs	r2, #255	@ 0xff
 800151e:	21ff      	movs	r1, #255	@ 0xff
 8001520:	f7ff fdea 	bl	80010f8 <hsv_to_rgb>

    for (int i = 0; i < NUM_LEDS; i++) {
 8001524:	2300      	movs	r3, #0
 8001526:	627b      	str	r3, [r7, #36]	@ 0x24
 8001528:	e026      	b.n	8001578 <effect_freq_color+0xf0>
        if (i >= (center - width) && i <= (center + width))
 800152a:	6a3a      	ldr	r2, [r7, #32]
 800152c:	69fb      	ldr	r3, [r7, #28]
 800152e:	1ad3      	subs	r3, r2, r3
 8001530:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001532:	429a      	cmp	r2, r3
 8001534:	db12      	blt.n	800155c <effect_freq_color+0xd4>
 8001536:	6a3a      	ldr	r2, [r7, #32]
 8001538:	69fb      	ldr	r3, [r7, #28]
 800153a:	4413      	add	r3, r2
 800153c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800153e:	429a      	cmp	r2, r3
 8001540:	dc0c      	bgt.n	800155c <effect_freq_color+0xd4>
             set_pixel_color(strip_type, i, r, g, b, MAX_BRIGHTNESS);
 8001542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001544:	b299      	uxth	r1, r3
 8001546:	7e7a      	ldrb	r2, [r7, #25]
 8001548:	7e3c      	ldrb	r4, [r7, #24]
 800154a:	7dfb      	ldrb	r3, [r7, #23]
 800154c:	79f8      	ldrb	r0, [r7, #7]
 800154e:	250f      	movs	r5, #15
 8001550:	9501      	str	r5, [sp, #4]
 8001552:	9300      	str	r3, [sp, #0]
 8001554:	4623      	mov	r3, r4
 8001556:	f7ff fda5 	bl	80010a4 <set_pixel_color>
 800155a:	e00a      	b.n	8001572 <effect_freq_color+0xea>
        else set_pixel_color(strip_type, i, 0, 0, 0, 0);
 800155c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800155e:	b299      	uxth	r1, r3
 8001560:	79f8      	ldrb	r0, [r7, #7]
 8001562:	2300      	movs	r3, #0
 8001564:	9301      	str	r3, [sp, #4]
 8001566:	2300      	movs	r3, #0
 8001568:	9300      	str	r3, [sp, #0]
 800156a:	2300      	movs	r3, #0
 800156c:	2200      	movs	r2, #0
 800156e:	f7ff fd99 	bl	80010a4 <set_pixel_color>
    for (int i = 0; i < NUM_LEDS; i++) {
 8001572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001574:	3301      	adds	r3, #1
 8001576:	627b      	str	r3, [r7, #36]	@ 0x24
 8001578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800157a:	2b1d      	cmp	r3, #29
 800157c:	ddd5      	ble.n	800152a <effect_freq_color+0xa2>
    }
}
 800157e:	bf00      	nop
 8001580:	bf00      	nop
 8001582:	3728      	adds	r7, #40	@ 0x28
 8001584:	46bd      	mov	sp, r7
 8001586:	bdb0      	pop	{r4, r5, r7, pc}
 8001588:	00000000 	.word	0x00000000
 800158c:	4072c000 	.word	0x4072c000
 8001590:	461c4000 	.word	0x461c4000
 8001594:	40af4000 	.word	0x40af4000

08001598 <effect_rainbow_pulse>:

// 3. Rainbow Pulse
void effect_rainbow_pulse(float vol, uint8_t strip_type) {
 8001598:	b5b0      	push	{r4, r5, r7, lr}
 800159a:	b08a      	sub	sp, #40	@ 0x28
 800159c:	af02      	add	r7, sp, #8
 800159e:	ed87 0a03 	vstr	s0, [r7, #12]
 80015a2:	4603      	mov	r3, r0
 80015a4:	72fb      	strb	r3, [r7, #11]
    static uint16_t hue_counter = 0;
    hue_counter++;
 80015a6:	4b28      	ldr	r3, [pc, #160]	@ (8001648 <effect_rainbow_pulse+0xb0>)
 80015a8:	881b      	ldrh	r3, [r3, #0]
 80015aa:	3301      	adds	r3, #1
 80015ac:	b29a      	uxth	r2, r3
 80015ae:	4b26      	ldr	r3, [pc, #152]	@ (8001648 <effect_rainbow_pulse+0xb0>)
 80015b0:	801a      	strh	r2, [r3, #0]
    uint8_t r, g, b;
    hsv_to_rgb(hue_counter % 360, 255, 255, &r, &g, &b);
 80015b2:	4b25      	ldr	r3, [pc, #148]	@ (8001648 <effect_rainbow_pulse+0xb0>)
 80015b4:	881b      	ldrh	r3, [r3, #0]
 80015b6:	08da      	lsrs	r2, r3, #3
 80015b8:	4924      	ldr	r1, [pc, #144]	@ (800164c <effect_rainbow_pulse+0xb4>)
 80015ba:	fba1 1202 	umull	r1, r2, r1, r2
 80015be:	0892      	lsrs	r2, r2, #2
 80015c0:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 80015c4:	fb01 f202 	mul.w	r2, r1, r2
 80015c8:	1a9b      	subs	r3, r3, r2
 80015ca:	b298      	uxth	r0, r3
 80015cc:	f107 0217 	add.w	r2, r7, #23
 80015d0:	f107 0315 	add.w	r3, r7, #21
 80015d4:	9301      	str	r3, [sp, #4]
 80015d6:	f107 0316 	add.w	r3, r7, #22
 80015da:	9300      	str	r3, [sp, #0]
 80015dc:	4613      	mov	r3, r2
 80015de:	22ff      	movs	r2, #255	@ 0xff
 80015e0:	21ff      	movs	r1, #255	@ 0xff
 80015e2:	f7ff fd89 	bl	80010f8 <hsv_to_rgb>
    uint8_t dyn_bright = (uint8_t)((vol / TARGET_MAX_VAL) * MAX_BRIGHTNESS);
 80015e6:	ed97 7a03 	vldr	s14, [r7, #12]
 80015ea:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8001650 <effect_rainbow_pulse+0xb8>
 80015ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015f2:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 80015f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015fe:	edc7 7a01 	vstr	s15, [r7, #4]
 8001602:	793b      	ldrb	r3, [r7, #4]
 8001604:	77fb      	strb	r3, [r7, #31]
    if (dyn_bright > MAX_BRIGHTNESS) dyn_bright = MAX_BRIGHTNESS;
 8001606:	7ffb      	ldrb	r3, [r7, #31]
 8001608:	2b0f      	cmp	r3, #15
 800160a:	d901      	bls.n	8001610 <effect_rainbow_pulse+0x78>
 800160c:	230f      	movs	r3, #15
 800160e:	77fb      	strb	r3, [r7, #31]

    for (int i = 0; i < NUM_LEDS; i++) set_pixel_color(strip_type, i, r, g, b, dyn_bright);
 8001610:	2300      	movs	r3, #0
 8001612:	61bb      	str	r3, [r7, #24]
 8001614:	e00f      	b.n	8001636 <effect_rainbow_pulse+0x9e>
 8001616:	69bb      	ldr	r3, [r7, #24]
 8001618:	b299      	uxth	r1, r3
 800161a:	7dfc      	ldrb	r4, [r7, #23]
 800161c:	7dbd      	ldrb	r5, [r7, #22]
 800161e:	7d7b      	ldrb	r3, [r7, #21]
 8001620:	7af8      	ldrb	r0, [r7, #11]
 8001622:	7ffa      	ldrb	r2, [r7, #31]
 8001624:	9201      	str	r2, [sp, #4]
 8001626:	9300      	str	r3, [sp, #0]
 8001628:	462b      	mov	r3, r5
 800162a:	4622      	mov	r2, r4
 800162c:	f7ff fd3a 	bl	80010a4 <set_pixel_color>
 8001630:	69bb      	ldr	r3, [r7, #24]
 8001632:	3301      	adds	r3, #1
 8001634:	61bb      	str	r3, [r7, #24]
 8001636:	69bb      	ldr	r3, [r7, #24]
 8001638:	2b1d      	cmp	r3, #29
 800163a:	ddec      	ble.n	8001616 <effect_rainbow_pulse+0x7e>
}
 800163c:	bf00      	nop
 800163e:	bf00      	nop
 8001640:	3720      	adds	r7, #32
 8001642:	46bd      	mov	sp, r7
 8001644:	bdb0      	pop	{r4, r5, r7, pc}
 8001646:	bf00      	nop
 8001648:	20001cee 	.word	0x20001cee
 800164c:	16c16c17 	.word	0x16c16c17
 8001650:	461c4000 	.word	0x461c4000
 8001654:	00000000 	.word	0x00000000

08001658 <effect_music_rain>:

// 4. Music Rain
void effect_music_rain(float vol, float hz, uint8_t strip_type) {
 8001658:	b5b0      	push	{r4, r5, r7, lr}
 800165a:	b08a      	sub	sp, #40	@ 0x28
 800165c:	af02      	add	r7, sp, #8
 800165e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001662:	edc7 0a02 	vstr	s1, [r7, #8]
 8001666:	4603      	mov	r3, r0
 8001668:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < NUM_LEDS; i++) {
 800166a:	2300      	movs	r3, #0
 800166c:	61fb      	str	r3, [r7, #28]
 800166e:	e019      	b.n	80016a4 <effect_music_rain+0x4c>
        if (rain_vals[i] > 2) rain_vals[i] -= 2; else rain_vals[i] = 0;
 8001670:	4a4f      	ldr	r2, [pc, #316]	@ (80017b0 <effect_music_rain+0x158>)
 8001672:	69fb      	ldr	r3, [r7, #28]
 8001674:	4413      	add	r3, r2
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	2b02      	cmp	r3, #2
 800167a:	d90b      	bls.n	8001694 <effect_music_rain+0x3c>
 800167c:	4a4c      	ldr	r2, [pc, #304]	@ (80017b0 <effect_music_rain+0x158>)
 800167e:	69fb      	ldr	r3, [r7, #28]
 8001680:	4413      	add	r3, r2
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	3b02      	subs	r3, #2
 8001686:	b2d9      	uxtb	r1, r3
 8001688:	4a49      	ldr	r2, [pc, #292]	@ (80017b0 <effect_music_rain+0x158>)
 800168a:	69fb      	ldr	r3, [r7, #28]
 800168c:	4413      	add	r3, r2
 800168e:	460a      	mov	r2, r1
 8001690:	701a      	strb	r2, [r3, #0]
 8001692:	e004      	b.n	800169e <effect_music_rain+0x46>
 8001694:	4a46      	ldr	r2, [pc, #280]	@ (80017b0 <effect_music_rain+0x158>)
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	4413      	add	r3, r2
 800169a:	2200      	movs	r2, #0
 800169c:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_LEDS; i++) {
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	3301      	adds	r3, #1
 80016a2:	61fb      	str	r3, [r7, #28]
 80016a4:	69fb      	ldr	r3, [r7, #28]
 80016a6:	2b1d      	cmp	r3, #29
 80016a8:	dde2      	ble.n	8001670 <effect_music_rain+0x18>
    }
    if (vol > 1000) {
 80016aa:	edd7 7a03 	vldr	s15, [r7, #12]
 80016ae:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 80017b4 <effect_music_rain+0x15c>
 80016b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ba:	dd31      	ble.n	8001720 <effect_music_rain+0xc8>
        int pos = rand() % NUM_LEDS;
 80016bc:	f007 fcba 	bl	8009034 <rand>
 80016c0:	4602      	mov	r2, r0
 80016c2:	4b3d      	ldr	r3, [pc, #244]	@ (80017b8 <effect_music_rain+0x160>)
 80016c4:	fb83 1302 	smull	r1, r3, r3, r2
 80016c8:	4413      	add	r3, r2
 80016ca:	1119      	asrs	r1, r3, #4
 80016cc:	17d3      	asrs	r3, r2, #31
 80016ce:	1ac9      	subs	r1, r1, r3
 80016d0:	460b      	mov	r3, r1
 80016d2:	011b      	lsls	r3, r3, #4
 80016d4:	1a5b      	subs	r3, r3, r1
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	617b      	str	r3, [r7, #20]
        rain_vals[pos] = MAX_BRIGHTNESS;
 80016dc:	4a34      	ldr	r2, [pc, #208]	@ (80017b0 <effect_music_rain+0x158>)
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	4413      	add	r3, r2
 80016e2:	220f      	movs	r2, #15
 80016e4:	701a      	strb	r2, [r3, #0]
        rain_hues[pos] = (uint16_t)((hz / 4000.0) * 300);
 80016e6:	68b8      	ldr	r0, [r7, #8]
 80016e8:	f7fe ff26 	bl	8000538 <__aeabi_f2d>
 80016ec:	f04f 0200 	mov.w	r2, #0
 80016f0:	4b32      	ldr	r3, [pc, #200]	@ (80017bc <effect_music_rain+0x164>)
 80016f2:	f7ff f8a3 	bl	800083c <__aeabi_ddiv>
 80016f6:	4602      	mov	r2, r0
 80016f8:	460b      	mov	r3, r1
 80016fa:	4610      	mov	r0, r2
 80016fc:	4619      	mov	r1, r3
 80016fe:	a32a      	add	r3, pc, #168	@ (adr r3, 80017a8 <effect_music_rain+0x150>)
 8001700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001704:	f7fe ff70 	bl	80005e8 <__aeabi_dmul>
 8001708:	4602      	mov	r2, r0
 800170a:	460b      	mov	r3, r1
 800170c:	4610      	mov	r0, r2
 800170e:	4619      	mov	r1, r3
 8001710:	f7ff fa2c 	bl	8000b6c <__aeabi_d2uiz>
 8001714:	4603      	mov	r3, r0
 8001716:	b299      	uxth	r1, r3
 8001718:	4a29      	ldr	r2, [pc, #164]	@ (80017c0 <effect_music_rain+0x168>)
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    }
    uint8_t r, g, b;
    for (int i = 0; i < NUM_LEDS; i++) {
 8001720:	2300      	movs	r3, #0
 8001722:	61bb      	str	r3, [r7, #24]
 8001724:	e035      	b.n	8001792 <effect_music_rain+0x13a>
        if (rain_vals[i] > 0) {
 8001726:	4a22      	ldr	r2, [pc, #136]	@ (80017b0 <effect_music_rain+0x158>)
 8001728:	69bb      	ldr	r3, [r7, #24]
 800172a:	4413      	add	r3, r2
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d021      	beq.n	8001776 <effect_music_rain+0x11e>
            hsv_to_rgb(rain_hues[i], 255, 255, &r, &g, &b);
 8001732:	4a23      	ldr	r2, [pc, #140]	@ (80017c0 <effect_music_rain+0x168>)
 8001734:	69bb      	ldr	r3, [r7, #24]
 8001736:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 800173a:	f107 0213 	add.w	r2, r7, #19
 800173e:	f107 0311 	add.w	r3, r7, #17
 8001742:	9301      	str	r3, [sp, #4]
 8001744:	f107 0312 	add.w	r3, r7, #18
 8001748:	9300      	str	r3, [sp, #0]
 800174a:	4613      	mov	r3, r2
 800174c:	22ff      	movs	r2, #255	@ 0xff
 800174e:	21ff      	movs	r1, #255	@ 0xff
 8001750:	f7ff fcd2 	bl	80010f8 <hsv_to_rgb>
            set_pixel_color(strip_type, i, r, g, b, rain_vals[i]);
 8001754:	69bb      	ldr	r3, [r7, #24]
 8001756:	b299      	uxth	r1, r3
 8001758:	7cfc      	ldrb	r4, [r7, #19]
 800175a:	7cbd      	ldrb	r5, [r7, #18]
 800175c:	7c7b      	ldrb	r3, [r7, #17]
 800175e:	4814      	ldr	r0, [pc, #80]	@ (80017b0 <effect_music_rain+0x158>)
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	4402      	add	r2, r0
 8001764:	7812      	ldrb	r2, [r2, #0]
 8001766:	79f8      	ldrb	r0, [r7, #7]
 8001768:	9201      	str	r2, [sp, #4]
 800176a:	9300      	str	r3, [sp, #0]
 800176c:	462b      	mov	r3, r5
 800176e:	4622      	mov	r2, r4
 8001770:	f7ff fc98 	bl	80010a4 <set_pixel_color>
 8001774:	e00a      	b.n	800178c <effect_music_rain+0x134>
        } else set_pixel_color(strip_type, i, 0, 0, 0, 0);
 8001776:	69bb      	ldr	r3, [r7, #24]
 8001778:	b299      	uxth	r1, r3
 800177a:	79f8      	ldrb	r0, [r7, #7]
 800177c:	2300      	movs	r3, #0
 800177e:	9301      	str	r3, [sp, #4]
 8001780:	2300      	movs	r3, #0
 8001782:	9300      	str	r3, [sp, #0]
 8001784:	2300      	movs	r3, #0
 8001786:	2200      	movs	r2, #0
 8001788:	f7ff fc8c 	bl	80010a4 <set_pixel_color>
    for (int i = 0; i < NUM_LEDS; i++) {
 800178c:	69bb      	ldr	r3, [r7, #24]
 800178e:	3301      	adds	r3, #1
 8001790:	61bb      	str	r3, [r7, #24]
 8001792:	69bb      	ldr	r3, [r7, #24]
 8001794:	2b1d      	cmp	r3, #29
 8001796:	ddc6      	ble.n	8001726 <effect_music_rain+0xce>
    }
}
 8001798:	bf00      	nop
 800179a:	bf00      	nop
 800179c:	3720      	adds	r7, #32
 800179e:	46bd      	mov	sp, r7
 80017a0:	bdb0      	pop	{r4, r5, r7, pc}
 80017a2:	bf00      	nop
 80017a4:	f3af 8000 	nop.w
 80017a8:	00000000 	.word	0x00000000
 80017ac:	4072c000 	.word	0x4072c000
 80017b0:	200001e8 	.word	0x200001e8
 80017b4:	447a0000 	.word	0x447a0000
 80017b8:	88888889 	.word	0x88888889
 80017bc:	40af4000 	.word	0x40af4000
 80017c0:	200001ac 	.word	0x200001ac
 80017c4:	00000000 	.word	0x00000000

080017c8 <effect_fire>:

// 5. Fire (SPI = La, USART = Bng)
void effect_fire(float vol, uint8_t strip_type) {
 80017c8:	b5b0      	push	{r4, r5, r7, lr}
 80017ca:	b08c      	sub	sp, #48	@ 0x30
 80017cc:	af02      	add	r7, sp, #8
 80017ce:	ed87 0a01 	vstr	s0, [r7, #4]
 80017d2:	4603      	mov	r3, r0
 80017d4:	70fb      	strb	r3, [r7, #3]
    // 1. Lm ngui
    for (int i = 0; i < NUM_LEDS; i++) {
 80017d6:	2300      	movs	r3, #0
 80017d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80017da:	e02c      	b.n	8001836 <effect_fire+0x6e>
        int cooldown = (rand() % 10);
 80017dc:	f007 fc2a 	bl	8009034 <rand>
 80017e0:	4602      	mov	r2, r0
 80017e2:	4b7b      	ldr	r3, [pc, #492]	@ (80019d0 <effect_fire+0x208>)
 80017e4:	fb83 1302 	smull	r1, r3, r3, r2
 80017e8:	1099      	asrs	r1, r3, #2
 80017ea:	17d3      	asrs	r3, r2, #31
 80017ec:	1ac9      	subs	r1, r1, r3
 80017ee:	460b      	mov	r3, r1
 80017f0:	009b      	lsls	r3, r3, #2
 80017f2:	440b      	add	r3, r1
 80017f4:	005b      	lsls	r3, r3, #1
 80017f6:	1ad3      	subs	r3, r2, r3
 80017f8:	613b      	str	r3, [r7, #16]
        if (fire_heat[i] >= cooldown) fire_heat[i] -= cooldown; else fire_heat[i] = 0;
 80017fa:	4a76      	ldr	r2, [pc, #472]	@ (80019d4 <effect_fire+0x20c>)
 80017fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017fe:	4413      	add	r3, r2
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	461a      	mov	r2, r3
 8001804:	693b      	ldr	r3, [r7, #16]
 8001806:	4293      	cmp	r3, r2
 8001808:	dc0d      	bgt.n	8001826 <effect_fire+0x5e>
 800180a:	4a72      	ldr	r2, [pc, #456]	@ (80019d4 <effect_fire+0x20c>)
 800180c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800180e:	4413      	add	r3, r2
 8001810:	781a      	ldrb	r2, [r3, #0]
 8001812:	693b      	ldr	r3, [r7, #16]
 8001814:	b2db      	uxtb	r3, r3
 8001816:	1ad3      	subs	r3, r2, r3
 8001818:	b2d9      	uxtb	r1, r3
 800181a:	4a6e      	ldr	r2, [pc, #440]	@ (80019d4 <effect_fire+0x20c>)
 800181c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800181e:	4413      	add	r3, r2
 8001820:	460a      	mov	r2, r1
 8001822:	701a      	strb	r2, [r3, #0]
 8001824:	e004      	b.n	8001830 <effect_fire+0x68>
 8001826:	4a6b      	ldr	r2, [pc, #428]	@ (80019d4 <effect_fire+0x20c>)
 8001828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800182a:	4413      	add	r3, r2
 800182c:	2200      	movs	r2, #0
 800182e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_LEDS; i++) {
 8001830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001832:	3301      	adds	r3, #1
 8001834:	627b      	str	r3, [r7, #36]	@ 0x24
 8001836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001838:	2b1d      	cmp	r3, #29
 800183a:	ddcf      	ble.n	80017dc <effect_fire+0x14>
    }
    // 2. Bc hi
    for (int i = NUM_LEDS - 1; i >= 3; i--) {
 800183c:	231d      	movs	r3, #29
 800183e:	623b      	str	r3, [r7, #32]
 8001840:	e01c      	b.n	800187c <effect_fire+0xb4>
        fire_heat[i] = (fire_heat[i - 1] + fire_heat[i - 2] + fire_heat[i - 2]) / 3;
 8001842:	6a3b      	ldr	r3, [r7, #32]
 8001844:	3b01      	subs	r3, #1
 8001846:	4a63      	ldr	r2, [pc, #396]	@ (80019d4 <effect_fire+0x20c>)
 8001848:	5cd3      	ldrb	r3, [r2, r3]
 800184a:	4619      	mov	r1, r3
 800184c:	6a3b      	ldr	r3, [r7, #32]
 800184e:	3b02      	subs	r3, #2
 8001850:	4a60      	ldr	r2, [pc, #384]	@ (80019d4 <effect_fire+0x20c>)
 8001852:	5cd3      	ldrb	r3, [r2, r3]
 8001854:	440b      	add	r3, r1
 8001856:	6a3a      	ldr	r2, [r7, #32]
 8001858:	3a02      	subs	r2, #2
 800185a:	495e      	ldr	r1, [pc, #376]	@ (80019d4 <effect_fire+0x20c>)
 800185c:	5c8a      	ldrb	r2, [r1, r2]
 800185e:	4413      	add	r3, r2
 8001860:	4a5d      	ldr	r2, [pc, #372]	@ (80019d8 <effect_fire+0x210>)
 8001862:	fb82 1203 	smull	r1, r2, r2, r3
 8001866:	17db      	asrs	r3, r3, #31
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	b2d9      	uxtb	r1, r3
 800186c:	4a59      	ldr	r2, [pc, #356]	@ (80019d4 <effect_fire+0x20c>)
 800186e:	6a3b      	ldr	r3, [r7, #32]
 8001870:	4413      	add	r3, r2
 8001872:	460a      	mov	r2, r1
 8001874:	701a      	strb	r2, [r3, #0]
    for (int i = NUM_LEDS - 1; i >= 3; i--) {
 8001876:	6a3b      	ldr	r3, [r7, #32]
 8001878:	3b01      	subs	r3, #1
 800187a:	623b      	str	r3, [r7, #32]
 800187c:	6a3b      	ldr	r3, [r7, #32]
 800187e:	2b02      	cmp	r3, #2
 8001880:	dcdf      	bgt.n	8001842 <effect_fire+0x7a>
    }
    // 3. Mi la
    if (vol > 500) {
 8001882:	edd7 7a01 	vldr	s15, [r7, #4]
 8001886:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 80019dc <effect_fire+0x214>
 800188a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800188e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001892:	dd17      	ble.n	80018c4 <effect_fire+0xfc>
        int ignition = (int)(vol / 200);
 8001894:	ed97 7a01 	vldr	s14, [r7, #4]
 8001898:	eddf 6a51 	vldr	s13, [pc, #324]	@ 80019e0 <effect_fire+0x218>
 800189c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018a4:	ee17 3a90 	vmov	r3, s15
 80018a8:	61fb      	str	r3, [r7, #28]
        if (ignition > 255) ignition = 255;
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	2bff      	cmp	r3, #255	@ 0xff
 80018ae:	dd01      	ble.n	80018b4 <effect_fire+0xec>
 80018b0:	23ff      	movs	r3, #255	@ 0xff
 80018b2:	61fb      	str	r3, [r7, #28]
        fire_heat[0] = ignition; fire_heat[1] = ignition;
 80018b4:	69fb      	ldr	r3, [r7, #28]
 80018b6:	b2da      	uxtb	r2, r3
 80018b8:	4b46      	ldr	r3, [pc, #280]	@ (80019d4 <effect_fire+0x20c>)
 80018ba:	701a      	strb	r2, [r3, #0]
 80018bc:	69fb      	ldr	r3, [r7, #28]
 80018be:	b2da      	uxtb	r2, r3
 80018c0:	4b44      	ldr	r3, [pc, #272]	@ (80019d4 <effect_fire+0x20c>)
 80018c2:	705a      	strb	r2, [r3, #1]
    }

    // 4. Mapping
    for (int i = 0; i < NUM_LEDS; i++) {
 80018c4:	2300      	movs	r3, #0
 80018c6:	61bb      	str	r3, [r7, #24]
 80018c8:	e070      	b.n	80019ac <effect_fire+0x1e4>
        uint8_t r, g, b;
        if (strip_type == STRIP_SPI) {
 80018ca:	78fb      	ldrb	r3, [r7, #3]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d131      	bne.n	8001934 <effect_fire+0x16c>
            uint16_t pixel_hue = (uint8_t)((fire_heat[i] / 255.0) * 191) / 3;
 80018d0:	4a40      	ldr	r2, [pc, #256]	@ (80019d4 <effect_fire+0x20c>)
 80018d2:	69bb      	ldr	r3, [r7, #24]
 80018d4:	4413      	add	r3, r2
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	4618      	mov	r0, r3
 80018da:	f7fe fe1b 	bl	8000514 <__aeabi_i2d>
 80018de:	a338      	add	r3, pc, #224	@ (adr r3, 80019c0 <effect_fire+0x1f8>)
 80018e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018e4:	f7fe ffaa 	bl	800083c <__aeabi_ddiv>
 80018e8:	4602      	mov	r2, r0
 80018ea:	460b      	mov	r3, r1
 80018ec:	4610      	mov	r0, r2
 80018ee:	4619      	mov	r1, r3
 80018f0:	a335      	add	r3, pc, #212	@ (adr r3, 80019c8 <effect_fire+0x200>)
 80018f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018f6:	f7fe fe77 	bl	80005e8 <__aeabi_dmul>
 80018fa:	4602      	mov	r2, r0
 80018fc:	460b      	mov	r3, r1
 80018fe:	4610      	mov	r0, r2
 8001900:	4619      	mov	r1, r3
 8001902:	f7ff f933 	bl	8000b6c <__aeabi_d2uiz>
 8001906:	4603      	mov	r3, r0
 8001908:	b2db      	uxtb	r3, r3
 800190a:	4a36      	ldr	r2, [pc, #216]	@ (80019e4 <effect_fire+0x21c>)
 800190c:	fba2 2303 	umull	r2, r3, r2, r3
 8001910:	085b      	lsrs	r3, r3, #1
 8001912:	b2db      	uxtb	r3, r3
 8001914:	82bb      	strh	r3, [r7, #20]
            hsv_to_rgb(pixel_hue, 255, 255, &r, &g, &b);
 8001916:	f107 020f 	add.w	r2, r7, #15
 800191a:	8ab8      	ldrh	r0, [r7, #20]
 800191c:	f107 030d 	add.w	r3, r7, #13
 8001920:	9301      	str	r3, [sp, #4]
 8001922:	f107 030e 	add.w	r3, r7, #14
 8001926:	9300      	str	r3, [sp, #0]
 8001928:	4613      	mov	r3, r2
 800192a:	22ff      	movs	r2, #255	@ 0xff
 800192c:	21ff      	movs	r1, #255	@ 0xff
 800192e:	f7ff fbe3 	bl	80010f8 <hsv_to_rgb>
 8001932:	e02c      	b.n	800198e <effect_fire+0x1c6>
        } else {
            uint16_t pixel_hue = 160 + (uint8_t)((fire_heat[i] / 255.0) * 80);
 8001934:	4a27      	ldr	r2, [pc, #156]	@ (80019d4 <effect_fire+0x20c>)
 8001936:	69bb      	ldr	r3, [r7, #24]
 8001938:	4413      	add	r3, r2
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	4618      	mov	r0, r3
 800193e:	f7fe fde9 	bl	8000514 <__aeabi_i2d>
 8001942:	a31f      	add	r3, pc, #124	@ (adr r3, 80019c0 <effect_fire+0x1f8>)
 8001944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001948:	f7fe ff78 	bl	800083c <__aeabi_ddiv>
 800194c:	4602      	mov	r2, r0
 800194e:	460b      	mov	r3, r1
 8001950:	4610      	mov	r0, r2
 8001952:	4619      	mov	r1, r3
 8001954:	f04f 0200 	mov.w	r2, #0
 8001958:	4b23      	ldr	r3, [pc, #140]	@ (80019e8 <effect_fire+0x220>)
 800195a:	f7fe fe45 	bl	80005e8 <__aeabi_dmul>
 800195e:	4602      	mov	r2, r0
 8001960:	460b      	mov	r3, r1
 8001962:	4610      	mov	r0, r2
 8001964:	4619      	mov	r1, r3
 8001966:	f7ff f901 	bl	8000b6c <__aeabi_d2uiz>
 800196a:	4603      	mov	r3, r0
 800196c:	b2db      	uxtb	r3, r3
 800196e:	33a0      	adds	r3, #160	@ 0xa0
 8001970:	82fb      	strh	r3, [r7, #22]
            hsv_to_rgb(pixel_hue, 255, 255, &r, &g, &b);
 8001972:	f107 020f 	add.w	r2, r7, #15
 8001976:	8af8      	ldrh	r0, [r7, #22]
 8001978:	f107 030d 	add.w	r3, r7, #13
 800197c:	9301      	str	r3, [sp, #4]
 800197e:	f107 030e 	add.w	r3, r7, #14
 8001982:	9300      	str	r3, [sp, #0]
 8001984:	4613      	mov	r3, r2
 8001986:	22ff      	movs	r2, #255	@ 0xff
 8001988:	21ff      	movs	r1, #255	@ 0xff
 800198a:	f7ff fbb5 	bl	80010f8 <hsv_to_rgb>
        }
        set_pixel_color(strip_type, i, r, g, b, MAX_BRIGHTNESS);
 800198e:	69bb      	ldr	r3, [r7, #24]
 8001990:	b299      	uxth	r1, r3
 8001992:	7bfa      	ldrb	r2, [r7, #15]
 8001994:	7bbc      	ldrb	r4, [r7, #14]
 8001996:	7b7b      	ldrb	r3, [r7, #13]
 8001998:	78f8      	ldrb	r0, [r7, #3]
 800199a:	250f      	movs	r5, #15
 800199c:	9501      	str	r5, [sp, #4]
 800199e:	9300      	str	r3, [sp, #0]
 80019a0:	4623      	mov	r3, r4
 80019a2:	f7ff fb7f 	bl	80010a4 <set_pixel_color>
    for (int i = 0; i < NUM_LEDS; i++) {
 80019a6:	69bb      	ldr	r3, [r7, #24]
 80019a8:	3301      	adds	r3, #1
 80019aa:	61bb      	str	r3, [r7, #24]
 80019ac:	69bb      	ldr	r3, [r7, #24]
 80019ae:	2b1d      	cmp	r3, #29
 80019b0:	dd8b      	ble.n	80018ca <effect_fire+0x102>
    }
}
 80019b2:	bf00      	nop
 80019b4:	bf00      	nop
 80019b6:	3728      	adds	r7, #40	@ 0x28
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bdb0      	pop	{r4, r5, r7, pc}
 80019bc:	f3af 8000 	nop.w
 80019c0:	00000000 	.word	0x00000000
 80019c4:	406fe000 	.word	0x406fe000
 80019c8:	00000000 	.word	0x00000000
 80019cc:	4067e000 	.word	0x4067e000
 80019d0:	66666667 	.word	0x66666667
 80019d4:	20000208 	.word	0x20000208
 80019d8:	55555556 	.word	0x55555556
 80019dc:	43fa0000 	.word	0x43fa0000
 80019e0:	43480000 	.word	0x43480000
 80019e4:	aaaaaaab 	.word	0xaaaaaaab
 80019e8:	40540000 	.word	0x40540000
 80019ec:	00000000 	.word	0x00000000

080019f0 <effect_center_pulse>:

// 6. Center Pulse
void effect_center_pulse(float vol, float hz, uint8_t strip_type) {
 80019f0:	b5b0      	push	{r4, r5, r7, lr}
 80019f2:	b08c      	sub	sp, #48	@ 0x30
 80019f4:	af02      	add	r7, sp, #8
 80019f6:	ed87 0a03 	vstr	s0, [r7, #12]
 80019fa:	edc7 0a02 	vstr	s1, [r7, #8]
 80019fe:	4603      	mov	r3, r0
 8001a00:	71fb      	strb	r3, [r7, #7]
    int center = NUM_LEDS / 2;
 8001a02:	230f      	movs	r3, #15
 8001a04:	623b      	str	r3, [r7, #32]
    int len = (int)((vol / TARGET_MAX_VAL) * center);
 8001a06:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a0a:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8001ae0 <effect_center_pulse+0xf0>
 8001a0e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001a12:	6a3b      	ldr	r3, [r7, #32]
 8001a14:	ee07 3a90 	vmov	s15, r3
 8001a18:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a20:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a24:	ee17 3a90 	vmov	r3, s15
 8001a28:	61fb      	str	r3, [r7, #28]
    uint16_t hue = (uint16_t)((hz / 4000.0) * 300);
 8001a2a:	68b8      	ldr	r0, [r7, #8]
 8001a2c:	f7fe fd84 	bl	8000538 <__aeabi_f2d>
 8001a30:	f04f 0200 	mov.w	r2, #0
 8001a34:	4b2b      	ldr	r3, [pc, #172]	@ (8001ae4 <effect_center_pulse+0xf4>)
 8001a36:	f7fe ff01 	bl	800083c <__aeabi_ddiv>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	460b      	mov	r3, r1
 8001a3e:	4610      	mov	r0, r2
 8001a40:	4619      	mov	r1, r3
 8001a42:	a325      	add	r3, pc, #148	@ (adr r3, 8001ad8 <effect_center_pulse+0xe8>)
 8001a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a48:	f7fe fdce 	bl	80005e8 <__aeabi_dmul>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	460b      	mov	r3, r1
 8001a50:	4610      	mov	r0, r2
 8001a52:	4619      	mov	r1, r3
 8001a54:	f7ff f88a 	bl	8000b6c <__aeabi_d2uiz>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	837b      	strh	r3, [r7, #26]
    uint8_t r, g, b;
    hsv_to_rgb(hue, 255, 255, &r, &g, &b);
 8001a5c:	f107 0219 	add.w	r2, r7, #25
 8001a60:	8b78      	ldrh	r0, [r7, #26]
 8001a62:	f107 0317 	add.w	r3, r7, #23
 8001a66:	9301      	str	r3, [sp, #4]
 8001a68:	f107 0318 	add.w	r3, r7, #24
 8001a6c:	9300      	str	r3, [sp, #0]
 8001a6e:	4613      	mov	r3, r2
 8001a70:	22ff      	movs	r2, #255	@ 0xff
 8001a72:	21ff      	movs	r1, #255	@ 0xff
 8001a74:	f7ff fb40 	bl	80010f8 <hsv_to_rgb>
    for (int i = 0; i < NUM_LEDS; i++) {
 8001a78:	2300      	movs	r3, #0
 8001a7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a7c:	e023      	b.n	8001ac6 <effect_center_pulse+0xd6>
        if (abs(i - center) < len) set_pixel_color(strip_type, i, r, g, b, MAX_BRIGHTNESS);
 8001a7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a80:	6a3b      	ldr	r3, [r7, #32]
 8001a82:	1ad3      	subs	r3, r2, r3
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	bfb8      	it	lt
 8001a88:	425b      	neglt	r3, r3
 8001a8a:	69fa      	ldr	r2, [r7, #28]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	dd0c      	ble.n	8001aaa <effect_center_pulse+0xba>
 8001a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a92:	b299      	uxth	r1, r3
 8001a94:	7e7a      	ldrb	r2, [r7, #25]
 8001a96:	7e3c      	ldrb	r4, [r7, #24]
 8001a98:	7dfb      	ldrb	r3, [r7, #23]
 8001a9a:	79f8      	ldrb	r0, [r7, #7]
 8001a9c:	250f      	movs	r5, #15
 8001a9e:	9501      	str	r5, [sp, #4]
 8001aa0:	9300      	str	r3, [sp, #0]
 8001aa2:	4623      	mov	r3, r4
 8001aa4:	f7ff fafe 	bl	80010a4 <set_pixel_color>
 8001aa8:	e00a      	b.n	8001ac0 <effect_center_pulse+0xd0>
        else set_pixel_color(strip_type, i, 0, 0, 0, 0);
 8001aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aac:	b299      	uxth	r1, r3
 8001aae:	79f8      	ldrb	r0, [r7, #7]
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	9301      	str	r3, [sp, #4]
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	9300      	str	r3, [sp, #0]
 8001ab8:	2300      	movs	r3, #0
 8001aba:	2200      	movs	r2, #0
 8001abc:	f7ff faf2 	bl	80010a4 <set_pixel_color>
    for (int i = 0; i < NUM_LEDS; i++) {
 8001ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ac8:	2b1d      	cmp	r3, #29
 8001aca:	ddd8      	ble.n	8001a7e <effect_center_pulse+0x8e>
    }
}
 8001acc:	bf00      	nop
 8001ace:	bf00      	nop
 8001ad0:	3728      	adds	r7, #40	@ 0x28
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bdb0      	pop	{r4, r5, r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	00000000 	.word	0x00000000
 8001adc:	4072c000 	.word	0x4072c000
 8001ae0:	461c4000 	.word	0x461c4000
 8001ae4:	40af4000 	.word	0x40af4000

08001ae8 <effect_mirror_vu>:

// 7. Mirror VU
void effect_mirror_vu(float vol, float hz) {
 8001ae8:	b590      	push	{r4, r7, lr}
 8001aea:	b089      	sub	sp, #36	@ 0x24
 8001aec:	af02      	add	r7, sp, #8
 8001aee:	ed87 0a01 	vstr	s0, [r7, #4]
 8001af2:	edc7 0a00 	vstr	s1, [r7]
    int num_lit = (int)((vol / TARGET_MAX_VAL) * NUM_LEDS);
 8001af6:	ed97 7a01 	vldr	s14, [r7, #4]
 8001afa:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8001c08 <effect_mirror_vu+0x120>
 8001afe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b02:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8001b06:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b0a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b0e:	ee17 3a90 	vmov	r3, s15
 8001b12:	617b      	str	r3, [r7, #20]
    if (num_lit > NUM_LEDS) num_lit = NUM_LEDS;
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	2b1e      	cmp	r3, #30
 8001b18:	dd01      	ble.n	8001b1e <effect_mirror_vu+0x36>
 8001b1a:	231e      	movs	r3, #30
 8001b1c:	617b      	str	r3, [r7, #20]
    uint16_t hue = (hz > 0) ? (uint16_t)((hz / 4000.0) * 300) : 0;
 8001b1e:	edd7 7a00 	vldr	s15, [r7]
 8001b22:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b2a:	dd19      	ble.n	8001b60 <effect_mirror_vu+0x78>
 8001b2c:	6838      	ldr	r0, [r7, #0]
 8001b2e:	f7fe fd03 	bl	8000538 <__aeabi_f2d>
 8001b32:	f04f 0200 	mov.w	r2, #0
 8001b36:	4b35      	ldr	r3, [pc, #212]	@ (8001c0c <effect_mirror_vu+0x124>)
 8001b38:	f7fe fe80 	bl	800083c <__aeabi_ddiv>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	460b      	mov	r3, r1
 8001b40:	4610      	mov	r0, r2
 8001b42:	4619      	mov	r1, r3
 8001b44:	a32e      	add	r3, pc, #184	@ (adr r3, 8001c00 <effect_mirror_vu+0x118>)
 8001b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b4a:	f7fe fd4d 	bl	80005e8 <__aeabi_dmul>
 8001b4e:	4602      	mov	r2, r0
 8001b50:	460b      	mov	r3, r1
 8001b52:	4610      	mov	r0, r2
 8001b54:	4619      	mov	r1, r3
 8001b56:	f7ff f809 	bl	8000b6c <__aeabi_d2uiz>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	b29b      	uxth	r3, r3
 8001b5e:	e000      	b.n	8001b62 <effect_mirror_vu+0x7a>
 8001b60:	2300      	movs	r3, #0
 8001b62:	81fb      	strh	r3, [r7, #14]
    uint8_t r, g, b;
    hsv_to_rgb(hue, 255, 255, &r, &g, &b);
 8001b64:	f107 020d 	add.w	r2, r7, #13
 8001b68:	89f8      	ldrh	r0, [r7, #14]
 8001b6a:	f107 030b 	add.w	r3, r7, #11
 8001b6e:	9301      	str	r3, [sp, #4]
 8001b70:	f107 030c 	add.w	r3, r7, #12
 8001b74:	9300      	str	r3, [sp, #0]
 8001b76:	4613      	mov	r3, r2
 8001b78:	22ff      	movs	r2, #255	@ 0xff
 8001b7a:	21ff      	movs	r1, #255	@ 0xff
 8001b7c:	f7ff fabc 	bl	80010f8 <hsv_to_rgb>

    for (int i = 0; i < NUM_LEDS; i++) {
 8001b80:	2300      	movs	r3, #0
 8001b82:	613b      	str	r3, [r7, #16]
 8001b84:	e031      	b.n	8001bea <effect_mirror_vu+0x102>
        if (i < num_lit) {
 8001b86:	693a      	ldr	r2, [r7, #16]
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	da15      	bge.n	8001bba <effect_mirror_vu+0xd2>
            spi_set_led(i, r, g, b, MAX_BRIGHTNESS);
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	b298      	uxth	r0, r3
 8001b92:	7b79      	ldrb	r1, [r7, #13]
 8001b94:	7b3a      	ldrb	r2, [r7, #12]
 8001b96:	7afb      	ldrb	r3, [r7, #11]
 8001b98:	240f      	movs	r4, #15
 8001b9a:	9400      	str	r4, [sp, #0]
 8001b9c:	f7ff f9fa 	bl	8000f94 <spi_set_led>
            usart_set_led(NUM_LEDS - 1 - i, r, g, b, MAX_BRIGHTNESS);
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	b29b      	uxth	r3, r3
 8001ba4:	f1c3 031d 	rsb	r3, r3, #29
 8001ba8:	b298      	uxth	r0, r3
 8001baa:	7b79      	ldrb	r1, [r7, #13]
 8001bac:	7b3a      	ldrb	r2, [r7, #12]
 8001bae:	7afb      	ldrb	r3, [r7, #11]
 8001bb0:	240f      	movs	r4, #15
 8001bb2:	9400      	str	r4, [sp, #0]
 8001bb4:	f7ff fa24 	bl	8001000 <usart_set_led>
 8001bb8:	e014      	b.n	8001be4 <effect_mirror_vu+0xfc>
        } else {
            spi_set_led(i, 0, 0, 0, 0);
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	b298      	uxth	r0, r3
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	2100      	movs	r1, #0
 8001bc8:	f7ff f9e4 	bl	8000f94 <spi_set_led>
            usart_set_led(NUM_LEDS - 1 - i, 0, 0, 0, 0);
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	b29b      	uxth	r3, r3
 8001bd0:	f1c3 031d 	rsb	r3, r3, #29
 8001bd4:	b298      	uxth	r0, r3
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	9300      	str	r3, [sp, #0]
 8001bda:	2300      	movs	r3, #0
 8001bdc:	2200      	movs	r2, #0
 8001bde:	2100      	movs	r1, #0
 8001be0:	f7ff fa0e 	bl	8001000 <usart_set_led>
    for (int i = 0; i < NUM_LEDS; i++) {
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	3301      	adds	r3, #1
 8001be8:	613b      	str	r3, [r7, #16]
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	2b1d      	cmp	r3, #29
 8001bee:	ddca      	ble.n	8001b86 <effect_mirror_vu+0x9e>
        }
    }
}
 8001bf0:	bf00      	nop
 8001bf2:	bf00      	nop
 8001bf4:	371c      	adds	r7, #28
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd90      	pop	{r4, r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	f3af 8000 	nop.w
 8001c00:	00000000 	.word	0x00000000
 8001c04:	4072c000 	.word	0x4072c000
 8001c08:	461c4000 	.word	0x461c4000
 8001c0c:	40af4000 	.word	0x40af4000

08001c10 <effect_fire_ice>:

// 8. Fire and Ice (SPI La - UART Bng)
void effect_fire_ice(float vol) {
 8001c10:	b590      	push	{r4, r7, lr}
 8001c12:	b089      	sub	sp, #36	@ 0x24
 8001c14:	af02      	add	r7, sp, #8
 8001c16:	ed87 0a01 	vstr	s0, [r7, #4]
    int height = (int)((vol / TARGET_MAX_VAL) * NUM_LEDS);
 8001c1a:	ed97 7a01 	vldr	s14, [r7, #4]
 8001c1e:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8001cfc <effect_fire_ice+0xec>
 8001c22:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c26:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8001c2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c32:	ee17 3a90 	vmov	r3, s15
 8001c36:	617b      	str	r3, [r7, #20]
    if (height > NUM_LEDS) height = NUM_LEDS;
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	2b1e      	cmp	r3, #30
 8001c3c:	dd01      	ble.n	8001c42 <effect_fire_ice+0x32>
 8001c3e:	231e      	movs	r3, #30
 8001c40:	617b      	str	r3, [r7, #20]
    uint8_t r, g, b;

    for (int i = 0; i < NUM_LEDS; i++) {
 8001c42:	2300      	movs	r3, #0
 8001c44:	613b      	str	r3, [r7, #16]
 8001c46:	e050      	b.n	8001cea <effect_fire_ice+0xda>
        if (i < height) {
 8001c48:	693a      	ldr	r2, [r7, #16]
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	da37      	bge.n	8001cc0 <effect_fire_ice+0xb0>
            // SPI: La
            uint16_t fire_hue = (i * 60 / NUM_LEDS);
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	b29b      	uxth	r3, r3
 8001c54:	005b      	lsls	r3, r3, #1
 8001c56:	81fb      	strh	r3, [r7, #14]
            hsv_to_rgb(fire_hue, 255, 255, &r, &g, &b);
 8001c58:	f107 020b 	add.w	r2, r7, #11
 8001c5c:	89f8      	ldrh	r0, [r7, #14]
 8001c5e:	f107 0309 	add.w	r3, r7, #9
 8001c62:	9301      	str	r3, [sp, #4]
 8001c64:	f107 030a 	add.w	r3, r7, #10
 8001c68:	9300      	str	r3, [sp, #0]
 8001c6a:	4613      	mov	r3, r2
 8001c6c:	22ff      	movs	r2, #255	@ 0xff
 8001c6e:	21ff      	movs	r1, #255	@ 0xff
 8001c70:	f7ff fa42 	bl	80010f8 <hsv_to_rgb>
            spi_set_led(i, r, g, b, MAX_BRIGHTNESS);
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	b298      	uxth	r0, r3
 8001c78:	7af9      	ldrb	r1, [r7, #11]
 8001c7a:	7aba      	ldrb	r2, [r7, #10]
 8001c7c:	7a7b      	ldrb	r3, [r7, #9]
 8001c7e:	240f      	movs	r4, #15
 8001c80:	9400      	str	r4, [sp, #0]
 8001c82:	f7ff f987 	bl	8000f94 <spi_set_led>

            // UART: Bng
            uint16_t ice_hue = 180 + (i * 60 / NUM_LEDS);
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	335a      	adds	r3, #90	@ 0x5a
 8001c8a:	b29b      	uxth	r3, r3
 8001c8c:	005b      	lsls	r3, r3, #1
 8001c8e:	81bb      	strh	r3, [r7, #12]
            hsv_to_rgb(ice_hue, 255, 255, &r, &g, &b);
 8001c90:	f107 020b 	add.w	r2, r7, #11
 8001c94:	89b8      	ldrh	r0, [r7, #12]
 8001c96:	f107 0309 	add.w	r3, r7, #9
 8001c9a:	9301      	str	r3, [sp, #4]
 8001c9c:	f107 030a 	add.w	r3, r7, #10
 8001ca0:	9300      	str	r3, [sp, #0]
 8001ca2:	4613      	mov	r3, r2
 8001ca4:	22ff      	movs	r2, #255	@ 0xff
 8001ca6:	21ff      	movs	r1, #255	@ 0xff
 8001ca8:	f7ff fa26 	bl	80010f8 <hsv_to_rgb>
            usart_set_led(i, r, g, b, MAX_BRIGHTNESS);
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	b298      	uxth	r0, r3
 8001cb0:	7af9      	ldrb	r1, [r7, #11]
 8001cb2:	7aba      	ldrb	r2, [r7, #10]
 8001cb4:	7a7b      	ldrb	r3, [r7, #9]
 8001cb6:	240f      	movs	r4, #15
 8001cb8:	9400      	str	r4, [sp, #0]
 8001cba:	f7ff f9a1 	bl	8001000 <usart_set_led>
 8001cbe:	e011      	b.n	8001ce4 <effect_fire_ice+0xd4>
        } else {
            spi_set_led(i, 0, 0, 0, 0);
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	b298      	uxth	r0, r3
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	9300      	str	r3, [sp, #0]
 8001cc8:	2300      	movs	r3, #0
 8001cca:	2200      	movs	r2, #0
 8001ccc:	2100      	movs	r1, #0
 8001cce:	f7ff f961 	bl	8000f94 <spi_set_led>
            usart_set_led(i, 0, 0, 0, 0);
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	b298      	uxth	r0, r3
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	9300      	str	r3, [sp, #0]
 8001cda:	2300      	movs	r3, #0
 8001cdc:	2200      	movs	r2, #0
 8001cde:	2100      	movs	r1, #0
 8001ce0:	f7ff f98e 	bl	8001000 <usart_set_led>
    for (int i = 0; i < NUM_LEDS; i++) {
 8001ce4:	693b      	ldr	r3, [r7, #16]
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	613b      	str	r3, [r7, #16]
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	2b1d      	cmp	r3, #29
 8001cee:	ddab      	ble.n	8001c48 <effect_fire_ice+0x38>
        }
    }
}
 8001cf0:	bf00      	nop
 8001cf2:	bf00      	nop
 8001cf4:	371c      	adds	r7, #28
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd90      	pop	{r4, r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	461c4000 	.word	0x461c4000

08001d00 <led_effects_manager>:

// ============================================================
// 3. TRNH QUN L (MANAGER)
// ============================================================

void led_effects_manager(float raw_vol, float raw_hz) {
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	ed87 0a01 	vstr	s0, [r7, #4]
 8001d0a:	edc7 0a00 	vstr	s1, [r7]
    // 1. Lc tn hiu
    smoothed_val = (smoothed_val * 0.6f) + (raw_vol * 0.4f);
 8001d0e:	4b8f      	ldr	r3, [pc, #572]	@ (8001f4c <led_effects_manager+0x24c>)
 8001d10:	edd3 7a00 	vldr	s15, [r3]
 8001d14:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 8001f50 <led_effects_manager+0x250>
 8001d18:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d1c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d20:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8001f54 <led_effects_manager+0x254>
 8001d24:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001d28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d2c:	4b87      	ldr	r3, [pc, #540]	@ (8001f4c <led_effects_manager+0x24c>)
 8001d2e:	edc3 7a00 	vstr	s15, [r3]

    // ================= X L DY SPI =================
    switch (effect_mode_spi) {
 8001d32:	4b89      	ldr	r3, [pc, #548]	@ (8001f58 <led_effects_manager+0x258>)
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	b2db      	uxtb	r3, r3
 8001d38:	2b08      	cmp	r3, #8
 8001d3a:	dc19      	bgt.n	8001d70 <led_effects_manager+0x70>
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	db72      	blt.n	8001e26 <led_effects_manager+0x126>
 8001d40:	2b08      	cmp	r3, #8
 8001d42:	d870      	bhi.n	8001e26 <led_effects_manager+0x126>
 8001d44:	a201      	add	r2, pc, #4	@ (adr r2, 8001d4c <led_effects_manager+0x4c>)
 8001d46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d4a:	bf00      	nop
 8001d4c:	08001d77 	.word	0x08001d77
 8001d50:	08001d7f 	.word	0x08001d7f
 8001d54:	08001d95 	.word	0x08001d95
 8001d58:	08001dab 	.word	0x08001dab
 8001d5c:	08001dbd 	.word	0x08001dbd
 8001d60:	08001dd3 	.word	0x08001dd3
 8001d64:	08001de5 	.word	0x08001de5
 8001d68:	08001dfb 	.word	0x08001dfb
 8001d6c:	08001e0f 	.word	0x08001e0f
 8001d70:	2b63      	cmp	r3, #99	@ 0x63
 8001d72:	d054      	beq.n	8001e1e <led_effects_manager+0x11e>
 8001d74:	e057      	b.n	8001e26 <led_effects_manager+0x126>
        case 0: effect_breathing(STRIP_SPI); break;
 8001d76:	2000      	movs	r0, #0
 8001d78:	f7ff faa4 	bl	80012c4 <effect_breathing>
 8001d7c:	e057      	b.n	8001e2e <led_effects_manager+0x12e>
        case 1: effect_vu_meter_smart(smoothed_val, raw_hz, STRIP_SPI); break;
 8001d7e:	4b73      	ldr	r3, [pc, #460]	@ (8001f4c <led_effects_manager+0x24c>)
 8001d80:	edd3 7a00 	vldr	s15, [r3]
 8001d84:	2000      	movs	r0, #0
 8001d86:	edd7 0a00 	vldr	s1, [r7]
 8001d8a:	eeb0 0a67 	vmov.f32	s0, s15
 8001d8e:	f7ff fafb 	bl	8001388 <effect_vu_meter_smart>
 8001d92:	e04c      	b.n	8001e2e <led_effects_manager+0x12e>
        case 2: effect_freq_color(smoothed_val, raw_hz, STRIP_SPI); break;
 8001d94:	4b6d      	ldr	r3, [pc, #436]	@ (8001f4c <led_effects_manager+0x24c>)
 8001d96:	edd3 7a00 	vldr	s15, [r3]
 8001d9a:	2000      	movs	r0, #0
 8001d9c:	edd7 0a00 	vldr	s1, [r7]
 8001da0:	eeb0 0a67 	vmov.f32	s0, s15
 8001da4:	f7ff fb70 	bl	8001488 <effect_freq_color>
 8001da8:	e041      	b.n	8001e2e <led_effects_manager+0x12e>
        case 3: effect_rainbow_pulse(smoothed_val, STRIP_SPI); break;
 8001daa:	4b68      	ldr	r3, [pc, #416]	@ (8001f4c <led_effects_manager+0x24c>)
 8001dac:	edd3 7a00 	vldr	s15, [r3]
 8001db0:	2000      	movs	r0, #0
 8001db2:	eeb0 0a67 	vmov.f32	s0, s15
 8001db6:	f7ff fbef 	bl	8001598 <effect_rainbow_pulse>
 8001dba:	e038      	b.n	8001e2e <led_effects_manager+0x12e>
        case 4: effect_music_rain(smoothed_val, raw_hz, STRIP_SPI); break;
 8001dbc:	4b63      	ldr	r3, [pc, #396]	@ (8001f4c <led_effects_manager+0x24c>)
 8001dbe:	edd3 7a00 	vldr	s15, [r3]
 8001dc2:	2000      	movs	r0, #0
 8001dc4:	edd7 0a00 	vldr	s1, [r7]
 8001dc8:	eeb0 0a67 	vmov.f32	s0, s15
 8001dcc:	f7ff fc44 	bl	8001658 <effect_music_rain>
 8001dd0:	e02d      	b.n	8001e2e <led_effects_manager+0x12e>
        case 5: effect_fire(smoothed_val, STRIP_SPI); break;
 8001dd2:	4b5e      	ldr	r3, [pc, #376]	@ (8001f4c <led_effects_manager+0x24c>)
 8001dd4:	edd3 7a00 	vldr	s15, [r3]
 8001dd8:	2000      	movs	r0, #0
 8001dda:	eeb0 0a67 	vmov.f32	s0, s15
 8001dde:	f7ff fcf3 	bl	80017c8 <effect_fire>
 8001de2:	e024      	b.n	8001e2e <led_effects_manager+0x12e>
        case 6: effect_center_pulse(smoothed_val, raw_hz, STRIP_SPI); break;
 8001de4:	4b59      	ldr	r3, [pc, #356]	@ (8001f4c <led_effects_manager+0x24c>)
 8001de6:	edd3 7a00 	vldr	s15, [r3]
 8001dea:	2000      	movs	r0, #0
 8001dec:	edd7 0a00 	vldr	s1, [r7]
 8001df0:	eeb0 0a67 	vmov.f32	s0, s15
 8001df4:	f7ff fdfc 	bl	80019f0 <effect_center_pulse>
 8001df8:	e019      	b.n	8001e2e <led_effects_manager+0x12e>

        case 7: effect_mirror_vu(smoothed_val, raw_hz); break;
 8001dfa:	4b54      	ldr	r3, [pc, #336]	@ (8001f4c <led_effects_manager+0x24c>)
 8001dfc:	edd3 7a00 	vldr	s15, [r3]
 8001e00:	edd7 0a00 	vldr	s1, [r7]
 8001e04:	eeb0 0a67 	vmov.f32	s0, s15
 8001e08:	f7ff fe6e 	bl	8001ae8 <effect_mirror_vu>
 8001e0c:	e00f      	b.n	8001e2e <led_effects_manager+0x12e>
        case 8: effect_fire_ice(smoothed_val); break;
 8001e0e:	4b4f      	ldr	r3, [pc, #316]	@ (8001f4c <led_effects_manager+0x24c>)
 8001e10:	edd3 7a00 	vldr	s15, [r3]
 8001e14:	eeb0 0a67 	vmov.f32	s0, s15
 8001e18:	f7ff fefa 	bl	8001c10 <effect_fire_ice>
 8001e1c:	e007      	b.n	8001e2e <led_effects_manager+0x12e>

        case MODE_OFF: effect_clear(STRIP_SPI); break;
 8001e1e:	2000      	movs	r0, #0
 8001e20:	f7ff fa32 	bl	8001288 <effect_clear>
 8001e24:	e003      	b.n	8001e2e <led_effects_manager+0x12e>
        default: effect_breathing(STRIP_SPI); break;
 8001e26:	2000      	movs	r0, #0
 8001e28:	f7ff fa4c 	bl	80012c4 <effect_breathing>
 8001e2c:	bf00      	nop
    }

    // ================= X L DY USART =================
    if (effect_mode_spi != 7 && effect_mode_spi != 8) {
 8001e2e:	4b4a      	ldr	r3, [pc, #296]	@ (8001f58 <led_effects_manager+0x258>)
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	2b07      	cmp	r3, #7
 8001e36:	f000 8082 	beq.w	8001f3e <led_effects_manager+0x23e>
 8001e3a:	4b47      	ldr	r3, [pc, #284]	@ (8001f58 <led_effects_manager+0x258>)
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	2b08      	cmp	r3, #8
 8001e42:	d07c      	beq.n	8001f3e <led_effects_manager+0x23e>
        switch (effect_mode_uart) {
 8001e44:	4b45      	ldr	r3, [pc, #276]	@ (8001f5c <led_effects_manager+0x25c>)
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	2b08      	cmp	r3, #8
 8001e4c:	dc18      	bgt.n	8001e80 <led_effects_manager+0x180>
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	db71      	blt.n	8001f36 <led_effects_manager+0x236>
 8001e52:	2b08      	cmp	r3, #8
 8001e54:	d86f      	bhi.n	8001f36 <led_effects_manager+0x236>
 8001e56:	a201      	add	r2, pc, #4	@ (adr r2, 8001e5c <led_effects_manager+0x15c>)
 8001e58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e5c:	08001e87 	.word	0x08001e87
 8001e60:	08001e8f 	.word	0x08001e8f
 8001e64:	08001ea5 	.word	0x08001ea5
 8001e68:	08001ebb 	.word	0x08001ebb
 8001e6c:	08001ecd 	.word	0x08001ecd
 8001e70:	08001ee3 	.word	0x08001ee3
 8001e74:	08001ef5 	.word	0x08001ef5
 8001e78:	08001f0b 	.word	0x08001f0b
 8001e7c:	08001f1f 	.word	0x08001f1f
 8001e80:	2b63      	cmp	r3, #99	@ 0x63
 8001e82:	d054      	beq.n	8001f2e <led_effects_manager+0x22e>
 8001e84:	e057      	b.n	8001f36 <led_effects_manager+0x236>
            case 0: effect_breathing(STRIP_UART); break;
 8001e86:	2001      	movs	r0, #1
 8001e88:	f7ff fa1c 	bl	80012c4 <effect_breathing>
 8001e8c:	e057      	b.n	8001f3e <led_effects_manager+0x23e>
            case 1: effect_vu_meter_smart(smoothed_val, raw_hz, STRIP_UART); break;
 8001e8e:	4b2f      	ldr	r3, [pc, #188]	@ (8001f4c <led_effects_manager+0x24c>)
 8001e90:	edd3 7a00 	vldr	s15, [r3]
 8001e94:	2001      	movs	r0, #1
 8001e96:	edd7 0a00 	vldr	s1, [r7]
 8001e9a:	eeb0 0a67 	vmov.f32	s0, s15
 8001e9e:	f7ff fa73 	bl	8001388 <effect_vu_meter_smart>
 8001ea2:	e04c      	b.n	8001f3e <led_effects_manager+0x23e>
            case 2: effect_freq_color(smoothed_val, raw_hz, STRIP_UART); break;
 8001ea4:	4b29      	ldr	r3, [pc, #164]	@ (8001f4c <led_effects_manager+0x24c>)
 8001ea6:	edd3 7a00 	vldr	s15, [r3]
 8001eaa:	2001      	movs	r0, #1
 8001eac:	edd7 0a00 	vldr	s1, [r7]
 8001eb0:	eeb0 0a67 	vmov.f32	s0, s15
 8001eb4:	f7ff fae8 	bl	8001488 <effect_freq_color>
 8001eb8:	e041      	b.n	8001f3e <led_effects_manager+0x23e>
            case 3: effect_rainbow_pulse(smoothed_val, STRIP_UART); break;
 8001eba:	4b24      	ldr	r3, [pc, #144]	@ (8001f4c <led_effects_manager+0x24c>)
 8001ebc:	edd3 7a00 	vldr	s15, [r3]
 8001ec0:	2001      	movs	r0, #1
 8001ec2:	eeb0 0a67 	vmov.f32	s0, s15
 8001ec6:	f7ff fb67 	bl	8001598 <effect_rainbow_pulse>
 8001eca:	e038      	b.n	8001f3e <led_effects_manager+0x23e>
            case 4: effect_music_rain(smoothed_val, raw_hz, STRIP_UART); break;
 8001ecc:	4b1f      	ldr	r3, [pc, #124]	@ (8001f4c <led_effects_manager+0x24c>)
 8001ece:	edd3 7a00 	vldr	s15, [r3]
 8001ed2:	2001      	movs	r0, #1
 8001ed4:	edd7 0a00 	vldr	s1, [r7]
 8001ed8:	eeb0 0a67 	vmov.f32	s0, s15
 8001edc:	f7ff fbbc 	bl	8001658 <effect_music_rain>
 8001ee0:	e02d      	b.n	8001f3e <led_effects_manager+0x23e>
            case 5: effect_fire(smoothed_val, STRIP_UART); break; // T ng thnh Bng nh logic hm fire
 8001ee2:	4b1a      	ldr	r3, [pc, #104]	@ (8001f4c <led_effects_manager+0x24c>)
 8001ee4:	edd3 7a00 	vldr	s15, [r3]
 8001ee8:	2001      	movs	r0, #1
 8001eea:	eeb0 0a67 	vmov.f32	s0, s15
 8001eee:	f7ff fc6b 	bl	80017c8 <effect_fire>
 8001ef2:	e024      	b.n	8001f3e <led_effects_manager+0x23e>
            case 6: effect_center_pulse(smoothed_val, raw_hz, STRIP_UART); break;
 8001ef4:	4b15      	ldr	r3, [pc, #84]	@ (8001f4c <led_effects_manager+0x24c>)
 8001ef6:	edd3 7a00 	vldr	s15, [r3]
 8001efa:	2001      	movs	r0, #1
 8001efc:	edd7 0a00 	vldr	s1, [r7]
 8001f00:	eeb0 0a67 	vmov.f32	s0, s15
 8001f04:	f7ff fd74 	bl	80019f0 <effect_center_pulse>
 8001f08:	e019      	b.n	8001f3e <led_effects_manager+0x23e>

            case 7: effect_mirror_vu(smoothed_val, raw_hz); break;
 8001f0a:	4b10      	ldr	r3, [pc, #64]	@ (8001f4c <led_effects_manager+0x24c>)
 8001f0c:	edd3 7a00 	vldr	s15, [r3]
 8001f10:	edd7 0a00 	vldr	s1, [r7]
 8001f14:	eeb0 0a67 	vmov.f32	s0, s15
 8001f18:	f7ff fde6 	bl	8001ae8 <effect_mirror_vu>
 8001f1c:	e00f      	b.n	8001f3e <led_effects_manager+0x23e>
            case 8: effect_fire_ice(smoothed_val); break;
 8001f1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001f4c <led_effects_manager+0x24c>)
 8001f20:	edd3 7a00 	vldr	s15, [r3]
 8001f24:	eeb0 0a67 	vmov.f32	s0, s15
 8001f28:	f7ff fe72 	bl	8001c10 <effect_fire_ice>
 8001f2c:	e007      	b.n	8001f3e <led_effects_manager+0x23e>

            case MODE_OFF: effect_clear(STRIP_UART); break;
 8001f2e:	2001      	movs	r0, #1
 8001f30:	f7ff f9aa 	bl	8001288 <effect_clear>
 8001f34:	e003      	b.n	8001f3e <led_effects_manager+0x23e>
            default: effect_breathing(STRIP_UART); break;
 8001f36:	2001      	movs	r0, #1
 8001f38:	f7ff f9c4 	bl	80012c4 <effect_breathing>
 8001f3c:	bf00      	nop
        }
    }

    // 3. y d liu ra phn cng
    update_all_strips(); //  c nh ngha  u file
 8001f3e:	f7ff f8a9 	bl	8001094 <update_all_strips>
}
 8001f42:	bf00      	nop
 8001f44:	3708      	adds	r7, #8
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	200001a8 	.word	0x200001a8
 8001f50:	3f19999a 	.word	0x3f19999a
 8001f54:	3ecccccd 	.word	0x3ecccccd
 8001f58:	20001cec 	.word	0x20001cec
 8001f5c:	20001ced 	.word	0x20001ced

08001f60 <led_init>:

void led_init() {
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
    for (int i = 0; i < BUFFER_SIZE; i++) {
 8001f66:	2300      	movs	r3, #0
 8001f68:	607b      	str	r3, [r7, #4]
 8001f6a:	e00c      	b.n	8001f86 <led_init+0x26>
        spi_led_buffer[i] = 0x00;
 8001f6c:	4a0a      	ldr	r2, [pc, #40]	@ (8001f98 <led_init+0x38>)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4413      	add	r3, r2
 8001f72:	2200      	movs	r2, #0
 8001f74:	701a      	strb	r2, [r3, #0]
        usart_led_buffer[i] = 0x00;
 8001f76:	4a09      	ldr	r2, [pc, #36]	@ (8001f9c <led_init+0x3c>)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < BUFFER_SIZE; i++) {
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	3301      	adds	r3, #1
 8001f84:	607b      	str	r3, [r7, #4]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2b7f      	cmp	r3, #127	@ 0x7f
 8001f8a:	ddef      	ble.n	8001f6c <led_init+0xc>
    }
    update_all_strips();
 8001f8c:	f7ff f882 	bl	8001094 <update_all_strips>
}
 8001f90:	bf00      	nop
 8001f92:	3708      	adds	r7, #8
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	200000a8 	.word	0x200000a8
 8001f9c:	20000128 	.word	0x20000128

08001fa0 <perform_system_reset>:

// Thm vo effect.h
void perform_system_reset(void) {
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
    // 1. Tt n
    effect_mode_spi = 99;
 8001fa4:	4b0c      	ldr	r3, [pc, #48]	@ (8001fd8 <perform_system_reset+0x38>)
 8001fa6:	2263      	movs	r2, #99	@ 0x63
 8001fa8:	701a      	strb	r2, [r3, #0]
    effect_mode_uart = 99;
 8001faa:	4b0c      	ldr	r3, [pc, #48]	@ (8001fdc <perform_system_reset+0x3c>)
 8001fac:	2263      	movs	r2, #99	@ 0x63
 8001fae:	701a      	strb	r2, [r3, #0]

    // 2. Xa d liu
    effect_clear(0);
 8001fb0:	2000      	movs	r0, #0
 8001fb2:	f7ff f969 	bl	8001288 <effect_clear>
    effect_clear(1);
 8001fb6:	2001      	movs	r0, #1
 8001fb8:	f7ff f966 	bl	8001288 <effect_clear>
    update_all_strips();
 8001fbc:	f7ff f86a 	bl	8001094 <update_all_strips>

    // 3. Ch 3 giy
    HAL_Delay(3000);
 8001fc0:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001fc4:	f001 f8f8 	bl	80031b8 <HAL_Delay>

    // 4. V mc nh
    effect_mode_spi = 0;
 8001fc8:	4b03      	ldr	r3, [pc, #12]	@ (8001fd8 <perform_system_reset+0x38>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	701a      	strb	r2, [r3, #0]
    effect_mode_uart = 0;
 8001fce:	4b03      	ldr	r3, [pc, #12]	@ (8001fdc <perform_system_reset+0x3c>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	701a      	strb	r2, [r3, #0]
}
 8001fd4:	bf00      	nop
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	20001cec 	.word	0x20001cec
 8001fdc:	20001ced 	.word	0x20001ced

08001fe0 <audio_init>:

// --- BIN KT QU OUTPUT ---
float audio_peak_val = 0.0f; // Cng  m thanh ln nht hin ti (Volume)
float audio_peak_hz  = 0.0f; // Tn s ca m thanh  (Pitch/Tone)

void audio_init(void) {
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
    arm_rfft_fast_init_f32(&fft_handler, FFT_SAMPLES);
 8001fe4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001fe8:	4805      	ldr	r0, [pc, #20]	@ (8002000 <audio_init+0x20>)
 8001fea:	f005 ff1b 	bl	8007e24 <arm_rfft_fast_init_f32>
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, FFT_SAMPLES);
 8001fee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ff2:	4904      	ldr	r1, [pc, #16]	@ (8002004 <audio_init+0x24>)
 8001ff4:	4804      	ldr	r0, [pc, #16]	@ (8002008 <audio_init+0x28>)
 8001ff6:	f001 f947 	bl	8003288 <HAL_ADC_Start_DMA>
}
 8001ffa:	bf00      	nop
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	20001a2c 	.word	0x20001a2c
 8002004:	20000228 	.word	0x20000228
 8002008:	20001a58 	.word	0x20001a58

0800200c <process_audio_data>:

void process_audio_data(void) {
 800200c:	b580      	push	{r7, lr}
 800200e:	b088      	sub	sp, #32
 8002010:	af00      	add	r7, sp, #0
    if (fft_process_flag) {
 8002012:	4b6b      	ldr	r3, [pc, #428]	@ (80021c0 <process_audio_data+0x1b4>)
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	b2db      	uxtb	r3, r3
 8002018:	2b00      	cmp	r3, #0
 800201a:	f000 80cc 	beq.w	80021b6 <process_audio_data+0x1aa>
        // 1. Lc nhiu DC (Zero centering)
        // a tn hiu t 0-4095 v dao ng quanh 0
        float32_t avg = 0;
 800201e:	f04f 0300 	mov.w	r3, #0
 8002022:	61fb      	str	r3, [r7, #28]
        for (uint16_t i = 0; i < FFT_SAMPLES; i++) {
 8002024:	2300      	movs	r3, #0
 8002026:	837b      	strh	r3, [r7, #26]
 8002028:	e010      	b.n	800204c <process_audio_data+0x40>
            avg += (float32_t)adc_buffer[i];
 800202a:	8b7b      	ldrh	r3, [r7, #26]
 800202c:	4a65      	ldr	r2, [pc, #404]	@ (80021c4 <process_audio_data+0x1b8>)
 800202e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002032:	ee07 3a90 	vmov	s15, r3
 8002036:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800203a:	ed97 7a07 	vldr	s14, [r7, #28]
 800203e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002042:	edc7 7a07 	vstr	s15, [r7, #28]
        for (uint16_t i = 0; i < FFT_SAMPLES; i++) {
 8002046:	8b7b      	ldrh	r3, [r7, #26]
 8002048:	3301      	adds	r3, #1
 800204a:	837b      	strh	r3, [r7, #26]
 800204c:	8b7b      	ldrh	r3, [r7, #26]
 800204e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002052:	d3ea      	bcc.n	800202a <process_audio_data+0x1e>
        }
        avg /= (float32_t)FFT_SAMPLES;
 8002054:	ed97 7a07 	vldr	s14, [r7, #28]
 8002058:	eddf 6a5b 	vldr	s13, [pc, #364]	@ 80021c8 <process_audio_data+0x1bc>
 800205c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002060:	edc7 7a07 	vstr	s15, [r7, #28]

        for (uint16_t i = 0; i < FFT_SAMPLES; i++) {
 8002064:	2300      	movs	r3, #0
 8002066:	833b      	strh	r3, [r7, #24]
 8002068:	e014      	b.n	8002094 <process_audio_data+0x88>
            fft_in_buf[i] = (float32_t)adc_buffer[i] - avg;
 800206a:	8b3b      	ldrh	r3, [r7, #24]
 800206c:	4a55      	ldr	r2, [pc, #340]	@ (80021c4 <process_audio_data+0x1b8>)
 800206e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002072:	ee07 3a90 	vmov	s15, r3
 8002076:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800207a:	8b3b      	ldrh	r3, [r7, #24]
 800207c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002080:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002084:	4a51      	ldr	r2, [pc, #324]	@ (80021cc <process_audio_data+0x1c0>)
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	4413      	add	r3, r2
 800208a:	edc3 7a00 	vstr	s15, [r3]
        for (uint16_t i = 0; i < FFT_SAMPLES; i++) {
 800208e:	8b3b      	ldrh	r3, [r7, #24]
 8002090:	3301      	adds	r3, #1
 8002092:	833b      	strh	r3, [r7, #24]
 8002094:	8b3b      	ldrh	r3, [r7, #24]
 8002096:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800209a:	d3e6      	bcc.n	800206a <process_audio_data+0x5e>
        }

        // 2. Thc hin FFT (Time Domain -> Frequency Domain)
        arm_rfft_fast_f32(&fft_handler, fft_in_buf, fft_out_buf, 0);
 800209c:	2300      	movs	r3, #0
 800209e:	4a4c      	ldr	r2, [pc, #304]	@ (80021d0 <process_audio_data+0x1c4>)
 80020a0:	494a      	ldr	r1, [pc, #296]	@ (80021cc <process_audio_data+0x1c0>)
 80020a2:	484c      	ldr	r0, [pc, #304]	@ (80021d4 <process_audio_data+0x1c8>)
 80020a4:	f005 ffa8 	bl	8007ff8 <arm_rfft_fast_f32>

        // 3. Tnh  ln (Magnitude)
        // Hm ny thay th cho on code: mag = sqrt(re*re + im*im)
        // Kt qu lu vo fft_mag_buf. Ch c FFT_SAMPLES/2 phn t hp l.
        arm_cmplx_mag_f32(fft_out_buf, fft_mag_buf, FFT_SAMPLES / 2);
 80020a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80020ac:	494a      	ldr	r1, [pc, #296]	@ (80021d8 <process_audio_data+0x1cc>)
 80020ae:	4848      	ldr	r0, [pc, #288]	@ (80021d0 <process_audio_data+0x1c4>)
 80020b0:	f006 fb7e 	bl	80087b0 <arm_cmplx_mag_f32>

        // 4. PHN TCH TM PEAK (Ging cu trc bn yu cu)
        // Tm xem tn s no ang chim u th nht (To nht)
        float max_mag = 0.0f;
 80020b4:	f04f 0300 	mov.w	r3, #0
 80020b8:	617b      	str	r3, [r7, #20]
        uint16_t max_index = 0;
 80020ba:	2300      	movs	r3, #0
 80020bc:	827b      	strh	r3, [r7, #18]

        // Bt u t k=1 hoc k=2  b qua thnh phn DC (k=0) thng rt ln nhng v ngha
        for (uint16_t k = 2; k < (FFT_SAMPLES / 2); k++) {
 80020be:	2302      	movs	r3, #2
 80020c0:	823b      	strh	r3, [r7, #16]
 80020c2:	e015      	b.n	80020f0 <process_audio_data+0xe4>
            float current_mag = fft_mag_buf[k];
 80020c4:	8a3b      	ldrh	r3, [r7, #16]
 80020c6:	4a44      	ldr	r2, [pc, #272]	@ (80021d8 <process_audio_data+0x1cc>)
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	4413      	add	r3, r2
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	607b      	str	r3, [r7, #4]

            // Tm gi tr ln nht (Peak Finding)
            if (current_mag > max_mag) {
 80020d0:	ed97 7a01 	vldr	s14, [r7, #4]
 80020d4:	edd7 7a05 	vldr	s15, [r7, #20]
 80020d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020e0:	dd03      	ble.n	80020ea <process_audio_data+0xde>
                max_mag = current_mag;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	617b      	str	r3, [r7, #20]
                max_index = k;
 80020e6:	8a3b      	ldrh	r3, [r7, #16]
 80020e8:	827b      	strh	r3, [r7, #18]
        for (uint16_t k = 2; k < (FFT_SAMPLES / 2); k++) {
 80020ea:	8a3b      	ldrh	r3, [r7, #16]
 80020ec:	3301      	adds	r3, #1
 80020ee:	823b      	strh	r3, [r7, #16]
 80020f0:	8a3b      	ldrh	r3, [r7, #16]
 80020f2:	2bff      	cmp	r3, #255	@ 0xff
 80020f4:	d9e6      	bls.n	80020c4 <process_audio_data+0xb8>
        }

        // 5. Cp nht kt qu ra bin ton cc

        // X l Cng  (VAL): Chia nh xung v ct trn (Clamp)
        float final_val = max_mag / MAG_SCALE_FACTOR;
 80020f6:	ed97 7a05 	vldr	s14, [r7, #20]
 80020fa:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80021dc <process_audio_data+0x1d0>
 80020fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002102:	edc7 7a03 	vstr	s15, [r7, #12]
        if (final_val > TARGET_MAX_VAL) final_val = TARGET_MAX_VAL; // Ct nu vt 10k
 8002106:	edd7 7a03 	vldr	s15, [r7, #12]
 800210a:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 80021e0 <process_audio_data+0x1d4>
 800210e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002112:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002116:	dd01      	ble.n	800211c <process_audio_data+0x110>
 8002118:	4b32      	ldr	r3, [pc, #200]	@ (80021e4 <process_audio_data+0x1d8>)
 800211a:	60fb      	str	r3, [r7, #12]
        if (final_val < 0.0f) final_val = 0.0f;
 800211c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002120:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002128:	d502      	bpl.n	8002130 <process_audio_data+0x124>
 800212a:	f04f 0300 	mov.w	r3, #0
 800212e:	60fb      	str	r3, [r7, #12]

        // X l Tn s (HZ): Tnh theo cng thc chun v ct trn
        float final_hz = (float)max_index * (SAMPLING_RATE / (float)FFT_SAMPLES);
 8002130:	8a7b      	ldrh	r3, [r7, #18]
 8002132:	ee07 3a90 	vmov	s15, r3
 8002136:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800213a:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80021e8 <process_audio_data+0x1dc>
 800213e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002142:	edc7 7a02 	vstr	s15, [r7, #8]
        if (final_hz > TARGET_MAX_HZ) final_hz = TARGET_MAX_HZ; // Ct nu vt 100k
 8002146:	edd7 7a02 	vldr	s15, [r7, #8]
 800214a:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 80021ec <process_audio_data+0x1e0>
 800214e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002152:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002156:	dd01      	ble.n	800215c <process_audio_data+0x150>
 8002158:	4b25      	ldr	r3, [pc, #148]	@ (80021f0 <process_audio_data+0x1e4>)
 800215a:	60bb      	str	r3, [r7, #8]
        audio_peak_val = final_val;
 800215c:	4a25      	ldr	r2, [pc, #148]	@ (80021f4 <process_audio_data+0x1e8>)
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	6013      	str	r3, [r2, #0]
        audio_peak_hz  = final_hz;
 8002162:	4a25      	ldr	r2, [pc, #148]	@ (80021f8 <process_audio_data+0x1ec>)
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	6013      	str	r3, [r2, #0]

        // p kiu sang s nguyn  SWV v cho p
        debug_peak_val = (int32_t)audio_peak_val;
 8002168:	4b22      	ldr	r3, [pc, #136]	@ (80021f4 <process_audio_data+0x1e8>)
 800216a:	edd3 7a00 	vldr	s15, [r3]
 800216e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002172:	ee17 2a90 	vmov	r2, s15
 8002176:	4b21      	ldr	r3, [pc, #132]	@ (80021fc <process_audio_data+0x1f0>)
 8002178:	601a      	str	r2, [r3, #0]
        debug_peak_hz  = (int32_t)audio_peak_hz;
 800217a:	4b1f      	ldr	r3, [pc, #124]	@ (80021f8 <process_audio_data+0x1ec>)
 800217c:	edd3 7a00 	vldr	s15, [r3]
 8002180:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002184:	ee17 2a90 	vmov	r2, s15
 8002188:	4b1d      	ldr	r3, [pc, #116]	@ (8002200 <process_audio_data+0x1f4>)
 800218a:	601a      	str	r2, [r3, #0]

        // Gi hm chy hiu ng
        led_effects_manager(audio_peak_val, audio_peak_hz);
 800218c:	4b19      	ldr	r3, [pc, #100]	@ (80021f4 <process_audio_data+0x1e8>)
 800218e:	edd3 7a00 	vldr	s15, [r3]
 8002192:	4b19      	ldr	r3, [pc, #100]	@ (80021f8 <process_audio_data+0x1ec>)
 8002194:	ed93 7a00 	vldr	s14, [r3]
 8002198:	eef0 0a47 	vmov.f32	s1, s14
 800219c:	eeb0 0a67 	vmov.f32	s0, s15
 80021a0:	f7ff fdae 	bl	8001d00 <led_effects_manager>

        // 6. Reset c
        fft_process_flag = 0;
 80021a4:	4b06      	ldr	r3, [pc, #24]	@ (80021c0 <process_audio_data+0x1b4>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	701a      	strb	r2, [r3, #0]
        extern ADC_HandleTypeDef hadc1;
        HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, FFT_SAMPLES);
 80021aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021ae:	4905      	ldr	r1, [pc, #20]	@ (80021c4 <process_audio_data+0x1b8>)
 80021b0:	4814      	ldr	r0, [pc, #80]	@ (8002204 <process_audio_data+0x1f8>)
 80021b2:	f001 f869 	bl	8003288 <HAL_ADC_Start_DMA>
    }
}
 80021b6:	bf00      	nop
 80021b8:	3720      	adds	r7, #32
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	20001a28 	.word	0x20001a28
 80021c4:	20000228 	.word	0x20000228
 80021c8:	44000000 	.word	0x44000000
 80021cc:	20000628 	.word	0x20000628
 80021d0:	20000e28 	.word	0x20000e28
 80021d4:	20001a2c 	.word	0x20001a2c
 80021d8:	20001628 	.word	0x20001628
 80021dc:	420c0000 	.word	0x420c0000
 80021e0:	461c4000 	.word	0x461c4000
 80021e4:	461c4000 	.word	0x461c4000
 80021e8:	42fc3500 	.word	0x42fc3500
 80021ec:	46ea6000 	.word	0x46ea6000
 80021f0:	46ea6000 	.word	0x46ea6000
 80021f4:	20001a4c 	.word	0x20001a4c
 80021f8:	20001a50 	.word	0x20001a50
 80021fc:	20001a44 	.word	0x20001a44
 8002200:	20001a48 	.word	0x20001a48
 8002204:	20001a58 	.word	0x20001a58

08002208 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1) {
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a06      	ldr	r2, [pc, #24]	@ (8002230 <HAL_ADC_ConvCpltCallback+0x28>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d105      	bne.n	8002226 <HAL_ADC_ConvCpltCallback+0x1e>
        HAL_ADC_Stop_DMA(&hadc1);
 800221a:	4806      	ldr	r0, [pc, #24]	@ (8002234 <HAL_ADC_ConvCpltCallback+0x2c>)
 800221c:	f001 f948 	bl	80034b0 <HAL_ADC_Stop_DMA>
        fft_process_flag = 1;
 8002220:	4b05      	ldr	r3, [pc, #20]	@ (8002238 <HAL_ADC_ConvCpltCallback+0x30>)
 8002222:	2201      	movs	r2, #1
 8002224:	701a      	strb	r2, [r3, #0]
    }
}
 8002226:	bf00      	nop
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	40012000 	.word	0x40012000
 8002234:	20001a58 	.word	0x20001a58
 8002238:	20001a28 	.word	0x20001a28

0800223c <check_button>:
static Button_t btn_uart  = {BTN_UART_PORT,  BTN_UART_PIN,  0, 0, 0};
static Button_t btn_reset = {BTN_RESET_PORT, BTN_RESET_PIN, 0, 0, 0};

// Hm x l chung cho 1 nt ( code gn hn)
// Tr v 1 nu nt va c nhn (Rising Edge)
uint8_t check_button(Button_t *btn) {
 800223c:	b580      	push	{r7, lr}
 800223e:	b084      	sub	sp, #16
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
    uint8_t current_state = HAL_GPIO_ReadPin(btn->port, btn->pin);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681a      	ldr	r2, [r3, #0]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	889b      	ldrh	r3, [r3, #4]
 800224c:	4619      	mov	r1, r3
 800224e:	4610      	mov	r0, r2
 8002250:	f002 faec 	bl	800482c <HAL_GPIO_ReadPin>
 8002254:	4603      	mov	r3, r0
 8002256:	73bb      	strb	r3, [r7, #14]
    uint8_t pressed = 0;
 8002258:	2300      	movs	r3, #0
 800225a:	73fb      	strb	r3, [r7, #15]

    // Nu trng thi thay i, reset b m thi gian
    if (current_state != btn->last_state) {
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	799b      	ldrb	r3, [r3, #6]
 8002260:	7bba      	ldrb	r2, [r7, #14]
 8002262:	429a      	cmp	r2, r3
 8002264:	d004      	beq.n	8002270 <check_button+0x34>
        btn->last_time = HAL_GetTick();
 8002266:	f000 ff9b 	bl	80031a0 <HAL_GetTick>
 800226a:	4602      	mov	r2, r0
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	609a      	str	r2, [r3, #8]
    }

    // Nu trng thi n nh trong khong debounce
    if ((HAL_GetTick() - btn->last_time) > DEBOUNCE_DELAY) {
 8002270:	f000 ff96 	bl	80031a0 <HAL_GetTick>
 8002274:	4602      	mov	r2, r0
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	1ad3      	subs	r3, r2, r3
 800227c:	2b32      	cmp	r3, #50	@ 0x32
 800227e:	d912      	bls.n	80022a6 <check_button+0x6a>
        // Nu nt ang nhn (Logic 1) v trc  cha tnh l nhn
        if (current_state == 1 && btn->is_pressed == 0) {
 8002280:	7bbb      	ldrb	r3, [r7, #14]
 8002282:	2b01      	cmp	r3, #1
 8002284:	d109      	bne.n	800229a <check_button+0x5e>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	79db      	ldrb	r3, [r3, #7]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d105      	bne.n	800229a <check_button+0x5e>
            btn->is_pressed = 1;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2201      	movs	r2, #1
 8002292:	71da      	strb	r2, [r3, #7]
            pressed = 1; // Xc nhn c nhn
 8002294:	2301      	movs	r3, #1
 8002296:	73fb      	strb	r3, [r7, #15]
 8002298:	e005      	b.n	80022a6 <check_button+0x6a>
        }
        // Nu nt nh ra
        else if (current_state == 0) {
 800229a:	7bbb      	ldrb	r3, [r7, #14]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d102      	bne.n	80022a6 <check_button+0x6a>
            btn->is_pressed = 0;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2200      	movs	r2, #0
 80022a4:	71da      	strb	r2, [r3, #7]
        }
    }

    btn->last_state = current_state;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	7bba      	ldrb	r2, [r7, #14]
 80022aa:	719a      	strb	r2, [r3, #6]
    return pressed;
 80022ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3710      	adds	r7, #16
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
	...

080022b8 <button_scan>:

// --- HM QUT NT CHNH ---
void button_scan() {
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0

    // 1. X L NT SPI (PE0)
    if (check_button(&btn_spi)) {
 80022bc:	4819      	ldr	r0, [pc, #100]	@ (8002324 <button_scan+0x6c>)
 80022be:	f7ff ffbd 	bl	800223c <check_button>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d00e      	beq.n	80022e6 <button_scan+0x2e>
        effect_mode_spi++;
 80022c8:	4b17      	ldr	r3, [pc, #92]	@ (8002328 <button_scan+0x70>)
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	3301      	adds	r3, #1
 80022d0:	b2da      	uxtb	r2, r3
 80022d2:	4b15      	ldr	r3, [pc, #84]	@ (8002328 <button_scan+0x70>)
 80022d4:	701a      	strb	r2, [r3, #0]
        // Nu vt qu s hiu ng, quay v 0 (Breathing)
        if (effect_mode_spi > MAX_EFFECT_SPI) {
 80022d6:	4b14      	ldr	r3, [pc, #80]	@ (8002328 <button_scan+0x70>)
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	2b08      	cmp	r3, #8
 80022de:	d902      	bls.n	80022e6 <button_scan+0x2e>
            effect_mode_spi = 0;
 80022e0:	4b11      	ldr	r3, [pc, #68]	@ (8002328 <button_scan+0x70>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	701a      	strb	r2, [r3, #0]
        }
    }

    // 2. X L NT USART (PE1)
    if (check_button(&btn_uart)) {
 80022e6:	4811      	ldr	r0, [pc, #68]	@ (800232c <button_scan+0x74>)
 80022e8:	f7ff ffa8 	bl	800223c <check_button>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d00e      	beq.n	8002310 <button_scan+0x58>
        effect_mode_uart++;
 80022f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002330 <button_scan+0x78>)
 80022f4:	781b      	ldrb	r3, [r3, #0]
 80022f6:	b2db      	uxtb	r3, r3
 80022f8:	3301      	adds	r3, #1
 80022fa:	b2da      	uxtb	r2, r3
 80022fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002330 <button_scan+0x78>)
 80022fe:	701a      	strb	r2, [r3, #0]
        if (effect_mode_uart > MAX_EFFECT_UART) {
 8002300:	4b0b      	ldr	r3, [pc, #44]	@ (8002330 <button_scan+0x78>)
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	b2db      	uxtb	r3, r3
 8002306:	2b08      	cmp	r3, #8
 8002308:	d902      	bls.n	8002310 <button_scan+0x58>
            effect_mode_uart = 0;
 800230a:	4b09      	ldr	r3, [pc, #36]	@ (8002330 <button_scan+0x78>)
 800230c:	2200      	movs	r2, #0
 800230e:	701a      	strb	r2, [r3, #0]
        }
    }

    // 3. X L NT RESET (PB8)
    if (check_button(&btn_reset)) {
 8002310:	4808      	ldr	r0, [pc, #32]	@ (8002334 <button_scan+0x7c>)
 8002312:	f7ff ff93 	bl	800223c <check_button>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d001      	beq.n	8002320 <button_scan+0x68>
        perform_system_reset();
 800231c:	f7ff fe40 	bl	8001fa0 <perform_system_reset>
    }
}
 8002320:	bf00      	nop
 8002322:	bd80      	pop	{r7, pc}
 8002324:	20000000 	.word	0x20000000
 8002328:	20001cec 	.word	0x20001cec
 800232c:	2000000c 	.word	0x2000000c
 8002330:	20001ced 	.word	0x20001ced
 8002334:	20000018 	.word	0x20000018

08002338 <bluetooth_init>:
volatile uint8_t bt_rx_data;

// C bo hiu Reset ( x l trong main trnh treo ngt)
volatile uint8_t bt_reset_flag = 0;

void bluetooth_init(void) {
 8002338:	b580      	push	{r7, lr}
 800233a:	af00      	add	r7, sp, #0
    // Nhn 1 byte ngt
    HAL_UART_Receive_IT(&huart2, (uint8_t*)&bt_rx_data, 1);
 800233c:	2201      	movs	r2, #1
 800233e:	4903      	ldr	r1, [pc, #12]	@ (800234c <bluetooth_init+0x14>)
 8002340:	4803      	ldr	r0, [pc, #12]	@ (8002350 <bluetooth_init+0x18>)
 8002342:	f003 fe4b 	bl	8005fdc <HAL_UART_Receive_IT>
}
 8002346:	bf00      	nop
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	20001a54 	.word	0x20001a54
 8002350:	20001c00 	.word	0x20001c00

08002354 <bluetooth_check_connection>:

// --- KIM TRA KT NI ---
void bluetooth_check_connection(void) {
 8002354:	b580      	push	{r7, lr}
 8002356:	af00      	add	r7, sp, #0
    if (HAL_GPIO_ReadPin(BT_STATE_PORT, BT_STATE_PIN) == GPIO_PIN_SET) {
 8002358:	2110      	movs	r1, #16
 800235a:	4809      	ldr	r0, [pc, #36]	@ (8002380 <bluetooth_check_connection+0x2c>)
 800235c:	f002 fa66 	bl	800482c <HAL_GPIO_ReadPin>
 8002360:	4603      	mov	r3, r0
 8002362:	2b01      	cmp	r3, #1
 8002364:	d105      	bne.n	8002372 <bluetooth_check_connection+0x1e>
        HAL_GPIO_WritePin(LED_D2_PORT, LED_D2_PIN, GPIO_PIN_RESET); // n sng (Active Low)
 8002366:	2200      	movs	r2, #0
 8002368:	2140      	movs	r1, #64	@ 0x40
 800236a:	4806      	ldr	r0, [pc, #24]	@ (8002384 <bluetooth_check_connection+0x30>)
 800236c:	f002 fa76 	bl	800485c <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(LED_D2_PORT, LED_D2_PIN, GPIO_PIN_SET);   // n tt
    }
}
 8002370:	e004      	b.n	800237c <bluetooth_check_connection+0x28>
        HAL_GPIO_WritePin(LED_D2_PORT, LED_D2_PIN, GPIO_PIN_SET);   // n tt
 8002372:	2201      	movs	r2, #1
 8002374:	2140      	movs	r1, #64	@ 0x40
 8002376:	4803      	ldr	r0, [pc, #12]	@ (8002384 <bluetooth_check_connection+0x30>)
 8002378:	f002 fa70 	bl	800485c <HAL_GPIO_WritePin>
}
 800237c:	bf00      	nop
 800237e:	bd80      	pop	{r7, pc}
 8002380:	40020800 	.word	0x40020800
 8002384:	40020000 	.word	0x40020000

08002388 <HAL_UART_RxCpltCallback>:

// --- CALLBACK X L LNH T WEB ---
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b084      	sub	sp, #16
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a26      	ldr	r2, [pc, #152]	@ (8002430 <HAL_UART_RxCpltCallback+0xa8>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d145      	bne.n	8002426 <HAL_UART_RxCpltCallback+0x9e>

        // ================= X L CHO DY SPI (Dng S 0-8) =================
        if (bt_rx_data >= '0' && bt_rx_data <= '8') {
 800239a:	4b26      	ldr	r3, [pc, #152]	@ (8002434 <HAL_UART_RxCpltCallback+0xac>)
 800239c:	781b      	ldrb	r3, [r3, #0]
 800239e:	b2db      	uxtb	r3, r3
 80023a0:	2b2f      	cmp	r3, #47	@ 0x2f
 80023a2:	d90c      	bls.n	80023be <HAL_UART_RxCpltCallback+0x36>
 80023a4:	4b23      	ldr	r3, [pc, #140]	@ (8002434 <HAL_UART_RxCpltCallback+0xac>)
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	2b38      	cmp	r3, #56	@ 0x38
 80023ac:	d807      	bhi.n	80023be <HAL_UART_RxCpltCallback+0x36>
            effect_mode_spi = bt_rx_data - '0';
 80023ae:	4b21      	ldr	r3, [pc, #132]	@ (8002434 <HAL_UART_RxCpltCallback+0xac>)
 80023b0:	781b      	ldrb	r3, [r3, #0]
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	3b30      	subs	r3, #48	@ 0x30
 80023b6:	b2da      	uxtb	r2, r3
 80023b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002438 <HAL_UART_RxCpltCallback+0xb0>)
 80023ba:	701a      	strb	r2, [r3, #0]
 80023bc:	e02e      	b.n	800241c <HAL_UART_RxCpltCallback+0x94>
        }
        else if (bt_rx_data == 'x') { // Tt SPI
 80023be:	4b1d      	ldr	r3, [pc, #116]	@ (8002434 <HAL_UART_RxCpltCallback+0xac>)
 80023c0:	781b      	ldrb	r3, [r3, #0]
 80023c2:	b2db      	uxtb	r3, r3
 80023c4:	2b78      	cmp	r3, #120	@ 0x78
 80023c6:	d103      	bne.n	80023d0 <HAL_UART_RxCpltCallback+0x48>
            effect_mode_spi = 99;
 80023c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002438 <HAL_UART_RxCpltCallback+0xb0>)
 80023ca:	2263      	movs	r2, #99	@ 0x63
 80023cc:	701a      	strb	r2, [r3, #0]
 80023ce:	e025      	b.n	800241c <HAL_UART_RxCpltCallback+0x94>
        }

        // ================= X L CHO DY UART (Dng CH a-i) =================
        // Map: 'a'=0, 'b'=1, 'c'=2 ...
        else if (bt_rx_data >= 'a' && bt_rx_data <= 'i') {
 80023d0:	4b18      	ldr	r3, [pc, #96]	@ (8002434 <HAL_UART_RxCpltCallback+0xac>)
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	2b60      	cmp	r3, #96	@ 0x60
 80023d8:	d90f      	bls.n	80023fa <HAL_UART_RxCpltCallback+0x72>
 80023da:	4b16      	ldr	r3, [pc, #88]	@ (8002434 <HAL_UART_RxCpltCallback+0xac>)
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	2b69      	cmp	r3, #105	@ 0x69
 80023e2:	d80a      	bhi.n	80023fa <HAL_UART_RxCpltCallback+0x72>
            uint8_t mode = bt_rx_data - 'a'; // 'a' (97) - 'a' (97) = 0
 80023e4:	4b13      	ldr	r3, [pc, #76]	@ (8002434 <HAL_UART_RxCpltCallback+0xac>)
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	3b61      	subs	r3, #97	@ 0x61
 80023ec:	73fb      	strb	r3, [r7, #15]
            effect_mode_uart = mode;
 80023ee:	4a13      	ldr	r2, [pc, #76]	@ (800243c <HAL_UART_RxCpltCallback+0xb4>)
 80023f0:	7bfb      	ldrb	r3, [r7, #15]
 80023f2:	7013      	strb	r3, [r2, #0]

            // Kim tra gii hn mode ca UART
            if (effect_mode_uart > MAX_EFFECT_UART) {
 80023f4:	4b11      	ldr	r3, [pc, #68]	@ (800243c <HAL_UART_RxCpltCallback+0xb4>)
 80023f6:	781b      	ldrb	r3, [r3, #0]
        else if (bt_rx_data >= 'a' && bt_rx_data <= 'i') {
 80023f8:	e010      	b.n	800241c <HAL_UART_RxCpltCallback+0x94>
                // Nu dy UART khng h tr mode ny (v d Mirror 7, Ice 8), c th map v mode khc
                // Hoc gi nguyn nu bn  code support.
                // V d: effect_mode_uart = 0;
            }
        }
        else if (bt_rx_data == 'y') { // Tt UART
 80023fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002434 <HAL_UART_RxCpltCallback+0xac>)
 80023fc:	781b      	ldrb	r3, [r3, #0]
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	2b79      	cmp	r3, #121	@ 0x79
 8002402:	d103      	bne.n	800240c <HAL_UART_RxCpltCallback+0x84>
            effect_mode_uart = 99;
 8002404:	4b0d      	ldr	r3, [pc, #52]	@ (800243c <HAL_UART_RxCpltCallback+0xb4>)
 8002406:	2263      	movs	r2, #99	@ 0x63
 8002408:	701a      	strb	r2, [r3, #0]
 800240a:	e007      	b.n	800241c <HAL_UART_RxCpltCallback+0x94>
        }

        // ================= H THNG =================
        else if (bt_rx_data == 'r') {
 800240c:	4b09      	ldr	r3, [pc, #36]	@ (8002434 <HAL_UART_RxCpltCallback+0xac>)
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	b2db      	uxtb	r3, r3
 8002412:	2b72      	cmp	r3, #114	@ 0x72
 8002414:	d102      	bne.n	800241c <HAL_UART_RxCpltCallback+0x94>
             // Reset ton b
             bt_reset_flag = 1;
 8002416:	4b0a      	ldr	r3, [pc, #40]	@ (8002440 <HAL_UART_RxCpltCallback+0xb8>)
 8002418:	2201      	movs	r2, #1
 800241a:	701a      	strb	r2, [r3, #0]
        }

        // Tip tc nhn d liu ngt
        HAL_UART_Receive_IT(&huart2, (uint8_t*)&bt_rx_data, 1);
 800241c:	2201      	movs	r2, #1
 800241e:	4905      	ldr	r1, [pc, #20]	@ (8002434 <HAL_UART_RxCpltCallback+0xac>)
 8002420:	4808      	ldr	r0, [pc, #32]	@ (8002444 <HAL_UART_RxCpltCallback+0xbc>)
 8002422:	f003 fddb 	bl	8005fdc <HAL_UART_Receive_IT>
    }
}
 8002426:	bf00      	nop
 8002428:	3710      	adds	r7, #16
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	40004400 	.word	0x40004400
 8002434:	20001a54 	.word	0x20001a54
 8002438:	20001cec 	.word	0x20001cec
 800243c:	20001ced 	.word	0x20001ced
 8002440:	20001a55 	.word	0x20001a55
 8002444:	20001c00 	.word	0x20001c00

08002448 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800244c:	f000 fe42 	bl	80030d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002450:	f000 f830 	bl	80024b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002454:	f000 fa02 	bl	800285c <MX_GPIO_Init>
  MX_DMA_Init();
 8002458:	f000 f9c2 	bl	80027e0 <MX_DMA_Init>
  MX_SPI3_Init();
 800245c:	f000 f8e6 	bl	800262c <MX_SPI3_Init>
  MX_USART6_Init();
 8002460:	f000 f990 	bl	8002784 <MX_USART6_Init>
  MX_ADC1_Init();
 8002464:	f000 f890 	bl	8002588 <MX_ADC1_Init>
  MX_TIM2_Init();
 8002468:	f000 f916 	bl	8002698 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 800246c:	f000 f960 	bl	8002730 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  led_init();
 8002470:	f7ff fd76 	bl	8001f60 <led_init>

  // Bt u Timer 2 ( to nhp)
  HAL_TIM_Base_Start(&htim2);
 8002474:	480d      	ldr	r0, [pc, #52]	@ (80024ac <main+0x64>)
 8002476:	f003 fa75 	bl	8005964 <HAL_TIM_Base_Start>
  audio_init();
 800247a:	f7ff fdb1 	bl	8001fe0 <audio_init>
  bluetooth_init();
 800247e:	f7ff ff5b 	bl	8002338 <bluetooth_init>
  /* USER CODE BEGIN WHILE */
  // Bin dng  m thi gian t chuyn hiu ng
  while (1)
  {
	  // 1. Qut nt bm vt l
		button_scan();
 8002482:	f7ff ff19 	bl	80022b8 <button_scan>

		// 2. Qut tn hiu Bluetooth (VN CN CI NY)
		bluetooth_check_connection();
 8002486:	f7ff ff65 	bl	8002354 <bluetooth_check_connection>

		// Nu Bluetooth yu cu Reset
		if (bt_reset_flag == 1) {
 800248a:	4b09      	ldr	r3, [pc, #36]	@ (80024b0 <main+0x68>)
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	b2db      	uxtb	r3, r3
 8002490:	2b01      	cmp	r3, #1
 8002492:	d104      	bne.n	800249e <main+0x56>
		bt_reset_flag = 0;      // Xa c  khng lp li
 8002494:	4b06      	ldr	r3, [pc, #24]	@ (80024b0 <main+0x68>)
 8002496:	2200      	movs	r2, #0
 8002498:	701a      	strb	r2, [r3, #0]
		perform_system_reset(); // Gi li hm chung y ht nt bm
 800249a:	f7ff fd81 	bl	8001fa0 <perform_system_reset>
		}

		// 3. X l m thanh
		process_audio_data();
 800249e:	f7ff fdb5 	bl	800200c <process_audio_data>
		HAL_Delay(1);
 80024a2:	2001      	movs	r0, #1
 80024a4:	f000 fe88 	bl	80031b8 <HAL_Delay>
		button_scan();
 80024a8:	e7eb      	b.n	8002482 <main+0x3a>
 80024aa:	bf00      	nop
 80024ac:	20001bb8 	.word	0x20001bb8
 80024b0:	20001a55 	.word	0x20001a55

080024b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b094      	sub	sp, #80	@ 0x50
 80024b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024ba:	f107 0320 	add.w	r3, r7, #32
 80024be:	2230      	movs	r2, #48	@ 0x30
 80024c0:	2100      	movs	r1, #0
 80024c2:	4618      	mov	r0, r3
 80024c4:	f006 fef9 	bl	80092ba <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024c8:	f107 030c 	add.w	r3, r7, #12
 80024cc:	2200      	movs	r2, #0
 80024ce:	601a      	str	r2, [r3, #0]
 80024d0:	605a      	str	r2, [r3, #4]
 80024d2:	609a      	str	r2, [r3, #8]
 80024d4:	60da      	str	r2, [r3, #12]
 80024d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80024d8:	2300      	movs	r3, #0
 80024da:	60bb      	str	r3, [r7, #8]
 80024dc:	4b28      	ldr	r3, [pc, #160]	@ (8002580 <SystemClock_Config+0xcc>)
 80024de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e0:	4a27      	ldr	r2, [pc, #156]	@ (8002580 <SystemClock_Config+0xcc>)
 80024e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80024e8:	4b25      	ldr	r3, [pc, #148]	@ (8002580 <SystemClock_Config+0xcc>)
 80024ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024f0:	60bb      	str	r3, [r7, #8]
 80024f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80024f4:	2300      	movs	r3, #0
 80024f6:	607b      	str	r3, [r7, #4]
 80024f8:	4b22      	ldr	r3, [pc, #136]	@ (8002584 <SystemClock_Config+0xd0>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a21      	ldr	r2, [pc, #132]	@ (8002584 <SystemClock_Config+0xd0>)
 80024fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002502:	6013      	str	r3, [r2, #0]
 8002504:	4b1f      	ldr	r3, [pc, #124]	@ (8002584 <SystemClock_Config+0xd0>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800250c:	607b      	str	r3, [r7, #4]
 800250e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002510:	2302      	movs	r3, #2
 8002512:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002514:	2301      	movs	r3, #1
 8002516:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002518:	2310      	movs	r3, #16
 800251a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800251c:	2302      	movs	r3, #2
 800251e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002520:	2300      	movs	r3, #0
 8002522:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002524:	2308      	movs	r3, #8
 8002526:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002528:	23a8      	movs	r3, #168	@ 0xa8
 800252a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800252c:	2302      	movs	r3, #2
 800252e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002530:	2304      	movs	r3, #4
 8002532:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002534:	f107 0320 	add.w	r3, r7, #32
 8002538:	4618      	mov	r0, r3
 800253a:	f002 f9a9 	bl	8004890 <HAL_RCC_OscConfig>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d001      	beq.n	8002548 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002544:	f000 fa1e 	bl	8002984 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002548:	230f      	movs	r3, #15
 800254a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800254c:	2302      	movs	r3, #2
 800254e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002550:	2300      	movs	r3, #0
 8002552:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002554:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002558:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800255a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800255e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002560:	f107 030c 	add.w	r3, r7, #12
 8002564:	2105      	movs	r1, #5
 8002566:	4618      	mov	r0, r3
 8002568:	f002 fc0a 	bl	8004d80 <HAL_RCC_ClockConfig>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d001      	beq.n	8002576 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002572:	f000 fa07 	bl	8002984 <Error_Handler>
  }
}
 8002576:	bf00      	nop
 8002578:	3750      	adds	r7, #80	@ 0x50
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	40023800 	.word	0x40023800
 8002584:	40007000 	.word	0x40007000

08002588 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b084      	sub	sp, #16
 800258c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800258e:	463b      	mov	r3, r7
 8002590:	2200      	movs	r2, #0
 8002592:	601a      	str	r2, [r3, #0]
 8002594:	605a      	str	r2, [r3, #4]
 8002596:	609a      	str	r2, [r3, #8]
 8002598:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800259a:	4b22      	ldr	r3, [pc, #136]	@ (8002624 <MX_ADC1_Init+0x9c>)
 800259c:	4a22      	ldr	r2, [pc, #136]	@ (8002628 <MX_ADC1_Init+0xa0>)
 800259e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80025a0:	4b20      	ldr	r3, [pc, #128]	@ (8002624 <MX_ADC1_Init+0x9c>)
 80025a2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80025a6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80025a8:	4b1e      	ldr	r3, [pc, #120]	@ (8002624 <MX_ADC1_Init+0x9c>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80025ae:	4b1d      	ldr	r3, [pc, #116]	@ (8002624 <MX_ADC1_Init+0x9c>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80025b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002624 <MX_ADC1_Init+0x9c>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80025ba:	4b1a      	ldr	r3, [pc, #104]	@ (8002624 <MX_ADC1_Init+0x9c>)
 80025bc:	2200      	movs	r2, #0
 80025be:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80025c2:	4b18      	ldr	r3, [pc, #96]	@ (8002624 <MX_ADC1_Init+0x9c>)
 80025c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80025c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 80025ca:	4b16      	ldr	r3, [pc, #88]	@ (8002624 <MX_ADC1_Init+0x9c>)
 80025cc:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80025d0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80025d2:	4b14      	ldr	r3, [pc, #80]	@ (8002624 <MX_ADC1_Init+0x9c>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80025d8:	4b12      	ldr	r3, [pc, #72]	@ (8002624 <MX_ADC1_Init+0x9c>)
 80025da:	2201      	movs	r2, #1
 80025dc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80025de:	4b11      	ldr	r3, [pc, #68]	@ (8002624 <MX_ADC1_Init+0x9c>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80025e6:	4b0f      	ldr	r3, [pc, #60]	@ (8002624 <MX_ADC1_Init+0x9c>)
 80025e8:	2201      	movs	r2, #1
 80025ea:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80025ec:	480d      	ldr	r0, [pc, #52]	@ (8002624 <MX_ADC1_Init+0x9c>)
 80025ee:	f000 fe07 	bl	8003200 <HAL_ADC_Init>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d001      	beq.n	80025fc <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80025f8:	f000 f9c4 	bl	8002984 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80025fc:	2300      	movs	r3, #0
 80025fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002600:	2301      	movs	r3, #1
 8002602:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002604:	2300      	movs	r3, #0
 8002606:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002608:	463b      	mov	r3, r7
 800260a:	4619      	mov	r1, r3
 800260c:	4805      	ldr	r0, [pc, #20]	@ (8002624 <MX_ADC1_Init+0x9c>)
 800260e:	f000 ffbd 	bl	800358c <HAL_ADC_ConfigChannel>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d001      	beq.n	800261c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8002618:	f000 f9b4 	bl	8002984 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800261c:	bf00      	nop
 800261e:	3710      	adds	r7, #16
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	20001a58 	.word	0x20001a58
 8002628:	40012000 	.word	0x40012000

0800262c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002630:	4b17      	ldr	r3, [pc, #92]	@ (8002690 <MX_SPI3_Init+0x64>)
 8002632:	4a18      	ldr	r2, [pc, #96]	@ (8002694 <MX_SPI3_Init+0x68>)
 8002634:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002636:	4b16      	ldr	r3, [pc, #88]	@ (8002690 <MX_SPI3_Init+0x64>)
 8002638:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800263c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800263e:	4b14      	ldr	r3, [pc, #80]	@ (8002690 <MX_SPI3_Init+0x64>)
 8002640:	2200      	movs	r2, #0
 8002642:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002644:	4b12      	ldr	r3, [pc, #72]	@ (8002690 <MX_SPI3_Init+0x64>)
 8002646:	2200      	movs	r2, #0
 8002648:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800264a:	4b11      	ldr	r3, [pc, #68]	@ (8002690 <MX_SPI3_Init+0x64>)
 800264c:	2200      	movs	r2, #0
 800264e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002650:	4b0f      	ldr	r3, [pc, #60]	@ (8002690 <MX_SPI3_Init+0x64>)
 8002652:	2200      	movs	r2, #0
 8002654:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002656:	4b0e      	ldr	r3, [pc, #56]	@ (8002690 <MX_SPI3_Init+0x64>)
 8002658:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800265c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800265e:	4b0c      	ldr	r3, [pc, #48]	@ (8002690 <MX_SPI3_Init+0x64>)
 8002660:	2218      	movs	r2, #24
 8002662:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002664:	4b0a      	ldr	r3, [pc, #40]	@ (8002690 <MX_SPI3_Init+0x64>)
 8002666:	2200      	movs	r2, #0
 8002668:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800266a:	4b09      	ldr	r3, [pc, #36]	@ (8002690 <MX_SPI3_Init+0x64>)
 800266c:	2200      	movs	r2, #0
 800266e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002670:	4b07      	ldr	r3, [pc, #28]	@ (8002690 <MX_SPI3_Init+0x64>)
 8002672:	2200      	movs	r2, #0
 8002674:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002676:	4b06      	ldr	r3, [pc, #24]	@ (8002690 <MX_SPI3_Init+0x64>)
 8002678:	220a      	movs	r2, #10
 800267a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800267c:	4804      	ldr	r0, [pc, #16]	@ (8002690 <MX_SPI3_Init+0x64>)
 800267e:	f002 fd5f 	bl	8005140 <HAL_SPI_Init>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d001      	beq.n	800268c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8002688:	f000 f97c 	bl	8002984 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800268c:	bf00      	nop
 800268e:	bd80      	pop	{r7, pc}
 8002690:	20001b00 	.word	0x20001b00
 8002694:	40003c00 	.word	0x40003c00

08002698 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b086      	sub	sp, #24
 800269c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800269e:	f107 0308 	add.w	r3, r7, #8
 80026a2:	2200      	movs	r2, #0
 80026a4:	601a      	str	r2, [r3, #0]
 80026a6:	605a      	str	r2, [r3, #4]
 80026a8:	609a      	str	r2, [r3, #8]
 80026aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026ac:	463b      	mov	r3, r7
 80026ae:	2200      	movs	r2, #0
 80026b0:	601a      	str	r2, [r3, #0]
 80026b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80026b4:	4b1d      	ldr	r3, [pc, #116]	@ (800272c <MX_TIM2_Init+0x94>)
 80026b6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80026ba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80026bc:	4b1b      	ldr	r3, [pc, #108]	@ (800272c <MX_TIM2_Init+0x94>)
 80026be:	2200      	movs	r2, #0
 80026c0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026c2:	4b1a      	ldr	r3, [pc, #104]	@ (800272c <MX_TIM2_Init+0x94>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1300;
 80026c8:	4b18      	ldr	r3, [pc, #96]	@ (800272c <MX_TIM2_Init+0x94>)
 80026ca:	f240 5214 	movw	r2, #1300	@ 0x514
 80026ce:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026d0:	4b16      	ldr	r3, [pc, #88]	@ (800272c <MX_TIM2_Init+0x94>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026d6:	4b15      	ldr	r3, [pc, #84]	@ (800272c <MX_TIM2_Init+0x94>)
 80026d8:	2200      	movs	r2, #0
 80026da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80026dc:	4813      	ldr	r0, [pc, #76]	@ (800272c <MX_TIM2_Init+0x94>)
 80026de:	f003 f8f1 	bl	80058c4 <HAL_TIM_Base_Init>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d001      	beq.n	80026ec <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80026e8:	f000 f94c 	bl	8002984 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026f0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80026f2:	f107 0308 	add.w	r3, r7, #8
 80026f6:	4619      	mov	r1, r3
 80026f8:	480c      	ldr	r0, [pc, #48]	@ (800272c <MX_TIM2_Init+0x94>)
 80026fa:	f003 f99b 	bl	8005a34 <HAL_TIM_ConfigClockSource>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d001      	beq.n	8002708 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002704:	f000 f93e 	bl	8002984 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002708:	2320      	movs	r3, #32
 800270a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800270c:	2380      	movs	r3, #128	@ 0x80
 800270e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002710:	463b      	mov	r3, r7
 8002712:	4619      	mov	r1, r3
 8002714:	4805      	ldr	r0, [pc, #20]	@ (800272c <MX_TIM2_Init+0x94>)
 8002716:	f003 fb95 	bl	8005e44 <HAL_TIMEx_MasterConfigSynchronization>
 800271a:	4603      	mov	r3, r0
 800271c:	2b00      	cmp	r3, #0
 800271e:	d001      	beq.n	8002724 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002720:	f000 f930 	bl	8002984 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002724:	bf00      	nop
 8002726:	3718      	adds	r7, #24
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}
 800272c:	20001bb8 	.word	0x20001bb8

08002730 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002734:	4b11      	ldr	r3, [pc, #68]	@ (800277c <MX_USART2_UART_Init+0x4c>)
 8002736:	4a12      	ldr	r2, [pc, #72]	@ (8002780 <MX_USART2_UART_Init+0x50>)
 8002738:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800273a:	4b10      	ldr	r3, [pc, #64]	@ (800277c <MX_USART2_UART_Init+0x4c>)
 800273c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002740:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8002742:	4b0e      	ldr	r3, [pc, #56]	@ (800277c <MX_USART2_UART_Init+0x4c>)
 8002744:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002748:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800274a:	4b0c      	ldr	r3, [pc, #48]	@ (800277c <MX_USART2_UART_Init+0x4c>)
 800274c:	2200      	movs	r2, #0
 800274e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002750:	4b0a      	ldr	r3, [pc, #40]	@ (800277c <MX_USART2_UART_Init+0x4c>)
 8002752:	2200      	movs	r2, #0
 8002754:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002756:	4b09      	ldr	r3, [pc, #36]	@ (800277c <MX_USART2_UART_Init+0x4c>)
 8002758:	220c      	movs	r2, #12
 800275a:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800275c:	4b07      	ldr	r3, [pc, #28]	@ (800277c <MX_USART2_UART_Init+0x4c>)
 800275e:	2200      	movs	r2, #0
 8002760:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002762:	4b06      	ldr	r3, [pc, #24]	@ (800277c <MX_USART2_UART_Init+0x4c>)
 8002764:	2200      	movs	r2, #0
 8002766:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002768:	4804      	ldr	r0, [pc, #16]	@ (800277c <MX_USART2_UART_Init+0x4c>)
 800276a:	f003 fbe7 	bl	8005f3c <HAL_UART_Init>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d001      	beq.n	8002778 <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
 8002774:	f000 f906 	bl	8002984 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002778:	bf00      	nop
 800277a:	bd80      	pop	{r7, pc}
 800277c:	20001c00 	.word	0x20001c00
 8002780:	40004400 	.word	0x40004400

08002784 <MX_USART6_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_Init(void)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  husart6.Instance = USART6;
 8002788:	4b12      	ldr	r3, [pc, #72]	@ (80027d4 <MX_USART6_Init+0x50>)
 800278a:	4a13      	ldr	r2, [pc, #76]	@ (80027d8 <MX_USART6_Init+0x54>)
 800278c:	601a      	str	r2, [r3, #0]
  husart6.Init.BaudRate = 2625000;
 800278e:	4b11      	ldr	r3, [pc, #68]	@ (80027d4 <MX_USART6_Init+0x50>)
 8002790:	4a12      	ldr	r2, [pc, #72]	@ (80027dc <MX_USART6_Init+0x58>)
 8002792:	605a      	str	r2, [r3, #4]
  husart6.Init.WordLength = USART_WORDLENGTH_9B;
 8002794:	4b0f      	ldr	r3, [pc, #60]	@ (80027d4 <MX_USART6_Init+0x50>)
 8002796:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800279a:	609a      	str	r2, [r3, #8]
  husart6.Init.StopBits = USART_STOPBITS_1;
 800279c:	4b0d      	ldr	r3, [pc, #52]	@ (80027d4 <MX_USART6_Init+0x50>)
 800279e:	2200      	movs	r2, #0
 80027a0:	60da      	str	r2, [r3, #12]
  husart6.Init.Parity = USART_PARITY_NONE;
 80027a2:	4b0c      	ldr	r3, [pc, #48]	@ (80027d4 <MX_USART6_Init+0x50>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	611a      	str	r2, [r3, #16]
  husart6.Init.Mode = USART_MODE_TX;
 80027a8:	4b0a      	ldr	r3, [pc, #40]	@ (80027d4 <MX_USART6_Init+0x50>)
 80027aa:	2208      	movs	r2, #8
 80027ac:	615a      	str	r2, [r3, #20]
  husart6.Init.CLKPolarity = USART_POLARITY_LOW;
 80027ae:	4b09      	ldr	r3, [pc, #36]	@ (80027d4 <MX_USART6_Init+0x50>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	619a      	str	r2, [r3, #24]
  husart6.Init.CLKPhase = USART_PHASE_1EDGE;
 80027b4:	4b07      	ldr	r3, [pc, #28]	@ (80027d4 <MX_USART6_Init+0x50>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	61da      	str	r2, [r3, #28]
  husart6.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 80027ba:	4b06      	ldr	r3, [pc, #24]	@ (80027d4 <MX_USART6_Init+0x50>)
 80027bc:	2200      	movs	r2, #0
 80027be:	621a      	str	r2, [r3, #32]
  if (HAL_USART_Init(&husart6) != HAL_OK)
 80027c0:	4804      	ldr	r0, [pc, #16]	@ (80027d4 <MX_USART6_Init+0x50>)
 80027c2:	f004 fb43 	bl	8006e4c <HAL_USART_Init>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d001      	beq.n	80027d0 <MX_USART6_Init+0x4c>
  {
    Error_Handler();
 80027cc:	f000 f8da 	bl	8002984 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80027d0:	bf00      	nop
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	20001c48 	.word	0x20001c48
 80027d8:	40011400 	.word	0x40011400
 80027dc:	00280de8 	.word	0x00280de8

080027e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80027e6:	2300      	movs	r3, #0
 80027e8:	607b      	str	r3, [r7, #4]
 80027ea:	4b1b      	ldr	r3, [pc, #108]	@ (8002858 <MX_DMA_Init+0x78>)
 80027ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ee:	4a1a      	ldr	r2, [pc, #104]	@ (8002858 <MX_DMA_Init+0x78>)
 80027f0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80027f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80027f6:	4b18      	ldr	r3, [pc, #96]	@ (8002858 <MX_DMA_Init+0x78>)
 80027f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027fe:	607b      	str	r3, [r7, #4]
 8002800:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002802:	2300      	movs	r3, #0
 8002804:	603b      	str	r3, [r7, #0]
 8002806:	4b14      	ldr	r3, [pc, #80]	@ (8002858 <MX_DMA_Init+0x78>)
 8002808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800280a:	4a13      	ldr	r2, [pc, #76]	@ (8002858 <MX_DMA_Init+0x78>)
 800280c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002810:	6313      	str	r3, [r2, #48]	@ 0x30
 8002812:	4b11      	ldr	r3, [pc, #68]	@ (8002858 <MX_DMA_Init+0x78>)
 8002814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002816:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800281a:	603b      	str	r3, [r7, #0]
 800281c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800281e:	2200      	movs	r2, #0
 8002820:	2100      	movs	r1, #0
 8002822:	2010      	movs	r0, #16
 8002824:	f001 fa2d 	bl	8003c82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002828:	2010      	movs	r0, #16
 800282a:	f001 fa46 	bl	8003cba <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800282e:	2200      	movs	r2, #0
 8002830:	2100      	movs	r1, #0
 8002832:	2038      	movs	r0, #56	@ 0x38
 8002834:	f001 fa25 	bl	8003c82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002838:	2038      	movs	r0, #56	@ 0x38
 800283a:	f001 fa3e 	bl	8003cba <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800283e:	2200      	movs	r2, #0
 8002840:	2100      	movs	r1, #0
 8002842:	2045      	movs	r0, #69	@ 0x45
 8002844:	f001 fa1d 	bl	8003c82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002848:	2045      	movs	r0, #69	@ 0x45
 800284a:	f001 fa36 	bl	8003cba <HAL_NVIC_EnableIRQ>

}
 800284e:	bf00      	nop
 8002850:	3708      	adds	r7, #8
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	40023800 	.word	0x40023800

0800285c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b08a      	sub	sp, #40	@ 0x28
 8002860:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002862:	f107 0314 	add.w	r3, r7, #20
 8002866:	2200      	movs	r2, #0
 8002868:	601a      	str	r2, [r3, #0]
 800286a:	605a      	str	r2, [r3, #4]
 800286c:	609a      	str	r2, [r3, #8]
 800286e:	60da      	str	r2, [r3, #12]
 8002870:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002872:	2300      	movs	r3, #0
 8002874:	613b      	str	r3, [r7, #16]
 8002876:	4b39      	ldr	r3, [pc, #228]	@ (800295c <MX_GPIO_Init+0x100>)
 8002878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287a:	4a38      	ldr	r2, [pc, #224]	@ (800295c <MX_GPIO_Init+0x100>)
 800287c:	f043 0301 	orr.w	r3, r3, #1
 8002880:	6313      	str	r3, [r2, #48]	@ 0x30
 8002882:	4b36      	ldr	r3, [pc, #216]	@ (800295c <MX_GPIO_Init+0x100>)
 8002884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002886:	f003 0301 	and.w	r3, r3, #1
 800288a:	613b      	str	r3, [r7, #16]
 800288c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800288e:	2300      	movs	r3, #0
 8002890:	60fb      	str	r3, [r7, #12]
 8002892:	4b32      	ldr	r3, [pc, #200]	@ (800295c <MX_GPIO_Init+0x100>)
 8002894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002896:	4a31      	ldr	r2, [pc, #196]	@ (800295c <MX_GPIO_Init+0x100>)
 8002898:	f043 0304 	orr.w	r3, r3, #4
 800289c:	6313      	str	r3, [r2, #48]	@ 0x30
 800289e:	4b2f      	ldr	r3, [pc, #188]	@ (800295c <MX_GPIO_Init+0x100>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a2:	f003 0304 	and.w	r3, r3, #4
 80028a6:	60fb      	str	r3, [r7, #12]
 80028a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028aa:	2300      	movs	r3, #0
 80028ac:	60bb      	str	r3, [r7, #8]
 80028ae:	4b2b      	ldr	r3, [pc, #172]	@ (800295c <MX_GPIO_Init+0x100>)
 80028b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b2:	4a2a      	ldr	r2, [pc, #168]	@ (800295c <MX_GPIO_Init+0x100>)
 80028b4:	f043 0302 	orr.w	r3, r3, #2
 80028b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ba:	4b28      	ldr	r3, [pc, #160]	@ (800295c <MX_GPIO_Init+0x100>)
 80028bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028be:	f003 0302 	and.w	r3, r3, #2
 80028c2:	60bb      	str	r3, [r7, #8]
 80028c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80028c6:	2300      	movs	r3, #0
 80028c8:	607b      	str	r3, [r7, #4]
 80028ca:	4b24      	ldr	r3, [pc, #144]	@ (800295c <MX_GPIO_Init+0x100>)
 80028cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ce:	4a23      	ldr	r2, [pc, #140]	@ (800295c <MX_GPIO_Init+0x100>)
 80028d0:	f043 0310 	orr.w	r3, r3, #16
 80028d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028d6:	4b21      	ldr	r3, [pc, #132]	@ (800295c <MX_GPIO_Init+0x100>)
 80028d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028da:	f003 0310 	and.w	r3, r3, #16
 80028de:	607b      	str	r3, [r7, #4]
 80028e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BT_LED_GPIO_Port, BT_LED_Pin, GPIO_PIN_RESET);
 80028e2:	2200      	movs	r2, #0
 80028e4:	2140      	movs	r1, #64	@ 0x40
 80028e6:	481e      	ldr	r0, [pc, #120]	@ (8002960 <MX_GPIO_Init+0x104>)
 80028e8:	f001 ffb8 	bl	800485c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BT_LED_Pin */
  GPIO_InitStruct.Pin = BT_LED_Pin;
 80028ec:	2340      	movs	r3, #64	@ 0x40
 80028ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028f0:	2301      	movs	r3, #1
 80028f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f4:	2300      	movs	r3, #0
 80028f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028f8:	2300      	movs	r3, #0
 80028fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BT_LED_GPIO_Port, &GPIO_InitStruct);
 80028fc:	f107 0314 	add.w	r3, r7, #20
 8002900:	4619      	mov	r1, r3
 8002902:	4817      	ldr	r0, [pc, #92]	@ (8002960 <MX_GPIO_Init+0x104>)
 8002904:	f001 fdf6 	bl	80044f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BT_STATE_Pin */
  GPIO_InitStruct.Pin = BT_STATE_Pin;
 8002908:	2310      	movs	r3, #16
 800290a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800290c:	2300      	movs	r3, #0
 800290e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002910:	2302      	movs	r3, #2
 8002912:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BT_STATE_GPIO_Port, &GPIO_InitStruct);
 8002914:	f107 0314 	add.w	r3, r7, #20
 8002918:	4619      	mov	r1, r3
 800291a:	4812      	ldr	r0, [pc, #72]	@ (8002964 <MX_GPIO_Init+0x108>)
 800291c:	f001 fdea 	bl	80044f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_RESET_Pin */
  GPIO_InitStruct.Pin = BTN_RESET_Pin;
 8002920:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002924:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002926:	2300      	movs	r3, #0
 8002928:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800292a:	2302      	movs	r3, #2
 800292c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_RESET_GPIO_Port, &GPIO_InitStruct);
 800292e:	f107 0314 	add.w	r3, r7, #20
 8002932:	4619      	mov	r1, r3
 8002934:	480c      	ldr	r0, [pc, #48]	@ (8002968 <MX_GPIO_Init+0x10c>)
 8002936:	f001 fddd 	bl	80044f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_SPI_Pin BTN_USART_Pin */
  GPIO_InitStruct.Pin = BTN_SPI_Pin|BTN_USART_Pin;
 800293a:	2303      	movs	r3, #3
 800293c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800293e:	2300      	movs	r3, #0
 8002940:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002942:	2302      	movs	r3, #2
 8002944:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002946:	f107 0314 	add.w	r3, r7, #20
 800294a:	4619      	mov	r1, r3
 800294c:	4807      	ldr	r0, [pc, #28]	@ (800296c <MX_GPIO_Init+0x110>)
 800294e:	f001 fdd1 	bl	80044f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002952:	bf00      	nop
 8002954:	3728      	adds	r7, #40	@ 0x28
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	40023800 	.word	0x40023800
 8002960:	40020000 	.word	0x40020000
 8002964:	40020800 	.word	0x40020800
 8002968:	40020400 	.word	0x40020400
 800296c:	40021000 	.word	0x40021000

08002970 <HAL_SPI_TxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
    // This is where you would set a flag, e.g.
    // g_transfer_complete = 1;
    // Your main loop can then check this flag before
    // filling the buffer with new data and calling show_leds() again.
}
 8002978:	bf00      	nop
 800297a:	370c      	adds	r7, #12
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr

08002984 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002984:	b480      	push	{r7}
 8002986:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002988:	b672      	cpsid	i
}
 800298a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800298c:	bf00      	nop
 800298e:	e7fd      	b.n	800298c <Error_Handler+0x8>

08002990 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002996:	2300      	movs	r3, #0
 8002998:	607b      	str	r3, [r7, #4]
 800299a:	4b10      	ldr	r3, [pc, #64]	@ (80029dc <HAL_MspInit+0x4c>)
 800299c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800299e:	4a0f      	ldr	r2, [pc, #60]	@ (80029dc <HAL_MspInit+0x4c>)
 80029a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80029a6:	4b0d      	ldr	r3, [pc, #52]	@ (80029dc <HAL_MspInit+0x4c>)
 80029a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029ae:	607b      	str	r3, [r7, #4]
 80029b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029b2:	2300      	movs	r3, #0
 80029b4:	603b      	str	r3, [r7, #0]
 80029b6:	4b09      	ldr	r3, [pc, #36]	@ (80029dc <HAL_MspInit+0x4c>)
 80029b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ba:	4a08      	ldr	r2, [pc, #32]	@ (80029dc <HAL_MspInit+0x4c>)
 80029bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80029c2:	4b06      	ldr	r3, [pc, #24]	@ (80029dc <HAL_MspInit+0x4c>)
 80029c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029ca:	603b      	str	r3, [r7, #0]
 80029cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029ce:	bf00      	nop
 80029d0:	370c      	adds	r7, #12
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	40023800 	.word	0x40023800

080029e0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b08a      	sub	sp, #40	@ 0x28
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029e8:	f107 0314 	add.w	r3, r7, #20
 80029ec:	2200      	movs	r2, #0
 80029ee:	601a      	str	r2, [r3, #0]
 80029f0:	605a      	str	r2, [r3, #4]
 80029f2:	609a      	str	r2, [r3, #8]
 80029f4:	60da      	str	r2, [r3, #12]
 80029f6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a2f      	ldr	r2, [pc, #188]	@ (8002abc <HAL_ADC_MspInit+0xdc>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d157      	bne.n	8002ab2 <HAL_ADC_MspInit+0xd2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002a02:	2300      	movs	r3, #0
 8002a04:	613b      	str	r3, [r7, #16]
 8002a06:	4b2e      	ldr	r3, [pc, #184]	@ (8002ac0 <HAL_ADC_MspInit+0xe0>)
 8002a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a0a:	4a2d      	ldr	r2, [pc, #180]	@ (8002ac0 <HAL_ADC_MspInit+0xe0>)
 8002a0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a10:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a12:	4b2b      	ldr	r3, [pc, #172]	@ (8002ac0 <HAL_ADC_MspInit+0xe0>)
 8002a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a1a:	613b      	str	r3, [r7, #16]
 8002a1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a1e:	2300      	movs	r3, #0
 8002a20:	60fb      	str	r3, [r7, #12]
 8002a22:	4b27      	ldr	r3, [pc, #156]	@ (8002ac0 <HAL_ADC_MspInit+0xe0>)
 8002a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a26:	4a26      	ldr	r2, [pc, #152]	@ (8002ac0 <HAL_ADC_MspInit+0xe0>)
 8002a28:	f043 0301 	orr.w	r3, r3, #1
 8002a2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a2e:	4b24      	ldr	r3, [pc, #144]	@ (8002ac0 <HAL_ADC_MspInit+0xe0>)
 8002a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a32:	f003 0301 	and.w	r3, r3, #1
 8002a36:	60fb      	str	r3, [r7, #12]
 8002a38:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a3e:	2303      	movs	r3, #3
 8002a40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a42:	2300      	movs	r3, #0
 8002a44:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a46:	f107 0314 	add.w	r3, r7, #20
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	481d      	ldr	r0, [pc, #116]	@ (8002ac4 <HAL_ADC_MspInit+0xe4>)
 8002a4e:	f001 fd51 	bl	80044f4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002a52:	4b1d      	ldr	r3, [pc, #116]	@ (8002ac8 <HAL_ADC_MspInit+0xe8>)
 8002a54:	4a1d      	ldr	r2, [pc, #116]	@ (8002acc <HAL_ADC_MspInit+0xec>)
 8002a56:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002a58:	4b1b      	ldr	r3, [pc, #108]	@ (8002ac8 <HAL_ADC_MspInit+0xe8>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a5e:	4b1a      	ldr	r3, [pc, #104]	@ (8002ac8 <HAL_ADC_MspInit+0xe8>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a64:	4b18      	ldr	r3, [pc, #96]	@ (8002ac8 <HAL_ADC_MspInit+0xe8>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002a6a:	4b17      	ldr	r3, [pc, #92]	@ (8002ac8 <HAL_ADC_MspInit+0xe8>)
 8002a6c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a70:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002a72:	4b15      	ldr	r3, [pc, #84]	@ (8002ac8 <HAL_ADC_MspInit+0xe8>)
 8002a74:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002a78:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002a7a:	4b13      	ldr	r3, [pc, #76]	@ (8002ac8 <HAL_ADC_MspInit+0xe8>)
 8002a7c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002a80:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002a82:	4b11      	ldr	r3, [pc, #68]	@ (8002ac8 <HAL_ADC_MspInit+0xe8>)
 8002a84:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a88:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002a8a:	4b0f      	ldr	r3, [pc, #60]	@ (8002ac8 <HAL_ADC_MspInit+0xe8>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a90:	4b0d      	ldr	r3, [pc, #52]	@ (8002ac8 <HAL_ADC_MspInit+0xe8>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002a96:	480c      	ldr	r0, [pc, #48]	@ (8002ac8 <HAL_ADC_MspInit+0xe8>)
 8002a98:	f001 f92a 	bl	8003cf0 <HAL_DMA_Init>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d001      	beq.n	8002aa6 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8002aa2:	f7ff ff6f 	bl	8002984 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4a07      	ldr	r2, [pc, #28]	@ (8002ac8 <HAL_ADC_MspInit+0xe8>)
 8002aaa:	639a      	str	r2, [r3, #56]	@ 0x38
 8002aac:	4a06      	ldr	r2, [pc, #24]	@ (8002ac8 <HAL_ADC_MspInit+0xe8>)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002ab2:	bf00      	nop
 8002ab4:	3728      	adds	r7, #40	@ 0x28
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	40012000 	.word	0x40012000
 8002ac0:	40023800 	.word	0x40023800
 8002ac4:	40020000 	.word	0x40020000
 8002ac8:	20001aa0 	.word	0x20001aa0
 8002acc:	40026410 	.word	0x40026410

08002ad0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b08a      	sub	sp, #40	@ 0x28
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ad8:	f107 0314 	add.w	r3, r7, #20
 8002adc:	2200      	movs	r2, #0
 8002ade:	601a      	str	r2, [r3, #0]
 8002ae0:	605a      	str	r2, [r3, #4]
 8002ae2:	609a      	str	r2, [r3, #8]
 8002ae4:	60da      	str	r2, [r3, #12]
 8002ae6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a43      	ldr	r2, [pc, #268]	@ (8002bfc <HAL_SPI_MspInit+0x12c>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d17f      	bne.n	8002bf2 <HAL_SPI_MspInit+0x122>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002af2:	2300      	movs	r3, #0
 8002af4:	613b      	str	r3, [r7, #16]
 8002af6:	4b42      	ldr	r3, [pc, #264]	@ (8002c00 <HAL_SPI_MspInit+0x130>)
 8002af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002afa:	4a41      	ldr	r2, [pc, #260]	@ (8002c00 <HAL_SPI_MspInit+0x130>)
 8002afc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b00:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b02:	4b3f      	ldr	r3, [pc, #252]	@ (8002c00 <HAL_SPI_MspInit+0x130>)
 8002b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b06:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b0a:	613b      	str	r3, [r7, #16]
 8002b0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b0e:	2300      	movs	r3, #0
 8002b10:	60fb      	str	r3, [r7, #12]
 8002b12:	4b3b      	ldr	r3, [pc, #236]	@ (8002c00 <HAL_SPI_MspInit+0x130>)
 8002b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b16:	4a3a      	ldr	r2, [pc, #232]	@ (8002c00 <HAL_SPI_MspInit+0x130>)
 8002b18:	f043 0304 	orr.w	r3, r3, #4
 8002b1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b1e:	4b38      	ldr	r3, [pc, #224]	@ (8002c00 <HAL_SPI_MspInit+0x130>)
 8002b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b22:	f003 0304 	and.w	r3, r3, #4
 8002b26:	60fb      	str	r3, [r7, #12]
 8002b28:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	60bb      	str	r3, [r7, #8]
 8002b2e:	4b34      	ldr	r3, [pc, #208]	@ (8002c00 <HAL_SPI_MspInit+0x130>)
 8002b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b32:	4a33      	ldr	r2, [pc, #204]	@ (8002c00 <HAL_SPI_MspInit+0x130>)
 8002b34:	f043 0302 	orr.w	r3, r3, #2
 8002b38:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b3a:	4b31      	ldr	r3, [pc, #196]	@ (8002c00 <HAL_SPI_MspInit+0x130>)
 8002b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b3e:	f003 0302 	and.w	r3, r3, #2
 8002b42:	60bb      	str	r3, [r7, #8]
 8002b44:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002b46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b50:	2300      	movs	r3, #0
 8002b52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b54:	2303      	movs	r3, #3
 8002b56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002b58:	2306      	movs	r3, #6
 8002b5a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b5c:	f107 0314 	add.w	r3, r7, #20
 8002b60:	4619      	mov	r1, r3
 8002b62:	4828      	ldr	r0, [pc, #160]	@ (8002c04 <HAL_SPI_MspInit+0x134>)
 8002b64:	f001 fcc6 	bl	80044f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002b68:	2320      	movs	r3, #32
 8002b6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b6c:	2302      	movs	r3, #2
 8002b6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b70:	2300      	movs	r3, #0
 8002b72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b74:	2303      	movs	r3, #3
 8002b76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002b78:	2306      	movs	r3, #6
 8002b7a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b7c:	f107 0314 	add.w	r3, r7, #20
 8002b80:	4619      	mov	r1, r3
 8002b82:	4821      	ldr	r0, [pc, #132]	@ (8002c08 <HAL_SPI_MspInit+0x138>)
 8002b84:	f001 fcb6 	bl	80044f4 <HAL_GPIO_Init>

    /* SPI3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8002b88:	4b20      	ldr	r3, [pc, #128]	@ (8002c0c <HAL_SPI_MspInit+0x13c>)
 8002b8a:	4a21      	ldr	r2, [pc, #132]	@ (8002c10 <HAL_SPI_MspInit+0x140>)
 8002b8c:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8002b8e:	4b1f      	ldr	r3, [pc, #124]	@ (8002c0c <HAL_SPI_MspInit+0x13c>)
 8002b90:	2200      	movs	r2, #0
 8002b92:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b94:	4b1d      	ldr	r3, [pc, #116]	@ (8002c0c <HAL_SPI_MspInit+0x13c>)
 8002b96:	2240      	movs	r2, #64	@ 0x40
 8002b98:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b9a:	4b1c      	ldr	r3, [pc, #112]	@ (8002c0c <HAL_SPI_MspInit+0x13c>)
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ba0:	4b1a      	ldr	r3, [pc, #104]	@ (8002c0c <HAL_SPI_MspInit+0x13c>)
 8002ba2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ba6:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ba8:	4b18      	ldr	r3, [pc, #96]	@ (8002c0c <HAL_SPI_MspInit+0x13c>)
 8002baa:	2200      	movs	r2, #0
 8002bac:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002bae:	4b17      	ldr	r3, [pc, #92]	@ (8002c0c <HAL_SPI_MspInit+0x13c>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8002bb4:	4b15      	ldr	r3, [pc, #84]	@ (8002c0c <HAL_SPI_MspInit+0x13c>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002bba:	4b14      	ldr	r3, [pc, #80]	@ (8002c0c <HAL_SPI_MspInit+0x13c>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002bc0:	4b12      	ldr	r3, [pc, #72]	@ (8002c0c <HAL_SPI_MspInit+0x13c>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8002bc6:	4811      	ldr	r0, [pc, #68]	@ (8002c0c <HAL_SPI_MspInit+0x13c>)
 8002bc8:	f001 f892 	bl	8003cf0 <HAL_DMA_Init>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d001      	beq.n	8002bd6 <HAL_SPI_MspInit+0x106>
    {
      Error_Handler();
 8002bd2:	f7ff fed7 	bl	8002984 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	4a0c      	ldr	r2, [pc, #48]	@ (8002c0c <HAL_SPI_MspInit+0x13c>)
 8002bda:	649a      	str	r2, [r3, #72]	@ 0x48
 8002bdc:	4a0b      	ldr	r2, [pc, #44]	@ (8002c0c <HAL_SPI_MspInit+0x13c>)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8002be2:	2200      	movs	r2, #0
 8002be4:	2100      	movs	r1, #0
 8002be6:	2033      	movs	r0, #51	@ 0x33
 8002be8:	f001 f84b 	bl	8003c82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8002bec:	2033      	movs	r0, #51	@ 0x33
 8002bee:	f001 f864 	bl	8003cba <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8002bf2:	bf00      	nop
 8002bf4:	3728      	adds	r7, #40	@ 0x28
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	40003c00 	.word	0x40003c00
 8002c00:	40023800 	.word	0x40023800
 8002c04:	40020800 	.word	0x40020800
 8002c08:	40020400 	.word	0x40020400
 8002c0c:	20001b58 	.word	0x20001b58
 8002c10:	40026088 	.word	0x40026088

08002c14 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b085      	sub	sp, #20
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c24:	d10d      	bne.n	8002c42 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c26:	2300      	movs	r3, #0
 8002c28:	60fb      	str	r3, [r7, #12]
 8002c2a:	4b09      	ldr	r3, [pc, #36]	@ (8002c50 <HAL_TIM_Base_MspInit+0x3c>)
 8002c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c2e:	4a08      	ldr	r2, [pc, #32]	@ (8002c50 <HAL_TIM_Base_MspInit+0x3c>)
 8002c30:	f043 0301 	orr.w	r3, r3, #1
 8002c34:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c36:	4b06      	ldr	r3, [pc, #24]	@ (8002c50 <HAL_TIM_Base_MspInit+0x3c>)
 8002c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c3a:	f003 0301 	and.w	r3, r3, #1
 8002c3e:	60fb      	str	r3, [r7, #12]
 8002c40:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002c42:	bf00      	nop
 8002c44:	3714      	adds	r7, #20
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr
 8002c4e:	bf00      	nop
 8002c50:	40023800 	.word	0x40023800

08002c54 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b08a      	sub	sp, #40	@ 0x28
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c5c:	f107 0314 	add.w	r3, r7, #20
 8002c60:	2200      	movs	r2, #0
 8002c62:	601a      	str	r2, [r3, #0]
 8002c64:	605a      	str	r2, [r3, #4]
 8002c66:	609a      	str	r2, [r3, #8]
 8002c68:	60da      	str	r2, [r3, #12]
 8002c6a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a1d      	ldr	r2, [pc, #116]	@ (8002ce8 <HAL_UART_MspInit+0x94>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d133      	bne.n	8002cde <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c76:	2300      	movs	r3, #0
 8002c78:	613b      	str	r3, [r7, #16]
 8002c7a:	4b1c      	ldr	r3, [pc, #112]	@ (8002cec <HAL_UART_MspInit+0x98>)
 8002c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c7e:	4a1b      	ldr	r2, [pc, #108]	@ (8002cec <HAL_UART_MspInit+0x98>)
 8002c80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c84:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c86:	4b19      	ldr	r3, [pc, #100]	@ (8002cec <HAL_UART_MspInit+0x98>)
 8002c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c8e:	613b      	str	r3, [r7, #16]
 8002c90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c92:	2300      	movs	r3, #0
 8002c94:	60fb      	str	r3, [r7, #12]
 8002c96:	4b15      	ldr	r3, [pc, #84]	@ (8002cec <HAL_UART_MspInit+0x98>)
 8002c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c9a:	4a14      	ldr	r2, [pc, #80]	@ (8002cec <HAL_UART_MspInit+0x98>)
 8002c9c:	f043 0301 	orr.w	r3, r3, #1
 8002ca0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ca2:	4b12      	ldr	r3, [pc, #72]	@ (8002cec <HAL_UART_MspInit+0x98>)
 8002ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ca6:	f003 0301 	and.w	r3, r3, #1
 8002caa:	60fb      	str	r3, [r7, #12]
 8002cac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002cae:	230c      	movs	r3, #12
 8002cb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cb2:	2302      	movs	r3, #2
 8002cb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002cbe:	2307      	movs	r3, #7
 8002cc0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cc2:	f107 0314 	add.w	r3, r7, #20
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	4809      	ldr	r0, [pc, #36]	@ (8002cf0 <HAL_UART_MspInit+0x9c>)
 8002cca:	f001 fc13 	bl	80044f4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002cce:	2200      	movs	r2, #0
 8002cd0:	2100      	movs	r1, #0
 8002cd2:	2026      	movs	r0, #38	@ 0x26
 8002cd4:	f000 ffd5 	bl	8003c82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002cd8:	2026      	movs	r0, #38	@ 0x26
 8002cda:	f000 ffee 	bl	8003cba <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002cde:	bf00      	nop
 8002ce0:	3728      	adds	r7, #40	@ 0x28
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	40004400 	.word	0x40004400
 8002cec:	40023800 	.word	0x40023800
 8002cf0:	40020000 	.word	0x40020000

08002cf4 <HAL_USART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param husart: USART handle pointer
  * @retval None
  */
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b08a      	sub	sp, #40	@ 0x28
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cfc:	f107 0314 	add.w	r3, r7, #20
 8002d00:	2200      	movs	r2, #0
 8002d02:	601a      	str	r2, [r3, #0]
 8002d04:	605a      	str	r2, [r3, #4]
 8002d06:	609a      	str	r2, [r3, #8]
 8002d08:	60da      	str	r2, [r3, #12]
 8002d0a:	611a      	str	r2, [r3, #16]
  if(husart->Instance==USART6)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a34      	ldr	r2, [pc, #208]	@ (8002de4 <HAL_USART_MspInit+0xf0>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d162      	bne.n	8002ddc <HAL_USART_MspInit+0xe8>
  {
    /* USER CODE BEGIN USART6_MspInit 0 */

    /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8002d16:	2300      	movs	r3, #0
 8002d18:	613b      	str	r3, [r7, #16]
 8002d1a:	4b33      	ldr	r3, [pc, #204]	@ (8002de8 <HAL_USART_MspInit+0xf4>)
 8002d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d1e:	4a32      	ldr	r2, [pc, #200]	@ (8002de8 <HAL_USART_MspInit+0xf4>)
 8002d20:	f043 0320 	orr.w	r3, r3, #32
 8002d24:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d26:	4b30      	ldr	r3, [pc, #192]	@ (8002de8 <HAL_USART_MspInit+0xf4>)
 8002d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d2a:	f003 0320 	and.w	r3, r3, #32
 8002d2e:	613b      	str	r3, [r7, #16]
 8002d30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d32:	2300      	movs	r3, #0
 8002d34:	60fb      	str	r3, [r7, #12]
 8002d36:	4b2c      	ldr	r3, [pc, #176]	@ (8002de8 <HAL_USART_MspInit+0xf4>)
 8002d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d3a:	4a2b      	ldr	r2, [pc, #172]	@ (8002de8 <HAL_USART_MspInit+0xf4>)
 8002d3c:	f043 0304 	orr.w	r3, r3, #4
 8002d40:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d42:	4b29      	ldr	r3, [pc, #164]	@ (8002de8 <HAL_USART_MspInit+0xf4>)
 8002d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d46:	f003 0304 	and.w	r3, r3, #4
 8002d4a:	60fb      	str	r3, [r7, #12]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    PC8     ------> USART6_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8002d4e:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8002d52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d54:	2302      	movs	r3, #2
 8002d56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002d60:	2308      	movs	r3, #8
 8002d62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d64:	f107 0314 	add.w	r3, r7, #20
 8002d68:	4619      	mov	r1, r3
 8002d6a:	4820      	ldr	r0, [pc, #128]	@ (8002dec <HAL_USART_MspInit+0xf8>)
 8002d6c:	f001 fbc2 	bl	80044f4 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_TX Init */
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8002d70:	4b1f      	ldr	r3, [pc, #124]	@ (8002df0 <HAL_USART_MspInit+0xfc>)
 8002d72:	4a20      	ldr	r2, [pc, #128]	@ (8002df4 <HAL_USART_MspInit+0x100>)
 8002d74:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8002d76:	4b1e      	ldr	r3, [pc, #120]	@ (8002df0 <HAL_USART_MspInit+0xfc>)
 8002d78:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8002d7c:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002d7e:	4b1c      	ldr	r3, [pc, #112]	@ (8002df0 <HAL_USART_MspInit+0xfc>)
 8002d80:	2240      	movs	r2, #64	@ 0x40
 8002d82:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d84:	4b1a      	ldr	r3, [pc, #104]	@ (8002df0 <HAL_USART_MspInit+0xfc>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002d8a:	4b19      	ldr	r3, [pc, #100]	@ (8002df0 <HAL_USART_MspInit+0xfc>)
 8002d8c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d90:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d92:	4b17      	ldr	r3, [pc, #92]	@ (8002df0 <HAL_USART_MspInit+0xfc>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d98:	4b15      	ldr	r3, [pc, #84]	@ (8002df0 <HAL_USART_MspInit+0xfc>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8002d9e:	4b14      	ldr	r3, [pc, #80]	@ (8002df0 <HAL_USART_MspInit+0xfc>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002da4:	4b12      	ldr	r3, [pc, #72]	@ (8002df0 <HAL_USART_MspInit+0xfc>)
 8002da6:	2200      	movs	r2, #0
 8002da8:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002daa:	4b11      	ldr	r3, [pc, #68]	@ (8002df0 <HAL_USART_MspInit+0xfc>)
 8002dac:	2200      	movs	r2, #0
 8002dae:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8002db0:	480f      	ldr	r0, [pc, #60]	@ (8002df0 <HAL_USART_MspInit+0xfc>)
 8002db2:	f000 ff9d 	bl	8003cf0 <HAL_DMA_Init>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d001      	beq.n	8002dc0 <HAL_USART_MspInit+0xcc>
    {
      Error_Handler();
 8002dbc:	f7ff fde2 	bl	8002984 <Error_Handler>
    }

    __HAL_LINKDMA(husart,hdmatx,hdma_usart6_tx);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	4a0b      	ldr	r2, [pc, #44]	@ (8002df0 <HAL_USART_MspInit+0xfc>)
 8002dc4:	635a      	str	r2, [r3, #52]	@ 0x34
 8002dc6:	4a0a      	ldr	r2, [pc, #40]	@ (8002df0 <HAL_USART_MspInit+0xfc>)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002dcc:	2200      	movs	r2, #0
 8002dce:	2100      	movs	r1, #0
 8002dd0:	2047      	movs	r0, #71	@ 0x47
 8002dd2:	f000 ff56 	bl	8003c82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002dd6:	2047      	movs	r0, #71	@ 0x47
 8002dd8:	f000 ff6f 	bl	8003cba <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART6_MspInit 1 */

  }

}
 8002ddc:	bf00      	nop
 8002dde:	3728      	adds	r7, #40	@ 0x28
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	40011400 	.word	0x40011400
 8002de8:	40023800 	.word	0x40023800
 8002dec:	40020800 	.word	0x40020800
 8002df0:	20001c8c 	.word	0x20001c8c
 8002df4:	400264a0 	.word	0x400264a0

08002df8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002dfc:	bf00      	nop
 8002dfe:	e7fd      	b.n	8002dfc <NMI_Handler+0x4>

08002e00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e04:	bf00      	nop
 8002e06:	e7fd      	b.n	8002e04 <HardFault_Handler+0x4>

08002e08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e0c:	bf00      	nop
 8002e0e:	e7fd      	b.n	8002e0c <MemManage_Handler+0x4>

08002e10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e10:	b480      	push	{r7}
 8002e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e14:	bf00      	nop
 8002e16:	e7fd      	b.n	8002e14 <BusFault_Handler+0x4>

08002e18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e1c:	bf00      	nop
 8002e1e:	e7fd      	b.n	8002e1c <UsageFault_Handler+0x4>

08002e20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e20:	b480      	push	{r7}
 8002e22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e24:	bf00      	nop
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr

08002e2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e2e:	b480      	push	{r7}
 8002e30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e32:	bf00      	nop
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr

08002e3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e40:	bf00      	nop
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr

08002e4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e4a:	b580      	push	{r7, lr}
 8002e4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e4e:	f000 f993 	bl	8003178 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e52:	bf00      	nop
 8002e54:	bd80      	pop	{r7, pc}
	...

08002e58 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8002e5c:	4802      	ldr	r0, [pc, #8]	@ (8002e68 <DMA1_Stream5_IRQHandler+0x10>)
 8002e5e:	f001 f8df 	bl	8004020 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002e62:	bf00      	nop
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	20001b58 	.word	0x20001b58

08002e6c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002e70:	4802      	ldr	r0, [pc, #8]	@ (8002e7c <USART2_IRQHandler+0x10>)
 8002e72:	f003 f8d9 	bl	8006028 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002e76:	bf00      	nop
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	20001c00 	.word	0x20001c00

08002e80 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8002e84:	4802      	ldr	r0, [pc, #8]	@ (8002e90 <SPI3_IRQHandler+0x10>)
 8002e86:	f002 fa97 	bl	80053b8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8002e8a:	bf00      	nop
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	20001b00 	.word	0x20001b00

08002e94 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002e98:	4802      	ldr	r0, [pc, #8]	@ (8002ea4 <DMA2_Stream0_IRQHandler+0x10>)
 8002e9a:	f001 f8c1 	bl	8004020 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002e9e:	bf00      	nop
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	20001aa0 	.word	0x20001aa0

08002ea8 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8002eac:	4802      	ldr	r0, [pc, #8]	@ (8002eb8 <DMA2_Stream6_IRQHandler+0x10>)
 8002eae:	f001 f8b7 	bl	8004020 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002eb2:	bf00      	nop
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	20001c8c 	.word	0x20001c8c

08002ebc <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_USART_IRQHandler(&husart6);
 8002ec0:	4802      	ldr	r0, [pc, #8]	@ (8002ecc <USART6_IRQHandler+0x10>)
 8002ec2:	f004 f885 	bl	8006fd0 <HAL_USART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002ec6:	bf00      	nop
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	20001c48 	.word	0x20001c48

08002ed0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0
  return 1;
 8002ed4:	2301      	movs	r3, #1
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ede:	4770      	bx	lr

08002ee0 <_kill>:

int _kill(int pid, int sig)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
 8002ee8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002eea:	f006 fa35 	bl	8009358 <__errno>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	2216      	movs	r2, #22
 8002ef2:	601a      	str	r2, [r3, #0]
  return -1;
 8002ef4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3708      	adds	r7, #8
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}

08002f00 <_exit>:

void _exit (int status)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002f08:	f04f 31ff 	mov.w	r1, #4294967295
 8002f0c:	6878      	ldr	r0, [r7, #4]
 8002f0e:	f7ff ffe7 	bl	8002ee0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002f12:	bf00      	nop
 8002f14:	e7fd      	b.n	8002f12 <_exit+0x12>

08002f16 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f16:	b580      	push	{r7, lr}
 8002f18:	b086      	sub	sp, #24
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	60f8      	str	r0, [r7, #12]
 8002f1e:	60b9      	str	r1, [r7, #8]
 8002f20:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f22:	2300      	movs	r3, #0
 8002f24:	617b      	str	r3, [r7, #20]
 8002f26:	e00a      	b.n	8002f3e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002f28:	f3af 8000 	nop.w
 8002f2c:	4601      	mov	r1, r0
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	1c5a      	adds	r2, r3, #1
 8002f32:	60ba      	str	r2, [r7, #8]
 8002f34:	b2ca      	uxtb	r2, r1
 8002f36:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	3301      	adds	r3, #1
 8002f3c:	617b      	str	r3, [r7, #20]
 8002f3e:	697a      	ldr	r2, [r7, #20]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	429a      	cmp	r2, r3
 8002f44:	dbf0      	blt.n	8002f28 <_read+0x12>
  }

  return len;
 8002f46:	687b      	ldr	r3, [r7, #4]
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	3718      	adds	r7, #24
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}

08002f50 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b086      	sub	sp, #24
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	60f8      	str	r0, [r7, #12]
 8002f58:	60b9      	str	r1, [r7, #8]
 8002f5a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	617b      	str	r3, [r7, #20]
 8002f60:	e009      	b.n	8002f76 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	1c5a      	adds	r2, r3, #1
 8002f66:	60ba      	str	r2, [r7, #8]
 8002f68:	781b      	ldrb	r3, [r3, #0]
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	3301      	adds	r3, #1
 8002f74:	617b      	str	r3, [r7, #20]
 8002f76:	697a      	ldr	r2, [r7, #20]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	dbf1      	blt.n	8002f62 <_write+0x12>
  }
  return len;
 8002f7e:	687b      	ldr	r3, [r7, #4]
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	3718      	adds	r7, #24
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}

08002f88 <_close>:

int _close(int file)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b083      	sub	sp, #12
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002f90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	370c      	adds	r7, #12
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9e:	4770      	bx	lr

08002fa0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b083      	sub	sp, #12
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
 8002fa8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002fb0:	605a      	str	r2, [r3, #4]
  return 0;
 8002fb2:	2300      	movs	r3, #0
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	370c      	adds	r7, #12
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr

08002fc0 <_isatty>:

int _isatty(int file)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002fc8:	2301      	movs	r3, #1
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr

08002fd6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002fd6:	b480      	push	{r7}
 8002fd8:	b085      	sub	sp, #20
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	60f8      	str	r0, [r7, #12]
 8002fde:	60b9      	str	r1, [r7, #8]
 8002fe0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002fe2:	2300      	movs	r3, #0
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	3714      	adds	r7, #20
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fee:	4770      	bx	lr

08002ff0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b086      	sub	sp, #24
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ff8:	4a14      	ldr	r2, [pc, #80]	@ (800304c <_sbrk+0x5c>)
 8002ffa:	4b15      	ldr	r3, [pc, #84]	@ (8003050 <_sbrk+0x60>)
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003004:	4b13      	ldr	r3, [pc, #76]	@ (8003054 <_sbrk+0x64>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d102      	bne.n	8003012 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800300c:	4b11      	ldr	r3, [pc, #68]	@ (8003054 <_sbrk+0x64>)
 800300e:	4a12      	ldr	r2, [pc, #72]	@ (8003058 <_sbrk+0x68>)
 8003010:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003012:	4b10      	ldr	r3, [pc, #64]	@ (8003054 <_sbrk+0x64>)
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4413      	add	r3, r2
 800301a:	693a      	ldr	r2, [r7, #16]
 800301c:	429a      	cmp	r2, r3
 800301e:	d207      	bcs.n	8003030 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003020:	f006 f99a 	bl	8009358 <__errno>
 8003024:	4603      	mov	r3, r0
 8003026:	220c      	movs	r2, #12
 8003028:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800302a:	f04f 33ff 	mov.w	r3, #4294967295
 800302e:	e009      	b.n	8003044 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003030:	4b08      	ldr	r3, [pc, #32]	@ (8003054 <_sbrk+0x64>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003036:	4b07      	ldr	r3, [pc, #28]	@ (8003054 <_sbrk+0x64>)
 8003038:	681a      	ldr	r2, [r3, #0]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	4413      	add	r3, r2
 800303e:	4a05      	ldr	r2, [pc, #20]	@ (8003054 <_sbrk+0x64>)
 8003040:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003042:	68fb      	ldr	r3, [r7, #12]
}
 8003044:	4618      	mov	r0, r3
 8003046:	3718      	adds	r7, #24
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}
 800304c:	20020000 	.word	0x20020000
 8003050:	00000400 	.word	0x00000400
 8003054:	20001cf0 	.word	0x20001cf0
 8003058:	20001e48 	.word	0x20001e48

0800305c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800305c:	b480      	push	{r7}
 800305e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003060:	4b06      	ldr	r3, [pc, #24]	@ (800307c <SystemInit+0x20>)
 8003062:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003066:	4a05      	ldr	r2, [pc, #20]	@ (800307c <SystemInit+0x20>)
 8003068:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800306c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003070:	bf00      	nop
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr
 800307a:	bf00      	nop
 800307c:	e000ed00 	.word	0xe000ed00

08003080 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003080:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80030b8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003084:	f7ff ffea 	bl	800305c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003088:	480c      	ldr	r0, [pc, #48]	@ (80030bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800308a:	490d      	ldr	r1, [pc, #52]	@ (80030c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800308c:	4a0d      	ldr	r2, [pc, #52]	@ (80030c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800308e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003090:	e002      	b.n	8003098 <LoopCopyDataInit>

08003092 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003092:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003094:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003096:	3304      	adds	r3, #4

08003098 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003098:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800309a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800309c:	d3f9      	bcc.n	8003092 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800309e:	4a0a      	ldr	r2, [pc, #40]	@ (80030c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80030a0:	4c0a      	ldr	r4, [pc, #40]	@ (80030cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80030a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80030a4:	e001      	b.n	80030aa <LoopFillZerobss>

080030a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80030a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030a8:	3204      	adds	r2, #4

080030aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030ac:	d3fb      	bcc.n	80030a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80030ae:	f006 f959 	bl	8009364 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80030b2:	f7ff f9c9 	bl	8002448 <main>
  bx  lr    
 80030b6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80030b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80030bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030c0:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 80030c4:	080287e8 	.word	0x080287e8
  ldr r2, =_sbss
 80030c8:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 80030cc:	20001e44 	.word	0x20001e44

080030d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80030d0:	e7fe      	b.n	80030d0 <ADC_IRQHandler>
	...

080030d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80030d8:	4b0e      	ldr	r3, [pc, #56]	@ (8003114 <HAL_Init+0x40>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a0d      	ldr	r2, [pc, #52]	@ (8003114 <HAL_Init+0x40>)
 80030de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80030e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80030e4:	4b0b      	ldr	r3, [pc, #44]	@ (8003114 <HAL_Init+0x40>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a0a      	ldr	r2, [pc, #40]	@ (8003114 <HAL_Init+0x40>)
 80030ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80030ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80030f0:	4b08      	ldr	r3, [pc, #32]	@ (8003114 <HAL_Init+0x40>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a07      	ldr	r2, [pc, #28]	@ (8003114 <HAL_Init+0x40>)
 80030f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030fc:	2003      	movs	r0, #3
 80030fe:	f000 fdb5 	bl	8003c6c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003102:	200f      	movs	r0, #15
 8003104:	f000 f808 	bl	8003118 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003108:	f7ff fc42 	bl	8002990 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800310c:	2300      	movs	r3, #0
}
 800310e:	4618      	mov	r0, r3
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop
 8003114:	40023c00 	.word	0x40023c00

08003118 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b082      	sub	sp, #8
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003120:	4b12      	ldr	r3, [pc, #72]	@ (800316c <HAL_InitTick+0x54>)
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	4b12      	ldr	r3, [pc, #72]	@ (8003170 <HAL_InitTick+0x58>)
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	4619      	mov	r1, r3
 800312a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800312e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003132:	fbb2 f3f3 	udiv	r3, r2, r3
 8003136:	4618      	mov	r0, r3
 8003138:	f000 fdcd 	bl	8003cd6 <HAL_SYSTICK_Config>
 800313c:	4603      	mov	r3, r0
 800313e:	2b00      	cmp	r3, #0
 8003140:	d001      	beq.n	8003146 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e00e      	b.n	8003164 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2b0f      	cmp	r3, #15
 800314a:	d80a      	bhi.n	8003162 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800314c:	2200      	movs	r2, #0
 800314e:	6879      	ldr	r1, [r7, #4]
 8003150:	f04f 30ff 	mov.w	r0, #4294967295
 8003154:	f000 fd95 	bl	8003c82 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003158:	4a06      	ldr	r2, [pc, #24]	@ (8003174 <HAL_InitTick+0x5c>)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800315e:	2300      	movs	r3, #0
 8003160:	e000      	b.n	8003164 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003162:	2301      	movs	r3, #1
}
 8003164:	4618      	mov	r0, r3
 8003166:	3708      	adds	r7, #8
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}
 800316c:	20000024 	.word	0x20000024
 8003170:	2000002c 	.word	0x2000002c
 8003174:	20000028 	.word	0x20000028

08003178 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003178:	b480      	push	{r7}
 800317a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800317c:	4b06      	ldr	r3, [pc, #24]	@ (8003198 <HAL_IncTick+0x20>)
 800317e:	781b      	ldrb	r3, [r3, #0]
 8003180:	461a      	mov	r2, r3
 8003182:	4b06      	ldr	r3, [pc, #24]	@ (800319c <HAL_IncTick+0x24>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4413      	add	r3, r2
 8003188:	4a04      	ldr	r2, [pc, #16]	@ (800319c <HAL_IncTick+0x24>)
 800318a:	6013      	str	r3, [r2, #0]
}
 800318c:	bf00      	nop
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop
 8003198:	2000002c 	.word	0x2000002c
 800319c:	20001cf4 	.word	0x20001cf4

080031a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031a0:	b480      	push	{r7}
 80031a2:	af00      	add	r7, sp, #0
  return uwTick;
 80031a4:	4b03      	ldr	r3, [pc, #12]	@ (80031b4 <HAL_GetTick+0x14>)
 80031a6:	681b      	ldr	r3, [r3, #0]
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr
 80031b2:	bf00      	nop
 80031b4:	20001cf4 	.word	0x20001cf4

080031b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b084      	sub	sp, #16
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80031c0:	f7ff ffee 	bl	80031a0 <HAL_GetTick>
 80031c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031d0:	d005      	beq.n	80031de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80031d2:	4b0a      	ldr	r3, [pc, #40]	@ (80031fc <HAL_Delay+0x44>)
 80031d4:	781b      	ldrb	r3, [r3, #0]
 80031d6:	461a      	mov	r2, r3
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	4413      	add	r3, r2
 80031dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80031de:	bf00      	nop
 80031e0:	f7ff ffde 	bl	80031a0 <HAL_GetTick>
 80031e4:	4602      	mov	r2, r0
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	68fa      	ldr	r2, [r7, #12]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d8f7      	bhi.n	80031e0 <HAL_Delay+0x28>
  {
  }
}
 80031f0:	bf00      	nop
 80031f2:	bf00      	nop
 80031f4:	3710      	adds	r7, #16
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	2000002c 	.word	0x2000002c

08003200 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b084      	sub	sp, #16
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003208:	2300      	movs	r3, #0
 800320a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d101      	bne.n	8003216 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	e033      	b.n	800327e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800321a:	2b00      	cmp	r3, #0
 800321c:	d109      	bne.n	8003232 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	f7ff fbde 	bl	80029e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2200      	movs	r2, #0
 8003228:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2200      	movs	r2, #0
 800322e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003236:	f003 0310 	and.w	r3, r3, #16
 800323a:	2b00      	cmp	r3, #0
 800323c:	d118      	bne.n	8003270 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003242:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003246:	f023 0302 	bic.w	r3, r3, #2
 800324a:	f043 0202 	orr.w	r2, r3, #2
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f000 fabc 	bl	80037d0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003262:	f023 0303 	bic.w	r3, r3, #3
 8003266:	f043 0201 	orr.w	r2, r3, #1
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	641a      	str	r2, [r3, #64]	@ 0x40
 800326e:	e001      	b.n	8003274 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2200      	movs	r2, #0
 8003278:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800327c:	7bfb      	ldrb	r3, [r7, #15]
}
 800327e:	4618      	mov	r0, r3
 8003280:	3710      	adds	r7, #16
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
	...

08003288 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b088      	sub	sp, #32
 800328c:	af00      	add	r7, sp, #0
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	60b9      	str	r1, [r7, #8]
 8003292:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003294:	2300      	movs	r3, #0
 8003296:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003298:	2300      	movs	r3, #0
 800329a:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d101      	bne.n	80032aa <HAL_ADC_Start_DMA+0x22>
 80032a6:	2302      	movs	r3, #2
 80032a8:	e0eb      	b.n	8003482 <HAL_ADC_Start_DMA+0x1fa>
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2201      	movs	r2, #1
 80032ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	f003 0301 	and.w	r3, r3, #1
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d018      	beq.n	80032f2 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	689a      	ldr	r2, [r3, #8]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f042 0201 	orr.w	r2, r2, #1
 80032ce:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80032d0:	4b6e      	ldr	r3, [pc, #440]	@ (800348c <HAL_ADC_Start_DMA+0x204>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a6e      	ldr	r2, [pc, #440]	@ (8003490 <HAL_ADC_Start_DMA+0x208>)
 80032d6:	fba2 2303 	umull	r2, r3, r2, r3
 80032da:	0c9a      	lsrs	r2, r3, #18
 80032dc:	4613      	mov	r3, r2
 80032de:	005b      	lsls	r3, r3, #1
 80032e0:	4413      	add	r3, r2
 80032e2:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80032e4:	e002      	b.n	80032ec <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	3b01      	subs	r3, #1
 80032ea:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d1f9      	bne.n	80032e6 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003300:	d107      	bne.n	8003312 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	689a      	ldr	r2, [r3, #8]
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003310:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	f003 0301 	and.w	r3, r3, #1
 800331c:	2b01      	cmp	r3, #1
 800331e:	f040 80a3 	bne.w	8003468 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003326:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800332a:	f023 0301 	bic.w	r3, r3, #1
 800332e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003340:	2b00      	cmp	r3, #0
 8003342:	d007      	beq.n	8003354 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003348:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800334c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003358:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800335c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003360:	d106      	bne.n	8003370 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003366:	f023 0206 	bic.w	r2, r3, #6
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	645a      	str	r2, [r3, #68]	@ 0x44
 800336e:	e002      	b.n	8003376 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2200      	movs	r2, #0
 8003374:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2200      	movs	r2, #0
 800337a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800337e:	4b45      	ldr	r3, [pc, #276]	@ (8003494 <HAL_ADC_Start_DMA+0x20c>)
 8003380:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003386:	4a44      	ldr	r2, [pc, #272]	@ (8003498 <HAL_ADC_Start_DMA+0x210>)
 8003388:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800338e:	4a43      	ldr	r2, [pc, #268]	@ (800349c <HAL_ADC_Start_DMA+0x214>)
 8003390:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003396:	4a42      	ldr	r2, [pc, #264]	@ (80034a0 <HAL_ADC_Start_DMA+0x218>)
 8003398:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80033a2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	685a      	ldr	r2, [r3, #4]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80033b2:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	689a      	ldr	r2, [r3, #8]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80033c2:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	334c      	adds	r3, #76	@ 0x4c
 80033ce:	4619      	mov	r1, r3
 80033d0:	68ba      	ldr	r2, [r7, #8]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	f000 fd3a 	bl	8003e4c <HAL_DMA_Start_IT>
 80033d8:	4603      	mov	r3, r0
 80033da:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80033dc:	69bb      	ldr	r3, [r7, #24]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	f003 031f 	and.w	r3, r3, #31
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d12a      	bne.n	800343e <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a2d      	ldr	r2, [pc, #180]	@ (80034a4 <HAL_ADC_Start_DMA+0x21c>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d015      	beq.n	800341e <HAL_ADC_Start_DMA+0x196>
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a2c      	ldr	r2, [pc, #176]	@ (80034a8 <HAL_ADC_Start_DMA+0x220>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d105      	bne.n	8003408 <HAL_ADC_Start_DMA+0x180>
 80033fc:	4b25      	ldr	r3, [pc, #148]	@ (8003494 <HAL_ADC_Start_DMA+0x20c>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f003 031f 	and.w	r3, r3, #31
 8003404:	2b00      	cmp	r3, #0
 8003406:	d00a      	beq.n	800341e <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a27      	ldr	r2, [pc, #156]	@ (80034ac <HAL_ADC_Start_DMA+0x224>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d136      	bne.n	8003480 <HAL_ADC_Start_DMA+0x1f8>
 8003412:	4b20      	ldr	r3, [pc, #128]	@ (8003494 <HAL_ADC_Start_DMA+0x20c>)
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	f003 0310 	and.w	r3, r3, #16
 800341a:	2b00      	cmp	r3, #0
 800341c:	d130      	bne.n	8003480 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d129      	bne.n	8003480 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	689a      	ldr	r2, [r3, #8]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800343a:	609a      	str	r2, [r3, #8]
 800343c:	e020      	b.n	8003480 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a18      	ldr	r2, [pc, #96]	@ (80034a4 <HAL_ADC_Start_DMA+0x21c>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d11b      	bne.n	8003480 <HAL_ADC_Start_DMA+0x1f8>
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003452:	2b00      	cmp	r3, #0
 8003454:	d114      	bne.n	8003480 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	689a      	ldr	r2, [r3, #8]
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003464:	609a      	str	r2, [r3, #8]
 8003466:	e00b      	b.n	8003480 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800346c:	f043 0210 	orr.w	r2, r3, #16
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003478:	f043 0201 	orr.w	r2, r3, #1
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8003480:	7ffb      	ldrb	r3, [r7, #31]
}
 8003482:	4618      	mov	r0, r3
 8003484:	3720      	adds	r7, #32
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop
 800348c:	20000024 	.word	0x20000024
 8003490:	431bde83 	.word	0x431bde83
 8003494:	40012300 	.word	0x40012300
 8003498:	080039c9 	.word	0x080039c9
 800349c:	08003a83 	.word	0x08003a83
 80034a0:	08003a9f 	.word	0x08003a9f
 80034a4:	40012000 	.word	0x40012000
 80034a8:	40012100 	.word	0x40012100
 80034ac:	40012200 	.word	0x40012200

080034b0 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034b8:	2300      	movs	r3, #0
 80034ba:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d101      	bne.n	80034ca <HAL_ADC_Stop_DMA+0x1a>
 80034c6:	2302      	movs	r3, #2
 80034c8:	e048      	b.n	800355c <HAL_ADC_Stop_DMA+0xac>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2201      	movs	r2, #1
 80034ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	689a      	ldr	r2, [r3, #8]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f022 0201 	bic.w	r2, r2, #1
 80034e0:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	f003 0301 	and.w	r3, r3, #1
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d130      	bne.n	8003552 <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	689a      	ldr	r2, [r3, #8]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80034fe:	609a      	str	r2, [r3, #8]

    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003504:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003508:	b2db      	uxtb	r3, r3
 800350a:	2b02      	cmp	r3, #2
 800350c:	d10f      	bne.n	800352e <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003512:	4618      	mov	r0, r3
 8003514:	f000 fcf2 	bl	8003efc <HAL_DMA_Abort>
 8003518:	4603      	mov	r3, r0
 800351a:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 800351c:	7bfb      	ldrb	r3, [r7, #15]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d005      	beq.n	800352e <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003526:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	685a      	ldr	r2, [r3, #4]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 800353c:	605a      	str	r2, [r3, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003542:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003546:	f023 0301 	bic.w	r3, r3, #1
 800354a:	f043 0201 	orr.w	r2, r3, #1
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2200      	movs	r2, #0
 8003556:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800355a:	7bfb      	ldrb	r3, [r7, #15]
}
 800355c:	4618      	mov	r0, r3
 800355e:	3710      	adds	r7, #16
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}

08003564 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003564:	b480      	push	{r7}
 8003566:	b083      	sub	sp, #12
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800356c:	bf00      	nop
 800356e:	370c      	adds	r7, #12
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr

08003578 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003580:	bf00      	nop
 8003582:	370c      	adds	r7, #12
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr

0800358c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800358c:	b480      	push	{r7}
 800358e:	b085      	sub	sp, #20
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003596:	2300      	movs	r3, #0
 8003598:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d101      	bne.n	80035a8 <HAL_ADC_ConfigChannel+0x1c>
 80035a4:	2302      	movs	r3, #2
 80035a6:	e105      	b.n	80037b4 <HAL_ADC_ConfigChannel+0x228>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2201      	movs	r2, #1
 80035ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	2b09      	cmp	r3, #9
 80035b6:	d925      	bls.n	8003604 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	68d9      	ldr	r1, [r3, #12]
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	461a      	mov	r2, r3
 80035c6:	4613      	mov	r3, r2
 80035c8:	005b      	lsls	r3, r3, #1
 80035ca:	4413      	add	r3, r2
 80035cc:	3b1e      	subs	r3, #30
 80035ce:	2207      	movs	r2, #7
 80035d0:	fa02 f303 	lsl.w	r3, r2, r3
 80035d4:	43da      	mvns	r2, r3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	400a      	ands	r2, r1
 80035dc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	68d9      	ldr	r1, [r3, #12]
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	689a      	ldr	r2, [r3, #8]
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	4618      	mov	r0, r3
 80035f0:	4603      	mov	r3, r0
 80035f2:	005b      	lsls	r3, r3, #1
 80035f4:	4403      	add	r3, r0
 80035f6:	3b1e      	subs	r3, #30
 80035f8:	409a      	lsls	r2, r3
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	430a      	orrs	r2, r1
 8003600:	60da      	str	r2, [r3, #12]
 8003602:	e022      	b.n	800364a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	6919      	ldr	r1, [r3, #16]
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	b29b      	uxth	r3, r3
 8003610:	461a      	mov	r2, r3
 8003612:	4613      	mov	r3, r2
 8003614:	005b      	lsls	r3, r3, #1
 8003616:	4413      	add	r3, r2
 8003618:	2207      	movs	r2, #7
 800361a:	fa02 f303 	lsl.w	r3, r2, r3
 800361e:	43da      	mvns	r2, r3
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	400a      	ands	r2, r1
 8003626:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	6919      	ldr	r1, [r3, #16]
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	689a      	ldr	r2, [r3, #8]
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	b29b      	uxth	r3, r3
 8003638:	4618      	mov	r0, r3
 800363a:	4603      	mov	r3, r0
 800363c:	005b      	lsls	r3, r3, #1
 800363e:	4403      	add	r3, r0
 8003640:	409a      	lsls	r2, r3
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	430a      	orrs	r2, r1
 8003648:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	2b06      	cmp	r3, #6
 8003650:	d824      	bhi.n	800369c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	685a      	ldr	r2, [r3, #4]
 800365c:	4613      	mov	r3, r2
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	4413      	add	r3, r2
 8003662:	3b05      	subs	r3, #5
 8003664:	221f      	movs	r2, #31
 8003666:	fa02 f303 	lsl.w	r3, r2, r3
 800366a:	43da      	mvns	r2, r3
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	400a      	ands	r2, r1
 8003672:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	b29b      	uxth	r3, r3
 8003680:	4618      	mov	r0, r3
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	685a      	ldr	r2, [r3, #4]
 8003686:	4613      	mov	r3, r2
 8003688:	009b      	lsls	r3, r3, #2
 800368a:	4413      	add	r3, r2
 800368c:	3b05      	subs	r3, #5
 800368e:	fa00 f203 	lsl.w	r2, r0, r3
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	430a      	orrs	r2, r1
 8003698:	635a      	str	r2, [r3, #52]	@ 0x34
 800369a:	e04c      	b.n	8003736 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	2b0c      	cmp	r3, #12
 80036a2:	d824      	bhi.n	80036ee <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	685a      	ldr	r2, [r3, #4]
 80036ae:	4613      	mov	r3, r2
 80036b0:	009b      	lsls	r3, r3, #2
 80036b2:	4413      	add	r3, r2
 80036b4:	3b23      	subs	r3, #35	@ 0x23
 80036b6:	221f      	movs	r2, #31
 80036b8:	fa02 f303 	lsl.w	r3, r2, r3
 80036bc:	43da      	mvns	r2, r3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	400a      	ands	r2, r1
 80036c4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	b29b      	uxth	r3, r3
 80036d2:	4618      	mov	r0, r3
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	685a      	ldr	r2, [r3, #4]
 80036d8:	4613      	mov	r3, r2
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	4413      	add	r3, r2
 80036de:	3b23      	subs	r3, #35	@ 0x23
 80036e0:	fa00 f203 	lsl.w	r2, r0, r3
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	430a      	orrs	r2, r1
 80036ea:	631a      	str	r2, [r3, #48]	@ 0x30
 80036ec:	e023      	b.n	8003736 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	685a      	ldr	r2, [r3, #4]
 80036f8:	4613      	mov	r3, r2
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	4413      	add	r3, r2
 80036fe:	3b41      	subs	r3, #65	@ 0x41
 8003700:	221f      	movs	r2, #31
 8003702:	fa02 f303 	lsl.w	r3, r2, r3
 8003706:	43da      	mvns	r2, r3
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	400a      	ands	r2, r1
 800370e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	b29b      	uxth	r3, r3
 800371c:	4618      	mov	r0, r3
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	685a      	ldr	r2, [r3, #4]
 8003722:	4613      	mov	r3, r2
 8003724:	009b      	lsls	r3, r3, #2
 8003726:	4413      	add	r3, r2
 8003728:	3b41      	subs	r3, #65	@ 0x41
 800372a:	fa00 f203 	lsl.w	r2, r0, r3
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	430a      	orrs	r2, r1
 8003734:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003736:	4b22      	ldr	r3, [pc, #136]	@ (80037c0 <HAL_ADC_ConfigChannel+0x234>)
 8003738:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a21      	ldr	r2, [pc, #132]	@ (80037c4 <HAL_ADC_ConfigChannel+0x238>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d109      	bne.n	8003758 <HAL_ADC_ConfigChannel+0x1cc>
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	2b12      	cmp	r3, #18
 800374a:	d105      	bne.n	8003758 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a19      	ldr	r2, [pc, #100]	@ (80037c4 <HAL_ADC_ConfigChannel+0x238>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d123      	bne.n	80037aa <HAL_ADC_ConfigChannel+0x21e>
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	2b10      	cmp	r3, #16
 8003768:	d003      	beq.n	8003772 <HAL_ADC_ConfigChannel+0x1e6>
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	2b11      	cmp	r3, #17
 8003770:	d11b      	bne.n	80037aa <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2b10      	cmp	r3, #16
 8003784:	d111      	bne.n	80037aa <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003786:	4b10      	ldr	r3, [pc, #64]	@ (80037c8 <HAL_ADC_ConfigChannel+0x23c>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a10      	ldr	r2, [pc, #64]	@ (80037cc <HAL_ADC_ConfigChannel+0x240>)
 800378c:	fba2 2303 	umull	r2, r3, r2, r3
 8003790:	0c9a      	lsrs	r2, r3, #18
 8003792:	4613      	mov	r3, r2
 8003794:	009b      	lsls	r3, r3, #2
 8003796:	4413      	add	r3, r2
 8003798:	005b      	lsls	r3, r3, #1
 800379a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800379c:	e002      	b.n	80037a4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	3b01      	subs	r3, #1
 80037a2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d1f9      	bne.n	800379e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80037b2:	2300      	movs	r3, #0
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3714      	adds	r7, #20
 80037b8:	46bd      	mov	sp, r7
 80037ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037be:	4770      	bx	lr
 80037c0:	40012300 	.word	0x40012300
 80037c4:	40012000 	.word	0x40012000
 80037c8:	20000024 	.word	0x20000024
 80037cc:	431bde83 	.word	0x431bde83

080037d0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b085      	sub	sp, #20
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80037d8:	4b79      	ldr	r3, [pc, #484]	@ (80039c0 <ADC_Init+0x1f0>)
 80037da:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	685a      	ldr	r2, [r3, #4]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	431a      	orrs	r2, r3
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	685a      	ldr	r2, [r3, #4]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003804:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	6859      	ldr	r1, [r3, #4]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	691b      	ldr	r3, [r3, #16]
 8003810:	021a      	lsls	r2, r3, #8
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	430a      	orrs	r2, r1
 8003818:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	685a      	ldr	r2, [r3, #4]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003828:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	6859      	ldr	r1, [r3, #4]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	689a      	ldr	r2, [r3, #8]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	430a      	orrs	r2, r1
 800383a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	689a      	ldr	r2, [r3, #8]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800384a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	6899      	ldr	r1, [r3, #8]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	68da      	ldr	r2, [r3, #12]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	430a      	orrs	r2, r1
 800385c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003862:	4a58      	ldr	r2, [pc, #352]	@ (80039c4 <ADC_Init+0x1f4>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d022      	beq.n	80038ae <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	689a      	ldr	r2, [r3, #8]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003876:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	6899      	ldr	r1, [r3, #8]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	430a      	orrs	r2, r1
 8003888:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	689a      	ldr	r2, [r3, #8]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003898:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	6899      	ldr	r1, [r3, #8]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	430a      	orrs	r2, r1
 80038aa:	609a      	str	r2, [r3, #8]
 80038ac:	e00f      	b.n	80038ce <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	689a      	ldr	r2, [r3, #8]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80038bc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	689a      	ldr	r2, [r3, #8]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80038cc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	689a      	ldr	r2, [r3, #8]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f022 0202 	bic.w	r2, r2, #2
 80038dc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	6899      	ldr	r1, [r3, #8]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	7e1b      	ldrb	r3, [r3, #24]
 80038e8:	005a      	lsls	r2, r3, #1
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	430a      	orrs	r2, r1
 80038f0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d01b      	beq.n	8003934 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	685a      	ldr	r2, [r3, #4]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800390a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	685a      	ldr	r2, [r3, #4]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800391a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	6859      	ldr	r1, [r3, #4]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003926:	3b01      	subs	r3, #1
 8003928:	035a      	lsls	r2, r3, #13
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	430a      	orrs	r2, r1
 8003930:	605a      	str	r2, [r3, #4]
 8003932:	e007      	b.n	8003944 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	685a      	ldr	r2, [r3, #4]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003942:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003952:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	69db      	ldr	r3, [r3, #28]
 800395e:	3b01      	subs	r3, #1
 8003960:	051a      	lsls	r2, r3, #20
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	430a      	orrs	r2, r1
 8003968:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	689a      	ldr	r2, [r3, #8]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003978:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	6899      	ldr	r1, [r3, #8]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003986:	025a      	lsls	r2, r3, #9
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	430a      	orrs	r2, r1
 800398e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	689a      	ldr	r2, [r3, #8]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800399e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	6899      	ldr	r1, [r3, #8]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	695b      	ldr	r3, [r3, #20]
 80039aa:	029a      	lsls	r2, r3, #10
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	430a      	orrs	r2, r1
 80039b2:	609a      	str	r2, [r3, #8]
}
 80039b4:	bf00      	nop
 80039b6:	3714      	adds	r7, #20
 80039b8:	46bd      	mov	sp, r7
 80039ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039be:	4770      	bx	lr
 80039c0:	40012300 	.word	0x40012300
 80039c4:	0f000001 	.word	0x0f000001

080039c8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b084      	sub	sp, #16
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039d4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039da:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d13c      	bne.n	8003a5c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	689b      	ldr	r3, [r3, #8]
 80039f4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d12b      	bne.n	8003a54 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d127      	bne.n	8003a54 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a0a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d006      	beq.n	8003a20 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d119      	bne.n	8003a54 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	685a      	ldr	r2, [r3, #4]
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f022 0220 	bic.w	r2, r2, #32
 8003a2e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a34:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a40:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d105      	bne.n	8003a54 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a4c:	f043 0201 	orr.w	r2, r3, #1
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003a54:	68f8      	ldr	r0, [r7, #12]
 8003a56:	f7fe fbd7 	bl	8002208 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003a5a:	e00e      	b.n	8003a7a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a60:	f003 0310 	and.w	r3, r3, #16
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d003      	beq.n	8003a70 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003a68:	68f8      	ldr	r0, [r7, #12]
 8003a6a:	f7ff fd85 	bl	8003578 <HAL_ADC_ErrorCallback>
}
 8003a6e:	e004      	b.n	8003a7a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	4798      	blx	r3
}
 8003a7a:	bf00      	nop
 8003a7c:	3710      	adds	r7, #16
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}

08003a82 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003a82:	b580      	push	{r7, lr}
 8003a84:	b084      	sub	sp, #16
 8003a86:	af00      	add	r7, sp, #0
 8003a88:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a8e:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003a90:	68f8      	ldr	r0, [r7, #12]
 8003a92:	f7ff fd67 	bl	8003564 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003a96:	bf00      	nop
 8003a98:	3710      	adds	r7, #16
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}

08003a9e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003a9e:	b580      	push	{r7, lr}
 8003aa0:	b084      	sub	sp, #16
 8003aa2:	af00      	add	r7, sp, #0
 8003aa4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aaa:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2240      	movs	r2, #64	@ 0x40
 8003ab0:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ab6:	f043 0204 	orr.w	r2, r3, #4
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003abe:	68f8      	ldr	r0, [r7, #12]
 8003ac0:	f7ff fd5a 	bl	8003578 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003ac4:	bf00      	nop
 8003ac6:	3710      	adds	r7, #16
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}

08003acc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b085      	sub	sp, #20
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	f003 0307 	and.w	r3, r3, #7
 8003ada:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003adc:	4b0c      	ldr	r3, [pc, #48]	@ (8003b10 <__NVIC_SetPriorityGrouping+0x44>)
 8003ade:	68db      	ldr	r3, [r3, #12]
 8003ae0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ae2:	68ba      	ldr	r2, [r7, #8]
 8003ae4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003ae8:	4013      	ands	r3, r2
 8003aea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003af4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003af8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003afc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003afe:	4a04      	ldr	r2, [pc, #16]	@ (8003b10 <__NVIC_SetPriorityGrouping+0x44>)
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	60d3      	str	r3, [r2, #12]
}
 8003b04:	bf00      	nop
 8003b06:	3714      	adds	r7, #20
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0e:	4770      	bx	lr
 8003b10:	e000ed00 	.word	0xe000ed00

08003b14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b14:	b480      	push	{r7}
 8003b16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b18:	4b04      	ldr	r3, [pc, #16]	@ (8003b2c <__NVIC_GetPriorityGrouping+0x18>)
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	0a1b      	lsrs	r3, r3, #8
 8003b1e:	f003 0307 	and.w	r3, r3, #7
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	46bd      	mov	sp, r7
 8003b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2a:	4770      	bx	lr
 8003b2c:	e000ed00 	.word	0xe000ed00

08003b30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b083      	sub	sp, #12
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	4603      	mov	r3, r0
 8003b38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	db0b      	blt.n	8003b5a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b42:	79fb      	ldrb	r3, [r7, #7]
 8003b44:	f003 021f 	and.w	r2, r3, #31
 8003b48:	4907      	ldr	r1, [pc, #28]	@ (8003b68 <__NVIC_EnableIRQ+0x38>)
 8003b4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b4e:	095b      	lsrs	r3, r3, #5
 8003b50:	2001      	movs	r0, #1
 8003b52:	fa00 f202 	lsl.w	r2, r0, r2
 8003b56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003b5a:	bf00      	nop
 8003b5c:	370c      	adds	r7, #12
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr
 8003b66:	bf00      	nop
 8003b68:	e000e100 	.word	0xe000e100

08003b6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b083      	sub	sp, #12
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	4603      	mov	r3, r0
 8003b74:	6039      	str	r1, [r7, #0]
 8003b76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	db0a      	blt.n	8003b96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	b2da      	uxtb	r2, r3
 8003b84:	490c      	ldr	r1, [pc, #48]	@ (8003bb8 <__NVIC_SetPriority+0x4c>)
 8003b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b8a:	0112      	lsls	r2, r2, #4
 8003b8c:	b2d2      	uxtb	r2, r2
 8003b8e:	440b      	add	r3, r1
 8003b90:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b94:	e00a      	b.n	8003bac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	b2da      	uxtb	r2, r3
 8003b9a:	4908      	ldr	r1, [pc, #32]	@ (8003bbc <__NVIC_SetPriority+0x50>)
 8003b9c:	79fb      	ldrb	r3, [r7, #7]
 8003b9e:	f003 030f 	and.w	r3, r3, #15
 8003ba2:	3b04      	subs	r3, #4
 8003ba4:	0112      	lsls	r2, r2, #4
 8003ba6:	b2d2      	uxtb	r2, r2
 8003ba8:	440b      	add	r3, r1
 8003baa:	761a      	strb	r2, [r3, #24]
}
 8003bac:	bf00      	nop
 8003bae:	370c      	adds	r7, #12
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb6:	4770      	bx	lr
 8003bb8:	e000e100 	.word	0xe000e100
 8003bbc:	e000ed00 	.word	0xe000ed00

08003bc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b089      	sub	sp, #36	@ 0x24
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	60f8      	str	r0, [r7, #12]
 8003bc8:	60b9      	str	r1, [r7, #8]
 8003bca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f003 0307 	and.w	r3, r3, #7
 8003bd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003bd4:	69fb      	ldr	r3, [r7, #28]
 8003bd6:	f1c3 0307 	rsb	r3, r3, #7
 8003bda:	2b04      	cmp	r3, #4
 8003bdc:	bf28      	it	cs
 8003bde:	2304      	movcs	r3, #4
 8003be0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003be2:	69fb      	ldr	r3, [r7, #28]
 8003be4:	3304      	adds	r3, #4
 8003be6:	2b06      	cmp	r3, #6
 8003be8:	d902      	bls.n	8003bf0 <NVIC_EncodePriority+0x30>
 8003bea:	69fb      	ldr	r3, [r7, #28]
 8003bec:	3b03      	subs	r3, #3
 8003bee:	e000      	b.n	8003bf2 <NVIC_EncodePriority+0x32>
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bf4:	f04f 32ff 	mov.w	r2, #4294967295
 8003bf8:	69bb      	ldr	r3, [r7, #24]
 8003bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8003bfe:	43da      	mvns	r2, r3
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	401a      	ands	r2, r3
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c08:	f04f 31ff 	mov.w	r1, #4294967295
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	fa01 f303 	lsl.w	r3, r1, r3
 8003c12:	43d9      	mvns	r1, r3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c18:	4313      	orrs	r3, r2
         );
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3724      	adds	r7, #36	@ 0x24
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c24:	4770      	bx	lr
	...

08003c28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b082      	sub	sp, #8
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	3b01      	subs	r3, #1
 8003c34:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c38:	d301      	bcc.n	8003c3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e00f      	b.n	8003c5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c3e:	4a0a      	ldr	r2, [pc, #40]	@ (8003c68 <SysTick_Config+0x40>)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	3b01      	subs	r3, #1
 8003c44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c46:	210f      	movs	r1, #15
 8003c48:	f04f 30ff 	mov.w	r0, #4294967295
 8003c4c:	f7ff ff8e 	bl	8003b6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c50:	4b05      	ldr	r3, [pc, #20]	@ (8003c68 <SysTick_Config+0x40>)
 8003c52:	2200      	movs	r2, #0
 8003c54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c56:	4b04      	ldr	r3, [pc, #16]	@ (8003c68 <SysTick_Config+0x40>)
 8003c58:	2207      	movs	r2, #7
 8003c5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c5c:	2300      	movs	r3, #0
}
 8003c5e:	4618      	mov	r0, r3
 8003c60:	3708      	adds	r7, #8
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	bf00      	nop
 8003c68:	e000e010 	.word	0xe000e010

08003c6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b082      	sub	sp, #8
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	f7ff ff29 	bl	8003acc <__NVIC_SetPriorityGrouping>
}
 8003c7a:	bf00      	nop
 8003c7c:	3708      	adds	r7, #8
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}

08003c82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003c82:	b580      	push	{r7, lr}
 8003c84:	b086      	sub	sp, #24
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	4603      	mov	r3, r0
 8003c8a:	60b9      	str	r1, [r7, #8]
 8003c8c:	607a      	str	r2, [r7, #4]
 8003c8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003c90:	2300      	movs	r3, #0
 8003c92:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003c94:	f7ff ff3e 	bl	8003b14 <__NVIC_GetPriorityGrouping>
 8003c98:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	68b9      	ldr	r1, [r7, #8]
 8003c9e:	6978      	ldr	r0, [r7, #20]
 8003ca0:	f7ff ff8e 	bl	8003bc0 <NVIC_EncodePriority>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003caa:	4611      	mov	r1, r2
 8003cac:	4618      	mov	r0, r3
 8003cae:	f7ff ff5d 	bl	8003b6c <__NVIC_SetPriority>
}
 8003cb2:	bf00      	nop
 8003cb4:	3718      	adds	r7, #24
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}

08003cba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cba:	b580      	push	{r7, lr}
 8003cbc:	b082      	sub	sp, #8
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003cc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f7ff ff31 	bl	8003b30 <__NVIC_EnableIRQ>
}
 8003cce:	bf00      	nop
 8003cd0:	3708      	adds	r7, #8
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}

08003cd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003cd6:	b580      	push	{r7, lr}
 8003cd8:	b082      	sub	sp, #8
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f7ff ffa2 	bl	8003c28 <SysTick_Config>
 8003ce4:	4603      	mov	r3, r0
}
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	3708      	adds	r7, #8
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
	...

08003cf0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b086      	sub	sp, #24
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003cfc:	f7ff fa50 	bl	80031a0 <HAL_GetTick>
 8003d00:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d101      	bne.n	8003d0c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e099      	b.n	8003e40 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2202      	movs	r2, #2
 8003d10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2200      	movs	r2, #0
 8003d18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f022 0201 	bic.w	r2, r2, #1
 8003d2a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d2c:	e00f      	b.n	8003d4e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003d2e:	f7ff fa37 	bl	80031a0 <HAL_GetTick>
 8003d32:	4602      	mov	r2, r0
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	1ad3      	subs	r3, r2, r3
 8003d38:	2b05      	cmp	r3, #5
 8003d3a:	d908      	bls.n	8003d4e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2220      	movs	r2, #32
 8003d40:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2203      	movs	r2, #3
 8003d46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003d4a:	2303      	movs	r3, #3
 8003d4c:	e078      	b.n	8003e40 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f003 0301 	and.w	r3, r3, #1
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d1e8      	bne.n	8003d2e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003d64:	697a      	ldr	r2, [r7, #20]
 8003d66:	4b38      	ldr	r3, [pc, #224]	@ (8003e48 <HAL_DMA_Init+0x158>)
 8003d68:	4013      	ands	r3, r2
 8003d6a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	685a      	ldr	r2, [r3, #4]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	691b      	ldr	r3, [r3, #16]
 8003d80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d86:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	699b      	ldr	r3, [r3, #24]
 8003d8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d92:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6a1b      	ldr	r3, [r3, #32]
 8003d98:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d9a:	697a      	ldr	r2, [r7, #20]
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003da4:	2b04      	cmp	r3, #4
 8003da6:	d107      	bne.n	8003db8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003db0:	4313      	orrs	r3, r2
 8003db2:	697a      	ldr	r2, [r7, #20]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	697a      	ldr	r2, [r7, #20]
 8003dbe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	695b      	ldr	r3, [r3, #20]
 8003dc6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	f023 0307 	bic.w	r3, r3, #7
 8003dce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd4:	697a      	ldr	r2, [r7, #20]
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dde:	2b04      	cmp	r3, #4
 8003de0:	d117      	bne.n	8003e12 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003de6:	697a      	ldr	r2, [r7, #20]
 8003de8:	4313      	orrs	r3, r2
 8003dea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d00e      	beq.n	8003e12 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003df4:	6878      	ldr	r0, [r7, #4]
 8003df6:	f000 fb01 	bl	80043fc <DMA_CheckFifoParam>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d008      	beq.n	8003e12 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2240      	movs	r2, #64	@ 0x40
 8003e04:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2201      	movs	r2, #1
 8003e0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e016      	b.n	8003e40 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	697a      	ldr	r2, [r7, #20]
 8003e18:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f000 fab8 	bl	8004390 <DMA_CalcBaseAndBitshift>
 8003e20:	4603      	mov	r3, r0
 8003e22:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e28:	223f      	movs	r2, #63	@ 0x3f
 8003e2a:	409a      	lsls	r2, r3
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2200      	movs	r2, #0
 8003e34:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2201      	movs	r2, #1
 8003e3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003e3e:	2300      	movs	r3, #0
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3718      	adds	r7, #24
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}
 8003e48:	f010803f 	.word	0xf010803f

08003e4c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b086      	sub	sp, #24
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	60f8      	str	r0, [r7, #12]
 8003e54:	60b9      	str	r1, [r7, #8]
 8003e56:	607a      	str	r2, [r7, #4]
 8003e58:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e62:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003e6a:	2b01      	cmp	r3, #1
 8003e6c:	d101      	bne.n	8003e72 <HAL_DMA_Start_IT+0x26>
 8003e6e:	2302      	movs	r3, #2
 8003e70:	e040      	b.n	8003ef4 <HAL_DMA_Start_IT+0xa8>
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2201      	movs	r2, #1
 8003e76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003e80:	b2db      	uxtb	r3, r3
 8003e82:	2b01      	cmp	r3, #1
 8003e84:	d12f      	bne.n	8003ee6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2202      	movs	r2, #2
 8003e8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2200      	movs	r2, #0
 8003e92:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	68b9      	ldr	r1, [r7, #8]
 8003e9a:	68f8      	ldr	r0, [r7, #12]
 8003e9c:	f000 fa4a 	bl	8004334 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ea4:	223f      	movs	r2, #63	@ 0x3f
 8003ea6:	409a      	lsls	r2, r3
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f042 0216 	orr.w	r2, r2, #22
 8003eba:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d007      	beq.n	8003ed4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f042 0208 	orr.w	r2, r2, #8
 8003ed2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f042 0201 	orr.w	r2, r2, #1
 8003ee2:	601a      	str	r2, [r3, #0]
 8003ee4:	e005      	b.n	8003ef2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003eee:	2302      	movs	r3, #2
 8003ef0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003ef2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	3718      	adds	r7, #24
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}

08003efc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b084      	sub	sp, #16
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f08:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003f0a:	f7ff f949 	bl	80031a0 <HAL_GetTick>
 8003f0e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	d008      	beq.n	8003f2e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2280      	movs	r2, #128	@ 0x80
 8003f20:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e052      	b.n	8003fd4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f022 0216 	bic.w	r2, r2, #22
 8003f3c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	695a      	ldr	r2, [r3, #20]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f4c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d103      	bne.n	8003f5e <HAL_DMA_Abort+0x62>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d007      	beq.n	8003f6e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f022 0208 	bic.w	r2, r2, #8
 8003f6c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f022 0201 	bic.w	r2, r2, #1
 8003f7c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f7e:	e013      	b.n	8003fa8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003f80:	f7ff f90e 	bl	80031a0 <HAL_GetTick>
 8003f84:	4602      	mov	r2, r0
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	1ad3      	subs	r3, r2, r3
 8003f8a:	2b05      	cmp	r3, #5
 8003f8c:	d90c      	bls.n	8003fa8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2220      	movs	r2, #32
 8003f92:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2203      	movs	r2, #3
 8003f98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003fa4:	2303      	movs	r3, #3
 8003fa6:	e015      	b.n	8003fd4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 0301 	and.w	r3, r3, #1
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d1e4      	bne.n	8003f80 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fba:	223f      	movs	r2, #63	@ 0x3f
 8003fbc:	409a      	lsls	r2, r3
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003fd2:	2300      	movs	r3, #0
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	3710      	adds	r7, #16
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}

08003fdc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b083      	sub	sp, #12
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003fea:	b2db      	uxtb	r3, r3
 8003fec:	2b02      	cmp	r3, #2
 8003fee:	d004      	beq.n	8003ffa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2280      	movs	r2, #128	@ 0x80
 8003ff4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e00c      	b.n	8004014 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2205      	movs	r2, #5
 8003ffe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f022 0201 	bic.w	r2, r2, #1
 8004010:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004012:	2300      	movs	r3, #0
}
 8004014:	4618      	mov	r0, r3
 8004016:	370c      	adds	r7, #12
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr

08004020 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b086      	sub	sp, #24
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004028:	2300      	movs	r3, #0
 800402a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800402c:	4b8e      	ldr	r3, [pc, #568]	@ (8004268 <HAL_DMA_IRQHandler+0x248>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a8e      	ldr	r2, [pc, #568]	@ (800426c <HAL_DMA_IRQHandler+0x24c>)
 8004032:	fba2 2303 	umull	r2, r3, r2, r3
 8004036:	0a9b      	lsrs	r3, r3, #10
 8004038:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800403e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800404a:	2208      	movs	r2, #8
 800404c:	409a      	lsls	r2, r3
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	4013      	ands	r3, r2
 8004052:	2b00      	cmp	r3, #0
 8004054:	d01a      	beq.n	800408c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 0304 	and.w	r3, r3, #4
 8004060:	2b00      	cmp	r3, #0
 8004062:	d013      	beq.n	800408c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	681a      	ldr	r2, [r3, #0]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f022 0204 	bic.w	r2, r2, #4
 8004072:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004078:	2208      	movs	r2, #8
 800407a:	409a      	lsls	r2, r3
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004084:	f043 0201 	orr.w	r2, r3, #1
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004090:	2201      	movs	r2, #1
 8004092:	409a      	lsls	r2, r3
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	4013      	ands	r3, r2
 8004098:	2b00      	cmp	r3, #0
 800409a:	d012      	beq.n	80040c2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	695b      	ldr	r3, [r3, #20]
 80040a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d00b      	beq.n	80040c2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040ae:	2201      	movs	r2, #1
 80040b0:	409a      	lsls	r2, r3
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040ba:	f043 0202 	orr.w	r2, r3, #2
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040c6:	2204      	movs	r2, #4
 80040c8:	409a      	lsls	r2, r3
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	4013      	ands	r3, r2
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d012      	beq.n	80040f8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f003 0302 	and.w	r3, r3, #2
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d00b      	beq.n	80040f8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040e4:	2204      	movs	r2, #4
 80040e6:	409a      	lsls	r2, r3
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040f0:	f043 0204 	orr.w	r2, r3, #4
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040fc:	2210      	movs	r2, #16
 80040fe:	409a      	lsls	r2, r3
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	4013      	ands	r3, r2
 8004104:	2b00      	cmp	r3, #0
 8004106:	d043      	beq.n	8004190 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0308 	and.w	r3, r3, #8
 8004112:	2b00      	cmp	r3, #0
 8004114:	d03c      	beq.n	8004190 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800411a:	2210      	movs	r2, #16
 800411c:	409a      	lsls	r2, r3
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800412c:	2b00      	cmp	r3, #0
 800412e:	d018      	beq.n	8004162 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d108      	bne.n	8004150 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004142:	2b00      	cmp	r3, #0
 8004144:	d024      	beq.n	8004190 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	4798      	blx	r3
 800414e:	e01f      	b.n	8004190 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004154:	2b00      	cmp	r3, #0
 8004156:	d01b      	beq.n	8004190 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800415c:	6878      	ldr	r0, [r7, #4]
 800415e:	4798      	blx	r3
 8004160:	e016      	b.n	8004190 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800416c:	2b00      	cmp	r3, #0
 800416e:	d107      	bne.n	8004180 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f022 0208 	bic.w	r2, r2, #8
 800417e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004184:	2b00      	cmp	r3, #0
 8004186:	d003      	beq.n	8004190 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004194:	2220      	movs	r2, #32
 8004196:	409a      	lsls	r2, r3
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	4013      	ands	r3, r2
 800419c:	2b00      	cmp	r3, #0
 800419e:	f000 808f 	beq.w	80042c0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f003 0310 	and.w	r3, r3, #16
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	f000 8087 	beq.w	80042c0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041b6:	2220      	movs	r2, #32
 80041b8:	409a      	lsls	r2, r3
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	2b05      	cmp	r3, #5
 80041c8:	d136      	bne.n	8004238 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f022 0216 	bic.w	r2, r2, #22
 80041d8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	695a      	ldr	r2, [r3, #20]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80041e8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d103      	bne.n	80041fa <HAL_DMA_IRQHandler+0x1da>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d007      	beq.n	800420a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f022 0208 	bic.w	r2, r2, #8
 8004208:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800420e:	223f      	movs	r2, #63	@ 0x3f
 8004210:	409a      	lsls	r2, r3
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2201      	movs	r2, #1
 800421a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2200      	movs	r2, #0
 8004222:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800422a:	2b00      	cmp	r3, #0
 800422c:	d07e      	beq.n	800432c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	4798      	blx	r3
        }
        return;
 8004236:	e079      	b.n	800432c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004242:	2b00      	cmp	r3, #0
 8004244:	d01d      	beq.n	8004282 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004250:	2b00      	cmp	r3, #0
 8004252:	d10d      	bne.n	8004270 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004258:	2b00      	cmp	r3, #0
 800425a:	d031      	beq.n	80042c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	4798      	blx	r3
 8004264:	e02c      	b.n	80042c0 <HAL_DMA_IRQHandler+0x2a0>
 8004266:	bf00      	nop
 8004268:	20000024 	.word	0x20000024
 800426c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004274:	2b00      	cmp	r3, #0
 8004276:	d023      	beq.n	80042c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	4798      	blx	r3
 8004280:	e01e      	b.n	80042c0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800428c:	2b00      	cmp	r3, #0
 800428e:	d10f      	bne.n	80042b0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	681a      	ldr	r2, [r3, #0]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f022 0210 	bic.w	r2, r2, #16
 800429e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2201      	movs	r2, #1
 80042a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2200      	movs	r2, #0
 80042ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d003      	beq.n	80042c0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042bc:	6878      	ldr	r0, [r7, #4]
 80042be:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d032      	beq.n	800432e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042cc:	f003 0301 	and.w	r3, r3, #1
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d022      	beq.n	800431a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2205      	movs	r2, #5
 80042d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f022 0201 	bic.w	r2, r2, #1
 80042ea:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	3301      	adds	r3, #1
 80042f0:	60bb      	str	r3, [r7, #8]
 80042f2:	697a      	ldr	r2, [r7, #20]
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d307      	bcc.n	8004308 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 0301 	and.w	r3, r3, #1
 8004302:	2b00      	cmp	r3, #0
 8004304:	d1f2      	bne.n	80042ec <HAL_DMA_IRQHandler+0x2cc>
 8004306:	e000      	b.n	800430a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004308:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2201      	movs	r2, #1
 800430e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2200      	movs	r2, #0
 8004316:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800431e:	2b00      	cmp	r3, #0
 8004320:	d005      	beq.n	800432e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	4798      	blx	r3
 800432a:	e000      	b.n	800432e <HAL_DMA_IRQHandler+0x30e>
        return;
 800432c:	bf00      	nop
    }
  }
}
 800432e:	3718      	adds	r7, #24
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}

08004334 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004334:	b480      	push	{r7}
 8004336:	b085      	sub	sp, #20
 8004338:	af00      	add	r7, sp, #0
 800433a:	60f8      	str	r0, [r7, #12]
 800433c:	60b9      	str	r1, [r7, #8]
 800433e:	607a      	str	r2, [r7, #4]
 8004340:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	681a      	ldr	r2, [r3, #0]
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004350:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	683a      	ldr	r2, [r7, #0]
 8004358:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	2b40      	cmp	r3, #64	@ 0x40
 8004360:	d108      	bne.n	8004374 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	687a      	ldr	r2, [r7, #4]
 8004368:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	68ba      	ldr	r2, [r7, #8]
 8004370:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004372:	e007      	b.n	8004384 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	68ba      	ldr	r2, [r7, #8]
 800437a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	687a      	ldr	r2, [r7, #4]
 8004382:	60da      	str	r2, [r3, #12]
}
 8004384:	bf00      	nop
 8004386:	3714      	adds	r7, #20
 8004388:	46bd      	mov	sp, r7
 800438a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438e:	4770      	bx	lr

08004390 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004390:	b480      	push	{r7}
 8004392:	b085      	sub	sp, #20
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	b2db      	uxtb	r3, r3
 800439e:	3b10      	subs	r3, #16
 80043a0:	4a14      	ldr	r2, [pc, #80]	@ (80043f4 <DMA_CalcBaseAndBitshift+0x64>)
 80043a2:	fba2 2303 	umull	r2, r3, r2, r3
 80043a6:	091b      	lsrs	r3, r3, #4
 80043a8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80043aa:	4a13      	ldr	r2, [pc, #76]	@ (80043f8 <DMA_CalcBaseAndBitshift+0x68>)
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	4413      	add	r3, r2
 80043b0:	781b      	ldrb	r3, [r3, #0]
 80043b2:	461a      	mov	r2, r3
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2b03      	cmp	r3, #3
 80043bc:	d909      	bls.n	80043d2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80043c6:	f023 0303 	bic.w	r3, r3, #3
 80043ca:	1d1a      	adds	r2, r3, #4
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	659a      	str	r2, [r3, #88]	@ 0x58
 80043d0:	e007      	b.n	80043e2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80043da:	f023 0303 	bic.w	r3, r3, #3
 80043de:	687a      	ldr	r2, [r7, #4]
 80043e0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3714      	adds	r7, #20
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr
 80043f2:	bf00      	nop
 80043f4:	aaaaaaab 	.word	0xaaaaaaab
 80043f8:	0800b0b0 	.word	0x0800b0b0

080043fc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b085      	sub	sp, #20
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004404:	2300      	movs	r3, #0
 8004406:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800440c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	699b      	ldr	r3, [r3, #24]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d11f      	bne.n	8004456 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	2b03      	cmp	r3, #3
 800441a:	d856      	bhi.n	80044ca <DMA_CheckFifoParam+0xce>
 800441c:	a201      	add	r2, pc, #4	@ (adr r2, 8004424 <DMA_CheckFifoParam+0x28>)
 800441e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004422:	bf00      	nop
 8004424:	08004435 	.word	0x08004435
 8004428:	08004447 	.word	0x08004447
 800442c:	08004435 	.word	0x08004435
 8004430:	080044cb 	.word	0x080044cb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004438:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800443c:	2b00      	cmp	r3, #0
 800443e:	d046      	beq.n	80044ce <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004444:	e043      	b.n	80044ce <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800444a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800444e:	d140      	bne.n	80044d2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004454:	e03d      	b.n	80044d2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	699b      	ldr	r3, [r3, #24]
 800445a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800445e:	d121      	bne.n	80044a4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	2b03      	cmp	r3, #3
 8004464:	d837      	bhi.n	80044d6 <DMA_CheckFifoParam+0xda>
 8004466:	a201      	add	r2, pc, #4	@ (adr r2, 800446c <DMA_CheckFifoParam+0x70>)
 8004468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800446c:	0800447d 	.word	0x0800447d
 8004470:	08004483 	.word	0x08004483
 8004474:	0800447d 	.word	0x0800447d
 8004478:	08004495 	.word	0x08004495
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	73fb      	strb	r3, [r7, #15]
      break;
 8004480:	e030      	b.n	80044e4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004486:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800448a:	2b00      	cmp	r3, #0
 800448c:	d025      	beq.n	80044da <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004492:	e022      	b.n	80044da <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004498:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800449c:	d11f      	bne.n	80044de <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80044a2:	e01c      	b.n	80044de <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	2b02      	cmp	r3, #2
 80044a8:	d903      	bls.n	80044b2 <DMA_CheckFifoParam+0xb6>
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	2b03      	cmp	r3, #3
 80044ae:	d003      	beq.n	80044b8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80044b0:	e018      	b.n	80044e4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	73fb      	strb	r3, [r7, #15]
      break;
 80044b6:	e015      	b.n	80044e4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d00e      	beq.n	80044e2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	73fb      	strb	r3, [r7, #15]
      break;
 80044c8:	e00b      	b.n	80044e2 <DMA_CheckFifoParam+0xe6>
      break;
 80044ca:	bf00      	nop
 80044cc:	e00a      	b.n	80044e4 <DMA_CheckFifoParam+0xe8>
      break;
 80044ce:	bf00      	nop
 80044d0:	e008      	b.n	80044e4 <DMA_CheckFifoParam+0xe8>
      break;
 80044d2:	bf00      	nop
 80044d4:	e006      	b.n	80044e4 <DMA_CheckFifoParam+0xe8>
      break;
 80044d6:	bf00      	nop
 80044d8:	e004      	b.n	80044e4 <DMA_CheckFifoParam+0xe8>
      break;
 80044da:	bf00      	nop
 80044dc:	e002      	b.n	80044e4 <DMA_CheckFifoParam+0xe8>
      break;   
 80044de:	bf00      	nop
 80044e0:	e000      	b.n	80044e4 <DMA_CheckFifoParam+0xe8>
      break;
 80044e2:	bf00      	nop
    }
  } 
  
  return status; 
 80044e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3714      	adds	r7, #20
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr
 80044f2:	bf00      	nop

080044f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b089      	sub	sp, #36	@ 0x24
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
 80044fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80044fe:	2300      	movs	r3, #0
 8004500:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004502:	2300      	movs	r3, #0
 8004504:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004506:	2300      	movs	r3, #0
 8004508:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800450a:	2300      	movs	r3, #0
 800450c:	61fb      	str	r3, [r7, #28]
 800450e:	e16b      	b.n	80047e8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004510:	2201      	movs	r2, #1
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	fa02 f303 	lsl.w	r3, r2, r3
 8004518:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	697a      	ldr	r2, [r7, #20]
 8004520:	4013      	ands	r3, r2
 8004522:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004524:	693a      	ldr	r2, [r7, #16]
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	429a      	cmp	r2, r3
 800452a:	f040 815a 	bne.w	80047e2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	f003 0303 	and.w	r3, r3, #3
 8004536:	2b01      	cmp	r3, #1
 8004538:	d005      	beq.n	8004546 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004542:	2b02      	cmp	r3, #2
 8004544:	d130      	bne.n	80045a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	689b      	ldr	r3, [r3, #8]
 800454a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800454c:	69fb      	ldr	r3, [r7, #28]
 800454e:	005b      	lsls	r3, r3, #1
 8004550:	2203      	movs	r2, #3
 8004552:	fa02 f303 	lsl.w	r3, r2, r3
 8004556:	43db      	mvns	r3, r3
 8004558:	69ba      	ldr	r2, [r7, #24]
 800455a:	4013      	ands	r3, r2
 800455c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	68da      	ldr	r2, [r3, #12]
 8004562:	69fb      	ldr	r3, [r7, #28]
 8004564:	005b      	lsls	r3, r3, #1
 8004566:	fa02 f303 	lsl.w	r3, r2, r3
 800456a:	69ba      	ldr	r2, [r7, #24]
 800456c:	4313      	orrs	r3, r2
 800456e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	69ba      	ldr	r2, [r7, #24]
 8004574:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800457c:	2201      	movs	r2, #1
 800457e:	69fb      	ldr	r3, [r7, #28]
 8004580:	fa02 f303 	lsl.w	r3, r2, r3
 8004584:	43db      	mvns	r3, r3
 8004586:	69ba      	ldr	r2, [r7, #24]
 8004588:	4013      	ands	r3, r2
 800458a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	091b      	lsrs	r3, r3, #4
 8004592:	f003 0201 	and.w	r2, r3, #1
 8004596:	69fb      	ldr	r3, [r7, #28]
 8004598:	fa02 f303 	lsl.w	r3, r2, r3
 800459c:	69ba      	ldr	r2, [r7, #24]
 800459e:	4313      	orrs	r3, r2
 80045a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	69ba      	ldr	r2, [r7, #24]
 80045a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	f003 0303 	and.w	r3, r3, #3
 80045b0:	2b03      	cmp	r3, #3
 80045b2:	d017      	beq.n	80045e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80045ba:	69fb      	ldr	r3, [r7, #28]
 80045bc:	005b      	lsls	r3, r3, #1
 80045be:	2203      	movs	r2, #3
 80045c0:	fa02 f303 	lsl.w	r3, r2, r3
 80045c4:	43db      	mvns	r3, r3
 80045c6:	69ba      	ldr	r2, [r7, #24]
 80045c8:	4013      	ands	r3, r2
 80045ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	689a      	ldr	r2, [r3, #8]
 80045d0:	69fb      	ldr	r3, [r7, #28]
 80045d2:	005b      	lsls	r3, r3, #1
 80045d4:	fa02 f303 	lsl.w	r3, r2, r3
 80045d8:	69ba      	ldr	r2, [r7, #24]
 80045da:	4313      	orrs	r3, r2
 80045dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	69ba      	ldr	r2, [r7, #24]
 80045e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f003 0303 	and.w	r3, r3, #3
 80045ec:	2b02      	cmp	r3, #2
 80045ee:	d123      	bne.n	8004638 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80045f0:	69fb      	ldr	r3, [r7, #28]
 80045f2:	08da      	lsrs	r2, r3, #3
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	3208      	adds	r2, #8
 80045f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80045fe:	69fb      	ldr	r3, [r7, #28]
 8004600:	f003 0307 	and.w	r3, r3, #7
 8004604:	009b      	lsls	r3, r3, #2
 8004606:	220f      	movs	r2, #15
 8004608:	fa02 f303 	lsl.w	r3, r2, r3
 800460c:	43db      	mvns	r3, r3
 800460e:	69ba      	ldr	r2, [r7, #24]
 8004610:	4013      	ands	r3, r2
 8004612:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	691a      	ldr	r2, [r3, #16]
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	f003 0307 	and.w	r3, r3, #7
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	fa02 f303 	lsl.w	r3, r2, r3
 8004624:	69ba      	ldr	r2, [r7, #24]
 8004626:	4313      	orrs	r3, r2
 8004628:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800462a:	69fb      	ldr	r3, [r7, #28]
 800462c:	08da      	lsrs	r2, r3, #3
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	3208      	adds	r2, #8
 8004632:	69b9      	ldr	r1, [r7, #24]
 8004634:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800463e:	69fb      	ldr	r3, [r7, #28]
 8004640:	005b      	lsls	r3, r3, #1
 8004642:	2203      	movs	r2, #3
 8004644:	fa02 f303 	lsl.w	r3, r2, r3
 8004648:	43db      	mvns	r3, r3
 800464a:	69ba      	ldr	r2, [r7, #24]
 800464c:	4013      	ands	r3, r2
 800464e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	f003 0203 	and.w	r2, r3, #3
 8004658:	69fb      	ldr	r3, [r7, #28]
 800465a:	005b      	lsls	r3, r3, #1
 800465c:	fa02 f303 	lsl.w	r3, r2, r3
 8004660:	69ba      	ldr	r2, [r7, #24]
 8004662:	4313      	orrs	r3, r2
 8004664:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	69ba      	ldr	r2, [r7, #24]
 800466a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004674:	2b00      	cmp	r3, #0
 8004676:	f000 80b4 	beq.w	80047e2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800467a:	2300      	movs	r3, #0
 800467c:	60fb      	str	r3, [r7, #12]
 800467e:	4b60      	ldr	r3, [pc, #384]	@ (8004800 <HAL_GPIO_Init+0x30c>)
 8004680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004682:	4a5f      	ldr	r2, [pc, #380]	@ (8004800 <HAL_GPIO_Init+0x30c>)
 8004684:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004688:	6453      	str	r3, [r2, #68]	@ 0x44
 800468a:	4b5d      	ldr	r3, [pc, #372]	@ (8004800 <HAL_GPIO_Init+0x30c>)
 800468c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800468e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004692:	60fb      	str	r3, [r7, #12]
 8004694:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004696:	4a5b      	ldr	r2, [pc, #364]	@ (8004804 <HAL_GPIO_Init+0x310>)
 8004698:	69fb      	ldr	r3, [r7, #28]
 800469a:	089b      	lsrs	r3, r3, #2
 800469c:	3302      	adds	r3, #2
 800469e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	f003 0303 	and.w	r3, r3, #3
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	220f      	movs	r2, #15
 80046ae:	fa02 f303 	lsl.w	r3, r2, r3
 80046b2:	43db      	mvns	r3, r3
 80046b4:	69ba      	ldr	r2, [r7, #24]
 80046b6:	4013      	ands	r3, r2
 80046b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a52      	ldr	r2, [pc, #328]	@ (8004808 <HAL_GPIO_Init+0x314>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d02b      	beq.n	800471a <HAL_GPIO_Init+0x226>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	4a51      	ldr	r2, [pc, #324]	@ (800480c <HAL_GPIO_Init+0x318>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d025      	beq.n	8004716 <HAL_GPIO_Init+0x222>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	4a50      	ldr	r2, [pc, #320]	@ (8004810 <HAL_GPIO_Init+0x31c>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d01f      	beq.n	8004712 <HAL_GPIO_Init+0x21e>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	4a4f      	ldr	r2, [pc, #316]	@ (8004814 <HAL_GPIO_Init+0x320>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d019      	beq.n	800470e <HAL_GPIO_Init+0x21a>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4a4e      	ldr	r2, [pc, #312]	@ (8004818 <HAL_GPIO_Init+0x324>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d013      	beq.n	800470a <HAL_GPIO_Init+0x216>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	4a4d      	ldr	r2, [pc, #308]	@ (800481c <HAL_GPIO_Init+0x328>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d00d      	beq.n	8004706 <HAL_GPIO_Init+0x212>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	4a4c      	ldr	r2, [pc, #304]	@ (8004820 <HAL_GPIO_Init+0x32c>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d007      	beq.n	8004702 <HAL_GPIO_Init+0x20e>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a4b      	ldr	r2, [pc, #300]	@ (8004824 <HAL_GPIO_Init+0x330>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d101      	bne.n	80046fe <HAL_GPIO_Init+0x20a>
 80046fa:	2307      	movs	r3, #7
 80046fc:	e00e      	b.n	800471c <HAL_GPIO_Init+0x228>
 80046fe:	2308      	movs	r3, #8
 8004700:	e00c      	b.n	800471c <HAL_GPIO_Init+0x228>
 8004702:	2306      	movs	r3, #6
 8004704:	e00a      	b.n	800471c <HAL_GPIO_Init+0x228>
 8004706:	2305      	movs	r3, #5
 8004708:	e008      	b.n	800471c <HAL_GPIO_Init+0x228>
 800470a:	2304      	movs	r3, #4
 800470c:	e006      	b.n	800471c <HAL_GPIO_Init+0x228>
 800470e:	2303      	movs	r3, #3
 8004710:	e004      	b.n	800471c <HAL_GPIO_Init+0x228>
 8004712:	2302      	movs	r3, #2
 8004714:	e002      	b.n	800471c <HAL_GPIO_Init+0x228>
 8004716:	2301      	movs	r3, #1
 8004718:	e000      	b.n	800471c <HAL_GPIO_Init+0x228>
 800471a:	2300      	movs	r3, #0
 800471c:	69fa      	ldr	r2, [r7, #28]
 800471e:	f002 0203 	and.w	r2, r2, #3
 8004722:	0092      	lsls	r2, r2, #2
 8004724:	4093      	lsls	r3, r2
 8004726:	69ba      	ldr	r2, [r7, #24]
 8004728:	4313      	orrs	r3, r2
 800472a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800472c:	4935      	ldr	r1, [pc, #212]	@ (8004804 <HAL_GPIO_Init+0x310>)
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	089b      	lsrs	r3, r3, #2
 8004732:	3302      	adds	r3, #2
 8004734:	69ba      	ldr	r2, [r7, #24]
 8004736:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800473a:	4b3b      	ldr	r3, [pc, #236]	@ (8004828 <HAL_GPIO_Init+0x334>)
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	43db      	mvns	r3, r3
 8004744:	69ba      	ldr	r2, [r7, #24]
 8004746:	4013      	ands	r3, r2
 8004748:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004752:	2b00      	cmp	r3, #0
 8004754:	d003      	beq.n	800475e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004756:	69ba      	ldr	r2, [r7, #24]
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	4313      	orrs	r3, r2
 800475c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800475e:	4a32      	ldr	r2, [pc, #200]	@ (8004828 <HAL_GPIO_Init+0x334>)
 8004760:	69bb      	ldr	r3, [r7, #24]
 8004762:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004764:	4b30      	ldr	r3, [pc, #192]	@ (8004828 <HAL_GPIO_Init+0x334>)
 8004766:	68db      	ldr	r3, [r3, #12]
 8004768:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	43db      	mvns	r3, r3
 800476e:	69ba      	ldr	r2, [r7, #24]
 8004770:	4013      	ands	r3, r2
 8004772:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800477c:	2b00      	cmp	r3, #0
 800477e:	d003      	beq.n	8004788 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004780:	69ba      	ldr	r2, [r7, #24]
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	4313      	orrs	r3, r2
 8004786:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004788:	4a27      	ldr	r2, [pc, #156]	@ (8004828 <HAL_GPIO_Init+0x334>)
 800478a:	69bb      	ldr	r3, [r7, #24]
 800478c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800478e:	4b26      	ldr	r3, [pc, #152]	@ (8004828 <HAL_GPIO_Init+0x334>)
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	43db      	mvns	r3, r3
 8004798:	69ba      	ldr	r2, [r7, #24]
 800479a:	4013      	ands	r3, r2
 800479c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d003      	beq.n	80047b2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80047aa:	69ba      	ldr	r2, [r7, #24]
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	4313      	orrs	r3, r2
 80047b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80047b2:	4a1d      	ldr	r2, [pc, #116]	@ (8004828 <HAL_GPIO_Init+0x334>)
 80047b4:	69bb      	ldr	r3, [r7, #24]
 80047b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80047b8:	4b1b      	ldr	r3, [pc, #108]	@ (8004828 <HAL_GPIO_Init+0x334>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	43db      	mvns	r3, r3
 80047c2:	69ba      	ldr	r2, [r7, #24]
 80047c4:	4013      	ands	r3, r2
 80047c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d003      	beq.n	80047dc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80047d4:	69ba      	ldr	r2, [r7, #24]
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	4313      	orrs	r3, r2
 80047da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80047dc:	4a12      	ldr	r2, [pc, #72]	@ (8004828 <HAL_GPIO_Init+0x334>)
 80047de:	69bb      	ldr	r3, [r7, #24]
 80047e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	3301      	adds	r3, #1
 80047e6:	61fb      	str	r3, [r7, #28]
 80047e8:	69fb      	ldr	r3, [r7, #28]
 80047ea:	2b0f      	cmp	r3, #15
 80047ec:	f67f ae90 	bls.w	8004510 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80047f0:	bf00      	nop
 80047f2:	bf00      	nop
 80047f4:	3724      	adds	r7, #36	@ 0x24
 80047f6:	46bd      	mov	sp, r7
 80047f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fc:	4770      	bx	lr
 80047fe:	bf00      	nop
 8004800:	40023800 	.word	0x40023800
 8004804:	40013800 	.word	0x40013800
 8004808:	40020000 	.word	0x40020000
 800480c:	40020400 	.word	0x40020400
 8004810:	40020800 	.word	0x40020800
 8004814:	40020c00 	.word	0x40020c00
 8004818:	40021000 	.word	0x40021000
 800481c:	40021400 	.word	0x40021400
 8004820:	40021800 	.word	0x40021800
 8004824:	40021c00 	.word	0x40021c00
 8004828:	40013c00 	.word	0x40013c00

0800482c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800482c:	b480      	push	{r7}
 800482e:	b085      	sub	sp, #20
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
 8004834:	460b      	mov	r3, r1
 8004836:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	691a      	ldr	r2, [r3, #16]
 800483c:	887b      	ldrh	r3, [r7, #2]
 800483e:	4013      	ands	r3, r2
 8004840:	2b00      	cmp	r3, #0
 8004842:	d002      	beq.n	800484a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004844:	2301      	movs	r3, #1
 8004846:	73fb      	strb	r3, [r7, #15]
 8004848:	e001      	b.n	800484e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800484a:	2300      	movs	r3, #0
 800484c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800484e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004850:	4618      	mov	r0, r3
 8004852:	3714      	adds	r7, #20
 8004854:	46bd      	mov	sp, r7
 8004856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485a:	4770      	bx	lr

0800485c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800485c:	b480      	push	{r7}
 800485e:	b083      	sub	sp, #12
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
 8004864:	460b      	mov	r3, r1
 8004866:	807b      	strh	r3, [r7, #2]
 8004868:	4613      	mov	r3, r2
 800486a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800486c:	787b      	ldrb	r3, [r7, #1]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d003      	beq.n	800487a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004872:	887a      	ldrh	r2, [r7, #2]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004878:	e003      	b.n	8004882 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800487a:	887b      	ldrh	r3, [r7, #2]
 800487c:	041a      	lsls	r2, r3, #16
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	619a      	str	r2, [r3, #24]
}
 8004882:	bf00      	nop
 8004884:	370c      	adds	r7, #12
 8004886:	46bd      	mov	sp, r7
 8004888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488c:	4770      	bx	lr
	...

08004890 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b086      	sub	sp, #24
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d101      	bne.n	80048a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	e267      	b.n	8004d72 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 0301 	and.w	r3, r3, #1
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d075      	beq.n	800499a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80048ae:	4b88      	ldr	r3, [pc, #544]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	f003 030c 	and.w	r3, r3, #12
 80048b6:	2b04      	cmp	r3, #4
 80048b8:	d00c      	beq.n	80048d4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048ba:	4b85      	ldr	r3, [pc, #532]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80048c2:	2b08      	cmp	r3, #8
 80048c4:	d112      	bne.n	80048ec <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048c6:	4b82      	ldr	r3, [pc, #520]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048d2:	d10b      	bne.n	80048ec <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048d4:	4b7e      	ldr	r3, [pc, #504]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d05b      	beq.n	8004998 <HAL_RCC_OscConfig+0x108>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d157      	bne.n	8004998 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	e242      	b.n	8004d72 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048f4:	d106      	bne.n	8004904 <HAL_RCC_OscConfig+0x74>
 80048f6:	4b76      	ldr	r3, [pc, #472]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a75      	ldr	r2, [pc, #468]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 80048fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004900:	6013      	str	r3, [r2, #0]
 8004902:	e01d      	b.n	8004940 <HAL_RCC_OscConfig+0xb0>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800490c:	d10c      	bne.n	8004928 <HAL_RCC_OscConfig+0x98>
 800490e:	4b70      	ldr	r3, [pc, #448]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a6f      	ldr	r2, [pc, #444]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 8004914:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004918:	6013      	str	r3, [r2, #0]
 800491a:	4b6d      	ldr	r3, [pc, #436]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4a6c      	ldr	r2, [pc, #432]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 8004920:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004924:	6013      	str	r3, [r2, #0]
 8004926:	e00b      	b.n	8004940 <HAL_RCC_OscConfig+0xb0>
 8004928:	4b69      	ldr	r3, [pc, #420]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a68      	ldr	r2, [pc, #416]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 800492e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004932:	6013      	str	r3, [r2, #0]
 8004934:	4b66      	ldr	r3, [pc, #408]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4a65      	ldr	r2, [pc, #404]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 800493a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800493e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d013      	beq.n	8004970 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004948:	f7fe fc2a 	bl	80031a0 <HAL_GetTick>
 800494c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800494e:	e008      	b.n	8004962 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004950:	f7fe fc26 	bl	80031a0 <HAL_GetTick>
 8004954:	4602      	mov	r2, r0
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	1ad3      	subs	r3, r2, r3
 800495a:	2b64      	cmp	r3, #100	@ 0x64
 800495c:	d901      	bls.n	8004962 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800495e:	2303      	movs	r3, #3
 8004960:	e207      	b.n	8004d72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004962:	4b5b      	ldr	r3, [pc, #364]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d0f0      	beq.n	8004950 <HAL_RCC_OscConfig+0xc0>
 800496e:	e014      	b.n	800499a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004970:	f7fe fc16 	bl	80031a0 <HAL_GetTick>
 8004974:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004976:	e008      	b.n	800498a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004978:	f7fe fc12 	bl	80031a0 <HAL_GetTick>
 800497c:	4602      	mov	r2, r0
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	1ad3      	subs	r3, r2, r3
 8004982:	2b64      	cmp	r3, #100	@ 0x64
 8004984:	d901      	bls.n	800498a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004986:	2303      	movs	r3, #3
 8004988:	e1f3      	b.n	8004d72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800498a:	4b51      	ldr	r3, [pc, #324]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004992:	2b00      	cmp	r3, #0
 8004994:	d1f0      	bne.n	8004978 <HAL_RCC_OscConfig+0xe8>
 8004996:	e000      	b.n	800499a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004998:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 0302 	and.w	r3, r3, #2
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d063      	beq.n	8004a6e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80049a6:	4b4a      	ldr	r3, [pc, #296]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	f003 030c 	and.w	r3, r3, #12
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d00b      	beq.n	80049ca <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049b2:	4b47      	ldr	r3, [pc, #284]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80049ba:	2b08      	cmp	r3, #8
 80049bc:	d11c      	bne.n	80049f8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049be:	4b44      	ldr	r3, [pc, #272]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d116      	bne.n	80049f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049ca:	4b41      	ldr	r3, [pc, #260]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f003 0302 	and.w	r3, r3, #2
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d005      	beq.n	80049e2 <HAL_RCC_OscConfig+0x152>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d001      	beq.n	80049e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e1c7      	b.n	8004d72 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049e2:	4b3b      	ldr	r3, [pc, #236]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	691b      	ldr	r3, [r3, #16]
 80049ee:	00db      	lsls	r3, r3, #3
 80049f0:	4937      	ldr	r1, [pc, #220]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 80049f2:	4313      	orrs	r3, r2
 80049f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049f6:	e03a      	b.n	8004a6e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	68db      	ldr	r3, [r3, #12]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d020      	beq.n	8004a42 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a00:	4b34      	ldr	r3, [pc, #208]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 8004a02:	2201      	movs	r2, #1
 8004a04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a06:	f7fe fbcb 	bl	80031a0 <HAL_GetTick>
 8004a0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a0c:	e008      	b.n	8004a20 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a0e:	f7fe fbc7 	bl	80031a0 <HAL_GetTick>
 8004a12:	4602      	mov	r2, r0
 8004a14:	693b      	ldr	r3, [r7, #16]
 8004a16:	1ad3      	subs	r3, r2, r3
 8004a18:	2b02      	cmp	r3, #2
 8004a1a:	d901      	bls.n	8004a20 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004a1c:	2303      	movs	r3, #3
 8004a1e:	e1a8      	b.n	8004d72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a20:	4b2b      	ldr	r3, [pc, #172]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f003 0302 	and.w	r3, r3, #2
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d0f0      	beq.n	8004a0e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a2c:	4b28      	ldr	r3, [pc, #160]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	691b      	ldr	r3, [r3, #16]
 8004a38:	00db      	lsls	r3, r3, #3
 8004a3a:	4925      	ldr	r1, [pc, #148]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 8004a3c:	4313      	orrs	r3, r2
 8004a3e:	600b      	str	r3, [r1, #0]
 8004a40:	e015      	b.n	8004a6e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a42:	4b24      	ldr	r3, [pc, #144]	@ (8004ad4 <HAL_RCC_OscConfig+0x244>)
 8004a44:	2200      	movs	r2, #0
 8004a46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a48:	f7fe fbaa 	bl	80031a0 <HAL_GetTick>
 8004a4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a4e:	e008      	b.n	8004a62 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a50:	f7fe fba6 	bl	80031a0 <HAL_GetTick>
 8004a54:	4602      	mov	r2, r0
 8004a56:	693b      	ldr	r3, [r7, #16]
 8004a58:	1ad3      	subs	r3, r2, r3
 8004a5a:	2b02      	cmp	r3, #2
 8004a5c:	d901      	bls.n	8004a62 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004a5e:	2303      	movs	r3, #3
 8004a60:	e187      	b.n	8004d72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a62:	4b1b      	ldr	r3, [pc, #108]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f003 0302 	and.w	r3, r3, #2
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d1f0      	bne.n	8004a50 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f003 0308 	and.w	r3, r3, #8
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d036      	beq.n	8004ae8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	695b      	ldr	r3, [r3, #20]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d016      	beq.n	8004ab0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a82:	4b15      	ldr	r3, [pc, #84]	@ (8004ad8 <HAL_RCC_OscConfig+0x248>)
 8004a84:	2201      	movs	r2, #1
 8004a86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a88:	f7fe fb8a 	bl	80031a0 <HAL_GetTick>
 8004a8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a8e:	e008      	b.n	8004aa2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a90:	f7fe fb86 	bl	80031a0 <HAL_GetTick>
 8004a94:	4602      	mov	r2, r0
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	1ad3      	subs	r3, r2, r3
 8004a9a:	2b02      	cmp	r3, #2
 8004a9c:	d901      	bls.n	8004aa2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004a9e:	2303      	movs	r3, #3
 8004aa0:	e167      	b.n	8004d72 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004aa2:	4b0b      	ldr	r3, [pc, #44]	@ (8004ad0 <HAL_RCC_OscConfig+0x240>)
 8004aa4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004aa6:	f003 0302 	and.w	r3, r3, #2
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d0f0      	beq.n	8004a90 <HAL_RCC_OscConfig+0x200>
 8004aae:	e01b      	b.n	8004ae8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ab0:	4b09      	ldr	r3, [pc, #36]	@ (8004ad8 <HAL_RCC_OscConfig+0x248>)
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ab6:	f7fe fb73 	bl	80031a0 <HAL_GetTick>
 8004aba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004abc:	e00e      	b.n	8004adc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004abe:	f7fe fb6f 	bl	80031a0 <HAL_GetTick>
 8004ac2:	4602      	mov	r2, r0
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	1ad3      	subs	r3, r2, r3
 8004ac8:	2b02      	cmp	r3, #2
 8004aca:	d907      	bls.n	8004adc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004acc:	2303      	movs	r3, #3
 8004ace:	e150      	b.n	8004d72 <HAL_RCC_OscConfig+0x4e2>
 8004ad0:	40023800 	.word	0x40023800
 8004ad4:	42470000 	.word	0x42470000
 8004ad8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004adc:	4b88      	ldr	r3, [pc, #544]	@ (8004d00 <HAL_RCC_OscConfig+0x470>)
 8004ade:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ae0:	f003 0302 	and.w	r3, r3, #2
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d1ea      	bne.n	8004abe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f003 0304 	and.w	r3, r3, #4
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	f000 8097 	beq.w	8004c24 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004af6:	2300      	movs	r3, #0
 8004af8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004afa:	4b81      	ldr	r3, [pc, #516]	@ (8004d00 <HAL_RCC_OscConfig+0x470>)
 8004afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004afe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d10f      	bne.n	8004b26 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b06:	2300      	movs	r3, #0
 8004b08:	60bb      	str	r3, [r7, #8]
 8004b0a:	4b7d      	ldr	r3, [pc, #500]	@ (8004d00 <HAL_RCC_OscConfig+0x470>)
 8004b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b0e:	4a7c      	ldr	r2, [pc, #496]	@ (8004d00 <HAL_RCC_OscConfig+0x470>)
 8004b10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b14:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b16:	4b7a      	ldr	r3, [pc, #488]	@ (8004d00 <HAL_RCC_OscConfig+0x470>)
 8004b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b1e:	60bb      	str	r3, [r7, #8]
 8004b20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b22:	2301      	movs	r3, #1
 8004b24:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b26:	4b77      	ldr	r3, [pc, #476]	@ (8004d04 <HAL_RCC_OscConfig+0x474>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d118      	bne.n	8004b64 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b32:	4b74      	ldr	r3, [pc, #464]	@ (8004d04 <HAL_RCC_OscConfig+0x474>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a73      	ldr	r2, [pc, #460]	@ (8004d04 <HAL_RCC_OscConfig+0x474>)
 8004b38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b3e:	f7fe fb2f 	bl	80031a0 <HAL_GetTick>
 8004b42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b44:	e008      	b.n	8004b58 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b46:	f7fe fb2b 	bl	80031a0 <HAL_GetTick>
 8004b4a:	4602      	mov	r2, r0
 8004b4c:	693b      	ldr	r3, [r7, #16]
 8004b4e:	1ad3      	subs	r3, r2, r3
 8004b50:	2b02      	cmp	r3, #2
 8004b52:	d901      	bls.n	8004b58 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004b54:	2303      	movs	r3, #3
 8004b56:	e10c      	b.n	8004d72 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b58:	4b6a      	ldr	r3, [pc, #424]	@ (8004d04 <HAL_RCC_OscConfig+0x474>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d0f0      	beq.n	8004b46 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d106      	bne.n	8004b7a <HAL_RCC_OscConfig+0x2ea>
 8004b6c:	4b64      	ldr	r3, [pc, #400]	@ (8004d00 <HAL_RCC_OscConfig+0x470>)
 8004b6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b70:	4a63      	ldr	r2, [pc, #396]	@ (8004d00 <HAL_RCC_OscConfig+0x470>)
 8004b72:	f043 0301 	orr.w	r3, r3, #1
 8004b76:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b78:	e01c      	b.n	8004bb4 <HAL_RCC_OscConfig+0x324>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	2b05      	cmp	r3, #5
 8004b80:	d10c      	bne.n	8004b9c <HAL_RCC_OscConfig+0x30c>
 8004b82:	4b5f      	ldr	r3, [pc, #380]	@ (8004d00 <HAL_RCC_OscConfig+0x470>)
 8004b84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b86:	4a5e      	ldr	r2, [pc, #376]	@ (8004d00 <HAL_RCC_OscConfig+0x470>)
 8004b88:	f043 0304 	orr.w	r3, r3, #4
 8004b8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b8e:	4b5c      	ldr	r3, [pc, #368]	@ (8004d00 <HAL_RCC_OscConfig+0x470>)
 8004b90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b92:	4a5b      	ldr	r2, [pc, #364]	@ (8004d00 <HAL_RCC_OscConfig+0x470>)
 8004b94:	f043 0301 	orr.w	r3, r3, #1
 8004b98:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b9a:	e00b      	b.n	8004bb4 <HAL_RCC_OscConfig+0x324>
 8004b9c:	4b58      	ldr	r3, [pc, #352]	@ (8004d00 <HAL_RCC_OscConfig+0x470>)
 8004b9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ba0:	4a57      	ldr	r2, [pc, #348]	@ (8004d00 <HAL_RCC_OscConfig+0x470>)
 8004ba2:	f023 0301 	bic.w	r3, r3, #1
 8004ba6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ba8:	4b55      	ldr	r3, [pc, #340]	@ (8004d00 <HAL_RCC_OscConfig+0x470>)
 8004baa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bac:	4a54      	ldr	r2, [pc, #336]	@ (8004d00 <HAL_RCC_OscConfig+0x470>)
 8004bae:	f023 0304 	bic.w	r3, r3, #4
 8004bb2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d015      	beq.n	8004be8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bbc:	f7fe faf0 	bl	80031a0 <HAL_GetTick>
 8004bc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bc2:	e00a      	b.n	8004bda <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bc4:	f7fe faec 	bl	80031a0 <HAL_GetTick>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	1ad3      	subs	r3, r2, r3
 8004bce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d901      	bls.n	8004bda <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004bd6:	2303      	movs	r3, #3
 8004bd8:	e0cb      	b.n	8004d72 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bda:	4b49      	ldr	r3, [pc, #292]	@ (8004d00 <HAL_RCC_OscConfig+0x470>)
 8004bdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bde:	f003 0302 	and.w	r3, r3, #2
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d0ee      	beq.n	8004bc4 <HAL_RCC_OscConfig+0x334>
 8004be6:	e014      	b.n	8004c12 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004be8:	f7fe fada 	bl	80031a0 <HAL_GetTick>
 8004bec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bee:	e00a      	b.n	8004c06 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bf0:	f7fe fad6 	bl	80031a0 <HAL_GetTick>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	1ad3      	subs	r3, r2, r3
 8004bfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d901      	bls.n	8004c06 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004c02:	2303      	movs	r3, #3
 8004c04:	e0b5      	b.n	8004d72 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c06:	4b3e      	ldr	r3, [pc, #248]	@ (8004d00 <HAL_RCC_OscConfig+0x470>)
 8004c08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c0a:	f003 0302 	and.w	r3, r3, #2
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d1ee      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004c12:	7dfb      	ldrb	r3, [r7, #23]
 8004c14:	2b01      	cmp	r3, #1
 8004c16:	d105      	bne.n	8004c24 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c18:	4b39      	ldr	r3, [pc, #228]	@ (8004d00 <HAL_RCC_OscConfig+0x470>)
 8004c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c1c:	4a38      	ldr	r2, [pc, #224]	@ (8004d00 <HAL_RCC_OscConfig+0x470>)
 8004c1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c22:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	699b      	ldr	r3, [r3, #24]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	f000 80a1 	beq.w	8004d70 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c2e:	4b34      	ldr	r3, [pc, #208]	@ (8004d00 <HAL_RCC_OscConfig+0x470>)
 8004c30:	689b      	ldr	r3, [r3, #8]
 8004c32:	f003 030c 	and.w	r3, r3, #12
 8004c36:	2b08      	cmp	r3, #8
 8004c38:	d05c      	beq.n	8004cf4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	699b      	ldr	r3, [r3, #24]
 8004c3e:	2b02      	cmp	r3, #2
 8004c40:	d141      	bne.n	8004cc6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c42:	4b31      	ldr	r3, [pc, #196]	@ (8004d08 <HAL_RCC_OscConfig+0x478>)
 8004c44:	2200      	movs	r2, #0
 8004c46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c48:	f7fe faaa 	bl	80031a0 <HAL_GetTick>
 8004c4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c4e:	e008      	b.n	8004c62 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c50:	f7fe faa6 	bl	80031a0 <HAL_GetTick>
 8004c54:	4602      	mov	r2, r0
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	1ad3      	subs	r3, r2, r3
 8004c5a:	2b02      	cmp	r3, #2
 8004c5c:	d901      	bls.n	8004c62 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004c5e:	2303      	movs	r3, #3
 8004c60:	e087      	b.n	8004d72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c62:	4b27      	ldr	r3, [pc, #156]	@ (8004d00 <HAL_RCC_OscConfig+0x470>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d1f0      	bne.n	8004c50 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	69da      	ldr	r2, [r3, #28]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a1b      	ldr	r3, [r3, #32]
 8004c76:	431a      	orrs	r2, r3
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c7c:	019b      	lsls	r3, r3, #6
 8004c7e:	431a      	orrs	r2, r3
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c84:	085b      	lsrs	r3, r3, #1
 8004c86:	3b01      	subs	r3, #1
 8004c88:	041b      	lsls	r3, r3, #16
 8004c8a:	431a      	orrs	r2, r3
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c90:	061b      	lsls	r3, r3, #24
 8004c92:	491b      	ldr	r1, [pc, #108]	@ (8004d00 <HAL_RCC_OscConfig+0x470>)
 8004c94:	4313      	orrs	r3, r2
 8004c96:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c98:	4b1b      	ldr	r3, [pc, #108]	@ (8004d08 <HAL_RCC_OscConfig+0x478>)
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c9e:	f7fe fa7f 	bl	80031a0 <HAL_GetTick>
 8004ca2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ca4:	e008      	b.n	8004cb8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ca6:	f7fe fa7b 	bl	80031a0 <HAL_GetTick>
 8004caa:	4602      	mov	r2, r0
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	1ad3      	subs	r3, r2, r3
 8004cb0:	2b02      	cmp	r3, #2
 8004cb2:	d901      	bls.n	8004cb8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004cb4:	2303      	movs	r3, #3
 8004cb6:	e05c      	b.n	8004d72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cb8:	4b11      	ldr	r3, [pc, #68]	@ (8004d00 <HAL_RCC_OscConfig+0x470>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d0f0      	beq.n	8004ca6 <HAL_RCC_OscConfig+0x416>
 8004cc4:	e054      	b.n	8004d70 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cc6:	4b10      	ldr	r3, [pc, #64]	@ (8004d08 <HAL_RCC_OscConfig+0x478>)
 8004cc8:	2200      	movs	r2, #0
 8004cca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ccc:	f7fe fa68 	bl	80031a0 <HAL_GetTick>
 8004cd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cd2:	e008      	b.n	8004ce6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cd4:	f7fe fa64 	bl	80031a0 <HAL_GetTick>
 8004cd8:	4602      	mov	r2, r0
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	1ad3      	subs	r3, r2, r3
 8004cde:	2b02      	cmp	r3, #2
 8004ce0:	d901      	bls.n	8004ce6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004ce2:	2303      	movs	r3, #3
 8004ce4:	e045      	b.n	8004d72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ce6:	4b06      	ldr	r3, [pc, #24]	@ (8004d00 <HAL_RCC_OscConfig+0x470>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d1f0      	bne.n	8004cd4 <HAL_RCC_OscConfig+0x444>
 8004cf2:	e03d      	b.n	8004d70 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	699b      	ldr	r3, [r3, #24]
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d107      	bne.n	8004d0c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	e038      	b.n	8004d72 <HAL_RCC_OscConfig+0x4e2>
 8004d00:	40023800 	.word	0x40023800
 8004d04:	40007000 	.word	0x40007000
 8004d08:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004d0c:	4b1b      	ldr	r3, [pc, #108]	@ (8004d7c <HAL_RCC_OscConfig+0x4ec>)
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	699b      	ldr	r3, [r3, #24]
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d028      	beq.n	8004d6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d24:	429a      	cmp	r2, r3
 8004d26:	d121      	bne.n	8004d6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d11a      	bne.n	8004d6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d36:	68fa      	ldr	r2, [r7, #12]
 8004d38:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004d3c:	4013      	ands	r3, r2
 8004d3e:	687a      	ldr	r2, [r7, #4]
 8004d40:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004d42:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d111      	bne.n	8004d6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d52:	085b      	lsrs	r3, r3, #1
 8004d54:	3b01      	subs	r3, #1
 8004d56:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	d107      	bne.n	8004d6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d66:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	d001      	beq.n	8004d70 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	e000      	b.n	8004d72 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004d70:	2300      	movs	r3, #0
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	3718      	adds	r7, #24
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	bf00      	nop
 8004d7c:	40023800 	.word	0x40023800

08004d80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b084      	sub	sp, #16
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
 8004d88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d101      	bne.n	8004d94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	e0cc      	b.n	8004f2e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d94:	4b68      	ldr	r3, [pc, #416]	@ (8004f38 <HAL_RCC_ClockConfig+0x1b8>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f003 0307 	and.w	r3, r3, #7
 8004d9c:	683a      	ldr	r2, [r7, #0]
 8004d9e:	429a      	cmp	r2, r3
 8004da0:	d90c      	bls.n	8004dbc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004da2:	4b65      	ldr	r3, [pc, #404]	@ (8004f38 <HAL_RCC_ClockConfig+0x1b8>)
 8004da4:	683a      	ldr	r2, [r7, #0]
 8004da6:	b2d2      	uxtb	r2, r2
 8004da8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004daa:	4b63      	ldr	r3, [pc, #396]	@ (8004f38 <HAL_RCC_ClockConfig+0x1b8>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 0307 	and.w	r3, r3, #7
 8004db2:	683a      	ldr	r2, [r7, #0]
 8004db4:	429a      	cmp	r2, r3
 8004db6:	d001      	beq.n	8004dbc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	e0b8      	b.n	8004f2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f003 0302 	and.w	r3, r3, #2
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d020      	beq.n	8004e0a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 0304 	and.w	r3, r3, #4
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d005      	beq.n	8004de0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004dd4:	4b59      	ldr	r3, [pc, #356]	@ (8004f3c <HAL_RCC_ClockConfig+0x1bc>)
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	4a58      	ldr	r2, [pc, #352]	@ (8004f3c <HAL_RCC_ClockConfig+0x1bc>)
 8004dda:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004dde:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f003 0308 	and.w	r3, r3, #8
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d005      	beq.n	8004df8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004dec:	4b53      	ldr	r3, [pc, #332]	@ (8004f3c <HAL_RCC_ClockConfig+0x1bc>)
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	4a52      	ldr	r2, [pc, #328]	@ (8004f3c <HAL_RCC_ClockConfig+0x1bc>)
 8004df2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004df6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004df8:	4b50      	ldr	r3, [pc, #320]	@ (8004f3c <HAL_RCC_ClockConfig+0x1bc>)
 8004dfa:	689b      	ldr	r3, [r3, #8]
 8004dfc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	494d      	ldr	r1, [pc, #308]	@ (8004f3c <HAL_RCC_ClockConfig+0x1bc>)
 8004e06:	4313      	orrs	r3, r2
 8004e08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f003 0301 	and.w	r3, r3, #1
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d044      	beq.n	8004ea0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	2b01      	cmp	r3, #1
 8004e1c:	d107      	bne.n	8004e2e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e1e:	4b47      	ldr	r3, [pc, #284]	@ (8004f3c <HAL_RCC_ClockConfig+0x1bc>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d119      	bne.n	8004e5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e07f      	b.n	8004f2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	2b02      	cmp	r3, #2
 8004e34:	d003      	beq.n	8004e3e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e3a:	2b03      	cmp	r3, #3
 8004e3c:	d107      	bne.n	8004e4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e3e:	4b3f      	ldr	r3, [pc, #252]	@ (8004f3c <HAL_RCC_ClockConfig+0x1bc>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d109      	bne.n	8004e5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	e06f      	b.n	8004f2e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e4e:	4b3b      	ldr	r3, [pc, #236]	@ (8004f3c <HAL_RCC_ClockConfig+0x1bc>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f003 0302 	and.w	r3, r3, #2
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d101      	bne.n	8004e5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e067      	b.n	8004f2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e5e:	4b37      	ldr	r3, [pc, #220]	@ (8004f3c <HAL_RCC_ClockConfig+0x1bc>)
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	f023 0203 	bic.w	r2, r3, #3
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	4934      	ldr	r1, [pc, #208]	@ (8004f3c <HAL_RCC_ClockConfig+0x1bc>)
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e70:	f7fe f996 	bl	80031a0 <HAL_GetTick>
 8004e74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e76:	e00a      	b.n	8004e8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e78:	f7fe f992 	bl	80031a0 <HAL_GetTick>
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	1ad3      	subs	r3, r2, r3
 8004e82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d901      	bls.n	8004e8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004e8a:	2303      	movs	r3, #3
 8004e8c:	e04f      	b.n	8004f2e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e8e:	4b2b      	ldr	r3, [pc, #172]	@ (8004f3c <HAL_RCC_ClockConfig+0x1bc>)
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	f003 020c 	and.w	r2, r3, #12
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	009b      	lsls	r3, r3, #2
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	d1eb      	bne.n	8004e78 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ea0:	4b25      	ldr	r3, [pc, #148]	@ (8004f38 <HAL_RCC_ClockConfig+0x1b8>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 0307 	and.w	r3, r3, #7
 8004ea8:	683a      	ldr	r2, [r7, #0]
 8004eaa:	429a      	cmp	r2, r3
 8004eac:	d20c      	bcs.n	8004ec8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004eae:	4b22      	ldr	r3, [pc, #136]	@ (8004f38 <HAL_RCC_ClockConfig+0x1b8>)
 8004eb0:	683a      	ldr	r2, [r7, #0]
 8004eb2:	b2d2      	uxtb	r2, r2
 8004eb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004eb6:	4b20      	ldr	r3, [pc, #128]	@ (8004f38 <HAL_RCC_ClockConfig+0x1b8>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f003 0307 	and.w	r3, r3, #7
 8004ebe:	683a      	ldr	r2, [r7, #0]
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d001      	beq.n	8004ec8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	e032      	b.n	8004f2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 0304 	and.w	r3, r3, #4
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d008      	beq.n	8004ee6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ed4:	4b19      	ldr	r3, [pc, #100]	@ (8004f3c <HAL_RCC_ClockConfig+0x1bc>)
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	68db      	ldr	r3, [r3, #12]
 8004ee0:	4916      	ldr	r1, [pc, #88]	@ (8004f3c <HAL_RCC_ClockConfig+0x1bc>)
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 0308 	and.w	r3, r3, #8
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d009      	beq.n	8004f06 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ef2:	4b12      	ldr	r3, [pc, #72]	@ (8004f3c <HAL_RCC_ClockConfig+0x1bc>)
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	691b      	ldr	r3, [r3, #16]
 8004efe:	00db      	lsls	r3, r3, #3
 8004f00:	490e      	ldr	r1, [pc, #56]	@ (8004f3c <HAL_RCC_ClockConfig+0x1bc>)
 8004f02:	4313      	orrs	r3, r2
 8004f04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004f06:	f000 f821 	bl	8004f4c <HAL_RCC_GetSysClockFreq>
 8004f0a:	4602      	mov	r2, r0
 8004f0c:	4b0b      	ldr	r3, [pc, #44]	@ (8004f3c <HAL_RCC_ClockConfig+0x1bc>)
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	091b      	lsrs	r3, r3, #4
 8004f12:	f003 030f 	and.w	r3, r3, #15
 8004f16:	490a      	ldr	r1, [pc, #40]	@ (8004f40 <HAL_RCC_ClockConfig+0x1c0>)
 8004f18:	5ccb      	ldrb	r3, [r1, r3]
 8004f1a:	fa22 f303 	lsr.w	r3, r2, r3
 8004f1e:	4a09      	ldr	r2, [pc, #36]	@ (8004f44 <HAL_RCC_ClockConfig+0x1c4>)
 8004f20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004f22:	4b09      	ldr	r3, [pc, #36]	@ (8004f48 <HAL_RCC_ClockConfig+0x1c8>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4618      	mov	r0, r3
 8004f28:	f7fe f8f6 	bl	8003118 <HAL_InitTick>

  return HAL_OK;
 8004f2c:	2300      	movs	r3, #0
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3710      	adds	r7, #16
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}
 8004f36:	bf00      	nop
 8004f38:	40023c00 	.word	0x40023c00
 8004f3c:	40023800 	.word	0x40023800
 8004f40:	0800b098 	.word	0x0800b098
 8004f44:	20000024 	.word	0x20000024
 8004f48:	20000028 	.word	0x20000028

08004f4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f50:	b090      	sub	sp, #64	@ 0x40
 8004f52:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004f54:	2300      	movs	r3, #0
 8004f56:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004f60:	2300      	movs	r3, #0
 8004f62:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f64:	4b59      	ldr	r3, [pc, #356]	@ (80050cc <HAL_RCC_GetSysClockFreq+0x180>)
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	f003 030c 	and.w	r3, r3, #12
 8004f6c:	2b08      	cmp	r3, #8
 8004f6e:	d00d      	beq.n	8004f8c <HAL_RCC_GetSysClockFreq+0x40>
 8004f70:	2b08      	cmp	r3, #8
 8004f72:	f200 80a1 	bhi.w	80050b8 <HAL_RCC_GetSysClockFreq+0x16c>
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d002      	beq.n	8004f80 <HAL_RCC_GetSysClockFreq+0x34>
 8004f7a:	2b04      	cmp	r3, #4
 8004f7c:	d003      	beq.n	8004f86 <HAL_RCC_GetSysClockFreq+0x3a>
 8004f7e:	e09b      	b.n	80050b8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004f80:	4b53      	ldr	r3, [pc, #332]	@ (80050d0 <HAL_RCC_GetSysClockFreq+0x184>)
 8004f82:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004f84:	e09b      	b.n	80050be <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004f86:	4b53      	ldr	r3, [pc, #332]	@ (80050d4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004f88:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004f8a:	e098      	b.n	80050be <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f8c:	4b4f      	ldr	r3, [pc, #316]	@ (80050cc <HAL_RCC_GetSysClockFreq+0x180>)
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f94:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f96:	4b4d      	ldr	r3, [pc, #308]	@ (80050cc <HAL_RCC_GetSysClockFreq+0x180>)
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d028      	beq.n	8004ff4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fa2:	4b4a      	ldr	r3, [pc, #296]	@ (80050cc <HAL_RCC_GetSysClockFreq+0x180>)
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	099b      	lsrs	r3, r3, #6
 8004fa8:	2200      	movs	r2, #0
 8004faa:	623b      	str	r3, [r7, #32]
 8004fac:	627a      	str	r2, [r7, #36]	@ 0x24
 8004fae:	6a3b      	ldr	r3, [r7, #32]
 8004fb0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004fb4:	2100      	movs	r1, #0
 8004fb6:	4b47      	ldr	r3, [pc, #284]	@ (80050d4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004fb8:	fb03 f201 	mul.w	r2, r3, r1
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	fb00 f303 	mul.w	r3, r0, r3
 8004fc2:	4413      	add	r3, r2
 8004fc4:	4a43      	ldr	r2, [pc, #268]	@ (80050d4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004fc6:	fba0 1202 	umull	r1, r2, r0, r2
 8004fca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004fcc:	460a      	mov	r2, r1
 8004fce:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004fd0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004fd2:	4413      	add	r3, r2
 8004fd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004fd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fd8:	2200      	movs	r2, #0
 8004fda:	61bb      	str	r3, [r7, #24]
 8004fdc:	61fa      	str	r2, [r7, #28]
 8004fde:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004fe2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004fe6:	f7fb fe31 	bl	8000c4c <__aeabi_uldivmod>
 8004fea:	4602      	mov	r2, r0
 8004fec:	460b      	mov	r3, r1
 8004fee:	4613      	mov	r3, r2
 8004ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004ff2:	e053      	b.n	800509c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ff4:	4b35      	ldr	r3, [pc, #212]	@ (80050cc <HAL_RCC_GetSysClockFreq+0x180>)
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	099b      	lsrs	r3, r3, #6
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	613b      	str	r3, [r7, #16]
 8004ffe:	617a      	str	r2, [r7, #20]
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005006:	f04f 0b00 	mov.w	fp, #0
 800500a:	4652      	mov	r2, sl
 800500c:	465b      	mov	r3, fp
 800500e:	f04f 0000 	mov.w	r0, #0
 8005012:	f04f 0100 	mov.w	r1, #0
 8005016:	0159      	lsls	r1, r3, #5
 8005018:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800501c:	0150      	lsls	r0, r2, #5
 800501e:	4602      	mov	r2, r0
 8005020:	460b      	mov	r3, r1
 8005022:	ebb2 080a 	subs.w	r8, r2, sl
 8005026:	eb63 090b 	sbc.w	r9, r3, fp
 800502a:	f04f 0200 	mov.w	r2, #0
 800502e:	f04f 0300 	mov.w	r3, #0
 8005032:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005036:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800503a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800503e:	ebb2 0408 	subs.w	r4, r2, r8
 8005042:	eb63 0509 	sbc.w	r5, r3, r9
 8005046:	f04f 0200 	mov.w	r2, #0
 800504a:	f04f 0300 	mov.w	r3, #0
 800504e:	00eb      	lsls	r3, r5, #3
 8005050:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005054:	00e2      	lsls	r2, r4, #3
 8005056:	4614      	mov	r4, r2
 8005058:	461d      	mov	r5, r3
 800505a:	eb14 030a 	adds.w	r3, r4, sl
 800505e:	603b      	str	r3, [r7, #0]
 8005060:	eb45 030b 	adc.w	r3, r5, fp
 8005064:	607b      	str	r3, [r7, #4]
 8005066:	f04f 0200 	mov.w	r2, #0
 800506a:	f04f 0300 	mov.w	r3, #0
 800506e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005072:	4629      	mov	r1, r5
 8005074:	028b      	lsls	r3, r1, #10
 8005076:	4621      	mov	r1, r4
 8005078:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800507c:	4621      	mov	r1, r4
 800507e:	028a      	lsls	r2, r1, #10
 8005080:	4610      	mov	r0, r2
 8005082:	4619      	mov	r1, r3
 8005084:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005086:	2200      	movs	r2, #0
 8005088:	60bb      	str	r3, [r7, #8]
 800508a:	60fa      	str	r2, [r7, #12]
 800508c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005090:	f7fb fddc 	bl	8000c4c <__aeabi_uldivmod>
 8005094:	4602      	mov	r2, r0
 8005096:	460b      	mov	r3, r1
 8005098:	4613      	mov	r3, r2
 800509a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800509c:	4b0b      	ldr	r3, [pc, #44]	@ (80050cc <HAL_RCC_GetSysClockFreq+0x180>)
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	0c1b      	lsrs	r3, r3, #16
 80050a2:	f003 0303 	and.w	r3, r3, #3
 80050a6:	3301      	adds	r3, #1
 80050a8:	005b      	lsls	r3, r3, #1
 80050aa:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80050ac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80050ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80050b4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80050b6:	e002      	b.n	80050be <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80050b8:	4b05      	ldr	r3, [pc, #20]	@ (80050d0 <HAL_RCC_GetSysClockFreq+0x184>)
 80050ba:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80050bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80050be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80050c0:	4618      	mov	r0, r3
 80050c2:	3740      	adds	r7, #64	@ 0x40
 80050c4:	46bd      	mov	sp, r7
 80050c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050ca:	bf00      	nop
 80050cc:	40023800 	.word	0x40023800
 80050d0:	00f42400 	.word	0x00f42400
 80050d4:	017d7840 	.word	0x017d7840

080050d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050d8:	b480      	push	{r7}
 80050da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050dc:	4b03      	ldr	r3, [pc, #12]	@ (80050ec <HAL_RCC_GetHCLKFreq+0x14>)
 80050de:	681b      	ldr	r3, [r3, #0]
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	46bd      	mov	sp, r7
 80050e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e8:	4770      	bx	lr
 80050ea:	bf00      	nop
 80050ec:	20000024 	.word	0x20000024

080050f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80050f4:	f7ff fff0 	bl	80050d8 <HAL_RCC_GetHCLKFreq>
 80050f8:	4602      	mov	r2, r0
 80050fa:	4b05      	ldr	r3, [pc, #20]	@ (8005110 <HAL_RCC_GetPCLK1Freq+0x20>)
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	0a9b      	lsrs	r3, r3, #10
 8005100:	f003 0307 	and.w	r3, r3, #7
 8005104:	4903      	ldr	r1, [pc, #12]	@ (8005114 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005106:	5ccb      	ldrb	r3, [r1, r3]
 8005108:	fa22 f303 	lsr.w	r3, r2, r3
}
 800510c:	4618      	mov	r0, r3
 800510e:	bd80      	pop	{r7, pc}
 8005110:	40023800 	.word	0x40023800
 8005114:	0800b0a8 	.word	0x0800b0a8

08005118 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800511c:	f7ff ffdc 	bl	80050d8 <HAL_RCC_GetHCLKFreq>
 8005120:	4602      	mov	r2, r0
 8005122:	4b05      	ldr	r3, [pc, #20]	@ (8005138 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	0b5b      	lsrs	r3, r3, #13
 8005128:	f003 0307 	and.w	r3, r3, #7
 800512c:	4903      	ldr	r1, [pc, #12]	@ (800513c <HAL_RCC_GetPCLK2Freq+0x24>)
 800512e:	5ccb      	ldrb	r3, [r1, r3]
 8005130:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005134:	4618      	mov	r0, r3
 8005136:	bd80      	pop	{r7, pc}
 8005138:	40023800 	.word	0x40023800
 800513c:	0800b0a8 	.word	0x0800b0a8

08005140 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b082      	sub	sp, #8
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d101      	bne.n	8005152 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e07b      	b.n	800524a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005156:	2b00      	cmp	r3, #0
 8005158:	d108      	bne.n	800516c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005162:	d009      	beq.n	8005178 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2200      	movs	r2, #0
 8005168:	61da      	str	r2, [r3, #28]
 800516a:	e005      	b.n	8005178 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2200      	movs	r2, #0
 8005170:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2200      	movs	r2, #0
 800517c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005184:	b2db      	uxtb	r3, r3
 8005186:	2b00      	cmp	r3, #0
 8005188:	d106      	bne.n	8005198 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2200      	movs	r2, #0
 800518e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f7fd fc9c 	bl	8002ad0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2202      	movs	r2, #2
 800519c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80051ae:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80051c0:	431a      	orrs	r2, r3
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	68db      	ldr	r3, [r3, #12]
 80051c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051ca:	431a      	orrs	r2, r3
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	691b      	ldr	r3, [r3, #16]
 80051d0:	f003 0302 	and.w	r3, r3, #2
 80051d4:	431a      	orrs	r2, r3
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	695b      	ldr	r3, [r3, #20]
 80051da:	f003 0301 	and.w	r3, r3, #1
 80051de:	431a      	orrs	r2, r3
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	699b      	ldr	r3, [r3, #24]
 80051e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051e8:	431a      	orrs	r2, r3
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	69db      	ldr	r3, [r3, #28]
 80051ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80051f2:	431a      	orrs	r2, r3
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6a1b      	ldr	r3, [r3, #32]
 80051f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051fc:	ea42 0103 	orr.w	r1, r2, r3
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005204:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	430a      	orrs	r2, r1
 800520e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	699b      	ldr	r3, [r3, #24]
 8005214:	0c1b      	lsrs	r3, r3, #16
 8005216:	f003 0104 	and.w	r1, r3, #4
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800521e:	f003 0210 	and.w	r2, r3, #16
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	430a      	orrs	r2, r1
 8005228:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	69da      	ldr	r2, [r3, #28]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005238:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2200      	movs	r2, #0
 800523e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	3708      	adds	r7, #8
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
	...

08005254 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b084      	sub	sp, #16
 8005258:	af00      	add	r7, sp, #0
 800525a:	60f8      	str	r0, [r7, #12]
 800525c:	60b9      	str	r1, [r7, #8]
 800525e:	4613      	mov	r3, r2
 8005260:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005268:	b2db      	uxtb	r3, r3
 800526a:	2b01      	cmp	r3, #1
 800526c:	d001      	beq.n	8005272 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 800526e:	2302      	movs	r3, #2
 8005270:	e097      	b.n	80053a2 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d002      	beq.n	800527e <HAL_SPI_Transmit_DMA+0x2a>
 8005278:	88fb      	ldrh	r3, [r7, #6]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d101      	bne.n	8005282 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	e08f      	b.n	80053a2 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005288:	2b01      	cmp	r3, #1
 800528a:	d101      	bne.n	8005290 <HAL_SPI_Transmit_DMA+0x3c>
 800528c:	2302      	movs	r3, #2
 800528e:	e088      	b.n	80053a2 <HAL_SPI_Transmit_DMA+0x14e>
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2203      	movs	r2, #3
 800529c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2200      	movs	r2, #0
 80052a4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	68ba      	ldr	r2, [r7, #8]
 80052aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	88fa      	ldrh	r2, [r7, #6]
 80052b0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	88fa      	ldrh	r2, [r7, #6]
 80052b6:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2200      	movs	r2, #0
 80052bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2200      	movs	r2, #0
 80052c2:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2200      	movs	r2, #0
 80052c8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2200      	movs	r2, #0
 80052ce:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2200      	movs	r2, #0
 80052d4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	689b      	ldr	r3, [r3, #8]
 80052da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052de:	d10f      	bne.n	8005300 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052ee:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	681a      	ldr	r2, [r3, #0]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80052fe:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005304:	4a29      	ldr	r2, [pc, #164]	@ (80053ac <HAL_SPI_Transmit_DMA+0x158>)
 8005306:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800530c:	4a28      	ldr	r2, [pc, #160]	@ (80053b0 <HAL_SPI_Transmit_DMA+0x15c>)
 800530e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005314:	4a27      	ldr	r2, [pc, #156]	@ (80053b4 <HAL_SPI_Transmit_DMA+0x160>)
 8005316:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800531c:	2200      	movs	r2, #0
 800531e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005328:	4619      	mov	r1, r3
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	330c      	adds	r3, #12
 8005330:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005336:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005338:	f7fe fd88 	bl	8003e4c <HAL_DMA_Start_IT>
 800533c:	4603      	mov	r3, r0
 800533e:	2b00      	cmp	r3, #0
 8005340:	d00b      	beq.n	800535a <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005346:	f043 0210 	orr.w	r2, r3, #16
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2200      	movs	r2, #0
 8005352:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005356:	2301      	movs	r3, #1
 8005358:	e023      	b.n	80053a2 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005364:	2b40      	cmp	r3, #64	@ 0x40
 8005366:	d007      	beq.n	8005378 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	681a      	ldr	r2, [r3, #0]
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005376:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2200      	movs	r2, #0
 800537c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	685a      	ldr	r2, [r3, #4]
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f042 0220 	orr.w	r2, r2, #32
 800538e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	685a      	ldr	r2, [r3, #4]
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f042 0202 	orr.w	r2, r2, #2
 800539e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80053a0:	2300      	movs	r3, #0
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	3710      	adds	r7, #16
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bd80      	pop	{r7, pc}
 80053aa:	bf00      	nop
 80053ac:	08005689 	.word	0x08005689
 80053b0:	080055e1 	.word	0x080055e1
 80053b4:	080056a5 	.word	0x080056a5

080053b8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b088      	sub	sp, #32
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80053d0:	69bb      	ldr	r3, [r7, #24]
 80053d2:	099b      	lsrs	r3, r3, #6
 80053d4:	f003 0301 	and.w	r3, r3, #1
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d10f      	bne.n	80053fc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80053dc:	69bb      	ldr	r3, [r7, #24]
 80053de:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d00a      	beq.n	80053fc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80053e6:	69fb      	ldr	r3, [r7, #28]
 80053e8:	099b      	lsrs	r3, r3, #6
 80053ea:	f003 0301 	and.w	r3, r3, #1
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d004      	beq.n	80053fc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	4798      	blx	r3
    return;
 80053fa:	e0d7      	b.n	80055ac <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80053fc:	69bb      	ldr	r3, [r7, #24]
 80053fe:	085b      	lsrs	r3, r3, #1
 8005400:	f003 0301 	and.w	r3, r3, #1
 8005404:	2b00      	cmp	r3, #0
 8005406:	d00a      	beq.n	800541e <HAL_SPI_IRQHandler+0x66>
 8005408:	69fb      	ldr	r3, [r7, #28]
 800540a:	09db      	lsrs	r3, r3, #7
 800540c:	f003 0301 	and.w	r3, r3, #1
 8005410:	2b00      	cmp	r3, #0
 8005412:	d004      	beq.n	800541e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005418:	6878      	ldr	r0, [r7, #4]
 800541a:	4798      	blx	r3
    return;
 800541c:	e0c6      	b.n	80055ac <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800541e:	69bb      	ldr	r3, [r7, #24]
 8005420:	095b      	lsrs	r3, r3, #5
 8005422:	f003 0301 	and.w	r3, r3, #1
 8005426:	2b00      	cmp	r3, #0
 8005428:	d10c      	bne.n	8005444 <HAL_SPI_IRQHandler+0x8c>
 800542a:	69bb      	ldr	r3, [r7, #24]
 800542c:	099b      	lsrs	r3, r3, #6
 800542e:	f003 0301 	and.w	r3, r3, #1
 8005432:	2b00      	cmp	r3, #0
 8005434:	d106      	bne.n	8005444 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005436:	69bb      	ldr	r3, [r7, #24]
 8005438:	0a1b      	lsrs	r3, r3, #8
 800543a:	f003 0301 	and.w	r3, r3, #1
 800543e:	2b00      	cmp	r3, #0
 8005440:	f000 80b4 	beq.w	80055ac <HAL_SPI_IRQHandler+0x1f4>
 8005444:	69fb      	ldr	r3, [r7, #28]
 8005446:	095b      	lsrs	r3, r3, #5
 8005448:	f003 0301 	and.w	r3, r3, #1
 800544c:	2b00      	cmp	r3, #0
 800544e:	f000 80ad 	beq.w	80055ac <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005452:	69bb      	ldr	r3, [r7, #24]
 8005454:	099b      	lsrs	r3, r3, #6
 8005456:	f003 0301 	and.w	r3, r3, #1
 800545a:	2b00      	cmp	r3, #0
 800545c:	d023      	beq.n	80054a6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005464:	b2db      	uxtb	r3, r3
 8005466:	2b03      	cmp	r3, #3
 8005468:	d011      	beq.n	800548e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800546e:	f043 0204 	orr.w	r2, r3, #4
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005476:	2300      	movs	r3, #0
 8005478:	617b      	str	r3, [r7, #20]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	68db      	ldr	r3, [r3, #12]
 8005480:	617b      	str	r3, [r7, #20]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	689b      	ldr	r3, [r3, #8]
 8005488:	617b      	str	r3, [r7, #20]
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	e00b      	b.n	80054a6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800548e:	2300      	movs	r3, #0
 8005490:	613b      	str	r3, [r7, #16]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	68db      	ldr	r3, [r3, #12]
 8005498:	613b      	str	r3, [r7, #16]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	689b      	ldr	r3, [r3, #8]
 80054a0:	613b      	str	r3, [r7, #16]
 80054a2:	693b      	ldr	r3, [r7, #16]
        return;
 80054a4:	e082      	b.n	80055ac <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80054a6:	69bb      	ldr	r3, [r7, #24]
 80054a8:	095b      	lsrs	r3, r3, #5
 80054aa:	f003 0301 	and.w	r3, r3, #1
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d014      	beq.n	80054dc <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054b6:	f043 0201 	orr.w	r2, r3, #1
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80054be:	2300      	movs	r3, #0
 80054c0:	60fb      	str	r3, [r7, #12]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	60fb      	str	r3, [r7, #12]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80054d8:	601a      	str	r2, [r3, #0]
 80054da:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80054dc:	69bb      	ldr	r3, [r7, #24]
 80054de:	0a1b      	lsrs	r3, r3, #8
 80054e0:	f003 0301 	and.w	r3, r3, #1
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d00c      	beq.n	8005502 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ec:	f043 0208 	orr.w	r2, r3, #8
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80054f4:	2300      	movs	r3, #0
 80054f6:	60bb      	str	r3, [r7, #8]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	689b      	ldr	r3, [r3, #8]
 80054fe:	60bb      	str	r3, [r7, #8]
 8005500:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005506:	2b00      	cmp	r3, #0
 8005508:	d04f      	beq.n	80055aa <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	685a      	ldr	r2, [r3, #4]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005518:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2201      	movs	r2, #1
 800551e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005522:	69fb      	ldr	r3, [r7, #28]
 8005524:	f003 0302 	and.w	r3, r3, #2
 8005528:	2b00      	cmp	r3, #0
 800552a:	d104      	bne.n	8005536 <HAL_SPI_IRQHandler+0x17e>
 800552c:	69fb      	ldr	r3, [r7, #28]
 800552e:	f003 0301 	and.w	r3, r3, #1
 8005532:	2b00      	cmp	r3, #0
 8005534:	d034      	beq.n	80055a0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	685a      	ldr	r2, [r3, #4]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f022 0203 	bic.w	r2, r2, #3
 8005544:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800554a:	2b00      	cmp	r3, #0
 800554c:	d011      	beq.n	8005572 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005552:	4a18      	ldr	r2, [pc, #96]	@ (80055b4 <HAL_SPI_IRQHandler+0x1fc>)
 8005554:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800555a:	4618      	mov	r0, r3
 800555c:	f7fe fd3e 	bl	8003fdc <HAL_DMA_Abort_IT>
 8005560:	4603      	mov	r3, r0
 8005562:	2b00      	cmp	r3, #0
 8005564:	d005      	beq.n	8005572 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800556a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005576:	2b00      	cmp	r3, #0
 8005578:	d016      	beq.n	80055a8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800557e:	4a0d      	ldr	r2, [pc, #52]	@ (80055b4 <HAL_SPI_IRQHandler+0x1fc>)
 8005580:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005586:	4618      	mov	r0, r3
 8005588:	f7fe fd28 	bl	8003fdc <HAL_DMA_Abort_IT>
 800558c:	4603      	mov	r3, r0
 800558e:	2b00      	cmp	r3, #0
 8005590:	d00a      	beq.n	80055a8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005596:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 800559e:	e003      	b.n	80055a8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80055a0:	6878      	ldr	r0, [r7, #4]
 80055a2:	f000 f813 	bl	80055cc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80055a6:	e000      	b.n	80055aa <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80055a8:	bf00      	nop
    return;
 80055aa:	bf00      	nop
  }
}
 80055ac:	3720      	adds	r7, #32
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	bf00      	nop
 80055b4:	080056e5 	.word	0x080056e5

080055b8 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b083      	sub	sp, #12
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80055c0:	bf00      	nop
 80055c2:	370c      	adds	r7, #12
 80055c4:	46bd      	mov	sp, r7
 80055c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ca:	4770      	bx	lr

080055cc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b083      	sub	sp, #12
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80055d4:	bf00      	nop
 80055d6:	370c      	adds	r7, #12
 80055d8:	46bd      	mov	sp, r7
 80055da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055de:	4770      	bx	lr

080055e0 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b086      	sub	sp, #24
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055ec:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80055ee:	f7fd fdd7 	bl	80031a0 <HAL_GetTick>
 80055f2:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005602:	d03b      	beq.n	800567c <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	685a      	ldr	r2, [r3, #4]
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f022 0220 	bic.w	r2, r2, #32
 8005612:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	685a      	ldr	r2, [r3, #4]
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f022 0202 	bic.w	r2, r2, #2
 8005622:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005624:	693a      	ldr	r2, [r7, #16]
 8005626:	2164      	movs	r1, #100	@ 0x64
 8005628:	6978      	ldr	r0, [r7, #20]
 800562a:	f000 f8f7 	bl	800581c <SPI_EndRxTxTransaction>
 800562e:	4603      	mov	r3, r0
 8005630:	2b00      	cmp	r3, #0
 8005632:	d005      	beq.n	8005640 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005638:	f043 0220 	orr.w	r2, r3, #32
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005640:	697b      	ldr	r3, [r7, #20]
 8005642:	689b      	ldr	r3, [r3, #8]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d10a      	bne.n	800565e <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005648:	2300      	movs	r3, #0
 800564a:	60fb      	str	r3, [r7, #12]
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	68db      	ldr	r3, [r3, #12]
 8005652:	60fb      	str	r3, [r7, #12]
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	60fb      	str	r3, [r7, #12]
 800565c:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	2200      	movs	r2, #0
 8005662:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	2201      	movs	r2, #1
 8005668:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005670:	2b00      	cmp	r3, #0
 8005672:	d003      	beq.n	800567c <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005674:	6978      	ldr	r0, [r7, #20]
 8005676:	f7ff ffa9 	bl	80055cc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800567a:	e002      	b.n	8005682 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800567c:	6978      	ldr	r0, [r7, #20]
 800567e:	f7fd f977 	bl	8002970 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005682:	3718      	adds	r7, #24
 8005684:	46bd      	mov	sp, r7
 8005686:	bd80      	pop	{r7, pc}

08005688 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b084      	sub	sp, #16
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005694:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8005696:	68f8      	ldr	r0, [r7, #12]
 8005698:	f7ff ff8e 	bl	80055b8 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800569c:	bf00      	nop
 800569e:	3710      	adds	r7, #16
 80056a0:	46bd      	mov	sp, r7
 80056a2:	bd80      	pop	{r7, pc}

080056a4 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b084      	sub	sp, #16
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056b0:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	685a      	ldr	r2, [r3, #4]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f022 0203 	bic.w	r2, r2, #3
 80056c0:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056c6:	f043 0210 	orr.w	r2, r3, #16
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2201      	movs	r2, #1
 80056d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80056d6:	68f8      	ldr	r0, [r7, #12]
 80056d8:	f7ff ff78 	bl	80055cc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80056dc:	bf00      	nop
 80056de:	3710      	adds	r7, #16
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}

080056e4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b084      	sub	sp, #16
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056f0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2200      	movs	r2, #0
 80056f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2200      	movs	r2, #0
 80056fc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80056fe:	68f8      	ldr	r0, [r7, #12]
 8005700:	f7ff ff64 	bl	80055cc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005704:	bf00      	nop
 8005706:	3710      	adds	r7, #16
 8005708:	46bd      	mov	sp, r7
 800570a:	bd80      	pop	{r7, pc}

0800570c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b088      	sub	sp, #32
 8005710:	af00      	add	r7, sp, #0
 8005712:	60f8      	str	r0, [r7, #12]
 8005714:	60b9      	str	r1, [r7, #8]
 8005716:	603b      	str	r3, [r7, #0]
 8005718:	4613      	mov	r3, r2
 800571a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800571c:	f7fd fd40 	bl	80031a0 <HAL_GetTick>
 8005720:	4602      	mov	r2, r0
 8005722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005724:	1a9b      	subs	r3, r3, r2
 8005726:	683a      	ldr	r2, [r7, #0]
 8005728:	4413      	add	r3, r2
 800572a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800572c:	f7fd fd38 	bl	80031a0 <HAL_GetTick>
 8005730:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005732:	4b39      	ldr	r3, [pc, #228]	@ (8005818 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	015b      	lsls	r3, r3, #5
 8005738:	0d1b      	lsrs	r3, r3, #20
 800573a:	69fa      	ldr	r2, [r7, #28]
 800573c:	fb02 f303 	mul.w	r3, r2, r3
 8005740:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005742:	e055      	b.n	80057f0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800574a:	d051      	beq.n	80057f0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800574c:	f7fd fd28 	bl	80031a0 <HAL_GetTick>
 8005750:	4602      	mov	r2, r0
 8005752:	69bb      	ldr	r3, [r7, #24]
 8005754:	1ad3      	subs	r3, r2, r3
 8005756:	69fa      	ldr	r2, [r7, #28]
 8005758:	429a      	cmp	r2, r3
 800575a:	d902      	bls.n	8005762 <SPI_WaitFlagStateUntilTimeout+0x56>
 800575c:	69fb      	ldr	r3, [r7, #28]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d13d      	bne.n	80057de <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	685a      	ldr	r2, [r3, #4]
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005770:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800577a:	d111      	bne.n	80057a0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005784:	d004      	beq.n	8005790 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800578e:	d107      	bne.n	80057a0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800579e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057a8:	d10f      	bne.n	80057ca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681a      	ldr	r2, [r3, #0]
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80057b8:	601a      	str	r2, [r3, #0]
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	681a      	ldr	r2, [r3, #0]
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80057c8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2201      	movs	r2, #1
 80057ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2200      	movs	r2, #0
 80057d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80057da:	2303      	movs	r3, #3
 80057dc:	e018      	b.n	8005810 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d102      	bne.n	80057ea <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80057e4:	2300      	movs	r3, #0
 80057e6:	61fb      	str	r3, [r7, #28]
 80057e8:	e002      	b.n	80057f0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	3b01      	subs	r3, #1
 80057ee:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	689a      	ldr	r2, [r3, #8]
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	4013      	ands	r3, r2
 80057fa:	68ba      	ldr	r2, [r7, #8]
 80057fc:	429a      	cmp	r2, r3
 80057fe:	bf0c      	ite	eq
 8005800:	2301      	moveq	r3, #1
 8005802:	2300      	movne	r3, #0
 8005804:	b2db      	uxtb	r3, r3
 8005806:	461a      	mov	r2, r3
 8005808:	79fb      	ldrb	r3, [r7, #7]
 800580a:	429a      	cmp	r2, r3
 800580c:	d19a      	bne.n	8005744 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800580e:	2300      	movs	r3, #0
}
 8005810:	4618      	mov	r0, r3
 8005812:	3720      	adds	r7, #32
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}
 8005818:	20000024 	.word	0x20000024

0800581c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b088      	sub	sp, #32
 8005820:	af02      	add	r7, sp, #8
 8005822:	60f8      	str	r0, [r7, #12]
 8005824:	60b9      	str	r1, [r7, #8]
 8005826:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	9300      	str	r3, [sp, #0]
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	2201      	movs	r2, #1
 8005830:	2102      	movs	r1, #2
 8005832:	68f8      	ldr	r0, [r7, #12]
 8005834:	f7ff ff6a 	bl	800570c <SPI_WaitFlagStateUntilTimeout>
 8005838:	4603      	mov	r3, r0
 800583a:	2b00      	cmp	r3, #0
 800583c:	d007      	beq.n	800584e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005842:	f043 0220 	orr.w	r2, r3, #32
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800584a:	2303      	movs	r3, #3
 800584c:	e032      	b.n	80058b4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800584e:	4b1b      	ldr	r3, [pc, #108]	@ (80058bc <SPI_EndRxTxTransaction+0xa0>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a1b      	ldr	r2, [pc, #108]	@ (80058c0 <SPI_EndRxTxTransaction+0xa4>)
 8005854:	fba2 2303 	umull	r2, r3, r2, r3
 8005858:	0d5b      	lsrs	r3, r3, #21
 800585a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800585e:	fb02 f303 	mul.w	r3, r2, r3
 8005862:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800586c:	d112      	bne.n	8005894 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	9300      	str	r3, [sp, #0]
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	2200      	movs	r2, #0
 8005876:	2180      	movs	r1, #128	@ 0x80
 8005878:	68f8      	ldr	r0, [r7, #12]
 800587a:	f7ff ff47 	bl	800570c <SPI_WaitFlagStateUntilTimeout>
 800587e:	4603      	mov	r3, r0
 8005880:	2b00      	cmp	r3, #0
 8005882:	d016      	beq.n	80058b2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005888:	f043 0220 	orr.w	r2, r3, #32
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005890:	2303      	movs	r3, #3
 8005892:	e00f      	b.n	80058b4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d00a      	beq.n	80058b0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	3b01      	subs	r3, #1
 800589e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058aa:	2b80      	cmp	r3, #128	@ 0x80
 80058ac:	d0f2      	beq.n	8005894 <SPI_EndRxTxTransaction+0x78>
 80058ae:	e000      	b.n	80058b2 <SPI_EndRxTxTransaction+0x96>
        break;
 80058b0:	bf00      	nop
  }

  return HAL_OK;
 80058b2:	2300      	movs	r3, #0
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3718      	adds	r7, #24
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}
 80058bc:	20000024 	.word	0x20000024
 80058c0:	165e9f81 	.word	0x165e9f81

080058c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b082      	sub	sp, #8
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d101      	bne.n	80058d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80058d2:	2301      	movs	r3, #1
 80058d4:	e041      	b.n	800595a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058dc:	b2db      	uxtb	r3, r3
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d106      	bne.n	80058f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2200      	movs	r2, #0
 80058e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f7fd f992 	bl	8002c14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2202      	movs	r2, #2
 80058f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	3304      	adds	r3, #4
 8005900:	4619      	mov	r1, r3
 8005902:	4610      	mov	r0, r2
 8005904:	f000 f95e 	bl	8005bc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2201      	movs	r2, #1
 800590c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2201      	movs	r2, #1
 8005914:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2201      	movs	r2, #1
 800591c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2201      	movs	r2, #1
 8005924:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2201      	movs	r2, #1
 800592c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2201      	movs	r2, #1
 800593c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2201      	movs	r2, #1
 800594c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2201      	movs	r2, #1
 8005954:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005958:	2300      	movs	r3, #0
}
 800595a:	4618      	mov	r0, r3
 800595c:	3708      	adds	r7, #8
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}
	...

08005964 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005964:	b480      	push	{r7}
 8005966:	b085      	sub	sp, #20
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005972:	b2db      	uxtb	r3, r3
 8005974:	2b01      	cmp	r3, #1
 8005976:	d001      	beq.n	800597c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005978:	2301      	movs	r3, #1
 800597a:	e046      	b.n	8005a0a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2202      	movs	r2, #2
 8005980:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a23      	ldr	r2, [pc, #140]	@ (8005a18 <HAL_TIM_Base_Start+0xb4>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d022      	beq.n	80059d4 <HAL_TIM_Base_Start+0x70>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005996:	d01d      	beq.n	80059d4 <HAL_TIM_Base_Start+0x70>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a1f      	ldr	r2, [pc, #124]	@ (8005a1c <HAL_TIM_Base_Start+0xb8>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d018      	beq.n	80059d4 <HAL_TIM_Base_Start+0x70>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a1e      	ldr	r2, [pc, #120]	@ (8005a20 <HAL_TIM_Base_Start+0xbc>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d013      	beq.n	80059d4 <HAL_TIM_Base_Start+0x70>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a1c      	ldr	r2, [pc, #112]	@ (8005a24 <HAL_TIM_Base_Start+0xc0>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d00e      	beq.n	80059d4 <HAL_TIM_Base_Start+0x70>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a1b      	ldr	r2, [pc, #108]	@ (8005a28 <HAL_TIM_Base_Start+0xc4>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d009      	beq.n	80059d4 <HAL_TIM_Base_Start+0x70>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a19      	ldr	r2, [pc, #100]	@ (8005a2c <HAL_TIM_Base_Start+0xc8>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d004      	beq.n	80059d4 <HAL_TIM_Base_Start+0x70>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a18      	ldr	r2, [pc, #96]	@ (8005a30 <HAL_TIM_Base_Start+0xcc>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d111      	bne.n	80059f8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	689b      	ldr	r3, [r3, #8]
 80059da:	f003 0307 	and.w	r3, r3, #7
 80059de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	2b06      	cmp	r3, #6
 80059e4:	d010      	beq.n	8005a08 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	681a      	ldr	r2, [r3, #0]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f042 0201 	orr.w	r2, r2, #1
 80059f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059f6:	e007      	b.n	8005a08 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681a      	ldr	r2, [r3, #0]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f042 0201 	orr.w	r2, r2, #1
 8005a06:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a08:	2300      	movs	r3, #0
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	3714      	adds	r7, #20
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a14:	4770      	bx	lr
 8005a16:	bf00      	nop
 8005a18:	40010000 	.word	0x40010000
 8005a1c:	40000400 	.word	0x40000400
 8005a20:	40000800 	.word	0x40000800
 8005a24:	40000c00 	.word	0x40000c00
 8005a28:	40010400 	.word	0x40010400
 8005a2c:	40014000 	.word	0x40014000
 8005a30:	40001800 	.word	0x40001800

08005a34 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b084      	sub	sp, #16
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
 8005a3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a3e:	2300      	movs	r3, #0
 8005a40:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d101      	bne.n	8005a50 <HAL_TIM_ConfigClockSource+0x1c>
 8005a4c:	2302      	movs	r3, #2
 8005a4e:	e0b4      	b.n	8005bba <HAL_TIM_ConfigClockSource+0x186>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2201      	movs	r2, #1
 8005a54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2202      	movs	r2, #2
 8005a5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	689b      	ldr	r3, [r3, #8]
 8005a66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005a6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005a76:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	68ba      	ldr	r2, [r7, #8]
 8005a7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a88:	d03e      	beq.n	8005b08 <HAL_TIM_ConfigClockSource+0xd4>
 8005a8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a8e:	f200 8087 	bhi.w	8005ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8005a92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a96:	f000 8086 	beq.w	8005ba6 <HAL_TIM_ConfigClockSource+0x172>
 8005a9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a9e:	d87f      	bhi.n	8005ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8005aa0:	2b70      	cmp	r3, #112	@ 0x70
 8005aa2:	d01a      	beq.n	8005ada <HAL_TIM_ConfigClockSource+0xa6>
 8005aa4:	2b70      	cmp	r3, #112	@ 0x70
 8005aa6:	d87b      	bhi.n	8005ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8005aa8:	2b60      	cmp	r3, #96	@ 0x60
 8005aaa:	d050      	beq.n	8005b4e <HAL_TIM_ConfigClockSource+0x11a>
 8005aac:	2b60      	cmp	r3, #96	@ 0x60
 8005aae:	d877      	bhi.n	8005ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8005ab0:	2b50      	cmp	r3, #80	@ 0x50
 8005ab2:	d03c      	beq.n	8005b2e <HAL_TIM_ConfigClockSource+0xfa>
 8005ab4:	2b50      	cmp	r3, #80	@ 0x50
 8005ab6:	d873      	bhi.n	8005ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8005ab8:	2b40      	cmp	r3, #64	@ 0x40
 8005aba:	d058      	beq.n	8005b6e <HAL_TIM_ConfigClockSource+0x13a>
 8005abc:	2b40      	cmp	r3, #64	@ 0x40
 8005abe:	d86f      	bhi.n	8005ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8005ac0:	2b30      	cmp	r3, #48	@ 0x30
 8005ac2:	d064      	beq.n	8005b8e <HAL_TIM_ConfigClockSource+0x15a>
 8005ac4:	2b30      	cmp	r3, #48	@ 0x30
 8005ac6:	d86b      	bhi.n	8005ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8005ac8:	2b20      	cmp	r3, #32
 8005aca:	d060      	beq.n	8005b8e <HAL_TIM_ConfigClockSource+0x15a>
 8005acc:	2b20      	cmp	r3, #32
 8005ace:	d867      	bhi.n	8005ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d05c      	beq.n	8005b8e <HAL_TIM_ConfigClockSource+0x15a>
 8005ad4:	2b10      	cmp	r3, #16
 8005ad6:	d05a      	beq.n	8005b8e <HAL_TIM_ConfigClockSource+0x15a>
 8005ad8:	e062      	b.n	8005ba0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005aea:	f000 f98b 	bl	8005e04 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005afc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	68ba      	ldr	r2, [r7, #8]
 8005b04:	609a      	str	r2, [r3, #8]
      break;
 8005b06:	e04f      	b.n	8005ba8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b18:	f000 f974 	bl	8005e04 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	689a      	ldr	r2, [r3, #8]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005b2a:	609a      	str	r2, [r3, #8]
      break;
 8005b2c:	e03c      	b.n	8005ba8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b3a:	461a      	mov	r2, r3
 8005b3c:	f000 f8e8 	bl	8005d10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	2150      	movs	r1, #80	@ 0x50
 8005b46:	4618      	mov	r0, r3
 8005b48:	f000 f941 	bl	8005dce <TIM_ITRx_SetConfig>
      break;
 8005b4c:	e02c      	b.n	8005ba8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b5a:	461a      	mov	r2, r3
 8005b5c:	f000 f907 	bl	8005d6e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	2160      	movs	r1, #96	@ 0x60
 8005b66:	4618      	mov	r0, r3
 8005b68:	f000 f931 	bl	8005dce <TIM_ITRx_SetConfig>
      break;
 8005b6c:	e01c      	b.n	8005ba8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b7a:	461a      	mov	r2, r3
 8005b7c:	f000 f8c8 	bl	8005d10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	2140      	movs	r1, #64	@ 0x40
 8005b86:	4618      	mov	r0, r3
 8005b88:	f000 f921 	bl	8005dce <TIM_ITRx_SetConfig>
      break;
 8005b8c:	e00c      	b.n	8005ba8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681a      	ldr	r2, [r3, #0]
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4619      	mov	r1, r3
 8005b98:	4610      	mov	r0, r2
 8005b9a:	f000 f918 	bl	8005dce <TIM_ITRx_SetConfig>
      break;
 8005b9e:	e003      	b.n	8005ba8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	73fb      	strb	r3, [r7, #15]
      break;
 8005ba4:	e000      	b.n	8005ba8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005ba6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2201      	movs	r2, #1
 8005bac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005bb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3710      	adds	r7, #16
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}
	...

08005bc4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b085      	sub	sp, #20
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
 8005bcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	4a43      	ldr	r2, [pc, #268]	@ (8005ce4 <TIM_Base_SetConfig+0x120>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d013      	beq.n	8005c04 <TIM_Base_SetConfig+0x40>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005be2:	d00f      	beq.n	8005c04 <TIM_Base_SetConfig+0x40>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	4a40      	ldr	r2, [pc, #256]	@ (8005ce8 <TIM_Base_SetConfig+0x124>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d00b      	beq.n	8005c04 <TIM_Base_SetConfig+0x40>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	4a3f      	ldr	r2, [pc, #252]	@ (8005cec <TIM_Base_SetConfig+0x128>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d007      	beq.n	8005c04 <TIM_Base_SetConfig+0x40>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	4a3e      	ldr	r2, [pc, #248]	@ (8005cf0 <TIM_Base_SetConfig+0x12c>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d003      	beq.n	8005c04 <TIM_Base_SetConfig+0x40>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	4a3d      	ldr	r2, [pc, #244]	@ (8005cf4 <TIM_Base_SetConfig+0x130>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d108      	bne.n	8005c16 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	68fa      	ldr	r2, [r7, #12]
 8005c12:	4313      	orrs	r3, r2
 8005c14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	4a32      	ldr	r2, [pc, #200]	@ (8005ce4 <TIM_Base_SetConfig+0x120>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d02b      	beq.n	8005c76 <TIM_Base_SetConfig+0xb2>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c24:	d027      	beq.n	8005c76 <TIM_Base_SetConfig+0xb2>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	4a2f      	ldr	r2, [pc, #188]	@ (8005ce8 <TIM_Base_SetConfig+0x124>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d023      	beq.n	8005c76 <TIM_Base_SetConfig+0xb2>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	4a2e      	ldr	r2, [pc, #184]	@ (8005cec <TIM_Base_SetConfig+0x128>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d01f      	beq.n	8005c76 <TIM_Base_SetConfig+0xb2>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	4a2d      	ldr	r2, [pc, #180]	@ (8005cf0 <TIM_Base_SetConfig+0x12c>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d01b      	beq.n	8005c76 <TIM_Base_SetConfig+0xb2>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	4a2c      	ldr	r2, [pc, #176]	@ (8005cf4 <TIM_Base_SetConfig+0x130>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d017      	beq.n	8005c76 <TIM_Base_SetConfig+0xb2>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	4a2b      	ldr	r2, [pc, #172]	@ (8005cf8 <TIM_Base_SetConfig+0x134>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d013      	beq.n	8005c76 <TIM_Base_SetConfig+0xb2>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	4a2a      	ldr	r2, [pc, #168]	@ (8005cfc <TIM_Base_SetConfig+0x138>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d00f      	beq.n	8005c76 <TIM_Base_SetConfig+0xb2>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	4a29      	ldr	r2, [pc, #164]	@ (8005d00 <TIM_Base_SetConfig+0x13c>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d00b      	beq.n	8005c76 <TIM_Base_SetConfig+0xb2>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	4a28      	ldr	r2, [pc, #160]	@ (8005d04 <TIM_Base_SetConfig+0x140>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d007      	beq.n	8005c76 <TIM_Base_SetConfig+0xb2>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	4a27      	ldr	r2, [pc, #156]	@ (8005d08 <TIM_Base_SetConfig+0x144>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d003      	beq.n	8005c76 <TIM_Base_SetConfig+0xb2>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	4a26      	ldr	r2, [pc, #152]	@ (8005d0c <TIM_Base_SetConfig+0x148>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d108      	bne.n	8005c88 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	68db      	ldr	r3, [r3, #12]
 8005c82:	68fa      	ldr	r2, [r7, #12]
 8005c84:	4313      	orrs	r3, r2
 8005c86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	695b      	ldr	r3, [r3, #20]
 8005c92:	4313      	orrs	r3, r2
 8005c94:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	689a      	ldr	r2, [r3, #8]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	4a0e      	ldr	r2, [pc, #56]	@ (8005ce4 <TIM_Base_SetConfig+0x120>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d003      	beq.n	8005cb6 <TIM_Base_SetConfig+0xf2>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	4a10      	ldr	r2, [pc, #64]	@ (8005cf4 <TIM_Base_SetConfig+0x130>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d103      	bne.n	8005cbe <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	691a      	ldr	r2, [r3, #16]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f043 0204 	orr.w	r2, r3, #4
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2201      	movs	r2, #1
 8005cce:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	68fa      	ldr	r2, [r7, #12]
 8005cd4:	601a      	str	r2, [r3, #0]
}
 8005cd6:	bf00      	nop
 8005cd8:	3714      	adds	r7, #20
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce0:	4770      	bx	lr
 8005ce2:	bf00      	nop
 8005ce4:	40010000 	.word	0x40010000
 8005ce8:	40000400 	.word	0x40000400
 8005cec:	40000800 	.word	0x40000800
 8005cf0:	40000c00 	.word	0x40000c00
 8005cf4:	40010400 	.word	0x40010400
 8005cf8:	40014000 	.word	0x40014000
 8005cfc:	40014400 	.word	0x40014400
 8005d00:	40014800 	.word	0x40014800
 8005d04:	40001800 	.word	0x40001800
 8005d08:	40001c00 	.word	0x40001c00
 8005d0c:	40002000 	.word	0x40002000

08005d10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b087      	sub	sp, #28
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	60f8      	str	r0, [r7, #12]
 8005d18:	60b9      	str	r1, [r7, #8]
 8005d1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	6a1b      	ldr	r3, [r3, #32]
 8005d20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	6a1b      	ldr	r3, [r3, #32]
 8005d26:	f023 0201 	bic.w	r2, r3, #1
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	699b      	ldr	r3, [r3, #24]
 8005d32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005d3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	011b      	lsls	r3, r3, #4
 8005d40:	693a      	ldr	r2, [r7, #16]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	f023 030a 	bic.w	r3, r3, #10
 8005d4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d4e:	697a      	ldr	r2, [r7, #20]
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	4313      	orrs	r3, r2
 8005d54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	693a      	ldr	r2, [r7, #16]
 8005d5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	697a      	ldr	r2, [r7, #20]
 8005d60:	621a      	str	r2, [r3, #32]
}
 8005d62:	bf00      	nop
 8005d64:	371c      	adds	r7, #28
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr

08005d6e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d6e:	b480      	push	{r7}
 8005d70:	b087      	sub	sp, #28
 8005d72:	af00      	add	r7, sp, #0
 8005d74:	60f8      	str	r0, [r7, #12]
 8005d76:	60b9      	str	r1, [r7, #8]
 8005d78:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	6a1b      	ldr	r3, [r3, #32]
 8005d7e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	6a1b      	ldr	r3, [r3, #32]
 8005d84:	f023 0210 	bic.w	r2, r3, #16
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	699b      	ldr	r3, [r3, #24]
 8005d90:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d92:	693b      	ldr	r3, [r7, #16]
 8005d94:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005d98:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	031b      	lsls	r3, r3, #12
 8005d9e:	693a      	ldr	r2, [r7, #16]
 8005da0:	4313      	orrs	r3, r2
 8005da2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005da4:	697b      	ldr	r3, [r7, #20]
 8005da6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005daa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	011b      	lsls	r3, r3, #4
 8005db0:	697a      	ldr	r2, [r7, #20]
 8005db2:	4313      	orrs	r3, r2
 8005db4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	693a      	ldr	r2, [r7, #16]
 8005dba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	697a      	ldr	r2, [r7, #20]
 8005dc0:	621a      	str	r2, [r3, #32]
}
 8005dc2:	bf00      	nop
 8005dc4:	371c      	adds	r7, #28
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dcc:	4770      	bx	lr

08005dce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005dce:	b480      	push	{r7}
 8005dd0:	b085      	sub	sp, #20
 8005dd2:	af00      	add	r7, sp, #0
 8005dd4:	6078      	str	r0, [r7, #4]
 8005dd6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005de4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005de6:	683a      	ldr	r2, [r7, #0]
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	4313      	orrs	r3, r2
 8005dec:	f043 0307 	orr.w	r3, r3, #7
 8005df0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	68fa      	ldr	r2, [r7, #12]
 8005df6:	609a      	str	r2, [r3, #8]
}
 8005df8:	bf00      	nop
 8005dfa:	3714      	adds	r7, #20
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr

08005e04 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b087      	sub	sp, #28
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	60f8      	str	r0, [r7, #12]
 8005e0c:	60b9      	str	r1, [r7, #8]
 8005e0e:	607a      	str	r2, [r7, #4]
 8005e10:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	689b      	ldr	r3, [r3, #8]
 8005e16:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005e1e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	021a      	lsls	r2, r3, #8
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	431a      	orrs	r2, r3
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	697a      	ldr	r2, [r7, #20]
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	697a      	ldr	r2, [r7, #20]
 8005e36:	609a      	str	r2, [r3, #8]
}
 8005e38:	bf00      	nop
 8005e3a:	371c      	adds	r7, #28
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e42:	4770      	bx	lr

08005e44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b085      	sub	sp, #20
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
 8005e4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e54:	2b01      	cmp	r3, #1
 8005e56:	d101      	bne.n	8005e5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e58:	2302      	movs	r3, #2
 8005e5a:	e05a      	b.n	8005f12 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2201      	movs	r2, #1
 8005e60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2202      	movs	r2, #2
 8005e68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	689b      	ldr	r3, [r3, #8]
 8005e7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	68fa      	ldr	r2, [r7, #12]
 8005e8a:	4313      	orrs	r3, r2
 8005e8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	68fa      	ldr	r2, [r7, #12]
 8005e94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4a21      	ldr	r2, [pc, #132]	@ (8005f20 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d022      	beq.n	8005ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ea8:	d01d      	beq.n	8005ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	4a1d      	ldr	r2, [pc, #116]	@ (8005f24 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d018      	beq.n	8005ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	4a1b      	ldr	r2, [pc, #108]	@ (8005f28 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d013      	beq.n	8005ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	4a1a      	ldr	r2, [pc, #104]	@ (8005f2c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d00e      	beq.n	8005ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4a18      	ldr	r2, [pc, #96]	@ (8005f30 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d009      	beq.n	8005ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4a17      	ldr	r2, [pc, #92]	@ (8005f34 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d004      	beq.n	8005ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	4a15      	ldr	r2, [pc, #84]	@ (8005f38 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d10c      	bne.n	8005f00 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ee6:	68bb      	ldr	r3, [r7, #8]
 8005ee8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005eec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	68ba      	ldr	r2, [r7, #8]
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	68ba      	ldr	r2, [r7, #8]
 8005efe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2201      	movs	r2, #1
 8005f04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005f10:	2300      	movs	r3, #0
}
 8005f12:	4618      	mov	r0, r3
 8005f14:	3714      	adds	r7, #20
 8005f16:	46bd      	mov	sp, r7
 8005f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1c:	4770      	bx	lr
 8005f1e:	bf00      	nop
 8005f20:	40010000 	.word	0x40010000
 8005f24:	40000400 	.word	0x40000400
 8005f28:	40000800 	.word	0x40000800
 8005f2c:	40000c00 	.word	0x40000c00
 8005f30:	40010400 	.word	0x40010400
 8005f34:	40014000 	.word	0x40014000
 8005f38:	40001800 	.word	0x40001800

08005f3c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b082      	sub	sp, #8
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d101      	bne.n	8005f4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	e042      	b.n	8005fd4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f54:	b2db      	uxtb	r3, r3
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d106      	bne.n	8005f68 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f7fc fe76 	bl	8002c54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2224      	movs	r2, #36	@ 0x24
 8005f6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	68da      	ldr	r2, [r3, #12]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005f7e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005f80:	6878      	ldr	r0, [r7, #4]
 8005f82:	f000 fcef 	bl	8006964 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	691a      	ldr	r2, [r3, #16]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005f94:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	695a      	ldr	r2, [r3, #20]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005fa4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	68da      	ldr	r2, [r3, #12]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005fb4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2220      	movs	r2, #32
 8005fc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2220      	movs	r2, #32
 8005fc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005fd2:	2300      	movs	r3, #0
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	3708      	adds	r7, #8
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	bd80      	pop	{r7, pc}

08005fdc <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b084      	sub	sp, #16
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	60f8      	str	r0, [r7, #12]
 8005fe4:	60b9      	str	r1, [r7, #8]
 8005fe6:	4613      	mov	r3, r2
 8005fe8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005ff0:	b2db      	uxtb	r3, r3
 8005ff2:	2b20      	cmp	r3, #32
 8005ff4:	d112      	bne.n	800601c <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d002      	beq.n	8006002 <HAL_UART_Receive_IT+0x26>
 8005ffc:	88fb      	ldrh	r3, [r7, #6]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d101      	bne.n	8006006 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006002:	2301      	movs	r3, #1
 8006004:	e00b      	b.n	800601e <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	2200      	movs	r2, #0
 800600a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800600c:	88fb      	ldrh	r3, [r7, #6]
 800600e:	461a      	mov	r2, r3
 8006010:	68b9      	ldr	r1, [r7, #8]
 8006012:	68f8      	ldr	r0, [r7, #12]
 8006014:	f000 fad2 	bl	80065bc <UART_Start_Receive_IT>
 8006018:	4603      	mov	r3, r0
 800601a:	e000      	b.n	800601e <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800601c:	2302      	movs	r3, #2
  }
}
 800601e:	4618      	mov	r0, r3
 8006020:	3710      	adds	r7, #16
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}
	...

08006028 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b0ba      	sub	sp, #232	@ 0xe8
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	68db      	ldr	r3, [r3, #12]
 8006040:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	695b      	ldr	r3, [r3, #20]
 800604a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800604e:	2300      	movs	r3, #0
 8006050:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006054:	2300      	movs	r3, #0
 8006056:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800605a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800605e:	f003 030f 	and.w	r3, r3, #15
 8006062:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006066:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800606a:	2b00      	cmp	r3, #0
 800606c:	d10f      	bne.n	800608e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800606e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006072:	f003 0320 	and.w	r3, r3, #32
 8006076:	2b00      	cmp	r3, #0
 8006078:	d009      	beq.n	800608e <HAL_UART_IRQHandler+0x66>
 800607a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800607e:	f003 0320 	and.w	r3, r3, #32
 8006082:	2b00      	cmp	r3, #0
 8006084:	d003      	beq.n	800608e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f000 fbae 	bl	80067e8 <UART_Receive_IT>
      return;
 800608c:	e273      	b.n	8006576 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800608e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006092:	2b00      	cmp	r3, #0
 8006094:	f000 80de 	beq.w	8006254 <HAL_UART_IRQHandler+0x22c>
 8006098:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800609c:	f003 0301 	and.w	r3, r3, #1
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d106      	bne.n	80060b2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80060a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060a8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	f000 80d1 	beq.w	8006254 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80060b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060b6:	f003 0301 	and.w	r3, r3, #1
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d00b      	beq.n	80060d6 <HAL_UART_IRQHandler+0xae>
 80060be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d005      	beq.n	80060d6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060ce:	f043 0201 	orr.w	r2, r3, #1
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80060d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060da:	f003 0304 	and.w	r3, r3, #4
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d00b      	beq.n	80060fa <HAL_UART_IRQHandler+0xd2>
 80060e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80060e6:	f003 0301 	and.w	r3, r3, #1
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d005      	beq.n	80060fa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060f2:	f043 0202 	orr.w	r2, r3, #2
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80060fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060fe:	f003 0302 	and.w	r3, r3, #2
 8006102:	2b00      	cmp	r3, #0
 8006104:	d00b      	beq.n	800611e <HAL_UART_IRQHandler+0xf6>
 8006106:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800610a:	f003 0301 	and.w	r3, r3, #1
 800610e:	2b00      	cmp	r3, #0
 8006110:	d005      	beq.n	800611e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006116:	f043 0204 	orr.w	r2, r3, #4
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800611e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006122:	f003 0308 	and.w	r3, r3, #8
 8006126:	2b00      	cmp	r3, #0
 8006128:	d011      	beq.n	800614e <HAL_UART_IRQHandler+0x126>
 800612a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800612e:	f003 0320 	and.w	r3, r3, #32
 8006132:	2b00      	cmp	r3, #0
 8006134:	d105      	bne.n	8006142 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006136:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800613a:	f003 0301 	and.w	r3, r3, #1
 800613e:	2b00      	cmp	r3, #0
 8006140:	d005      	beq.n	800614e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006146:	f043 0208 	orr.w	r2, r3, #8
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006152:	2b00      	cmp	r3, #0
 8006154:	f000 820a 	beq.w	800656c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006158:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800615c:	f003 0320 	and.w	r3, r3, #32
 8006160:	2b00      	cmp	r3, #0
 8006162:	d008      	beq.n	8006176 <HAL_UART_IRQHandler+0x14e>
 8006164:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006168:	f003 0320 	and.w	r3, r3, #32
 800616c:	2b00      	cmp	r3, #0
 800616e:	d002      	beq.n	8006176 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f000 fb39 	bl	80067e8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	695b      	ldr	r3, [r3, #20]
 800617c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006180:	2b40      	cmp	r3, #64	@ 0x40
 8006182:	bf0c      	ite	eq
 8006184:	2301      	moveq	r3, #1
 8006186:	2300      	movne	r3, #0
 8006188:	b2db      	uxtb	r3, r3
 800618a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006192:	f003 0308 	and.w	r3, r3, #8
 8006196:	2b00      	cmp	r3, #0
 8006198:	d103      	bne.n	80061a2 <HAL_UART_IRQHandler+0x17a>
 800619a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d04f      	beq.n	8006242 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f000 fa44 	bl	8006630 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	695b      	ldr	r3, [r3, #20]
 80061ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061b2:	2b40      	cmp	r3, #64	@ 0x40
 80061b4:	d141      	bne.n	800623a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	3314      	adds	r3, #20
 80061bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80061c4:	e853 3f00 	ldrex	r3, [r3]
 80061c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80061cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80061d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	3314      	adds	r3, #20
 80061de:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80061e2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80061e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80061ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80061f2:	e841 2300 	strex	r3, r2, [r1]
 80061f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80061fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d1d9      	bne.n	80061b6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006206:	2b00      	cmp	r3, #0
 8006208:	d013      	beq.n	8006232 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800620e:	4a8a      	ldr	r2, [pc, #552]	@ (8006438 <HAL_UART_IRQHandler+0x410>)
 8006210:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006216:	4618      	mov	r0, r3
 8006218:	f7fd fee0 	bl	8003fdc <HAL_DMA_Abort_IT>
 800621c:	4603      	mov	r3, r0
 800621e:	2b00      	cmp	r3, #0
 8006220:	d016      	beq.n	8006250 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006226:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006228:	687a      	ldr	r2, [r7, #4]
 800622a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800622c:	4610      	mov	r0, r2
 800622e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006230:	e00e      	b.n	8006250 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f000 f9ac 	bl	8006590 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006238:	e00a      	b.n	8006250 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800623a:	6878      	ldr	r0, [r7, #4]
 800623c:	f000 f9a8 	bl	8006590 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006240:	e006      	b.n	8006250 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006242:	6878      	ldr	r0, [r7, #4]
 8006244:	f000 f9a4 	bl	8006590 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2200      	movs	r2, #0
 800624c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800624e:	e18d      	b.n	800656c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006250:	bf00      	nop
    return;
 8006252:	e18b      	b.n	800656c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006258:	2b01      	cmp	r3, #1
 800625a:	f040 8167 	bne.w	800652c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800625e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006262:	f003 0310 	and.w	r3, r3, #16
 8006266:	2b00      	cmp	r3, #0
 8006268:	f000 8160 	beq.w	800652c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800626c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006270:	f003 0310 	and.w	r3, r3, #16
 8006274:	2b00      	cmp	r3, #0
 8006276:	f000 8159 	beq.w	800652c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800627a:	2300      	movs	r3, #0
 800627c:	60bb      	str	r3, [r7, #8]
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	60bb      	str	r3, [r7, #8]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	60bb      	str	r3, [r7, #8]
 800628e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	695b      	ldr	r3, [r3, #20]
 8006296:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800629a:	2b40      	cmp	r3, #64	@ 0x40
 800629c:	f040 80ce 	bne.w	800643c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80062ac:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	f000 80a9 	beq.w	8006408 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80062ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80062be:	429a      	cmp	r2, r3
 80062c0:	f080 80a2 	bcs.w	8006408 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80062ca:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062d0:	69db      	ldr	r3, [r3, #28]
 80062d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80062d6:	f000 8088 	beq.w	80063ea <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	330c      	adds	r3, #12
 80062e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80062e8:	e853 3f00 	ldrex	r3, [r3]
 80062ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80062f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80062f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80062f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	330c      	adds	r3, #12
 8006302:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006306:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800630a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800630e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006312:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006316:	e841 2300 	strex	r3, r2, [r1]
 800631a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800631e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006322:	2b00      	cmp	r3, #0
 8006324:	d1d9      	bne.n	80062da <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	3314      	adds	r3, #20
 800632c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800632e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006330:	e853 3f00 	ldrex	r3, [r3]
 8006334:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006336:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006338:	f023 0301 	bic.w	r3, r3, #1
 800633c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	3314      	adds	r3, #20
 8006346:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800634a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800634e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006350:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006352:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006356:	e841 2300 	strex	r3, r2, [r1]
 800635a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800635c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800635e:	2b00      	cmp	r3, #0
 8006360:	d1e1      	bne.n	8006326 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	3314      	adds	r3, #20
 8006368:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800636a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800636c:	e853 3f00 	ldrex	r3, [r3]
 8006370:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006372:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006374:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006378:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	3314      	adds	r3, #20
 8006382:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006386:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006388:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800638a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800638c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800638e:	e841 2300 	strex	r3, r2, [r1]
 8006392:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006394:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006396:	2b00      	cmp	r3, #0
 8006398:	d1e3      	bne.n	8006362 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2220      	movs	r2, #32
 800639e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2200      	movs	r2, #0
 80063a6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	330c      	adds	r3, #12
 80063ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063b2:	e853 3f00 	ldrex	r3, [r3]
 80063b6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80063b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80063ba:	f023 0310 	bic.w	r3, r3, #16
 80063be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	330c      	adds	r3, #12
 80063c8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80063cc:	65ba      	str	r2, [r7, #88]	@ 0x58
 80063ce:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80063d2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80063d4:	e841 2300 	strex	r3, r2, [r1]
 80063d8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80063da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d1e3      	bne.n	80063a8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063e4:	4618      	mov	r0, r3
 80063e6:	f7fd fd89 	bl	8003efc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2202      	movs	r2, #2
 80063ee:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80063f8:	b29b      	uxth	r3, r3
 80063fa:	1ad3      	subs	r3, r2, r3
 80063fc:	b29b      	uxth	r3, r3
 80063fe:	4619      	mov	r1, r3
 8006400:	6878      	ldr	r0, [r7, #4]
 8006402:	f000 f8cf 	bl	80065a4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006406:	e0b3      	b.n	8006570 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800640c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006410:	429a      	cmp	r2, r3
 8006412:	f040 80ad 	bne.w	8006570 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800641a:	69db      	ldr	r3, [r3, #28]
 800641c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006420:	f040 80a6 	bne.w	8006570 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2202      	movs	r2, #2
 8006428:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800642e:	4619      	mov	r1, r3
 8006430:	6878      	ldr	r0, [r7, #4]
 8006432:	f000 f8b7 	bl	80065a4 <HAL_UARTEx_RxEventCallback>
      return;
 8006436:	e09b      	b.n	8006570 <HAL_UART_IRQHandler+0x548>
 8006438:	080066f7 	.word	0x080066f7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006444:	b29b      	uxth	r3, r3
 8006446:	1ad3      	subs	r3, r2, r3
 8006448:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006450:	b29b      	uxth	r3, r3
 8006452:	2b00      	cmp	r3, #0
 8006454:	f000 808e 	beq.w	8006574 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006458:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800645c:	2b00      	cmp	r3, #0
 800645e:	f000 8089 	beq.w	8006574 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	330c      	adds	r3, #12
 8006468:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800646a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800646c:	e853 3f00 	ldrex	r3, [r3]
 8006470:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006472:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006474:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006478:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	330c      	adds	r3, #12
 8006482:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006486:	647a      	str	r2, [r7, #68]	@ 0x44
 8006488:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800648a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800648c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800648e:	e841 2300 	strex	r3, r2, [r1]
 8006492:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006494:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006496:	2b00      	cmp	r3, #0
 8006498:	d1e3      	bne.n	8006462 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	3314      	adds	r3, #20
 80064a0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064a4:	e853 3f00 	ldrex	r3, [r3]
 80064a8:	623b      	str	r3, [r7, #32]
   return(result);
 80064aa:	6a3b      	ldr	r3, [r7, #32]
 80064ac:	f023 0301 	bic.w	r3, r3, #1
 80064b0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	3314      	adds	r3, #20
 80064ba:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80064be:	633a      	str	r2, [r7, #48]	@ 0x30
 80064c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80064c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064c6:	e841 2300 	strex	r3, r2, [r1]
 80064ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80064cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d1e3      	bne.n	800649a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2220      	movs	r2, #32
 80064d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2200      	movs	r2, #0
 80064de:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	330c      	adds	r3, #12
 80064e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	e853 3f00 	ldrex	r3, [r3]
 80064ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f023 0310 	bic.w	r3, r3, #16
 80064f6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	330c      	adds	r3, #12
 8006500:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006504:	61fa      	str	r2, [r7, #28]
 8006506:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006508:	69b9      	ldr	r1, [r7, #24]
 800650a:	69fa      	ldr	r2, [r7, #28]
 800650c:	e841 2300 	strex	r3, r2, [r1]
 8006510:	617b      	str	r3, [r7, #20]
   return(result);
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d1e3      	bne.n	80064e0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2202      	movs	r2, #2
 800651c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800651e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006522:	4619      	mov	r1, r3
 8006524:	6878      	ldr	r0, [r7, #4]
 8006526:	f000 f83d 	bl	80065a4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800652a:	e023      	b.n	8006574 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800652c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006530:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006534:	2b00      	cmp	r3, #0
 8006536:	d009      	beq.n	800654c <HAL_UART_IRQHandler+0x524>
 8006538:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800653c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006540:	2b00      	cmp	r3, #0
 8006542:	d003      	beq.n	800654c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006544:	6878      	ldr	r0, [r7, #4]
 8006546:	f000 f8e7 	bl	8006718 <UART_Transmit_IT>
    return;
 800654a:	e014      	b.n	8006576 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800654c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006550:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006554:	2b00      	cmp	r3, #0
 8006556:	d00e      	beq.n	8006576 <HAL_UART_IRQHandler+0x54e>
 8006558:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800655c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006560:	2b00      	cmp	r3, #0
 8006562:	d008      	beq.n	8006576 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006564:	6878      	ldr	r0, [r7, #4]
 8006566:	f000 f927 	bl	80067b8 <UART_EndTransmit_IT>
    return;
 800656a:	e004      	b.n	8006576 <HAL_UART_IRQHandler+0x54e>
    return;
 800656c:	bf00      	nop
 800656e:	e002      	b.n	8006576 <HAL_UART_IRQHandler+0x54e>
      return;
 8006570:	bf00      	nop
 8006572:	e000      	b.n	8006576 <HAL_UART_IRQHandler+0x54e>
      return;
 8006574:	bf00      	nop
  }
}
 8006576:	37e8      	adds	r7, #232	@ 0xe8
 8006578:	46bd      	mov	sp, r7
 800657a:	bd80      	pop	{r7, pc}

0800657c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800657c:	b480      	push	{r7}
 800657e:	b083      	sub	sp, #12
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006584:	bf00      	nop
 8006586:	370c      	adds	r7, #12
 8006588:	46bd      	mov	sp, r7
 800658a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658e:	4770      	bx	lr

08006590 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006590:	b480      	push	{r7}
 8006592:	b083      	sub	sp, #12
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006598:	bf00      	nop
 800659a:	370c      	adds	r7, #12
 800659c:	46bd      	mov	sp, r7
 800659e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a2:	4770      	bx	lr

080065a4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b083      	sub	sp, #12
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
 80065ac:	460b      	mov	r3, r1
 80065ae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80065b0:	bf00      	nop
 80065b2:	370c      	adds	r7, #12
 80065b4:	46bd      	mov	sp, r7
 80065b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ba:	4770      	bx	lr

080065bc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80065bc:	b480      	push	{r7}
 80065be:	b085      	sub	sp, #20
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	60f8      	str	r0, [r7, #12]
 80065c4:	60b9      	str	r1, [r7, #8]
 80065c6:	4613      	mov	r3, r2
 80065c8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	68ba      	ldr	r2, [r7, #8]
 80065ce:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	88fa      	ldrh	r2, [r7, #6]
 80065d4:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	88fa      	ldrh	r2, [r7, #6]
 80065da:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	2200      	movs	r2, #0
 80065e0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	2222      	movs	r2, #34	@ 0x22
 80065e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	691b      	ldr	r3, [r3, #16]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d007      	beq.n	8006602 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	68da      	ldr	r2, [r3, #12]
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006600:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	695a      	ldr	r2, [r3, #20]
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f042 0201 	orr.w	r2, r2, #1
 8006610:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	68da      	ldr	r2, [r3, #12]
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f042 0220 	orr.w	r2, r2, #32
 8006620:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006622:	2300      	movs	r3, #0
}
 8006624:	4618      	mov	r0, r3
 8006626:	3714      	adds	r7, #20
 8006628:	46bd      	mov	sp, r7
 800662a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662e:	4770      	bx	lr

08006630 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006630:	b480      	push	{r7}
 8006632:	b095      	sub	sp, #84	@ 0x54
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	330c      	adds	r3, #12
 800663e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006640:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006642:	e853 3f00 	ldrex	r3, [r3]
 8006646:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800664a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800664e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	330c      	adds	r3, #12
 8006656:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006658:	643a      	str	r2, [r7, #64]	@ 0x40
 800665a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800665c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800665e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006660:	e841 2300 	strex	r3, r2, [r1]
 8006664:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006668:	2b00      	cmp	r3, #0
 800666a:	d1e5      	bne.n	8006638 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	3314      	adds	r3, #20
 8006672:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006674:	6a3b      	ldr	r3, [r7, #32]
 8006676:	e853 3f00 	ldrex	r3, [r3]
 800667a:	61fb      	str	r3, [r7, #28]
   return(result);
 800667c:	69fb      	ldr	r3, [r7, #28]
 800667e:	f023 0301 	bic.w	r3, r3, #1
 8006682:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	3314      	adds	r3, #20
 800668a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800668c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800668e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006690:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006692:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006694:	e841 2300 	strex	r3, r2, [r1]
 8006698:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800669a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800669c:	2b00      	cmp	r3, #0
 800669e:	d1e5      	bne.n	800666c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	d119      	bne.n	80066dc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	330c      	adds	r3, #12
 80066ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	e853 3f00 	ldrex	r3, [r3]
 80066b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	f023 0310 	bic.w	r3, r3, #16
 80066be:	647b      	str	r3, [r7, #68]	@ 0x44
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	330c      	adds	r3, #12
 80066c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80066c8:	61ba      	str	r2, [r7, #24]
 80066ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066cc:	6979      	ldr	r1, [r7, #20]
 80066ce:	69ba      	ldr	r2, [r7, #24]
 80066d0:	e841 2300 	strex	r3, r2, [r1]
 80066d4:	613b      	str	r3, [r7, #16]
   return(result);
 80066d6:	693b      	ldr	r3, [r7, #16]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d1e5      	bne.n	80066a8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2220      	movs	r2, #32
 80066e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2200      	movs	r2, #0
 80066e8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80066ea:	bf00      	nop
 80066ec:	3754      	adds	r7, #84	@ 0x54
 80066ee:	46bd      	mov	sp, r7
 80066f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f4:	4770      	bx	lr

080066f6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80066f6:	b580      	push	{r7, lr}
 80066f8:	b084      	sub	sp, #16
 80066fa:	af00      	add	r7, sp, #0
 80066fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006702:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	2200      	movs	r2, #0
 8006708:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800670a:	68f8      	ldr	r0, [r7, #12]
 800670c:	f7ff ff40 	bl	8006590 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006710:	bf00      	nop
 8006712:	3710      	adds	r7, #16
 8006714:	46bd      	mov	sp, r7
 8006716:	bd80      	pop	{r7, pc}

08006718 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006718:	b480      	push	{r7}
 800671a:	b085      	sub	sp, #20
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006726:	b2db      	uxtb	r3, r3
 8006728:	2b21      	cmp	r3, #33	@ 0x21
 800672a:	d13e      	bne.n	80067aa <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	689b      	ldr	r3, [r3, #8]
 8006730:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006734:	d114      	bne.n	8006760 <UART_Transmit_IT+0x48>
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	691b      	ldr	r3, [r3, #16]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d110      	bne.n	8006760 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6a1b      	ldr	r3, [r3, #32]
 8006742:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	881b      	ldrh	r3, [r3, #0]
 8006748:	461a      	mov	r2, r3
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006752:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6a1b      	ldr	r3, [r3, #32]
 8006758:	1c9a      	adds	r2, r3, #2
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	621a      	str	r2, [r3, #32]
 800675e:	e008      	b.n	8006772 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6a1b      	ldr	r3, [r3, #32]
 8006764:	1c59      	adds	r1, r3, #1
 8006766:	687a      	ldr	r2, [r7, #4]
 8006768:	6211      	str	r1, [r2, #32]
 800676a:	781a      	ldrb	r2, [r3, #0]
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006776:	b29b      	uxth	r3, r3
 8006778:	3b01      	subs	r3, #1
 800677a:	b29b      	uxth	r3, r3
 800677c:	687a      	ldr	r2, [r7, #4]
 800677e:	4619      	mov	r1, r3
 8006780:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006782:	2b00      	cmp	r3, #0
 8006784:	d10f      	bne.n	80067a6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	68da      	ldr	r2, [r3, #12]
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006794:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	68da      	ldr	r2, [r3, #12]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80067a4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80067a6:	2300      	movs	r3, #0
 80067a8:	e000      	b.n	80067ac <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80067aa:	2302      	movs	r3, #2
  }
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3714      	adds	r7, #20
 80067b0:	46bd      	mov	sp, r7
 80067b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b6:	4770      	bx	lr

080067b8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b082      	sub	sp, #8
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	68da      	ldr	r2, [r3, #12]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80067ce:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2220      	movs	r2, #32
 80067d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80067d8:	6878      	ldr	r0, [r7, #4]
 80067da:	f7ff fecf 	bl	800657c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80067de:	2300      	movs	r3, #0
}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3708      	adds	r7, #8
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}

080067e8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b08c      	sub	sp, #48	@ 0x30
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80067f0:	2300      	movs	r3, #0
 80067f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80067f4:	2300      	movs	r3, #0
 80067f6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80067fe:	b2db      	uxtb	r3, r3
 8006800:	2b22      	cmp	r3, #34	@ 0x22
 8006802:	f040 80aa 	bne.w	800695a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	689b      	ldr	r3, [r3, #8]
 800680a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800680e:	d115      	bne.n	800683c <UART_Receive_IT+0x54>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	691b      	ldr	r3, [r3, #16]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d111      	bne.n	800683c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800681c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	685b      	ldr	r3, [r3, #4]
 8006824:	b29b      	uxth	r3, r3
 8006826:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800682a:	b29a      	uxth	r2, r3
 800682c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800682e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006834:	1c9a      	adds	r2, r3, #2
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	629a      	str	r2, [r3, #40]	@ 0x28
 800683a:	e024      	b.n	8006886 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006840:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	689b      	ldr	r3, [r3, #8]
 8006846:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800684a:	d007      	beq.n	800685c <UART_Receive_IT+0x74>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	689b      	ldr	r3, [r3, #8]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d10a      	bne.n	800686a <UART_Receive_IT+0x82>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	691b      	ldr	r3, [r3, #16]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d106      	bne.n	800686a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	b2da      	uxtb	r2, r3
 8006864:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006866:	701a      	strb	r2, [r3, #0]
 8006868:	e008      	b.n	800687c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	b2db      	uxtb	r3, r3
 8006872:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006876:	b2da      	uxtb	r2, r3
 8006878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800687a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006880:	1c5a      	adds	r2, r3, #1
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800688a:	b29b      	uxth	r3, r3
 800688c:	3b01      	subs	r3, #1
 800688e:	b29b      	uxth	r3, r3
 8006890:	687a      	ldr	r2, [r7, #4]
 8006892:	4619      	mov	r1, r3
 8006894:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006896:	2b00      	cmp	r3, #0
 8006898:	d15d      	bne.n	8006956 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	68da      	ldr	r2, [r3, #12]
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f022 0220 	bic.w	r2, r2, #32
 80068a8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	68da      	ldr	r2, [r3, #12]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80068b8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	695a      	ldr	r2, [r3, #20]
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f022 0201 	bic.w	r2, r2, #1
 80068c8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2220      	movs	r2, #32
 80068ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2200      	movs	r2, #0
 80068d6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068dc:	2b01      	cmp	r3, #1
 80068de:	d135      	bne.n	800694c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2200      	movs	r2, #0
 80068e4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	330c      	adds	r3, #12
 80068ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	e853 3f00 	ldrex	r3, [r3]
 80068f4:	613b      	str	r3, [r7, #16]
   return(result);
 80068f6:	693b      	ldr	r3, [r7, #16]
 80068f8:	f023 0310 	bic.w	r3, r3, #16
 80068fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	330c      	adds	r3, #12
 8006904:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006906:	623a      	str	r2, [r7, #32]
 8006908:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800690a:	69f9      	ldr	r1, [r7, #28]
 800690c:	6a3a      	ldr	r2, [r7, #32]
 800690e:	e841 2300 	strex	r3, r2, [r1]
 8006912:	61bb      	str	r3, [r7, #24]
   return(result);
 8006914:	69bb      	ldr	r3, [r7, #24]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d1e5      	bne.n	80068e6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f003 0310 	and.w	r3, r3, #16
 8006924:	2b10      	cmp	r3, #16
 8006926:	d10a      	bne.n	800693e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006928:	2300      	movs	r3, #0
 800692a:	60fb      	str	r3, [r7, #12]
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	60fb      	str	r3, [r7, #12]
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	60fb      	str	r3, [r7, #12]
 800693c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006942:	4619      	mov	r1, r3
 8006944:	6878      	ldr	r0, [r7, #4]
 8006946:	f7ff fe2d 	bl	80065a4 <HAL_UARTEx_RxEventCallback>
 800694a:	e002      	b.n	8006952 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800694c:	6878      	ldr	r0, [r7, #4]
 800694e:	f7fb fd1b 	bl	8002388 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006952:	2300      	movs	r3, #0
 8006954:	e002      	b.n	800695c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006956:	2300      	movs	r3, #0
 8006958:	e000      	b.n	800695c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800695a:	2302      	movs	r3, #2
  }
}
 800695c:	4618      	mov	r0, r3
 800695e:	3730      	adds	r7, #48	@ 0x30
 8006960:	46bd      	mov	sp, r7
 8006962:	bd80      	pop	{r7, pc}

08006964 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006964:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006968:	b0c0      	sub	sp, #256	@ 0x100
 800696a:	af00      	add	r7, sp, #0
 800696c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	691b      	ldr	r3, [r3, #16]
 8006978:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800697c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006980:	68d9      	ldr	r1, [r3, #12]
 8006982:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006986:	681a      	ldr	r2, [r3, #0]
 8006988:	ea40 0301 	orr.w	r3, r0, r1
 800698c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800698e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006992:	689a      	ldr	r2, [r3, #8]
 8006994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006998:	691b      	ldr	r3, [r3, #16]
 800699a:	431a      	orrs	r2, r3
 800699c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069a0:	695b      	ldr	r3, [r3, #20]
 80069a2:	431a      	orrs	r2, r3
 80069a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069a8:	69db      	ldr	r3, [r3, #28]
 80069aa:	4313      	orrs	r3, r2
 80069ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80069b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	68db      	ldr	r3, [r3, #12]
 80069b8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80069bc:	f021 010c 	bic.w	r1, r1, #12
 80069c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069c4:	681a      	ldr	r2, [r3, #0]
 80069c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80069ca:	430b      	orrs	r3, r1
 80069cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80069ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	695b      	ldr	r3, [r3, #20]
 80069d6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80069da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069de:	6999      	ldr	r1, [r3, #24]
 80069e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069e4:	681a      	ldr	r2, [r3, #0]
 80069e6:	ea40 0301 	orr.w	r3, r0, r1
 80069ea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80069ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069f0:	681a      	ldr	r2, [r3, #0]
 80069f2:	4b8f      	ldr	r3, [pc, #572]	@ (8006c30 <UART_SetConfig+0x2cc>)
 80069f4:	429a      	cmp	r2, r3
 80069f6:	d005      	beq.n	8006a04 <UART_SetConfig+0xa0>
 80069f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069fc:	681a      	ldr	r2, [r3, #0]
 80069fe:	4b8d      	ldr	r3, [pc, #564]	@ (8006c34 <UART_SetConfig+0x2d0>)
 8006a00:	429a      	cmp	r2, r3
 8006a02:	d104      	bne.n	8006a0e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006a04:	f7fe fb88 	bl	8005118 <HAL_RCC_GetPCLK2Freq>
 8006a08:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006a0c:	e003      	b.n	8006a16 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006a0e:	f7fe fb6f 	bl	80050f0 <HAL_RCC_GetPCLK1Freq>
 8006a12:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a1a:	69db      	ldr	r3, [r3, #28]
 8006a1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a20:	f040 810c 	bne.w	8006c3c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006a24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a28:	2200      	movs	r2, #0
 8006a2a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006a2e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006a32:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006a36:	4622      	mov	r2, r4
 8006a38:	462b      	mov	r3, r5
 8006a3a:	1891      	adds	r1, r2, r2
 8006a3c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006a3e:	415b      	adcs	r3, r3
 8006a40:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006a42:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006a46:	4621      	mov	r1, r4
 8006a48:	eb12 0801 	adds.w	r8, r2, r1
 8006a4c:	4629      	mov	r1, r5
 8006a4e:	eb43 0901 	adc.w	r9, r3, r1
 8006a52:	f04f 0200 	mov.w	r2, #0
 8006a56:	f04f 0300 	mov.w	r3, #0
 8006a5a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006a5e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006a62:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006a66:	4690      	mov	r8, r2
 8006a68:	4699      	mov	r9, r3
 8006a6a:	4623      	mov	r3, r4
 8006a6c:	eb18 0303 	adds.w	r3, r8, r3
 8006a70:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006a74:	462b      	mov	r3, r5
 8006a76:	eb49 0303 	adc.w	r3, r9, r3
 8006a7a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006a7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	2200      	movs	r2, #0
 8006a86:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006a8a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006a8e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006a92:	460b      	mov	r3, r1
 8006a94:	18db      	adds	r3, r3, r3
 8006a96:	653b      	str	r3, [r7, #80]	@ 0x50
 8006a98:	4613      	mov	r3, r2
 8006a9a:	eb42 0303 	adc.w	r3, r2, r3
 8006a9e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006aa0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006aa4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006aa8:	f7fa f8d0 	bl	8000c4c <__aeabi_uldivmod>
 8006aac:	4602      	mov	r2, r0
 8006aae:	460b      	mov	r3, r1
 8006ab0:	4b61      	ldr	r3, [pc, #388]	@ (8006c38 <UART_SetConfig+0x2d4>)
 8006ab2:	fba3 2302 	umull	r2, r3, r3, r2
 8006ab6:	095b      	lsrs	r3, r3, #5
 8006ab8:	011c      	lsls	r4, r3, #4
 8006aba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006abe:	2200      	movs	r2, #0
 8006ac0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006ac4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006ac8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006acc:	4642      	mov	r2, r8
 8006ace:	464b      	mov	r3, r9
 8006ad0:	1891      	adds	r1, r2, r2
 8006ad2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006ad4:	415b      	adcs	r3, r3
 8006ad6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ad8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006adc:	4641      	mov	r1, r8
 8006ade:	eb12 0a01 	adds.w	sl, r2, r1
 8006ae2:	4649      	mov	r1, r9
 8006ae4:	eb43 0b01 	adc.w	fp, r3, r1
 8006ae8:	f04f 0200 	mov.w	r2, #0
 8006aec:	f04f 0300 	mov.w	r3, #0
 8006af0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006af4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006af8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006afc:	4692      	mov	sl, r2
 8006afe:	469b      	mov	fp, r3
 8006b00:	4643      	mov	r3, r8
 8006b02:	eb1a 0303 	adds.w	r3, sl, r3
 8006b06:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006b0a:	464b      	mov	r3, r9
 8006b0c:	eb4b 0303 	adc.w	r3, fp, r3
 8006b10:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006b14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006b20:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006b24:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006b28:	460b      	mov	r3, r1
 8006b2a:	18db      	adds	r3, r3, r3
 8006b2c:	643b      	str	r3, [r7, #64]	@ 0x40
 8006b2e:	4613      	mov	r3, r2
 8006b30:	eb42 0303 	adc.w	r3, r2, r3
 8006b34:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b36:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006b3a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006b3e:	f7fa f885 	bl	8000c4c <__aeabi_uldivmod>
 8006b42:	4602      	mov	r2, r0
 8006b44:	460b      	mov	r3, r1
 8006b46:	4611      	mov	r1, r2
 8006b48:	4b3b      	ldr	r3, [pc, #236]	@ (8006c38 <UART_SetConfig+0x2d4>)
 8006b4a:	fba3 2301 	umull	r2, r3, r3, r1
 8006b4e:	095b      	lsrs	r3, r3, #5
 8006b50:	2264      	movs	r2, #100	@ 0x64
 8006b52:	fb02 f303 	mul.w	r3, r2, r3
 8006b56:	1acb      	subs	r3, r1, r3
 8006b58:	00db      	lsls	r3, r3, #3
 8006b5a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006b5e:	4b36      	ldr	r3, [pc, #216]	@ (8006c38 <UART_SetConfig+0x2d4>)
 8006b60:	fba3 2302 	umull	r2, r3, r3, r2
 8006b64:	095b      	lsrs	r3, r3, #5
 8006b66:	005b      	lsls	r3, r3, #1
 8006b68:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006b6c:	441c      	add	r4, r3
 8006b6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b72:	2200      	movs	r2, #0
 8006b74:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006b78:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006b7c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006b80:	4642      	mov	r2, r8
 8006b82:	464b      	mov	r3, r9
 8006b84:	1891      	adds	r1, r2, r2
 8006b86:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006b88:	415b      	adcs	r3, r3
 8006b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b8c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006b90:	4641      	mov	r1, r8
 8006b92:	1851      	adds	r1, r2, r1
 8006b94:	6339      	str	r1, [r7, #48]	@ 0x30
 8006b96:	4649      	mov	r1, r9
 8006b98:	414b      	adcs	r3, r1
 8006b9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b9c:	f04f 0200 	mov.w	r2, #0
 8006ba0:	f04f 0300 	mov.w	r3, #0
 8006ba4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006ba8:	4659      	mov	r1, fp
 8006baa:	00cb      	lsls	r3, r1, #3
 8006bac:	4651      	mov	r1, sl
 8006bae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006bb2:	4651      	mov	r1, sl
 8006bb4:	00ca      	lsls	r2, r1, #3
 8006bb6:	4610      	mov	r0, r2
 8006bb8:	4619      	mov	r1, r3
 8006bba:	4603      	mov	r3, r0
 8006bbc:	4642      	mov	r2, r8
 8006bbe:	189b      	adds	r3, r3, r2
 8006bc0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006bc4:	464b      	mov	r3, r9
 8006bc6:	460a      	mov	r2, r1
 8006bc8:	eb42 0303 	adc.w	r3, r2, r3
 8006bcc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006bd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006bdc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006be0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006be4:	460b      	mov	r3, r1
 8006be6:	18db      	adds	r3, r3, r3
 8006be8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006bea:	4613      	mov	r3, r2
 8006bec:	eb42 0303 	adc.w	r3, r2, r3
 8006bf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006bf2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006bf6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006bfa:	f7fa f827 	bl	8000c4c <__aeabi_uldivmod>
 8006bfe:	4602      	mov	r2, r0
 8006c00:	460b      	mov	r3, r1
 8006c02:	4b0d      	ldr	r3, [pc, #52]	@ (8006c38 <UART_SetConfig+0x2d4>)
 8006c04:	fba3 1302 	umull	r1, r3, r3, r2
 8006c08:	095b      	lsrs	r3, r3, #5
 8006c0a:	2164      	movs	r1, #100	@ 0x64
 8006c0c:	fb01 f303 	mul.w	r3, r1, r3
 8006c10:	1ad3      	subs	r3, r2, r3
 8006c12:	00db      	lsls	r3, r3, #3
 8006c14:	3332      	adds	r3, #50	@ 0x32
 8006c16:	4a08      	ldr	r2, [pc, #32]	@ (8006c38 <UART_SetConfig+0x2d4>)
 8006c18:	fba2 2303 	umull	r2, r3, r2, r3
 8006c1c:	095b      	lsrs	r3, r3, #5
 8006c1e:	f003 0207 	and.w	r2, r3, #7
 8006c22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4422      	add	r2, r4
 8006c2a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006c2c:	e106      	b.n	8006e3c <UART_SetConfig+0x4d8>
 8006c2e:	bf00      	nop
 8006c30:	40011000 	.word	0x40011000
 8006c34:	40011400 	.word	0x40011400
 8006c38:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006c3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c40:	2200      	movs	r2, #0
 8006c42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006c46:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006c4a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006c4e:	4642      	mov	r2, r8
 8006c50:	464b      	mov	r3, r9
 8006c52:	1891      	adds	r1, r2, r2
 8006c54:	6239      	str	r1, [r7, #32]
 8006c56:	415b      	adcs	r3, r3
 8006c58:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c5a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006c5e:	4641      	mov	r1, r8
 8006c60:	1854      	adds	r4, r2, r1
 8006c62:	4649      	mov	r1, r9
 8006c64:	eb43 0501 	adc.w	r5, r3, r1
 8006c68:	f04f 0200 	mov.w	r2, #0
 8006c6c:	f04f 0300 	mov.w	r3, #0
 8006c70:	00eb      	lsls	r3, r5, #3
 8006c72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006c76:	00e2      	lsls	r2, r4, #3
 8006c78:	4614      	mov	r4, r2
 8006c7a:	461d      	mov	r5, r3
 8006c7c:	4643      	mov	r3, r8
 8006c7e:	18e3      	adds	r3, r4, r3
 8006c80:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006c84:	464b      	mov	r3, r9
 8006c86:	eb45 0303 	adc.w	r3, r5, r3
 8006c8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006c8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	2200      	movs	r2, #0
 8006c96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006c9a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006c9e:	f04f 0200 	mov.w	r2, #0
 8006ca2:	f04f 0300 	mov.w	r3, #0
 8006ca6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006caa:	4629      	mov	r1, r5
 8006cac:	008b      	lsls	r3, r1, #2
 8006cae:	4621      	mov	r1, r4
 8006cb0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006cb4:	4621      	mov	r1, r4
 8006cb6:	008a      	lsls	r2, r1, #2
 8006cb8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006cbc:	f7f9 ffc6 	bl	8000c4c <__aeabi_uldivmod>
 8006cc0:	4602      	mov	r2, r0
 8006cc2:	460b      	mov	r3, r1
 8006cc4:	4b60      	ldr	r3, [pc, #384]	@ (8006e48 <UART_SetConfig+0x4e4>)
 8006cc6:	fba3 2302 	umull	r2, r3, r3, r2
 8006cca:	095b      	lsrs	r3, r3, #5
 8006ccc:	011c      	lsls	r4, r3, #4
 8006cce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006cd8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006cdc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006ce0:	4642      	mov	r2, r8
 8006ce2:	464b      	mov	r3, r9
 8006ce4:	1891      	adds	r1, r2, r2
 8006ce6:	61b9      	str	r1, [r7, #24]
 8006ce8:	415b      	adcs	r3, r3
 8006cea:	61fb      	str	r3, [r7, #28]
 8006cec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006cf0:	4641      	mov	r1, r8
 8006cf2:	1851      	adds	r1, r2, r1
 8006cf4:	6139      	str	r1, [r7, #16]
 8006cf6:	4649      	mov	r1, r9
 8006cf8:	414b      	adcs	r3, r1
 8006cfa:	617b      	str	r3, [r7, #20]
 8006cfc:	f04f 0200 	mov.w	r2, #0
 8006d00:	f04f 0300 	mov.w	r3, #0
 8006d04:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006d08:	4659      	mov	r1, fp
 8006d0a:	00cb      	lsls	r3, r1, #3
 8006d0c:	4651      	mov	r1, sl
 8006d0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d12:	4651      	mov	r1, sl
 8006d14:	00ca      	lsls	r2, r1, #3
 8006d16:	4610      	mov	r0, r2
 8006d18:	4619      	mov	r1, r3
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	4642      	mov	r2, r8
 8006d1e:	189b      	adds	r3, r3, r2
 8006d20:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006d24:	464b      	mov	r3, r9
 8006d26:	460a      	mov	r2, r1
 8006d28:	eb42 0303 	adc.w	r3, r2, r3
 8006d2c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006d30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	2200      	movs	r2, #0
 8006d38:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006d3a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006d3c:	f04f 0200 	mov.w	r2, #0
 8006d40:	f04f 0300 	mov.w	r3, #0
 8006d44:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006d48:	4649      	mov	r1, r9
 8006d4a:	008b      	lsls	r3, r1, #2
 8006d4c:	4641      	mov	r1, r8
 8006d4e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006d52:	4641      	mov	r1, r8
 8006d54:	008a      	lsls	r2, r1, #2
 8006d56:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006d5a:	f7f9 ff77 	bl	8000c4c <__aeabi_uldivmod>
 8006d5e:	4602      	mov	r2, r0
 8006d60:	460b      	mov	r3, r1
 8006d62:	4611      	mov	r1, r2
 8006d64:	4b38      	ldr	r3, [pc, #224]	@ (8006e48 <UART_SetConfig+0x4e4>)
 8006d66:	fba3 2301 	umull	r2, r3, r3, r1
 8006d6a:	095b      	lsrs	r3, r3, #5
 8006d6c:	2264      	movs	r2, #100	@ 0x64
 8006d6e:	fb02 f303 	mul.w	r3, r2, r3
 8006d72:	1acb      	subs	r3, r1, r3
 8006d74:	011b      	lsls	r3, r3, #4
 8006d76:	3332      	adds	r3, #50	@ 0x32
 8006d78:	4a33      	ldr	r2, [pc, #204]	@ (8006e48 <UART_SetConfig+0x4e4>)
 8006d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8006d7e:	095b      	lsrs	r3, r3, #5
 8006d80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006d84:	441c      	add	r4, r3
 8006d86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	673b      	str	r3, [r7, #112]	@ 0x70
 8006d8e:	677a      	str	r2, [r7, #116]	@ 0x74
 8006d90:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006d94:	4642      	mov	r2, r8
 8006d96:	464b      	mov	r3, r9
 8006d98:	1891      	adds	r1, r2, r2
 8006d9a:	60b9      	str	r1, [r7, #8]
 8006d9c:	415b      	adcs	r3, r3
 8006d9e:	60fb      	str	r3, [r7, #12]
 8006da0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006da4:	4641      	mov	r1, r8
 8006da6:	1851      	adds	r1, r2, r1
 8006da8:	6039      	str	r1, [r7, #0]
 8006daa:	4649      	mov	r1, r9
 8006dac:	414b      	adcs	r3, r1
 8006dae:	607b      	str	r3, [r7, #4]
 8006db0:	f04f 0200 	mov.w	r2, #0
 8006db4:	f04f 0300 	mov.w	r3, #0
 8006db8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006dbc:	4659      	mov	r1, fp
 8006dbe:	00cb      	lsls	r3, r1, #3
 8006dc0:	4651      	mov	r1, sl
 8006dc2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006dc6:	4651      	mov	r1, sl
 8006dc8:	00ca      	lsls	r2, r1, #3
 8006dca:	4610      	mov	r0, r2
 8006dcc:	4619      	mov	r1, r3
 8006dce:	4603      	mov	r3, r0
 8006dd0:	4642      	mov	r2, r8
 8006dd2:	189b      	adds	r3, r3, r2
 8006dd4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006dd6:	464b      	mov	r3, r9
 8006dd8:	460a      	mov	r2, r1
 8006dda:	eb42 0303 	adc.w	r3, r2, r3
 8006dde:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006de4:	685b      	ldr	r3, [r3, #4]
 8006de6:	2200      	movs	r2, #0
 8006de8:	663b      	str	r3, [r7, #96]	@ 0x60
 8006dea:	667a      	str	r2, [r7, #100]	@ 0x64
 8006dec:	f04f 0200 	mov.w	r2, #0
 8006df0:	f04f 0300 	mov.w	r3, #0
 8006df4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006df8:	4649      	mov	r1, r9
 8006dfa:	008b      	lsls	r3, r1, #2
 8006dfc:	4641      	mov	r1, r8
 8006dfe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e02:	4641      	mov	r1, r8
 8006e04:	008a      	lsls	r2, r1, #2
 8006e06:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006e0a:	f7f9 ff1f 	bl	8000c4c <__aeabi_uldivmod>
 8006e0e:	4602      	mov	r2, r0
 8006e10:	460b      	mov	r3, r1
 8006e12:	4b0d      	ldr	r3, [pc, #52]	@ (8006e48 <UART_SetConfig+0x4e4>)
 8006e14:	fba3 1302 	umull	r1, r3, r3, r2
 8006e18:	095b      	lsrs	r3, r3, #5
 8006e1a:	2164      	movs	r1, #100	@ 0x64
 8006e1c:	fb01 f303 	mul.w	r3, r1, r3
 8006e20:	1ad3      	subs	r3, r2, r3
 8006e22:	011b      	lsls	r3, r3, #4
 8006e24:	3332      	adds	r3, #50	@ 0x32
 8006e26:	4a08      	ldr	r2, [pc, #32]	@ (8006e48 <UART_SetConfig+0x4e4>)
 8006e28:	fba2 2303 	umull	r2, r3, r2, r3
 8006e2c:	095b      	lsrs	r3, r3, #5
 8006e2e:	f003 020f 	and.w	r2, r3, #15
 8006e32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4422      	add	r2, r4
 8006e3a:	609a      	str	r2, [r3, #8]
}
 8006e3c:	bf00      	nop
 8006e3e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006e42:	46bd      	mov	sp, r7
 8006e44:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006e48:	51eb851f 	.word	0x51eb851f

08006e4c <HAL_USART_Init>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b082      	sub	sp, #8
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d101      	bne.n	8006e5e <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	e033      	b.n	8006ec6 <HAL_USART_Init+0x7a>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e64:	b2db      	uxtb	r3, r3
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d106      	bne.n	8006e78 <HAL_USART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 8006e72:	6878      	ldr	r0, [r7, #4]
 8006e74:	f7fb ff3e 	bl	8002cf4 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2202      	movs	r2, #2
 8006e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the USART Communication parameters */
  USART_SetConfig(husart);
 8006e80:	6878      	ldr	r0, [r7, #4]
 8006e82:	f000 fc9f 	bl	80077c4 <USART_SetConfig>

  /* In USART mode, the following bits must be kept cleared:
     - LINEN bit in the USART_CR2 register
     - HDSEL, SCEN and IREN bits in the USART_CR3 register */
  CLEAR_BIT(husart->Instance->CR2, USART_CR2_LINEN);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	691a      	ldr	r2, [r3, #16]
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006e94:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	695a      	ldr	r2, [r3, #20]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006ea4:	615a      	str	r2, [r3, #20]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	68da      	ldr	r2, [r3, #12]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006eb4:	60da      	str	r2, [r3, #12]

  /* Initialize the USART state */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	641a      	str	r2, [r3, #64]	@ 0x40
  husart->State = HAL_USART_STATE_READY;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ec4:	2300      	movs	r3, #0
}
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	3708      	adds	r7, #8
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd80      	pop	{r7, pc}
	...

08006ed0 <HAL_USART_Transmit_DMA>:
  * @param  pTxData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size    Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit_DMA(USART_HandleTypeDef *husart, const uint8_t *pTxData, uint16_t Size)
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b086      	sub	sp, #24
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	60f8      	str	r0, [r7, #12]
 8006ed8:	60b9      	str	r1, [r7, #8]
 8006eda:	4613      	mov	r3, r2
 8006edc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8006ede:	2300      	movs	r3, #0
 8006ee0:	75fb      	strb	r3, [r7, #23]
  const uint32_t *tmp;

  if (husart->State == HAL_USART_STATE_READY)
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ee8:	b2db      	uxtb	r3, r3
 8006eea:	2b01      	cmp	r3, #1
 8006eec:	d165      	bne.n	8006fba <HAL_USART_Transmit_DMA+0xea>
  {
    if ((pTxData == NULL) || (Size == 0))
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d002      	beq.n	8006efa <HAL_USART_Transmit_DMA+0x2a>
 8006ef4:	88fb      	ldrh	r3, [r7, #6]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d101      	bne.n	8006efe <HAL_USART_Transmit_DMA+0x2e>
    {
      return HAL_ERROR;
 8006efa:	2301      	movs	r3, #1
 8006efc:	e05e      	b.n	8006fbc <HAL_USART_Transmit_DMA+0xec>
    }
    /* Process Locked */
    __HAL_LOCK(husart);
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f04:	2b01      	cmp	r3, #1
 8006f06:	d101      	bne.n	8006f0c <HAL_USART_Transmit_DMA+0x3c>
 8006f08:	2302      	movs	r3, #2
 8006f0a:	e057      	b.n	8006fbc <HAL_USART_Transmit_DMA+0xec>
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	2201      	movs	r2, #1
 8006f10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    husart->pTxBuffPtr = pTxData;
 8006f14:	68ba      	ldr	r2, [r7, #8]
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	625a      	str	r2, [r3, #36]	@ 0x24
    husart->TxXferSize = Size;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	88fa      	ldrh	r2, [r7, #6]
 8006f1e:	851a      	strh	r2, [r3, #40]	@ 0x28
    husart->TxXferCount = Size;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	88fa      	ldrh	r2, [r7, #6]
 8006f24:	855a      	strh	r2, [r3, #42]	@ 0x2a

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	641a      	str	r2, [r3, #64]	@ 0x40
    husart->State = HAL_USART_STATE_BUSY_TX;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	2212      	movs	r2, #18
 8006f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Set the USART DMA transfer complete callback */
    husart->hdmatx->XferCpltCallback = USART_DMATransmitCplt;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f38:	4a22      	ldr	r2, [pc, #136]	@ (8006fc4 <HAL_USART_Transmit_DMA+0xf4>)
 8006f3a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the USART DMA Half transfer complete callback */
    husart->hdmatx->XferHalfCpltCallback = USART_DMATxHalfCplt;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f40:	4a21      	ldr	r2, [pc, #132]	@ (8006fc8 <HAL_USART_Transmit_DMA+0xf8>)
 8006f42:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    husart->hdmatx->XferErrorCallback = USART_DMAError;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f48:	4a20      	ldr	r2, [pc, #128]	@ (8006fcc <HAL_USART_Transmit_DMA+0xfc>)
 8006f4a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    husart->hdmatx->XferAbortCallback = NULL;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f50:	2200      	movs	r2, #0
 8006f52:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the USART transmit DMA stream */
    tmp = (const uint32_t *)&pTxData;
 8006f54:	f107 0308 	add.w	r3, r7, #8
 8006f58:	613b      	str	r3, [r7, #16]
    status = HAL_DMA_Start_IT(husart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&husart->Instance->DR, Size);
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	6819      	ldr	r1, [r3, #0]
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	3304      	adds	r3, #4
 8006f68:	461a      	mov	r2, r3
 8006f6a:	88fb      	ldrh	r3, [r7, #6]
 8006f6c:	f7fc ff6e 	bl	8003e4c <HAL_DMA_Start_IT>
 8006f70:	4603      	mov	r3, r0
 8006f72:	75fb      	strb	r3, [r7, #23]
    if (status == HAL_OK)
 8006f74:	7dfb      	ldrb	r3, [r7, #23]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d112      	bne.n	8006fa0 <HAL_USART_Transmit_DMA+0xd0>
    {
      /* Clear the TC flag in the SR register by writing 0 to it */
      __HAL_USART_CLEAR_FLAG(husart, USART_FLAG_TC);
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006f82:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(husart);
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	2200      	movs	r2, #0
 8006f88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /* Enable the DMA transfer for transmit request by setting the DMAT bit
      in the USART CR3 register */
      SET_BIT(husart->Instance->CR3, USART_CR3_DMAT);
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	695a      	ldr	r2, [r3, #20]
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006f9a:	615a      	str	r2, [r3, #20]

      return HAL_OK;
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	e00d      	b.n	8006fbc <HAL_USART_Transmit_DMA+0xec>
    }
    else
    {
      /* Set error code to DMA */
      husart->ErrorCode = HAL_USART_ERROR_DMA;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2210      	movs	r2, #16
 8006fa4:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(husart);
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /* Restore husart->State to ready */
      husart->State = HAL_USART_STATE_READY;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2201      	movs	r2, #1
 8006fb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      return HAL_ERROR;
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	e000      	b.n	8006fbc <HAL_USART_Transmit_DMA+0xec>
    }
  }
  else
  {
    return HAL_BUSY;
 8006fba:	2302      	movs	r3, #2
  }
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	3718      	adds	r7, #24
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}
 8006fc4:	0800728d 	.word	0x0800728d
 8006fc8:	080072f7 	.word	0x080072f7
 8006fcc:	08007313 	.word	0x08007313

08006fd0 <HAL_USART_IRQHandler>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
void HAL_USART_IRQHandler(USART_HandleTypeDef *husart)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b088      	sub	sp, #32
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(husart->Instance->SR);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its   = READ_REG(husart->Instance->CR1);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	68db      	ldr	r3, [r3, #12]
 8006fe6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its   = READ_REG(husart->Instance->CR3);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	695b      	ldr	r3, [r3, #20]
 8006fee:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006ff8:	69fb      	ldr	r3, [r7, #28]
 8006ffa:	f003 030f 	and.w	r3, r3, #15
 8006ffe:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d117      	bne.n	8007036 <HAL_USART_IRQHandler+0x66>
  {
    /* USART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007006:	69fb      	ldr	r3, [r7, #28]
 8007008:	f003 0320 	and.w	r3, r3, #32
 800700c:	2b00      	cmp	r3, #0
 800700e:	d012      	beq.n	8007036 <HAL_USART_IRQHandler+0x66>
 8007010:	69bb      	ldr	r3, [r7, #24]
 8007012:	f003 0320 	and.w	r3, r3, #32
 8007016:	2b00      	cmp	r3, #0
 8007018:	d00d      	beq.n	8007036 <HAL_USART_IRQHandler+0x66>
    {
      if (husart->State == HAL_USART_STATE_BUSY_RX)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007020:	b2db      	uxtb	r3, r3
 8007022:	2b22      	cmp	r3, #34	@ 0x22
 8007024:	d103      	bne.n	800702e <HAL_USART_IRQHandler+0x5e>
      {
        USART_Receive_IT(husart);
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	f000 fa79 	bl	800751e <USART_Receive_IT>
      }
      else
      {
        USART_TransmitReceive_IT(husart);
      }
      return;
 800702c:	e0e9      	b.n	8007202 <HAL_USART_IRQHandler+0x232>
        USART_TransmitReceive_IT(husart);
 800702e:	6878      	ldr	r0, [r7, #4]
 8007030:	f000 fafb 	bl	800762a <USART_TransmitReceive_IT>
      return;
 8007034:	e0e5      	b.n	8007202 <HAL_USART_IRQHandler+0x232>
    }
  }
  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007036:	693b      	ldr	r3, [r7, #16]
 8007038:	2b00      	cmp	r3, #0
 800703a:	f000 80bb 	beq.w	80071b4 <HAL_USART_IRQHandler+0x1e4>
 800703e:	697b      	ldr	r3, [r7, #20]
 8007040:	f003 0301 	and.w	r3, r3, #1
 8007044:	2b00      	cmp	r3, #0
 8007046:	d105      	bne.n	8007054 <HAL_USART_IRQHandler+0x84>
 8007048:	69bb      	ldr	r3, [r7, #24]
 800704a:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800704e:	2b00      	cmp	r3, #0
 8007050:	f000 80b0 	beq.w	80071b4 <HAL_USART_IRQHandler+0x1e4>
  {
    /* USART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007054:	69fb      	ldr	r3, [r7, #28]
 8007056:	f003 0301 	and.w	r3, r3, #1
 800705a:	2b00      	cmp	r3, #0
 800705c:	d00a      	beq.n	8007074 <HAL_USART_IRQHandler+0xa4>
 800705e:	69bb      	ldr	r3, [r7, #24]
 8007060:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007064:	2b00      	cmp	r3, #0
 8007066:	d005      	beq.n	8007074 <HAL_USART_IRQHandler+0xa4>
    {
      husart->ErrorCode |= HAL_USART_ERROR_PE;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800706c:	f043 0201 	orr.w	r2, r3, #1
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* USART noise error interrupt occurred --------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007074:	69fb      	ldr	r3, [r7, #28]
 8007076:	f003 0304 	and.w	r3, r3, #4
 800707a:	2b00      	cmp	r3, #0
 800707c:	d00a      	beq.n	8007094 <HAL_USART_IRQHandler+0xc4>
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	f003 0301 	and.w	r3, r3, #1
 8007084:	2b00      	cmp	r3, #0
 8007086:	d005      	beq.n	8007094 <HAL_USART_IRQHandler+0xc4>
    {
      husart->ErrorCode |= HAL_USART_ERROR_NE;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800708c:	f043 0202 	orr.w	r2, r3, #2
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* USART frame error interrupt occurred --------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007094:	69fb      	ldr	r3, [r7, #28]
 8007096:	f003 0302 	and.w	r3, r3, #2
 800709a:	2b00      	cmp	r3, #0
 800709c:	d00a      	beq.n	80070b4 <HAL_USART_IRQHandler+0xe4>
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	f003 0301 	and.w	r3, r3, #1
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d005      	beq.n	80070b4 <HAL_USART_IRQHandler+0xe4>
    {
      husart->ErrorCode |= HAL_USART_ERROR_FE;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070ac:	f043 0204 	orr.w	r2, r3, #4
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* USART Over-Run interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80070b4:	69fb      	ldr	r3, [r7, #28]
 80070b6:	f003 0308 	and.w	r3, r3, #8
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d00f      	beq.n	80070de <HAL_USART_IRQHandler+0x10e>
 80070be:	69bb      	ldr	r3, [r7, #24]
 80070c0:	f003 0320 	and.w	r3, r3, #32
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d104      	bne.n	80070d2 <HAL_USART_IRQHandler+0x102>
 80070c8:	697b      	ldr	r3, [r7, #20]
 80070ca:	f003 0301 	and.w	r3, r3, #1
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d005      	beq.n	80070de <HAL_USART_IRQHandler+0x10e>
    {
      husart->ErrorCode |= HAL_USART_ERROR_ORE;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070d6:	f043 0208 	orr.w	r2, r3, #8
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    if (husart->ErrorCode != HAL_USART_ERROR_NONE)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	f000 808c 	beq.w	8007200 <HAL_USART_IRQHandler+0x230>
    {
      /* USART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80070e8:	69fb      	ldr	r3, [r7, #28]
 80070ea:	f003 0320 	and.w	r3, r3, #32
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d011      	beq.n	8007116 <HAL_USART_IRQHandler+0x146>
 80070f2:	69bb      	ldr	r3, [r7, #24]
 80070f4:	f003 0320 	and.w	r3, r3, #32
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d00c      	beq.n	8007116 <HAL_USART_IRQHandler+0x146>
      {
        if (husart->State == HAL_USART_STATE_BUSY_RX)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007102:	b2db      	uxtb	r3, r3
 8007104:	2b22      	cmp	r3, #34	@ 0x22
 8007106:	d103      	bne.n	8007110 <HAL_USART_IRQHandler+0x140>
        {
          USART_Receive_IT(husart);
 8007108:	6878      	ldr	r0, [r7, #4]
 800710a:	f000 fa08 	bl	800751e <USART_Receive_IT>
 800710e:	e002      	b.n	8007116 <HAL_USART_IRQHandler+0x146>
        }
        else
        {
          USART_TransmitReceive_IT(husart);
 8007110:	6878      	ldr	r0, [r7, #4]
 8007112:	f000 fa8a 	bl	800762a <USART_TransmitReceive_IT>
        }
      }
      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
      consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	695b      	ldr	r3, [r3, #20]
 800711c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007120:	2b40      	cmp	r3, #64	@ 0x40
 8007122:	bf0c      	ite	eq
 8007124:	2301      	moveq	r3, #1
 8007126:	2300      	movne	r3, #0
 8007128:	b2db      	uxtb	r3, r3
 800712a:	60fb      	str	r3, [r7, #12]
      if (((husart->ErrorCode & HAL_USART_ERROR_ORE) != RESET) || dmarequest)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007130:	f003 0308 	and.w	r3, r3, #8
 8007134:	2b00      	cmp	r3, #0
 8007136:	d102      	bne.n	800713e <HAL_USART_IRQHandler+0x16e>
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d031      	beq.n	80071a2 <HAL_USART_IRQHandler+0x1d2>
      {
        /* Set the USART state ready to be able to start again the process,
        Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        USART_EndRxTransfer(husart);
 800713e:	6878      	ldr	r0, [r7, #4]
 8007140:	f000 f94b 	bl	80073da <USART_EndRxTransfer>

        /* Disable the USART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	695b      	ldr	r3, [r3, #20]
 800714a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800714e:	2b40      	cmp	r3, #64	@ 0x40
 8007150:	d123      	bne.n	800719a <HAL_USART_IRQHandler+0x1ca>
        {
          CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	695a      	ldr	r2, [r3, #20]
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007160:	615a      	str	r2, [r3, #20]

          /* Abort the USART DMA Rx channel */
          if (husart->hdmarx != NULL)
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007166:	2b00      	cmp	r3, #0
 8007168:	d013      	beq.n	8007192 <HAL_USART_IRQHandler+0x1c2>
          {
            /* Set the USART DMA Abort callback :
            will lead to call HAL_USART_ErrorCallback() at end of DMA abort procedure */
            husart->hdmarx->XferAbortCallback = USART_DMAAbortOnError;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800716e:	4a26      	ldr	r2, [pc, #152]	@ (8007208 <HAL_USART_IRQHandler+0x238>)
 8007170:	651a      	str	r2, [r3, #80]	@ 0x50

            if (HAL_DMA_Abort_IT(husart->hdmarx) != HAL_OK)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007176:	4618      	mov	r0, r3
 8007178:	f7fc ff30 	bl	8003fdc <HAL_DMA_Abort_IT>
 800717c:	4603      	mov	r3, r0
 800717e:	2b00      	cmp	r3, #0
 8007180:	d016      	beq.n	80071b0 <HAL_USART_IRQHandler+0x1e0>
            {
              /* Call Directly XferAbortCallback function in case of error */
              husart->hdmarx->XferAbortCallback(husart->hdmarx);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007186:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007188:	687a      	ldr	r2, [r7, #4]
 800718a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800718c:	4610      	mov	r0, r2
 800718e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8007190:	e00e      	b.n	80071b0 <HAL_USART_IRQHandler+0x1e0>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
            /* Call registered Error Callback */
            husart->ErrorCallback(husart);
#else
            /* Call legacy weak Error Callback */
            HAL_USART_ErrorCallback(husart);
 8007192:	6878      	ldr	r0, [r7, #4]
 8007194:	f000 f862 	bl	800725c <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8007198:	e00a      	b.n	80071b0 <HAL_USART_IRQHandler+0x1e0>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
          /* Call registered Error Callback */
          husart->ErrorCallback(husart);
#else
          /* Call legacy weak Error Callback */
          HAL_USART_ErrorCallback(husart);
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f000 f85e 	bl	800725c <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 80071a0:	e006      	b.n	80071b0 <HAL_USART_IRQHandler+0x1e0>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
        /* Call registered Error Callback */
        husart->ErrorCallback(husart);
#else
        /* Call legacy weak Error Callback */
        HAL_USART_ErrorCallback(husart);
 80071a2:	6878      	ldr	r0, [r7, #4]
 80071a4:	f000 f85a 	bl	800725c <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
        husart->ErrorCode = HAL_USART_ERROR_NONE;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2200      	movs	r2, #0
 80071ac:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 80071ae:	e027      	b.n	8007200 <HAL_USART_IRQHandler+0x230>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 80071b0:	bf00      	nop
    return;
 80071b2:	e025      	b.n	8007200 <HAL_USART_IRQHandler+0x230>
  }

  /* USART in mode Transmitter -----------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80071b4:	69fb      	ldr	r3, [r7, #28]
 80071b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d012      	beq.n	80071e4 <HAL_USART_IRQHandler+0x214>
 80071be:	69bb      	ldr	r3, [r7, #24]
 80071c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d00d      	beq.n	80071e4 <HAL_USART_IRQHandler+0x214>
  {
    if (husart->State == HAL_USART_STATE_BUSY_TX)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071ce:	b2db      	uxtb	r3, r3
 80071d0:	2b12      	cmp	r3, #18
 80071d2:	d103      	bne.n	80071dc <HAL_USART_IRQHandler+0x20c>
    {
      USART_Transmit_IT(husart);
 80071d4:	6878      	ldr	r0, [r7, #4]
 80071d6:	f000 f932 	bl	800743e <USART_Transmit_IT>
    }
    else
    {
      USART_TransmitReceive_IT(husart);
    }
    return;
 80071da:	e012      	b.n	8007202 <HAL_USART_IRQHandler+0x232>
      USART_TransmitReceive_IT(husart);
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	f000 fa24 	bl	800762a <USART_TransmitReceive_IT>
    return;
 80071e2:	e00e      	b.n	8007202 <HAL_USART_IRQHandler+0x232>
  }

  /* USART in mode Transmitter (transmission end) ----------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80071e4:	69fb      	ldr	r3, [r7, #28]
 80071e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d009      	beq.n	8007202 <HAL_USART_IRQHandler+0x232>
 80071ee:	69bb      	ldr	r3, [r7, #24]
 80071f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d004      	beq.n	8007202 <HAL_USART_IRQHandler+0x232>
  {
    USART_EndTransmit_IT(husart);
 80071f8:	6878      	ldr	r0, [r7, #4]
 80071fa:	f000 f970 	bl	80074de <USART_EndTransmit_IT>
    return;
 80071fe:	e000      	b.n	8007202 <HAL_USART_IRQHandler+0x232>
    return;
 8007200:	bf00      	nop
  }
}
 8007202:	3720      	adds	r7, #32
 8007204:	46bd      	mov	sp, r7
 8007206:	bd80      	pop	{r7, pc}
 8007208:	08007417 	.word	0x08007417

0800720c <HAL_USART_TxCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart)
{
 800720c:	b480      	push	{r7}
 800720e:	b083      	sub	sp, #12
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxCpltCallback could be implemented in the user file
   */
}
 8007214:	bf00      	nop
 8007216:	370c      	adds	r7, #12
 8007218:	46bd      	mov	sp, r7
 800721a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721e:	4770      	bx	lr

08007220 <HAL_USART_TxHalfCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_TxHalfCpltCallback(USART_HandleTypeDef *husart)
{
 8007220:	b480      	push	{r7}
 8007222:	b083      	sub	sp, #12
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007228:	bf00      	nop
 800722a:	370c      	adds	r7, #12
 800722c:	46bd      	mov	sp, r7
 800722e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007232:	4770      	bx	lr

08007234 <HAL_USART_RxCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_RxCpltCallback(USART_HandleTypeDef *husart)
{
 8007234:	b480      	push	{r7}
 8007236:	b083      	sub	sp, #12
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_RxCpltCallback could be implemented in the user file
   */
}
 800723c:	bf00      	nop
 800723e:	370c      	adds	r7, #12
 8007240:	46bd      	mov	sp, r7
 8007242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007246:	4770      	bx	lr

08007248 <HAL_USART_TxRxCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart)
{
 8007248:	b480      	push	{r7}
 800724a:	b083      	sub	sp, #12
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxRxCpltCallback could be implemented in the user file
   */
}
 8007250:	bf00      	nop
 8007252:	370c      	adds	r7, #12
 8007254:	46bd      	mov	sp, r7
 8007256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725a:	4770      	bx	lr

0800725c <HAL_USART_ErrorCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_ErrorCallback(USART_HandleTypeDef *husart)
{
 800725c:	b480      	push	{r7}
 800725e:	b083      	sub	sp, #12
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_ErrorCallback could be implemented in the user file
   */
}
 8007264:	bf00      	nop
 8007266:	370c      	adds	r7, #12
 8007268:	46bd      	mov	sp, r7
 800726a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726e:	4770      	bx	lr

08007270 <HAL_USART_GetState>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL state
  */
HAL_USART_StateTypeDef HAL_USART_GetState(const USART_HandleTypeDef *husart)
{
 8007270:	b480      	push	{r7}
 8007272:	b083      	sub	sp, #12
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  return husart->State;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800727e:	b2db      	uxtb	r3, r3
}
 8007280:	4618      	mov	r0, r3
 8007282:	370c      	adds	r7, #12
 8007284:	46bd      	mov	sp, r7
 8007286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728a:	4770      	bx	lr

0800728c <USART_DMATransmitCplt>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void USART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b084      	sub	sp, #16
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007298:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d119      	bne.n	80072dc <USART_DMATransmitCplt+0x50>
  {
    husart->TxXferCount = 0U;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	2200      	movs	r2, #0
 80072ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (husart->State == HAL_USART_STATE_BUSY_TX)
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072b4:	b2db      	uxtb	r3, r3
 80072b6:	2b12      	cmp	r3, #18
 80072b8:	d119      	bne.n	80072ee <USART_DMATransmitCplt+0x62>
    {
      /* Disable the DMA transfer for transmit request by resetting the DMAT bit
         in the USART CR3 register */
      CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAT);
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	695a      	ldr	r2, [r3, #20]
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80072c8:	615a      	str	r2, [r3, #20]

      /* Enable the USART Transmit Complete Interrupt */
      SET_BIT(husart->Instance->CR1, USART_CR1_TCIE);
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	68da      	ldr	r2, [r3, #12]
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80072d8:	60da      	str	r2, [r3, #12]
      /* Call legacy weak Tx Complete Callback */
      HAL_USART_TxCpltCallback(husart);
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    }
  }
}
 80072da:	e008      	b.n	80072ee <USART_DMATransmitCplt+0x62>
    if (husart->State == HAL_USART_STATE_BUSY_TX)
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072e2:	b2db      	uxtb	r3, r3
 80072e4:	2b12      	cmp	r3, #18
 80072e6:	d102      	bne.n	80072ee <USART_DMATransmitCplt+0x62>
      HAL_USART_TxCpltCallback(husart);
 80072e8:	68f8      	ldr	r0, [r7, #12]
 80072ea:	f7ff ff8f 	bl	800720c <HAL_USART_TxCpltCallback>
}
 80072ee:	bf00      	nop
 80072f0:	3710      	adds	r7, #16
 80072f2:	46bd      	mov	sp, r7
 80072f4:	bd80      	pop	{r7, pc}

080072f6 <USART_DMATxHalfCplt>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void USART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80072f6:	b580      	push	{r7, lr}
 80072f8:	b084      	sub	sp, #16
 80072fa:	af00      	add	r7, sp, #0
 80072fc:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007302:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Tx Half Complete Callback */
  husart->TxHalfCpltCallback(husart);
#else
  /* Call legacy weak Tx Half Complete Callback */
  HAL_USART_TxHalfCpltCallback(husart);
 8007304:	68f8      	ldr	r0, [r7, #12]
 8007306:	f7ff ff8b 	bl	8007220 <HAL_USART_TxHalfCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 800730a:	bf00      	nop
 800730c:	3710      	adds	r7, #16
 800730e:	46bd      	mov	sp, r7
 8007310:	bd80      	pop	{r7, pc}

08007312 <USART_DMAError>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void USART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007312:	b580      	push	{r7, lr}
 8007314:	b084      	sub	sp, #16
 8007316:	af00      	add	r7, sp, #0
 8007318:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800731a:	2300      	movs	r3, #0
 800731c:	60fb      	str	r3, [r7, #12]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007322:	60bb      	str	r3, [r7, #8]
  husart->RxXferCount = 0x00U;
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	2200      	movs	r2, #0
 8007328:	865a      	strh	r2, [r3, #50]	@ 0x32
  husart->TxXferCount = 0x00U;
 800732a:	68bb      	ldr	r3, [r7, #8]
 800732c:	2200      	movs	r2, #0
 800732e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Stop USART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAT);
 8007330:	68bb      	ldr	r3, [r7, #8]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	695b      	ldr	r3, [r3, #20]
 8007336:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800733a:	2b80      	cmp	r3, #128	@ 0x80
 800733c:	bf0c      	ite	eq
 800733e:	2301      	moveq	r3, #1
 8007340:	2300      	movne	r3, #0
 8007342:	b2db      	uxtb	r3, r3
 8007344:	60fb      	str	r3, [r7, #12]
  if ((husart->State == HAL_USART_STATE_BUSY_TX) && dmarequest)
 8007346:	68bb      	ldr	r3, [r7, #8]
 8007348:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800734c:	b2db      	uxtb	r3, r3
 800734e:	2b12      	cmp	r3, #18
 8007350:	d105      	bne.n	800735e <USART_DMAError+0x4c>
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d002      	beq.n	800735e <USART_DMAError+0x4c>
  {
    USART_EndTxTransfer(husart);
 8007358:	68b8      	ldr	r0, [r7, #8]
 800735a:	f000 f828 	bl	80073ae <USART_EndTxTransfer>
  }

  /* Stop USART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR);
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	695b      	ldr	r3, [r3, #20]
 8007364:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007368:	2b40      	cmp	r3, #64	@ 0x40
 800736a:	bf0c      	ite	eq
 800736c:	2301      	moveq	r3, #1
 800736e:	2300      	movne	r3, #0
 8007370:	b2db      	uxtb	r3, r3
 8007372:	60fb      	str	r3, [r7, #12]
  if ((husart->State == HAL_USART_STATE_BUSY_RX) && dmarequest)
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800737a:	b2db      	uxtb	r3, r3
 800737c:	2b22      	cmp	r3, #34	@ 0x22
 800737e:	d105      	bne.n	800738c <USART_DMAError+0x7a>
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d002      	beq.n	800738c <USART_DMAError+0x7a>
  {
    USART_EndRxTransfer(husart);
 8007386:	68b8      	ldr	r0, [r7, #8]
 8007388:	f000 f827 	bl	80073da <USART_EndRxTransfer>
  }

  husart->ErrorCode |= HAL_USART_ERROR_DMA;
 800738c:	68bb      	ldr	r3, [r7, #8]
 800738e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007390:	f043 0210 	orr.w	r2, r3, #16
 8007394:	68bb      	ldr	r3, [r7, #8]
 8007396:	641a      	str	r2, [r3, #64]	@ 0x40
  husart->State = HAL_USART_STATE_READY;
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	2201      	movs	r2, #1
 800739c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 80073a0:	68b8      	ldr	r0, [r7, #8]
 80073a2:	f7ff ff5b 	bl	800725c <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 80073a6:	bf00      	nop
 80073a8:	3710      	adds	r7, #16
 80073aa:	46bd      	mov	sp, r7
 80073ac:	bd80      	pop	{r7, pc}

080073ae <USART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on USART peripheral (following error detection or Transmit completion).
  * @param  husart USART handle.
  * @retval None
  */
static void USART_EndTxTransfer(USART_HandleTypeDef *husart)
{
 80073ae:	b480      	push	{r7}
 80073b0:	b083      	sub	sp, #12
 80073b2:	af00      	add	r7, sp, #0
 80073b4:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	68da      	ldr	r2, [r3, #12]
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 80073c4:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore husart->State to Ready */
  husart->State = HAL_USART_STATE_READY;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2201      	movs	r2, #1
 80073ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 80073ce:	bf00      	nop
 80073d0:	370c      	adds	r7, #12
 80073d2:	46bd      	mov	sp, r7
 80073d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d8:	4770      	bx	lr

080073da <USART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on USART peripheral (following error detection or Reception completion).
  * @param  husart USART handle.
  * @retval None
  */
static void USART_EndRxTransfer(USART_HandleTypeDef *husart)
{
 80073da:	b480      	push	{r7}
 80073dc:	b083      	sub	sp, #12
 80073de:	af00      	add	r7, sp, #0
 80073e0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR interrupts */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	68da      	ldr	r2, [r3, #12]
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 80073f0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	695a      	ldr	r2, [r3, #20]
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f022 0201 	bic.w	r2, r2, #1
 8007400:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore husart->State to Ready */
  husart->State = HAL_USART_STATE_READY;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2201      	movs	r2, #1
 8007406:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 800740a:	bf00      	nop
 800740c:	370c      	adds	r7, #12
 800740e:	46bd      	mov	sp, r7
 8007410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007414:	4770      	bx	lr

08007416 <USART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007416:	b580      	push	{r7, lr}
 8007418:	b084      	sub	sp, #16
 800741a:	af00      	add	r7, sp, #0
 800741c:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007422:	60fb      	str	r3, [r7, #12]
  husart->RxXferCount = 0x00U;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	2200      	movs	r2, #0
 8007428:	865a      	strh	r2, [r3, #50]	@ 0x32
  husart->TxXferCount = 0x00U;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	2200      	movs	r2, #0
 800742e:	855a      	strh	r2, [r3, #42]	@ 0x2a
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 8007430:	68f8      	ldr	r0, [r7, #12]
 8007432:	f7ff ff13 	bl	800725c <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 8007436:	bf00      	nop
 8007438:	3710      	adds	r7, #16
 800743a:	46bd      	mov	sp, r7
 800743c:	bd80      	pop	{r7, pc}

0800743e <USART_Transmit_IT>:
  *                the configuration information for the specified USART module.
  * @retval HAL status
  * @note   The USART errors are not managed to avoid the overrun error.
  */
static HAL_StatusTypeDef USART_Transmit_IT(USART_HandleTypeDef *husart)
{
 800743e:	b480      	push	{r7}
 8007440:	b085      	sub	sp, #20
 8007442:	af00      	add	r7, sp, #0
 8007444:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  if (husart->State == HAL_USART_STATE_BUSY_TX)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800744c:	b2db      	uxtb	r3, r3
 800744e:	2b12      	cmp	r3, #18
 8007450:	d13e      	bne.n	80074d0 <USART_Transmit_IT+0x92>
  {
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800745a:	d114      	bne.n	8007486 <USART_Transmit_IT+0x48>
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	691b      	ldr	r3, [r3, #16]
 8007460:	2b00      	cmp	r3, #0
 8007462:	d110      	bne.n	8007486 <USART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) husart->pTxBuffPtr;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007468:	60fb      	str	r3, [r7, #12]
      husart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	881b      	ldrh	r3, [r3, #0]
 800746e:	461a      	mov	r2, r3
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007478:	605a      	str	r2, [r3, #4]
      husart->pTxBuffPtr += 2U;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800747e:	1c9a      	adds	r2, r3, #2
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	625a      	str	r2, [r3, #36]	@ 0x24
 8007484:	e008      	b.n	8007498 <USART_Transmit_IT+0x5a>
    }
    else
    {
      husart->Instance->DR = (uint8_t)(*husart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800748a:	1c59      	adds	r1, r3, #1
 800748c:	687a      	ldr	r2, [r7, #4]
 800748e:	6251      	str	r1, [r2, #36]	@ 0x24
 8007490:	781a      	ldrb	r2, [r3, #0]
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	605a      	str	r2, [r3, #4]
    }

    if (--husart->TxXferCount == 0U)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800749c:	b29b      	uxth	r3, r3
 800749e:	3b01      	subs	r3, #1
 80074a0:	b29b      	uxth	r3, r3
 80074a2:	687a      	ldr	r2, [r7, #4]
 80074a4:	4619      	mov	r1, r3
 80074a6:	8551      	strh	r1, [r2, #42]	@ 0x2a
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d10f      	bne.n	80074cc <USART_Transmit_IT+0x8e>
    {
      /* Disable the USART Transmit data register empty Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_TXEIE);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	68da      	ldr	r2, [r3, #12]
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80074ba:	60da      	str	r2, [r3, #12]

      /* Enable the USART Transmit Complete Interrupt */
      SET_BIT(husart->Instance->CR1, USART_CR1_TCIE);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	68da      	ldr	r2, [r3, #12]
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80074ca:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80074cc:	2300      	movs	r3, #0
 80074ce:	e000      	b.n	80074d2 <USART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80074d0:	2302      	movs	r3, #2
  }
}
 80074d2:	4618      	mov	r0, r3
 80074d4:	3714      	adds	r7, #20
 80074d6:	46bd      	mov	sp, r7
 80074d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074dc:	4770      	bx	lr

080074de <USART_EndTransmit_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_EndTransmit_IT(USART_HandleTypeDef *husart)
{
 80074de:	b580      	push	{r7, lr}
 80074e0:	b082      	sub	sp, #8
 80074e2:	af00      	add	r7, sp, #0
 80074e4:	6078      	str	r0, [r7, #4]
  /* Disable the USART Transmit Complete Interrupt */
  CLEAR_BIT(husart->Instance->CR1, USART_CR1_TCIE);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	68da      	ldr	r2, [r3, #12]
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80074f4:	60da      	str	r2, [r3, #12]

  /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
  CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	695a      	ldr	r2, [r3, #20]
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f022 0201 	bic.w	r2, r2, #1
 8007504:	615a      	str	r2, [r3, #20]

  husart->State = HAL_USART_STATE_READY;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2201      	movs	r2, #1
 800750a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Tx Complete Callback */
  husart->TxCpltCallback(husart);
#else
  /* Call legacy weak Tx Complete Callback */
  HAL_USART_TxCpltCallback(husart);
 800750e:	6878      	ldr	r0, [r7, #4]
 8007510:	f7ff fe7c 	bl	800720c <HAL_USART_TxCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007514:	2300      	movs	r3, #0
}
 8007516:	4618      	mov	r0, r3
 8007518:	3708      	adds	r7, #8
 800751a:	46bd      	mov	sp, r7
 800751c:	bd80      	pop	{r7, pc}

0800751e <USART_Receive_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_Receive_IT(USART_HandleTypeDef *husart)
{
 800751e:	b580      	push	{r7, lr}
 8007520:	b084      	sub	sp, #16
 8007522:	af00      	add	r7, sp, #0
 8007524:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007526:	2300      	movs	r3, #0
 8007528:	60fb      	str	r3, [r7, #12]
  uint16_t *pdata16bits = NULL;
 800752a:	2300      	movs	r3, #0
 800752c:	60bb      	str	r3, [r7, #8]

  if (husart->State == HAL_USART_STATE_BUSY_RX)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007534:	b2db      	uxtb	r3, r3
 8007536:	2b22      	cmp	r3, #34	@ 0x22
 8007538:	d172      	bne.n	8007620 <USART_Receive_IT+0x102>
  {
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	689b      	ldr	r3, [r3, #8]
 800753e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007542:	d115      	bne.n	8007570 <USART_Receive_IT+0x52>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	691b      	ldr	r3, [r3, #16]
 8007548:	2b00      	cmp	r3, #0
 800754a:	d111      	bne.n	8007570 <USART_Receive_IT+0x52>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) husart->pRxBuffPtr;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007550:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(husart->Instance->DR & (uint16_t)0x01FF);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	685b      	ldr	r3, [r3, #4]
 8007558:	b29b      	uxth	r3, r3
 800755a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800755e:	b29a      	uxth	r2, r3
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	801a      	strh	r2, [r3, #0]
      husart->pRxBuffPtr += 2U;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007568:	1c9a      	adds	r2, r3, #2
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800756e:	e024      	b.n	80075ba <USART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) husart->pRxBuffPtr;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007574:	60fb      	str	r3, [r7, #12]
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((husart->Init.WordLength == USART_WORDLENGTH_9B) || ((husart->Init.WordLength == USART_WORDLENGTH_8B) && (husart->Init.Parity == USART_PARITY_NONE)))
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	689b      	ldr	r3, [r3, #8]
 800757a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800757e:	d007      	beq.n	8007590 <USART_Receive_IT+0x72>
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	689b      	ldr	r3, [r3, #8]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d10a      	bne.n	800759e <USART_Receive_IT+0x80>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	691b      	ldr	r3, [r3, #16]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d106      	bne.n	800759e <USART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(husart->Instance->DR & (uint8_t)0x00FF);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	685b      	ldr	r3, [r3, #4]
 8007596:	b2da      	uxtb	r2, r3
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	701a      	strb	r2, [r3, #0]
 800759c:	e008      	b.n	80075b0 <USART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(husart->Instance->DR & (uint8_t)0x007F);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	b2db      	uxtb	r3, r3
 80075a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80075aa:	b2da      	uxtb	r2, r3
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	701a      	strb	r2, [r3, #0]
      }

      husart->pRxBuffPtr += 1U;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075b4:	1c5a      	adds	r2, r3, #1
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    husart->RxXferCount--;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80075be:	b29b      	uxth	r3, r3
 80075c0:	3b01      	subs	r3, #1
 80075c2:	b29a      	uxth	r2, r3
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	865a      	strh	r2, [r3, #50]	@ 0x32

    if (husart->RxXferCount == 0U)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80075cc:	b29b      	uxth	r3, r3
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d120      	bne.n	8007614 <USART_Receive_IT+0xf6>
    {
      /* Disable the USART RXNE Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_RXNEIE);
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	68da      	ldr	r2, [r3, #12]
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f022 0220 	bic.w	r2, r2, #32
 80075e0:	60da      	str	r2, [r3, #12]

      /* Disable the USART Parity Error Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	68da      	ldr	r2, [r3, #12]
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80075f0:	60da      	str	r2, [r3, #12]

      /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	695a      	ldr	r2, [r3, #20]
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f022 0201 	bic.w	r2, r2, #1
 8007600:	615a      	str	r2, [r3, #20]

      husart->State = HAL_USART_STATE_READY;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2201      	movs	r2, #1
 8007606:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
      /* Call registered Rx Complete Callback */
      husart->RxCpltCallback(husart);
#else
      /* Call legacy weak Rx Complete Callback */
      HAL_USART_RxCpltCallback(husart);
 800760a:	6878      	ldr	r0, [r7, #4]
 800760c:	f7ff fe12 	bl	8007234 <HAL_USART_RxCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */

      return HAL_OK;
 8007610:	2300      	movs	r3, #0
 8007612:	e006      	b.n	8007622 <USART_Receive_IT+0x104>
    else
    {
      /* Send dummy byte in order to generate the clock for the slave to send the next data.
      * Whatever the frame length (7, 8 or 9-bit long), the same dummy value
      * can be written for all the cases. */
      husart->Instance->DR = (DUMMY_DATA & (uint16_t)0x0FF);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	22ff      	movs	r2, #255	@ 0xff
 800761a:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 800761c:	2300      	movs	r3, #0
 800761e:	e000      	b.n	8007622 <USART_Receive_IT+0x104>
  }
  else
  {
    return HAL_BUSY;
 8007620:	2302      	movs	r3, #2
  }
}
 8007622:	4618      	mov	r0, r3
 8007624:	3710      	adds	r7, #16
 8007626:	46bd      	mov	sp, r7
 8007628:	bd80      	pop	{r7, pc}

0800762a <USART_TransmitReceive_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_TransmitReceive_IT(USART_HandleTypeDef *husart)
{
 800762a:	b580      	push	{r7, lr}
 800762c:	b084      	sub	sp, #16
 800762e:	af00      	add	r7, sp, #0
 8007630:	6078      	str	r0, [r7, #4]
  const uint16_t *pdatatx16bits;
  uint16_t *pdatarx16bits;

  if (husart->State == HAL_USART_STATE_BUSY_TX_RX)
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007638:	b2db      	uxtb	r3, r3
 800763a:	2b32      	cmp	r3, #50	@ 0x32
 800763c:	f040 80bd 	bne.w	80077ba <USART_TransmitReceive_IT+0x190>
  {
    if (husart->TxXferCount != 0x00U)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007644:	b29b      	uxth	r3, r3
 8007646:	2b00      	cmp	r3, #0
 8007648:	d03d      	beq.n	80076c6 <USART_TransmitReceive_IT+0x9c>
    {
      if (__HAL_USART_GET_FLAG(husart, USART_FLAG_TXE) != RESET)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007654:	2b80      	cmp	r3, #128	@ 0x80
 8007656:	d136      	bne.n	80076c6 <USART_TransmitReceive_IT+0x9c>
      {
        if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	689b      	ldr	r3, [r3, #8]
 800765c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007660:	d114      	bne.n	800768c <USART_TransmitReceive_IT+0x62>
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	691b      	ldr	r3, [r3, #16]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d110      	bne.n	800768c <USART_TransmitReceive_IT+0x62>
        {
          pdatatx16bits = (const uint16_t *) husart->pTxBuffPtr;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800766e:	60fb      	str	r3, [r7, #12]
          husart->Instance->DR = (uint16_t)(*pdatatx16bits & (uint16_t)0x01FF);
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	881b      	ldrh	r3, [r3, #0]
 8007674:	461a      	mov	r2, r3
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800767e:	605a      	str	r2, [r3, #4]
          husart->pTxBuffPtr += 2U;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007684:	1c9a      	adds	r2, r3, #2
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	625a      	str	r2, [r3, #36]	@ 0x24
 800768a:	e008      	b.n	800769e <USART_TransmitReceive_IT+0x74>
        }
        else
        {
          husart->Instance->DR = (uint8_t)(*husart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007690:	1c59      	adds	r1, r3, #1
 8007692:	687a      	ldr	r2, [r7, #4]
 8007694:	6251      	str	r1, [r2, #36]	@ 0x24
 8007696:	781a      	ldrb	r2, [r3, #0]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	605a      	str	r2, [r3, #4]
        }

        husart->TxXferCount--;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076a2:	b29b      	uxth	r3, r3
 80076a4:	3b01      	subs	r3, #1
 80076a6:	b29a      	uxth	r2, r3
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Check the latest data transmitted */
        if (husart->TxXferCount == 0U)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076b0:	b29b      	uxth	r3, r3
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d107      	bne.n	80076c6 <USART_TransmitReceive_IT+0x9c>
        {
          CLEAR_BIT(husart->Instance->CR1, USART_CR1_TXEIE);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	68da      	ldr	r2, [r3, #12]
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80076c4:	60da      	str	r2, [r3, #12]
        }
      }
    }

    if (husart->RxXferCount != 0x00U)
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d04c      	beq.n	800776a <USART_TransmitReceive_IT+0x140>
    {
      if (__HAL_USART_GET_FLAG(husart, USART_FLAG_RXNE) != RESET)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f003 0320 	and.w	r3, r3, #32
 80076da:	2b20      	cmp	r3, #32
 80076dc:	d145      	bne.n	800776a <USART_TransmitReceive_IT+0x140>
      {
        if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	689b      	ldr	r3, [r3, #8]
 80076e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076e6:	d115      	bne.n	8007714 <USART_TransmitReceive_IT+0xea>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	691b      	ldr	r3, [r3, #16]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d111      	bne.n	8007714 <USART_TransmitReceive_IT+0xea>
        {
          pdatarx16bits = (uint16_t *) husart->pRxBuffPtr;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076f4:	60bb      	str	r3, [r7, #8]
          *pdatarx16bits = (uint16_t)(husart->Instance->DR & (uint16_t)0x01FF);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	685b      	ldr	r3, [r3, #4]
 80076fc:	b29b      	uxth	r3, r3
 80076fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007702:	b29a      	uxth	r2, r3
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	801a      	strh	r2, [r3, #0]
          husart->pRxBuffPtr += 2U;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800770c:	1c9a      	adds	r2, r3, #2
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	62da      	str	r2, [r3, #44]	@ 0x2c
 8007712:	e023      	b.n	800775c <USART_TransmitReceive_IT+0x132>
        }
        else
        {
          if ((husart->Init.WordLength == USART_WORDLENGTH_9B) || ((husart->Init.WordLength == USART_WORDLENGTH_8B) && (husart->Init.Parity == USART_PARITY_NONE)))
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	689b      	ldr	r3, [r3, #8]
 8007718:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800771c:	d007      	beq.n	800772e <USART_TransmitReceive_IT+0x104>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	689b      	ldr	r3, [r3, #8]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d10b      	bne.n	800773e <USART_TransmitReceive_IT+0x114>
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	691b      	ldr	r3, [r3, #16]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d107      	bne.n	800773e <USART_TransmitReceive_IT+0x114>
          {
            *husart->pRxBuffPtr = (uint8_t)(husart->Instance->DR & (uint8_t)0x00FF);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	685a      	ldr	r2, [r3, #4]
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007738:	b2d2      	uxtb	r2, r2
 800773a:	701a      	strb	r2, [r3, #0]
 800773c:	e009      	b.n	8007752 <USART_TransmitReceive_IT+0x128>
          }
          else
          {
            *husart->pRxBuffPtr = (uint8_t)(husart->Instance->DR & (uint8_t)0x007F);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	685b      	ldr	r3, [r3, #4]
 8007744:	b2da      	uxtb	r2, r3
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800774a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800774e:	b2d2      	uxtb	r2, r2
 8007750:	701a      	strb	r2, [r3, #0]
          }
          husart->pRxBuffPtr += 1U;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007756:	1c5a      	adds	r2, r3, #1
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	62da      	str	r2, [r3, #44]	@ 0x2c
        }

        husart->RxXferCount--;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007760:	b29b      	uxth	r3, r3
 8007762:	3b01      	subs	r3, #1
 8007764:	b29a      	uxth	r2, r3
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	865a      	strh	r2, [r3, #50]	@ 0x32
      }
    }

    /* Check the latest data received */
    if (husart->RxXferCount == 0U)
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800776e:	b29b      	uxth	r3, r3
 8007770:	2b00      	cmp	r3, #0
 8007772:	d120      	bne.n	80077b6 <USART_TransmitReceive_IT+0x18c>
    {
      /* Disable the USART RXNE Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_RXNEIE);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	68da      	ldr	r2, [r3, #12]
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f022 0220 	bic.w	r2, r2, #32
 8007782:	60da      	str	r2, [r3, #12]

      /* Disable the USART Parity Error Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	68da      	ldr	r2, [r3, #12]
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007792:	60da      	str	r2, [r3, #12]

      /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	695a      	ldr	r2, [r3, #20]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	f022 0201 	bic.w	r2, r2, #1
 80077a2:	615a      	str	r2, [r3, #20]

      husart->State = HAL_USART_STATE_READY;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2201      	movs	r2, #1
 80077a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
      /* Call registered Tx Rx Complete Callback */
      husart->TxRxCpltCallback(husart);
#else
      /* Call legacy weak Tx Rx Complete Callback */
      HAL_USART_TxRxCpltCallback(husart);
 80077ac:	6878      	ldr	r0, [r7, #4]
 80077ae:	f7ff fd4b 	bl	8007248 <HAL_USART_TxRxCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */

      return HAL_OK;
 80077b2:	2300      	movs	r3, #0
 80077b4:	e002      	b.n	80077bc <USART_TransmitReceive_IT+0x192>
    }

    return HAL_OK;
 80077b6:	2300      	movs	r3, #0
 80077b8:	e000      	b.n	80077bc <USART_TransmitReceive_IT+0x192>
  }
  else
  {
    return HAL_BUSY;
 80077ba:	2302      	movs	r3, #2
  }
}
 80077bc:	4618      	mov	r0, r3
 80077be:	3710      	adds	r7, #16
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bd80      	pop	{r7, pc}

080077c4 <USART_SetConfig>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_SetConfig(USART_HandleTypeDef *husart)
{
 80077c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80077c8:	b0c6      	sub	sp, #280	@ 0x118
 80077ca:	af00      	add	r7, sp, #0
 80077cc:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg = 0x00U;
 80077d0:	2300      	movs	r3, #0
 80077d2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  assert_param(IS_USART_PARITY(husart->Init.Parity));
  assert_param(IS_USART_MODE(husart->Init.Mode));

  /* The LBCL, CPOL and CPHA bits have to be selected when both the transmitter and the
     receiver are disabled (TE=RE=0) to ensure that the clock pulses function correctly. */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 80077d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	68d9      	ldr	r1, [r3, #12]
 80077de:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80077e2:	681a      	ldr	r2, [r3, #0]
 80077e4:	f021 030c 	bic.w	r3, r1, #12
 80077e8:	60d3      	str	r3, [r2, #12]

  /*---------------------------- USART CR2 Configuration ---------------------*/
  tmpreg = husart->Instance->CR2;
 80077ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	691b      	ldr	r3, [r3, #16]
 80077f2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_CLKEN | USART_CR2_LBCL | USART_CR2_STOP));
 80077f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077fa:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80077fe:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Configure the USART Clock, CPOL, CPHA and LastBit -----------------------*/
  /* Set CPOL bit according to husart->Init.CLKPolarity value */
  /* Set CPHA bit according to husart->Init.CLKPhase value */
  /* Set LBCL bit according to husart->Init.CLKLastBit value */
  /* Set Stop Bits: Set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8007802:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007806:	699a      	ldr	r2, [r3, #24]
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 8007808:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800780c:	69db      	ldr	r3, [r3, #28]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 800780e:	431a      	orrs	r2, r3
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 8007810:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007814:	6a1b      	ldr	r3, [r3, #32]
 8007816:	431a      	orrs	r2, r3
 8007818:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800781c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 800781e:	431a      	orrs	r2, r3
 8007820:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007824:	4313      	orrs	r3, r2
 8007826:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800782a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Write to USART CR2 */
  WRITE_REG(husart->Instance->CR2, (uint32_t)tmpreg);
 800782e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007832:	681a      	ldr	r2, [r3, #0]
 8007834:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007838:	6113      	str	r3, [r2, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = husart->Instance->CR1;
 800783a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	68db      	ldr	r3, [r3, #12]
 8007842:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

  /* Clear M, PCE, PS, TE, RE and OVER8 bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8007846:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800784a:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 800784e:	f023 030c 	bic.w	r3, r3, #12
 8007852:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Configure the USART Word Length, Parity and mode:
     Set the M bits according to husart->Init.WordLength value
     Set PCE and PS bits according to husart->Init.Parity value
     Set TE and RE bits according to husart->Init.Mode value
     Force OVER8 bit to 1 in order to reach the max USART frequencies */
  tmpreg |= (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 8007856:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800785a:	689a      	ldr	r2, [r3, #8]
 800785c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007860:	691b      	ldr	r3, [r3, #16]
 8007862:	431a      	orrs	r2, r3
 8007864:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007868:	695b      	ldr	r3, [r3, #20]
 800786a:	431a      	orrs	r2, r3
 800786c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007870:	4313      	orrs	r3, r2
 8007872:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007876:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

  /* Write to USART CR1 */
  WRITE_REG(husart->Instance->CR1, (uint32_t)tmpreg);
 800787a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800787e:	681a      	ldr	r2, [r3, #0]
 8007880:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007884:	60d3      	str	r3, [r2, #12]

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Clear CTSE and RTSE bits */
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE));
 8007886:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	6959      	ldr	r1, [r3, #20]
 800788e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007892:	681a      	ldr	r2, [r3, #0]
 8007894:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
 8007898:	6153      	str	r3, [r2, #20]
   {
    pclk = HAL_RCC_GetPCLK2Freq();
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
   }
#elif defined(USART6)
  if((husart->Instance == USART1) || (husart->Instance == USART6))
 800789a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800789e:	681a      	ldr	r2, [r3, #0]
 80078a0:	4b8b      	ldr	r3, [pc, #556]	@ (8007ad0 <USART_SetConfig+0x30c>)
 80078a2:	429a      	cmp	r2, r3
 80078a4:	d006      	beq.n	80078b4 <USART_SetConfig+0xf0>
 80078a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80078aa:	681a      	ldr	r2, [r3, #0]
 80078ac:	4b89      	ldr	r3, [pc, #548]	@ (8007ad4 <USART_SetConfig+0x310>)
 80078ae:	429a      	cmp	r2, r3
 80078b0:	f040 8114 	bne.w	8007adc <USART_SetConfig+0x318>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80078b4:	f7fd fc30 	bl	8005118 <HAL_RCC_GetPCLK2Freq>
 80078b8:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 80078bc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80078c0:	2200      	movs	r2, #0
 80078c2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80078c6:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 80078ca:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 80078ce:	4622      	mov	r2, r4
 80078d0:	462b      	mov	r3, r5
 80078d2:	1891      	adds	r1, r2, r2
 80078d4:	6739      	str	r1, [r7, #112]	@ 0x70
 80078d6:	415b      	adcs	r3, r3
 80078d8:	677b      	str	r3, [r7, #116]	@ 0x74
 80078da:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80078de:	4621      	mov	r1, r4
 80078e0:	eb12 0801 	adds.w	r8, r2, r1
 80078e4:	4629      	mov	r1, r5
 80078e6:	eb43 0901 	adc.w	r9, r3, r1
 80078ea:	f04f 0200 	mov.w	r2, #0
 80078ee:	f04f 0300 	mov.w	r3, #0
 80078f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80078f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80078fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80078fe:	4690      	mov	r8, r2
 8007900:	4699      	mov	r9, r3
 8007902:	4623      	mov	r3, r4
 8007904:	eb18 0303 	adds.w	r3, r8, r3
 8007908:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800790c:	462b      	mov	r3, r5
 800790e:	eb49 0303 	adc.w	r3, r9, r3
 8007912:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007916:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800791a:	685b      	ldr	r3, [r3, #4]
 800791c:	2200      	movs	r2, #0
 800791e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007922:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8007926:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800792a:	460b      	mov	r3, r1
 800792c:	18db      	adds	r3, r3, r3
 800792e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007930:	4613      	mov	r3, r2
 8007932:	eb42 0303 	adc.w	r3, r2, r3
 8007936:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007938:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800793c:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
 8007940:	f7f9 f984 	bl	8000c4c <__aeabi_uldivmod>
 8007944:	4602      	mov	r2, r0
 8007946:	460b      	mov	r3, r1
 8007948:	4b63      	ldr	r3, [pc, #396]	@ (8007ad8 <USART_SetConfig+0x314>)
 800794a:	fba3 2302 	umull	r2, r3, r3, r2
 800794e:	095b      	lsrs	r3, r3, #5
 8007950:	011c      	lsls	r4, r3, #4
 8007952:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007956:	2200      	movs	r2, #0
 8007958:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800795c:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007960:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8007964:	4642      	mov	r2, r8
 8007966:	464b      	mov	r3, r9
 8007968:	1891      	adds	r1, r2, r2
 800796a:	6639      	str	r1, [r7, #96]	@ 0x60
 800796c:	415b      	adcs	r3, r3
 800796e:	667b      	str	r3, [r7, #100]	@ 0x64
 8007970:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8007974:	4641      	mov	r1, r8
 8007976:	1851      	adds	r1, r2, r1
 8007978:	65b9      	str	r1, [r7, #88]	@ 0x58
 800797a:	4649      	mov	r1, r9
 800797c:	414b      	adcs	r3, r1
 800797e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007980:	f04f 0200 	mov.w	r2, #0
 8007984:	f04f 0300 	mov.w	r3, #0
 8007988:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	@ 0x58
 800798c:	4659      	mov	r1, fp
 800798e:	00cb      	lsls	r3, r1, #3
 8007990:	4651      	mov	r1, sl
 8007992:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007996:	4651      	mov	r1, sl
 8007998:	00ca      	lsls	r2, r1, #3
 800799a:	4610      	mov	r0, r2
 800799c:	4619      	mov	r1, r3
 800799e:	4603      	mov	r3, r0
 80079a0:	4642      	mov	r2, r8
 80079a2:	189b      	adds	r3, r3, r2
 80079a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80079a8:	464b      	mov	r3, r9
 80079aa:	460a      	mov	r2, r1
 80079ac:	eb42 0303 	adc.w	r3, r2, r3
 80079b0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80079b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80079b8:	685b      	ldr	r3, [r3, #4]
 80079ba:	2200      	movs	r2, #0
 80079bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80079c0:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80079c4:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80079c8:	460b      	mov	r3, r1
 80079ca:	18db      	adds	r3, r3, r3
 80079cc:	653b      	str	r3, [r7, #80]	@ 0x50
 80079ce:	4613      	mov	r3, r2
 80079d0:	eb42 0303 	adc.w	r3, r2, r3
 80079d4:	657b      	str	r3, [r7, #84]	@ 0x54
 80079d6:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80079da:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80079de:	f7f9 f935 	bl	8000c4c <__aeabi_uldivmod>
 80079e2:	4602      	mov	r2, r0
 80079e4:	460b      	mov	r3, r1
 80079e6:	4611      	mov	r1, r2
 80079e8:	4b3b      	ldr	r3, [pc, #236]	@ (8007ad8 <USART_SetConfig+0x314>)
 80079ea:	fba3 2301 	umull	r2, r3, r3, r1
 80079ee:	095b      	lsrs	r3, r3, #5
 80079f0:	2264      	movs	r2, #100	@ 0x64
 80079f2:	fb02 f303 	mul.w	r3, r2, r3
 80079f6:	1acb      	subs	r3, r1, r3
 80079f8:	00db      	lsls	r3, r3, #3
 80079fa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80079fe:	4b36      	ldr	r3, [pc, #216]	@ (8007ad8 <USART_SetConfig+0x314>)
 8007a00:	fba3 2302 	umull	r2, r3, r3, r2
 8007a04:	095b      	lsrs	r3, r3, #5
 8007a06:	005b      	lsls	r3, r3, #1
 8007a08:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007a0c:	441c      	add	r4, r3
 8007a0e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007a12:	2200      	movs	r2, #0
 8007a14:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007a18:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007a1c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007a20:	4642      	mov	r2, r8
 8007a22:	464b      	mov	r3, r9
 8007a24:	1891      	adds	r1, r2, r2
 8007a26:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007a28:	415b      	adcs	r3, r3
 8007a2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a2c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007a30:	4641      	mov	r1, r8
 8007a32:	1851      	adds	r1, r2, r1
 8007a34:	6439      	str	r1, [r7, #64]	@ 0x40
 8007a36:	4649      	mov	r1, r9
 8007a38:	414b      	adcs	r3, r1
 8007a3a:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a3c:	f04f 0200 	mov.w	r2, #0
 8007a40:	f04f 0300 	mov.w	r3, #0
 8007a44:	e9d7 ab10 	ldrd	sl, fp, [r7, #64]	@ 0x40
 8007a48:	4659      	mov	r1, fp
 8007a4a:	00cb      	lsls	r3, r1, #3
 8007a4c:	4651      	mov	r1, sl
 8007a4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007a52:	4651      	mov	r1, sl
 8007a54:	00ca      	lsls	r2, r1, #3
 8007a56:	4610      	mov	r0, r2
 8007a58:	4619      	mov	r1, r3
 8007a5a:	4603      	mov	r3, r0
 8007a5c:	4642      	mov	r2, r8
 8007a5e:	189b      	adds	r3, r3, r2
 8007a60:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007a64:	464b      	mov	r3, r9
 8007a66:	460a      	mov	r2, r1
 8007a68:	eb42 0303 	adc.w	r3, r2, r3
 8007a6c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007a70:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007a74:	685b      	ldr	r3, [r3, #4]
 8007a76:	2200      	movs	r2, #0
 8007a78:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007a7c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007a80:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007a84:	460b      	mov	r3, r1
 8007a86:	18db      	adds	r3, r3, r3
 8007a88:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007a8a:	4613      	mov	r3, r2
 8007a8c:	eb42 0303 	adc.w	r3, r2, r3
 8007a90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a92:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007a96:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007a9a:	f7f9 f8d7 	bl	8000c4c <__aeabi_uldivmod>
 8007a9e:	4602      	mov	r2, r0
 8007aa0:	460b      	mov	r3, r1
 8007aa2:	4b0d      	ldr	r3, [pc, #52]	@ (8007ad8 <USART_SetConfig+0x314>)
 8007aa4:	fba3 1302 	umull	r1, r3, r3, r2
 8007aa8:	095b      	lsrs	r3, r3, #5
 8007aaa:	2164      	movs	r1, #100	@ 0x64
 8007aac:	fb01 f303 	mul.w	r3, r1, r3
 8007ab0:	1ad3      	subs	r3, r2, r3
 8007ab2:	00db      	lsls	r3, r3, #3
 8007ab4:	3332      	adds	r3, #50	@ 0x32
 8007ab6:	4a08      	ldr	r2, [pc, #32]	@ (8007ad8 <USART_SetConfig+0x314>)
 8007ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8007abc:	095b      	lsrs	r3, r3, #5
 8007abe:	f003 0207 	and.w	r2, r3, #7
 8007ac2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	4422      	add	r2, r4
 8007aca:	609a      	str	r2, [r3, #8]
 8007acc:	e109      	b.n	8007ce2 <USART_SetConfig+0x51e>
 8007ace:	bf00      	nop
 8007ad0:	40011000 	.word	0x40011000
 8007ad4:	40011400 	.word	0x40011400
 8007ad8:	51eb851f 	.word	0x51eb851f
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
  }
#endif /* USART6 || UART9 || UART10 */	
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007adc:	f7fd fb08 	bl	80050f0 <HAL_RCC_GetPCLK1Freq>
 8007ae0:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8007ae4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007ae8:	2200      	movs	r2, #0
 8007aea:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007aee:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007af2:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007af6:	4642      	mov	r2, r8
 8007af8:	464b      	mov	r3, r9
 8007afa:	1891      	adds	r1, r2, r2
 8007afc:	6339      	str	r1, [r7, #48]	@ 0x30
 8007afe:	415b      	adcs	r3, r3
 8007b00:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b02:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8007b06:	4641      	mov	r1, r8
 8007b08:	1854      	adds	r4, r2, r1
 8007b0a:	4649      	mov	r1, r9
 8007b0c:	eb43 0501 	adc.w	r5, r3, r1
 8007b10:	f04f 0200 	mov.w	r2, #0
 8007b14:	f04f 0300 	mov.w	r3, #0
 8007b18:	00eb      	lsls	r3, r5, #3
 8007b1a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007b1e:	00e2      	lsls	r2, r4, #3
 8007b20:	4614      	mov	r4, r2
 8007b22:	461d      	mov	r5, r3
 8007b24:	4643      	mov	r3, r8
 8007b26:	18e3      	adds	r3, r4, r3
 8007b28:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007b2c:	464b      	mov	r3, r9
 8007b2e:	eb45 0303 	adc.w	r3, r5, r3
 8007b32:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007b36:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007b3a:	685b      	ldr	r3, [r3, #4]
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007b42:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007b46:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007b4a:	460b      	mov	r3, r1
 8007b4c:	18db      	adds	r3, r3, r3
 8007b4e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007b50:	4613      	mov	r3, r2
 8007b52:	eb42 0303 	adc.w	r3, r2, r3
 8007b56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b58:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007b5c:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007b60:	f7f9 f874 	bl	8000c4c <__aeabi_uldivmod>
 8007b64:	4602      	mov	r2, r0
 8007b66:	460b      	mov	r3, r1
 8007b68:	4b61      	ldr	r3, [pc, #388]	@ (8007cf0 <USART_SetConfig+0x52c>)
 8007b6a:	fba3 2302 	umull	r2, r3, r3, r2
 8007b6e:	095b      	lsrs	r3, r3, #5
 8007b70:	011c      	lsls	r4, r3, #4
 8007b72:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007b76:	2200      	movs	r2, #0
 8007b78:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007b7c:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007b80:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007b84:	4642      	mov	r2, r8
 8007b86:	464b      	mov	r3, r9
 8007b88:	1891      	adds	r1, r2, r2
 8007b8a:	6239      	str	r1, [r7, #32]
 8007b8c:	415b      	adcs	r3, r3
 8007b8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b90:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007b94:	4641      	mov	r1, r8
 8007b96:	eb12 0a01 	adds.w	sl, r2, r1
 8007b9a:	4649      	mov	r1, r9
 8007b9c:	eb43 0b01 	adc.w	fp, r3, r1
 8007ba0:	f04f 0200 	mov.w	r2, #0
 8007ba4:	f04f 0300 	mov.w	r3, #0
 8007ba8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007bac:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007bb0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007bb4:	4692      	mov	sl, r2
 8007bb6:	469b      	mov	fp, r3
 8007bb8:	4643      	mov	r3, r8
 8007bba:	eb1a 0303 	adds.w	r3, sl, r3
 8007bbe:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007bc2:	464b      	mov	r3, r9
 8007bc4:	eb4b 0303 	adc.w	r3, fp, r3
 8007bc8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007bcc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007bd0:	685b      	ldr	r3, [r3, #4]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007bd8:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007bdc:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007be0:	460b      	mov	r3, r1
 8007be2:	18db      	adds	r3, r3, r3
 8007be4:	61bb      	str	r3, [r7, #24]
 8007be6:	4613      	mov	r3, r2
 8007be8:	eb42 0303 	adc.w	r3, r2, r3
 8007bec:	61fb      	str	r3, [r7, #28]
 8007bee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007bf2:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007bf6:	f7f9 f829 	bl	8000c4c <__aeabi_uldivmod>
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	460b      	mov	r3, r1
 8007bfe:	4611      	mov	r1, r2
 8007c00:	4b3b      	ldr	r3, [pc, #236]	@ (8007cf0 <USART_SetConfig+0x52c>)
 8007c02:	fba3 2301 	umull	r2, r3, r3, r1
 8007c06:	095b      	lsrs	r3, r3, #5
 8007c08:	2264      	movs	r2, #100	@ 0x64
 8007c0a:	fb02 f303 	mul.w	r3, r2, r3
 8007c0e:	1acb      	subs	r3, r1, r3
 8007c10:	00db      	lsls	r3, r3, #3
 8007c12:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007c16:	4b36      	ldr	r3, [pc, #216]	@ (8007cf0 <USART_SetConfig+0x52c>)
 8007c18:	fba3 2302 	umull	r2, r3, r3, r2
 8007c1c:	095b      	lsrs	r3, r3, #5
 8007c1e:	005b      	lsls	r3, r3, #1
 8007c20:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007c24:	441c      	add	r4, r3
 8007c26:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007c30:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007c34:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007c38:	4642      	mov	r2, r8
 8007c3a:	464b      	mov	r3, r9
 8007c3c:	1891      	adds	r1, r2, r2
 8007c3e:	6139      	str	r1, [r7, #16]
 8007c40:	415b      	adcs	r3, r3
 8007c42:	617b      	str	r3, [r7, #20]
 8007c44:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007c48:	4641      	mov	r1, r8
 8007c4a:	1851      	adds	r1, r2, r1
 8007c4c:	60b9      	str	r1, [r7, #8]
 8007c4e:	4649      	mov	r1, r9
 8007c50:	414b      	adcs	r3, r1
 8007c52:	60fb      	str	r3, [r7, #12]
 8007c54:	f04f 0200 	mov.w	r2, #0
 8007c58:	f04f 0300 	mov.w	r3, #0
 8007c5c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8007c60:	4659      	mov	r1, fp
 8007c62:	00cb      	lsls	r3, r1, #3
 8007c64:	4651      	mov	r1, sl
 8007c66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007c6a:	4651      	mov	r1, sl
 8007c6c:	00ca      	lsls	r2, r1, #3
 8007c6e:	4610      	mov	r0, r2
 8007c70:	4619      	mov	r1, r3
 8007c72:	4603      	mov	r3, r0
 8007c74:	4642      	mov	r2, r8
 8007c76:	189b      	adds	r3, r3, r2
 8007c78:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007c7c:	464b      	mov	r3, r9
 8007c7e:	460a      	mov	r2, r1
 8007c80:	eb42 0303 	adc.w	r3, r2, r3
 8007c84:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007c88:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007c8c:	685b      	ldr	r3, [r3, #4]
 8007c8e:	2200      	movs	r2, #0
 8007c90:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007c92:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007c94:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007c98:	460b      	mov	r3, r1
 8007c9a:	18db      	adds	r3, r3, r3
 8007c9c:	603b      	str	r3, [r7, #0]
 8007c9e:	4613      	mov	r3, r2
 8007ca0:	eb42 0303 	adc.w	r3, r2, r3
 8007ca4:	607b      	str	r3, [r7, #4]
 8007ca6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007caa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007cae:	f7f8 ffcd 	bl	8000c4c <__aeabi_uldivmod>
 8007cb2:	4602      	mov	r2, r0
 8007cb4:	460b      	mov	r3, r1
 8007cb6:	4b0e      	ldr	r3, [pc, #56]	@ (8007cf0 <USART_SetConfig+0x52c>)
 8007cb8:	fba3 1302 	umull	r1, r3, r3, r2
 8007cbc:	095b      	lsrs	r3, r3, #5
 8007cbe:	2164      	movs	r1, #100	@ 0x64
 8007cc0:	fb01 f303 	mul.w	r3, r1, r3
 8007cc4:	1ad3      	subs	r3, r2, r3
 8007cc6:	00db      	lsls	r3, r3, #3
 8007cc8:	3332      	adds	r3, #50	@ 0x32
 8007cca:	4a09      	ldr	r2, [pc, #36]	@ (8007cf0 <USART_SetConfig+0x52c>)
 8007ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8007cd0:	095b      	lsrs	r3, r3, #5
 8007cd2:	f003 0207 	and.w	r2, r3, #7
 8007cd6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	4422      	add	r2, r4
 8007cde:	609a      	str	r2, [r3, #8]
  }
}
 8007ce0:	bf00      	nop
 8007ce2:	bf00      	nop
 8007ce4:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007cee:	bf00      	nop
 8007cf0:	51eb851f 	.word	0x51eb851f

08007cf4 <arm_rfft_32_fast_init_f32>:
 8007cf4:	b150      	cbz	r0, 8007d0c <arm_rfft_32_fast_init_f32+0x18>
 8007cf6:	b510      	push	{r4, lr}
 8007cf8:	2110      	movs	r1, #16
 8007cfa:	4604      	mov	r4, r0
 8007cfc:	f000 fe7c 	bl	80089f8 <arm_cfft_init_f32>
 8007d00:	b918      	cbnz	r0, 8007d0a <arm_rfft_32_fast_init_f32+0x16>
 8007d02:	4b04      	ldr	r3, [pc, #16]	@ (8007d14 <arm_rfft_32_fast_init_f32+0x20>)
 8007d04:	6163      	str	r3, [r4, #20]
 8007d06:	2220      	movs	r2, #32
 8007d08:	8222      	strh	r2, [r4, #16]
 8007d0a:	bd10      	pop	{r4, pc}
 8007d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8007d10:	4770      	bx	lr
 8007d12:	bf00      	nop
 8007d14:	08023b10 	.word	0x08023b10

08007d18 <arm_rfft_64_fast_init_f32>:
 8007d18:	b150      	cbz	r0, 8007d30 <arm_rfft_64_fast_init_f32+0x18>
 8007d1a:	b510      	push	{r4, lr}
 8007d1c:	2120      	movs	r1, #32
 8007d1e:	4604      	mov	r4, r0
 8007d20:	f000 fe6a 	bl	80089f8 <arm_cfft_init_f32>
 8007d24:	b918      	cbnz	r0, 8007d2e <arm_rfft_64_fast_init_f32+0x16>
 8007d26:	4b04      	ldr	r3, [pc, #16]	@ (8007d38 <arm_rfft_64_fast_init_f32+0x20>)
 8007d28:	6163      	str	r3, [r4, #20]
 8007d2a:	2240      	movs	r2, #64	@ 0x40
 8007d2c:	8222      	strh	r2, [r4, #16]
 8007d2e:	bd10      	pop	{r4, pc}
 8007d30:	f04f 30ff 	mov.w	r0, #4294967295
 8007d34:	4770      	bx	lr
 8007d36:	bf00      	nop
 8007d38:	08028390 	.word	0x08028390

08007d3c <arm_rfft_128_fast_init_f32>:
 8007d3c:	b150      	cbz	r0, 8007d54 <arm_rfft_128_fast_init_f32+0x18>
 8007d3e:	b510      	push	{r4, lr}
 8007d40:	2140      	movs	r1, #64	@ 0x40
 8007d42:	4604      	mov	r4, r0
 8007d44:	f000 fe58 	bl	80089f8 <arm_cfft_init_f32>
 8007d48:	b918      	cbnz	r0, 8007d52 <arm_rfft_128_fast_init_f32+0x16>
 8007d4a:	4b04      	ldr	r3, [pc, #16]	@ (8007d5c <arm_rfft_128_fast_init_f32+0x20>)
 8007d4c:	6163      	str	r3, [r4, #20]
 8007d4e:	2280      	movs	r2, #128	@ 0x80
 8007d50:	8222      	strh	r2, [r4, #16]
 8007d52:	bd10      	pop	{r4, pc}
 8007d54:	f04f 30ff 	mov.w	r0, #4294967295
 8007d58:	4770      	bx	lr
 8007d5a:	bf00      	nop
 8007d5c:	08021510 	.word	0x08021510

08007d60 <arm_rfft_256_fast_init_f32>:
 8007d60:	b158      	cbz	r0, 8007d7a <arm_rfft_256_fast_init_f32+0x1a>
 8007d62:	b510      	push	{r4, lr}
 8007d64:	2180      	movs	r1, #128	@ 0x80
 8007d66:	4604      	mov	r4, r0
 8007d68:	f000 fe46 	bl	80089f8 <arm_cfft_init_f32>
 8007d6c:	b920      	cbnz	r0, 8007d78 <arm_rfft_256_fast_init_f32+0x18>
 8007d6e:	4b04      	ldr	r3, [pc, #16]	@ (8007d80 <arm_rfft_256_fast_init_f32+0x20>)
 8007d70:	6163      	str	r3, [r4, #20]
 8007d72:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007d76:	8222      	strh	r2, [r4, #16]
 8007d78:	bd10      	pop	{r4, pc}
 8007d7a:	f04f 30ff 	mov.w	r0, #4294967295
 8007d7e:	4770      	bx	lr
 8007d80:	08023710 	.word	0x08023710

08007d84 <arm_rfft_512_fast_init_f32>:
 8007d84:	b160      	cbz	r0, 8007da0 <arm_rfft_512_fast_init_f32+0x1c>
 8007d86:	b510      	push	{r4, lr}
 8007d88:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007d8c:	4604      	mov	r4, r0
 8007d8e:	f000 fe33 	bl	80089f8 <arm_cfft_init_f32>
 8007d92:	b920      	cbnz	r0, 8007d9e <arm_rfft_512_fast_init_f32+0x1a>
 8007d94:	4b04      	ldr	r3, [pc, #16]	@ (8007da8 <arm_rfft_512_fast_init_f32+0x24>)
 8007d96:	6163      	str	r3, [r4, #20]
 8007d98:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007d9c:	8222      	strh	r2, [r4, #16]
 8007d9e:	bd10      	pop	{r4, pc}
 8007da0:	f04f 30ff 	mov.w	r0, #4294967295
 8007da4:	4770      	bx	lr
 8007da6:	bf00      	nop
 8007da8:	08027b90 	.word	0x08027b90

08007dac <arm_rfft_1024_fast_init_f32>:
 8007dac:	b160      	cbz	r0, 8007dc8 <arm_rfft_1024_fast_init_f32+0x1c>
 8007dae:	b510      	push	{r4, lr}
 8007db0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007db4:	4604      	mov	r4, r0
 8007db6:	f000 fe1f 	bl	80089f8 <arm_cfft_init_f32>
 8007dba:	b920      	cbnz	r0, 8007dc6 <arm_rfft_1024_fast_init_f32+0x1a>
 8007dbc:	4b04      	ldr	r3, [pc, #16]	@ (8007dd0 <arm_rfft_1024_fast_init_f32+0x24>)
 8007dbe:	6163      	str	r3, [r4, #20]
 8007dc0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007dc4:	8222      	strh	r2, [r4, #16]
 8007dc6:	bd10      	pop	{r4, pc}
 8007dc8:	f04f 30ff 	mov.w	r0, #4294967295
 8007dcc:	4770      	bx	lr
 8007dce:	bf00      	nop
 8007dd0:	08020510 	.word	0x08020510

08007dd4 <arm_rfft_2048_fast_init_f32>:
 8007dd4:	b160      	cbz	r0, 8007df0 <arm_rfft_2048_fast_init_f32+0x1c>
 8007dd6:	b510      	push	{r4, lr}
 8007dd8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007ddc:	4604      	mov	r4, r0
 8007dde:	f000 fe0b 	bl	80089f8 <arm_cfft_init_f32>
 8007de2:	b920      	cbnz	r0, 8007dee <arm_rfft_2048_fast_init_f32+0x1a>
 8007de4:	4b04      	ldr	r3, [pc, #16]	@ (8007df8 <arm_rfft_2048_fast_init_f32+0x24>)
 8007de6:	6163      	str	r3, [r4, #20]
 8007de8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007dec:	8222      	strh	r2, [r4, #16]
 8007dee:	bd10      	pop	{r4, pc}
 8007df0:	f04f 30ff 	mov.w	r0, #4294967295
 8007df4:	4770      	bx	lr
 8007df6:	bf00      	nop
 8007df8:	08021710 	.word	0x08021710

08007dfc <arm_rfft_4096_fast_init_f32>:
 8007dfc:	b160      	cbz	r0, 8007e18 <arm_rfft_4096_fast_init_f32+0x1c>
 8007dfe:	b510      	push	{r4, lr}
 8007e00:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8007e04:	4604      	mov	r4, r0
 8007e06:	f000 fdf7 	bl	80089f8 <arm_cfft_init_f32>
 8007e0a:	b920      	cbnz	r0, 8007e16 <arm_rfft_4096_fast_init_f32+0x1a>
 8007e0c:	4b04      	ldr	r3, [pc, #16]	@ (8007e20 <arm_rfft_4096_fast_init_f32+0x24>)
 8007e0e:	6163      	str	r3, [r4, #20]
 8007e10:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8007e14:	8222      	strh	r2, [r4, #16]
 8007e16:	bd10      	pop	{r4, pc}
 8007e18:	f04f 30ff 	mov.w	r0, #4294967295
 8007e1c:	4770      	bx	lr
 8007e1e:	bf00      	nop
 8007e20:	08023b90 	.word	0x08023b90

08007e24 <arm_rfft_fast_init_f32>:
 8007e24:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8007e28:	d024      	beq.n	8007e74 <arm_rfft_fast_init_f32+0x50>
 8007e2a:	d807      	bhi.n	8007e3c <arm_rfft_fast_init_f32+0x18>
 8007e2c:	2980      	cmp	r1, #128	@ 0x80
 8007e2e:	d01c      	beq.n	8007e6a <arm_rfft_fast_init_f32+0x46>
 8007e30:	d90c      	bls.n	8007e4c <arm_rfft_fast_init_f32+0x28>
 8007e32:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8007e36:	d11a      	bne.n	8007e6e <arm_rfft_fast_init_f32+0x4a>
 8007e38:	4b0f      	ldr	r3, [pc, #60]	@ (8007e78 <arm_rfft_fast_init_f32+0x54>)
 8007e3a:	4718      	bx	r3
 8007e3c:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8007e40:	d011      	beq.n	8007e66 <arm_rfft_fast_init_f32+0x42>
 8007e42:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8007e46:	d107      	bne.n	8007e58 <arm_rfft_fast_init_f32+0x34>
 8007e48:	4b0c      	ldr	r3, [pc, #48]	@ (8007e7c <arm_rfft_fast_init_f32+0x58>)
 8007e4a:	4718      	bx	r3
 8007e4c:	2920      	cmp	r1, #32
 8007e4e:	d008      	beq.n	8007e62 <arm_rfft_fast_init_f32+0x3e>
 8007e50:	2940      	cmp	r1, #64	@ 0x40
 8007e52:	d10c      	bne.n	8007e6e <arm_rfft_fast_init_f32+0x4a>
 8007e54:	4b0a      	ldr	r3, [pc, #40]	@ (8007e80 <arm_rfft_fast_init_f32+0x5c>)
 8007e56:	e7f0      	b.n	8007e3a <arm_rfft_fast_init_f32+0x16>
 8007e58:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007e5c:	d107      	bne.n	8007e6e <arm_rfft_fast_init_f32+0x4a>
 8007e5e:	4b09      	ldr	r3, [pc, #36]	@ (8007e84 <arm_rfft_fast_init_f32+0x60>)
 8007e60:	e7eb      	b.n	8007e3a <arm_rfft_fast_init_f32+0x16>
 8007e62:	4b09      	ldr	r3, [pc, #36]	@ (8007e88 <arm_rfft_fast_init_f32+0x64>)
 8007e64:	e7e9      	b.n	8007e3a <arm_rfft_fast_init_f32+0x16>
 8007e66:	4b09      	ldr	r3, [pc, #36]	@ (8007e8c <arm_rfft_fast_init_f32+0x68>)
 8007e68:	e7e7      	b.n	8007e3a <arm_rfft_fast_init_f32+0x16>
 8007e6a:	4b09      	ldr	r3, [pc, #36]	@ (8007e90 <arm_rfft_fast_init_f32+0x6c>)
 8007e6c:	e7e5      	b.n	8007e3a <arm_rfft_fast_init_f32+0x16>
 8007e6e:	f04f 30ff 	mov.w	r0, #4294967295
 8007e72:	4770      	bx	lr
 8007e74:	4b07      	ldr	r3, [pc, #28]	@ (8007e94 <arm_rfft_fast_init_f32+0x70>)
 8007e76:	e7e0      	b.n	8007e3a <arm_rfft_fast_init_f32+0x16>
 8007e78:	08007d61 	.word	0x08007d61
 8007e7c:	08007dfd 	.word	0x08007dfd
 8007e80:	08007d19 	.word	0x08007d19
 8007e84:	08007dad 	.word	0x08007dad
 8007e88:	08007cf5 	.word	0x08007cf5
 8007e8c:	08007dd5 	.word	0x08007dd5
 8007e90:	08007d3d 	.word	0x08007d3d
 8007e94:	08007d85 	.word	0x08007d85

08007e98 <stage_rfft_f32>:
 8007e98:	b410      	push	{r4}
 8007e9a:	edd1 7a00 	vldr	s15, [r1]
 8007e9e:	ed91 7a01 	vldr	s14, [r1, #4]
 8007ea2:	8804      	ldrh	r4, [r0, #0]
 8007ea4:	6940      	ldr	r0, [r0, #20]
 8007ea6:	ee37 7a07 	vadd.f32	s14, s14, s14
 8007eaa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8007eae:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8007eb2:	ee77 6a87 	vadd.f32	s13, s15, s14
 8007eb6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007eba:	3c01      	subs	r4, #1
 8007ebc:	ee26 7a84 	vmul.f32	s14, s13, s8
 8007ec0:	ee67 7a84 	vmul.f32	s15, s15, s8
 8007ec4:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 8007ec8:	ed82 7a00 	vstr	s14, [r2]
 8007ecc:	edc2 7a01 	vstr	s15, [r2, #4]
 8007ed0:	3010      	adds	r0, #16
 8007ed2:	3210      	adds	r2, #16
 8007ed4:	3b08      	subs	r3, #8
 8007ed6:	3110      	adds	r1, #16
 8007ed8:	ed11 5a02 	vldr	s10, [r1, #-8]
 8007edc:	ed93 7a02 	vldr	s14, [r3, #8]
 8007ee0:	ed50 6a02 	vldr	s13, [r0, #-8]
 8007ee4:	edd3 4a03 	vldr	s9, [r3, #12]
 8007ee8:	ed51 7a01 	vldr	s15, [r1, #-4]
 8007eec:	ed10 6a01 	vldr	s12, [r0, #-4]
 8007ef0:	ee77 5a45 	vsub.f32	s11, s14, s10
 8007ef4:	ee37 7a05 	vadd.f32	s14, s14, s10
 8007ef8:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8007efc:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8007f00:	ee66 5a25 	vmul.f32	s11, s12, s11
 8007f04:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8007f08:	ee37 7a23 	vadd.f32	s14, s14, s7
 8007f0c:	ee66 6a85 	vmul.f32	s13, s13, s10
 8007f10:	ee26 6a05 	vmul.f32	s12, s12, s10
 8007f14:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8007f18:	ee37 7a06 	vadd.f32	s14, s14, s12
 8007f1c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007f20:	ee27 7a04 	vmul.f32	s14, s14, s8
 8007f24:	ee67 7a84 	vmul.f32	s15, s15, s8
 8007f28:	3c01      	subs	r4, #1
 8007f2a:	ed02 7a02 	vstr	s14, [r2, #-8]
 8007f2e:	ed42 7a01 	vstr	s15, [r2, #-4]
 8007f32:	f1a3 0308 	sub.w	r3, r3, #8
 8007f36:	f101 0108 	add.w	r1, r1, #8
 8007f3a:	f100 0008 	add.w	r0, r0, #8
 8007f3e:	f102 0208 	add.w	r2, r2, #8
 8007f42:	d1c9      	bne.n	8007ed8 <stage_rfft_f32+0x40>
 8007f44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007f48:	4770      	bx	lr
 8007f4a:	bf00      	nop

08007f4c <merge_rfft_f32>:
 8007f4c:	b410      	push	{r4}
 8007f4e:	edd1 7a00 	vldr	s15, [r1]
 8007f52:	edd1 6a01 	vldr	s13, [r1, #4]
 8007f56:	8804      	ldrh	r4, [r0, #0]
 8007f58:	6940      	ldr	r0, [r0, #20]
 8007f5a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007f5e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007f62:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8007f66:	ee27 7a04 	vmul.f32	s14, s14, s8
 8007f6a:	ee67 7a84 	vmul.f32	s15, s15, s8
 8007f6e:	3c01      	subs	r4, #1
 8007f70:	ed82 7a00 	vstr	s14, [r2]
 8007f74:	edc2 7a01 	vstr	s15, [r2, #4]
 8007f78:	b3dc      	cbz	r4, 8007ff2 <merge_rfft_f32+0xa6>
 8007f7a:	00e3      	lsls	r3, r4, #3
 8007f7c:	3b08      	subs	r3, #8
 8007f7e:	440b      	add	r3, r1
 8007f80:	3010      	adds	r0, #16
 8007f82:	3210      	adds	r2, #16
 8007f84:	3110      	adds	r1, #16
 8007f86:	ed11 5a02 	vldr	s10, [r1, #-8]
 8007f8a:	ed93 7a02 	vldr	s14, [r3, #8]
 8007f8e:	ed50 6a02 	vldr	s13, [r0, #-8]
 8007f92:	edd3 4a03 	vldr	s9, [r3, #12]
 8007f96:	ed51 7a01 	vldr	s15, [r1, #-4]
 8007f9a:	ed10 6a01 	vldr	s12, [r0, #-4]
 8007f9e:	ee75 5a47 	vsub.f32	s11, s10, s14
 8007fa2:	ee37 7a05 	vadd.f32	s14, s14, s10
 8007fa6:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8007faa:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8007fae:	ee66 5a25 	vmul.f32	s11, s12, s11
 8007fb2:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8007fb6:	ee37 7a63 	vsub.f32	s14, s14, s7
 8007fba:	ee66 6a85 	vmul.f32	s13, s13, s10
 8007fbe:	ee26 6a05 	vmul.f32	s12, s12, s10
 8007fc2:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8007fc6:	ee37 7a46 	vsub.f32	s14, s14, s12
 8007fca:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007fce:	ee27 7a04 	vmul.f32	s14, s14, s8
 8007fd2:	ee67 7a84 	vmul.f32	s15, s15, s8
 8007fd6:	3c01      	subs	r4, #1
 8007fd8:	ed02 7a02 	vstr	s14, [r2, #-8]
 8007fdc:	ed42 7a01 	vstr	s15, [r2, #-4]
 8007fe0:	f1a3 0308 	sub.w	r3, r3, #8
 8007fe4:	f101 0108 	add.w	r1, r1, #8
 8007fe8:	f100 0008 	add.w	r0, r0, #8
 8007fec:	f102 0208 	add.w	r2, r2, #8
 8007ff0:	d1c9      	bne.n	8007f86 <merge_rfft_f32+0x3a>
 8007ff2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ff6:	4770      	bx	lr

08007ff8 <arm_rfft_fast_f32>:
 8007ff8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ffc:	461c      	mov	r4, r3
 8007ffe:	4605      	mov	r5, r0
 8008000:	4616      	mov	r6, r2
 8008002:	b14b      	cbz	r3, 8008018 <arm_rfft_fast_f32+0x20>
 8008004:	f7ff ffa2 	bl	8007f4c <merge_rfft_f32>
 8008008:	4622      	mov	r2, r4
 800800a:	4631      	mov	r1, r6
 800800c:	4628      	mov	r0, r5
 800800e:	2301      	movs	r3, #1
 8008010:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008014:	f000 bb34 	b.w	8008680 <arm_cfft_f32>
 8008018:	460f      	mov	r7, r1
 800801a:	461a      	mov	r2, r3
 800801c:	2301      	movs	r3, #1
 800801e:	f000 fb2f 	bl	8008680 <arm_cfft_f32>
 8008022:	4632      	mov	r2, r6
 8008024:	4639      	mov	r1, r7
 8008026:	4628      	mov	r0, r5
 8008028:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800802c:	f7ff bf34 	b.w	8007e98 <stage_rfft_f32>

08008030 <arm_cfft_radix8by2_f32>:
 8008030:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008034:	ed2d 8b08 	vpush	{d8-d11}
 8008038:	f8b0 c000 	ldrh.w	ip, [r0]
 800803c:	6842      	ldr	r2, [r0, #4]
 800803e:	4607      	mov	r7, r0
 8008040:	4608      	mov	r0, r1
 8008042:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 8008046:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800804a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800804e:	b082      	sub	sp, #8
 8008050:	f000 80b0 	beq.w	80081b4 <arm_cfft_radix8by2_f32+0x184>
 8008054:	008c      	lsls	r4, r1, #2
 8008056:	3410      	adds	r4, #16
 8008058:	f100 0310 	add.w	r3, r0, #16
 800805c:	1906      	adds	r6, r0, r4
 800805e:	3210      	adds	r2, #16
 8008060:	4444      	add	r4, r8
 8008062:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 8008066:	f108 0510 	add.w	r5, r8, #16
 800806a:	ed15 2a04 	vldr	s4, [r5, #-16]
 800806e:	ed55 2a03 	vldr	s5, [r5, #-12]
 8008072:	ed54 4a04 	vldr	s9, [r4, #-16]
 8008076:	ed14 4a03 	vldr	s8, [r4, #-12]
 800807a:	ed14 6a02 	vldr	s12, [r4, #-8]
 800807e:	ed54 5a01 	vldr	s11, [r4, #-4]
 8008082:	ed53 3a04 	vldr	s7, [r3, #-16]
 8008086:	ed15 0a02 	vldr	s0, [r5, #-8]
 800808a:	ed55 0a01 	vldr	s1, [r5, #-4]
 800808e:	ed56 6a04 	vldr	s13, [r6, #-16]
 8008092:	ed16 3a03 	vldr	s6, [r6, #-12]
 8008096:	ed13 7a03 	vldr	s14, [r3, #-12]
 800809a:	ed13 5a02 	vldr	s10, [r3, #-8]
 800809e:	ed53 7a01 	vldr	s15, [r3, #-4]
 80080a2:	ed16 1a02 	vldr	s2, [r6, #-8]
 80080a6:	ed56 1a01 	vldr	s3, [r6, #-4]
 80080aa:	ee73 ba82 	vadd.f32	s23, s7, s4
 80080ae:	ee37 ba22 	vadd.f32	s22, s14, s5
 80080b2:	ee76 9aa4 	vadd.f32	s19, s13, s9
 80080b6:	ee33 9a04 	vadd.f32	s18, s6, s8
 80080ba:	ee31 8aa5 	vadd.f32	s16, s3, s11
 80080be:	ee75 aa00 	vadd.f32	s21, s10, s0
 80080c2:	ee37 aaa0 	vadd.f32	s20, s15, s1
 80080c6:	ee71 8a06 	vadd.f32	s17, s2, s12
 80080ca:	ed43 ba04 	vstr	s23, [r3, #-16]
 80080ce:	ed03 ba03 	vstr	s22, [r3, #-12]
 80080d2:	ed43 aa02 	vstr	s21, [r3, #-8]
 80080d6:	ed03 aa01 	vstr	s20, [r3, #-4]
 80080da:	ed06 8a01 	vstr	s16, [r6, #-4]
 80080de:	ed46 9a04 	vstr	s19, [r6, #-16]
 80080e2:	ed06 9a03 	vstr	s18, [r6, #-12]
 80080e6:	ed46 8a02 	vstr	s17, [r6, #-8]
 80080ea:	ee37 7a62 	vsub.f32	s14, s14, s5
 80080ee:	ee74 4ae6 	vsub.f32	s9, s9, s13
 80080f2:	ee34 4a43 	vsub.f32	s8, s8, s6
 80080f6:	ed52 6a03 	vldr	s13, [r2, #-12]
 80080fa:	ed12 3a04 	vldr	s6, [r2, #-16]
 80080fe:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8008102:	ee27 8a26 	vmul.f32	s16, s14, s13
 8008106:	ee64 2aa6 	vmul.f32	s5, s9, s13
 800810a:	ee23 2a83 	vmul.f32	s4, s7, s6
 800810e:	ee64 4a83 	vmul.f32	s9, s9, s6
 8008112:	ee63 3aa6 	vmul.f32	s7, s7, s13
 8008116:	ee27 7a03 	vmul.f32	s14, s14, s6
 800811a:	ee64 6a26 	vmul.f32	s13, s8, s13
 800811e:	ee24 4a03 	vmul.f32	s8, s8, s6
 8008122:	ee37 7a63 	vsub.f32	s14, s14, s7
 8008126:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800812a:	ee32 4ac4 	vsub.f32	s8, s5, s8
 800812e:	ee32 3a08 	vadd.f32	s6, s4, s16
 8008132:	ed05 7a03 	vstr	s14, [r5, #-12]
 8008136:	ed05 3a04 	vstr	s6, [r5, #-16]
 800813a:	ed04 4a04 	vstr	s8, [r4, #-16]
 800813e:	ed44 6a03 	vstr	s13, [r4, #-12]
 8008142:	ed12 7a01 	vldr	s14, [r2, #-4]
 8008146:	ee76 6a41 	vsub.f32	s13, s12, s2
 800814a:	ee35 5a40 	vsub.f32	s10, s10, s0
 800814e:	ee35 6ae1 	vsub.f32	s12, s11, s3
 8008152:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8008156:	ed52 5a02 	vldr	s11, [r2, #-8]
 800815a:	ee67 3a87 	vmul.f32	s7, s15, s14
 800815e:	ee66 4a87 	vmul.f32	s9, s13, s14
 8008162:	ee25 4a25 	vmul.f32	s8, s10, s11
 8008166:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800816a:	ee25 5a07 	vmul.f32	s10, s10, s14
 800816e:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8008172:	ee26 7a07 	vmul.f32	s14, s12, s14
 8008176:	ee26 6a25 	vmul.f32	s12, s12, s11
 800817a:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800817e:	ee74 5a23 	vadd.f32	s11, s8, s7
 8008182:	ee34 6ac6 	vsub.f32	s12, s9, s12
 8008186:	ee37 7a26 	vadd.f32	s14, s14, s13
 800818a:	3310      	adds	r3, #16
 800818c:	4563      	cmp	r3, ip
 800818e:	ed45 5a02 	vstr	s11, [r5, #-8]
 8008192:	f106 0610 	add.w	r6, r6, #16
 8008196:	ed45 7a01 	vstr	s15, [r5, #-4]
 800819a:	f102 0210 	add.w	r2, r2, #16
 800819e:	ed04 6a02 	vstr	s12, [r4, #-8]
 80081a2:	ed04 7a01 	vstr	s14, [r4, #-4]
 80081a6:	f105 0510 	add.w	r5, r5, #16
 80081aa:	f104 0410 	add.w	r4, r4, #16
 80081ae:	f47f af5c 	bne.w	800806a <arm_cfft_radix8by2_f32+0x3a>
 80081b2:	687a      	ldr	r2, [r7, #4]
 80081b4:	b289      	uxth	r1, r1
 80081b6:	2302      	movs	r3, #2
 80081b8:	9101      	str	r1, [sp, #4]
 80081ba:	f000 fc6f 	bl	8008a9c <arm_radix8_butterfly_f32>
 80081be:	9901      	ldr	r1, [sp, #4]
 80081c0:	687a      	ldr	r2, [r7, #4]
 80081c2:	4640      	mov	r0, r8
 80081c4:	2302      	movs	r3, #2
 80081c6:	b002      	add	sp, #8
 80081c8:	ecbd 8b08 	vpop	{d8-d11}
 80081cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081d0:	f000 bc64 	b.w	8008a9c <arm_radix8_butterfly_f32>

080081d4 <arm_cfft_radix8by4_f32>:
 80081d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081d8:	ed2d 8b0a 	vpush	{d8-d12}
 80081dc:	8803      	ldrh	r3, [r0, #0]
 80081de:	6842      	ldr	r2, [r0, #4]
 80081e0:	b08d      	sub	sp, #52	@ 0x34
 80081e2:	085b      	lsrs	r3, r3, #1
 80081e4:	900a      	str	r0, [sp, #40]	@ 0x28
 80081e6:	4608      	mov	r0, r1
 80081e8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80081ec:	edd1 5a00 	vldr	s11, [r1]
 80081f0:	edd0 7a00 	vldr	s15, [r0]
 80081f4:	edd1 3a01 	vldr	s7, [r1, #4]
 80081f8:	ed90 5a01 	vldr	s10, [r0, #4]
 80081fc:	9108      	str	r1, [sp, #32]
 80081fe:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 8008202:	ed96 7a00 	vldr	s14, [r6]
 8008206:	ed96 4a01 	vldr	s8, [r6, #4]
 800820a:	9607      	str	r6, [sp, #28]
 800820c:	ee37 6aa5 	vadd.f32	s12, s15, s11
 8008210:	eb01 0883 	add.w	r8, r1, r3, lsl #2
 8008214:	edd8 4a00 	vldr	s9, [r8]
 8008218:	ed98 3a01 	vldr	s6, [r8, #4]
 800821c:	ee77 6a06 	vadd.f32	s13, s14, s12
 8008220:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8008224:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8008228:	4604      	mov	r4, r0
 800822a:	edc0 6a00 	vstr	s13, [r0]
 800822e:	edd6 5a01 	vldr	s11, [r6, #4]
 8008232:	edd8 2a01 	vldr	s5, [r8, #4]
 8008236:	ee75 6a23 	vadd.f32	s13, s10, s7
 800823a:	ee35 5a63 	vsub.f32	s10, s10, s7
 800823e:	ee36 6a47 	vsub.f32	s12, s12, s14
 8008242:	ee74 3a27 	vadd.f32	s7, s8, s15
 8008246:	ee76 5aa5 	vadd.f32	s11, s13, s11
 800824a:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800824e:	ee76 6ac4 	vsub.f32	s13, s13, s8
 8008252:	3408      	adds	r4, #8
 8008254:	ee35 4a47 	vsub.f32	s8, s10, s14
 8008258:	460d      	mov	r5, r1
 800825a:	ee37 7a05 	vadd.f32	s14, s14, s10
 800825e:	4637      	mov	r7, r6
 8008260:	9402      	str	r4, [sp, #8]
 8008262:	3708      	adds	r7, #8
 8008264:	460c      	mov	r4, r1
 8008266:	3508      	adds	r5, #8
 8008268:	0859      	lsrs	r1, r3, #1
 800826a:	9109      	str	r1, [sp, #36]	@ 0x24
 800826c:	9706      	str	r7, [sp, #24]
 800826e:	9505      	str	r5, [sp, #20]
 8008270:	f102 0708 	add.w	r7, r2, #8
 8008274:	ee36 6a64 	vsub.f32	s12, s12, s9
 8008278:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800827c:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8008280:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8008284:	ee77 7a83 	vadd.f32	s15, s15, s6
 8008288:	ee34 5a24 	vadd.f32	s10, s8, s9
 800828c:	ee37 7a64 	vsub.f32	s14, s14, s9
 8008290:	3902      	subs	r1, #2
 8008292:	4645      	mov	r5, r8
 8008294:	9701      	str	r7, [sp, #4]
 8008296:	f102 0c18 	add.w	ip, r2, #24
 800829a:	f102 0710 	add.w	r7, r2, #16
 800829e:	3508      	adds	r5, #8
 80082a0:	0849      	lsrs	r1, r1, #1
 80082a2:	edc0 5a01 	vstr	s11, [r0, #4]
 80082a6:	9703      	str	r7, [sp, #12]
 80082a8:	edc6 3a00 	vstr	s7, [r6]
 80082ac:	ed86 5a01 	vstr	s10, [r6, #4]
 80082b0:	f8cd c000 	str.w	ip, [sp]
 80082b4:	ed84 6a00 	vstr	s12, [r4]
 80082b8:	edc4 6a01 	vstr	s13, [r4, #4]
 80082bc:	9504      	str	r5, [sp, #16]
 80082be:	edc8 7a00 	vstr	s15, [r8]
 80082c2:	ed88 7a01 	vstr	s14, [r8, #4]
 80082c6:	910b      	str	r1, [sp, #44]	@ 0x2c
 80082c8:	f000 8138 	beq.w	800853c <arm_cfft_radix8by4_f32+0x368>
 80082cc:	009b      	lsls	r3, r3, #2
 80082ce:	3b0c      	subs	r3, #12
 80082d0:	f1a6 0c0c 	sub.w	ip, r6, #12
 80082d4:	f106 0510 	add.w	r5, r6, #16
 80082d8:	4626      	mov	r6, r4
 80082da:	46bb      	mov	fp, r7
 80082dc:	f102 0a20 	add.w	sl, r2, #32
 80082e0:	f102 0930 	add.w	r9, r2, #48	@ 0x30
 80082e4:	f106 0710 	add.w	r7, r6, #16
 80082e8:	4443      	add	r3, r8
 80082ea:	f100 0e10 	add.w	lr, r0, #16
 80082ee:	3c0c      	subs	r4, #12
 80082f0:	f1a8 060c 	sub.w	r6, r8, #12
 80082f4:	f108 0210 	add.w	r2, r8, #16
 80082f8:	ed1e 5a02 	vldr	s10, [lr, #-8]
 80082fc:	ed57 5a02 	vldr	s11, [r7, #-8]
 8008300:	ed55 7a02 	vldr	s15, [r5, #-8]
 8008304:	ed52 1a02 	vldr	s3, [r2, #-8]
 8008308:	ed57 6a01 	vldr	s13, [r7, #-4]
 800830c:	ed1e 0a01 	vldr	s0, [lr, #-4]
 8008310:	ed12 1a01 	vldr	s2, [r2, #-4]
 8008314:	ed15 8a01 	vldr	s16, [r5, #-4]
 8008318:	ee35 4a25 	vadd.f32	s8, s10, s11
 800831c:	ee30 6a26 	vadd.f32	s12, s0, s13
 8008320:	ee37 7a84 	vadd.f32	s14, s15, s8
 8008324:	ee30 0a66 	vsub.f32	s0, s0, s13
 8008328:	ee37 7a21 	vadd.f32	s14, s14, s3
 800832c:	ee75 5a65 	vsub.f32	s11, s10, s11
 8008330:	ed0e 7a02 	vstr	s14, [lr, #-8]
 8008334:	ed15 7a01 	vldr	s14, [r5, #-4]
 8008338:	ed52 6a01 	vldr	s13, [r2, #-4]
 800833c:	ee36 7a07 	vadd.f32	s14, s12, s14
 8008340:	ee78 aa25 	vadd.f32	s21, s16, s11
 8008344:	ee37 7a26 	vadd.f32	s14, s14, s13
 8008348:	ee70 3a67 	vsub.f32	s7, s0, s15
 800834c:	ed0e 7a01 	vstr	s14, [lr, #-4]
 8008350:	ed96 7a02 	vldr	s14, [r6, #8]
 8008354:	ed9c 2a02 	vldr	s4, [ip, #8]
 8008358:	ed94 ba02 	vldr	s22, [r4, #8]
 800835c:	edd3 9a02 	vldr	s19, [r3, #8]
 8008360:	edd6 2a01 	vldr	s5, [r6, #4]
 8008364:	ed9c 9a01 	vldr	s18, [ip, #4]
 8008368:	ed93 5a01 	vldr	s10, [r3, #4]
 800836c:	edd4 0a01 	vldr	s1, [r4, #4]
 8008370:	ee72 6a07 	vadd.f32	s13, s4, s14
 8008374:	ee32 2a47 	vsub.f32	s4, s4, s14
 8008378:	ee7b 8a26 	vadd.f32	s17, s22, s13
 800837c:	ee79 4a22 	vadd.f32	s9, s18, s5
 8008380:	ee38 7aa9 	vadd.f32	s14, s17, s19
 8008384:	ee79 2a62 	vsub.f32	s5, s18, s5
 8008388:	ed8c 7a02 	vstr	s14, [ip, #8]
 800838c:	ed94 7a01 	vldr	s14, [r4, #4]
 8008390:	edd3 8a01 	vldr	s17, [r3, #4]
 8008394:	ee34 7a87 	vadd.f32	s14, s9, s14
 8008398:	ee3b 3a69 	vsub.f32	s6, s22, s19
 800839c:	ee37 7a28 	vadd.f32	s14, s14, s17
 80083a0:	ee32 9a60 	vsub.f32	s18, s4, s1
 80083a4:	ed8c 7a01 	vstr	s14, [ip, #4]
 80083a8:	ed1b 7a01 	vldr	s14, [fp, #-4]
 80083ac:	ed1b aa02 	vldr	s20, [fp, #-8]
 80083b0:	ee73 8a22 	vadd.f32	s17, s6, s5
 80083b4:	ee39 9a05 	vadd.f32	s18, s18, s10
 80083b8:	ee7a aac1 	vsub.f32	s21, s21, s2
 80083bc:	ee73 3aa1 	vadd.f32	s7, s7, s3
 80083c0:	ee2a ca8a 	vmul.f32	s24, s21, s20
 80083c4:	ee69 ba07 	vmul.f32	s23, s18, s14
 80083c8:	ee6a aa87 	vmul.f32	s21, s21, s14
 80083cc:	ee29 9a0a 	vmul.f32	s18, s18, s20
 80083d0:	ee63 ca87 	vmul.f32	s25, s7, s14
 80083d4:	ee63 3a8a 	vmul.f32	s7, s7, s20
 80083d8:	ee28 aa8a 	vmul.f32	s20, s17, s20
 80083dc:	ee68 8a87 	vmul.f32	s17, s17, s14
 80083e0:	ee73 3aea 	vsub.f32	s7, s7, s21
 80083e4:	ee78 8a89 	vadd.f32	s17, s17, s18
 80083e8:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 80083ec:	ee3b aaca 	vsub.f32	s20, s23, s20
 80083f0:	ee34 4a67 	vsub.f32	s8, s8, s15
 80083f4:	ee76 6acb 	vsub.f32	s13, s13, s22
 80083f8:	ee36 6a48 	vsub.f32	s12, s12, s16
 80083fc:	ee74 4ae0 	vsub.f32	s9, s9, s1
 8008400:	ed05 7a02 	vstr	s14, [r5, #-8]
 8008404:	ed45 3a01 	vstr	s7, [r5, #-4]
 8008408:	edc4 8a01 	vstr	s17, [r4, #4]
 800840c:	ed84 aa02 	vstr	s20, [r4, #8]
 8008410:	ed5a 3a04 	vldr	s7, [sl, #-16]
 8008414:	ee36 7ae9 	vsub.f32	s14, s13, s19
 8008418:	ee74 4ac5 	vsub.f32	s9, s9, s10
 800841c:	ed5a 6a03 	vldr	s13, [sl, #-12]
 8008420:	ee34 4a61 	vsub.f32	s8, s8, s3
 8008424:	ee36 6a41 	vsub.f32	s12, s12, s2
 8008428:	ee67 8a63 	vnmul.f32	s17, s14, s7
 800842c:	ee66 9a26 	vmul.f32	s19, s12, s13
 8008430:	ee24 9a23 	vmul.f32	s18, s8, s7
 8008434:	ee26 6a23 	vmul.f32	s12, s12, s7
 8008438:	ee24 4a26 	vmul.f32	s8, s8, s13
 800843c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8008440:	ee64 6aa6 	vmul.f32	s13, s9, s13
 8008444:	ee64 4aa3 	vmul.f32	s9, s9, s7
 8008448:	ee36 6a44 	vsub.f32	s12, s12, s8
 800844c:	ee37 7a64 	vsub.f32	s14, s14, s9
 8008450:	ee38 4ae6 	vsub.f32	s8, s17, s13
 8008454:	ee79 3a29 	vadd.f32	s7, s18, s19
 8008458:	ee75 6a60 	vsub.f32	s13, s10, s1
 800845c:	ee75 5ac8 	vsub.f32	s11, s11, s16
 8008460:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008464:	ed47 3a02 	vstr	s7, [r7, #-8]
 8008468:	ed07 6a01 	vstr	s12, [r7, #-4]
 800846c:	ed86 7a01 	vstr	s14, [r6, #4]
 8008470:	ed86 4a02 	vstr	s8, [r6, #8]
 8008474:	ee35 6a81 	vadd.f32	s12, s11, s2
 8008478:	ee36 7ac2 	vsub.f32	s14, s13, s4
 800847c:	ed59 5a06 	vldr	s11, [r9, #-24]	@ 0xffffffe8
 8008480:	ed59 6a05 	vldr	s13, [r9, #-20]	@ 0xffffffec
 8008484:	ee33 3a62 	vsub.f32	s6, s6, s5
 8008488:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800848c:	ee67 2a26 	vmul.f32	s5, s14, s13
 8008490:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8008494:	ee26 5a25 	vmul.f32	s10, s12, s11
 8008498:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800849c:	ee26 6a26 	vmul.f32	s12, s12, s13
 80084a0:	ee27 7a25 	vmul.f32	s14, s14, s11
 80084a4:	ee63 6a26 	vmul.f32	s13, s6, s13
 80084a8:	ee23 3a25 	vmul.f32	s6, s6, s11
 80084ac:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80084b0:	ee75 5a24 	vadd.f32	s11, s10, s9
 80084b4:	ee32 3ac3 	vsub.f32	s6, s5, s6
 80084b8:	ee36 7a87 	vadd.f32	s14, s13, s14
 80084bc:	3901      	subs	r1, #1
 80084be:	ed42 5a02 	vstr	s11, [r2, #-8]
 80084c2:	ed42 7a01 	vstr	s15, [r2, #-4]
 80084c6:	f10e 0e08 	add.w	lr, lr, #8
 80084ca:	ed83 3a02 	vstr	s6, [r3, #8]
 80084ce:	ed83 7a01 	vstr	s14, [r3, #4]
 80084d2:	f1ac 0c08 	sub.w	ip, ip, #8
 80084d6:	f10b 0b08 	add.w	fp, fp, #8
 80084da:	f105 0508 	add.w	r5, r5, #8
 80084de:	f1a4 0408 	sub.w	r4, r4, #8
 80084e2:	f10a 0a10 	add.w	sl, sl, #16
 80084e6:	f107 0708 	add.w	r7, r7, #8
 80084ea:	f1a6 0608 	sub.w	r6, r6, #8
 80084ee:	f109 0918 	add.w	r9, r9, #24
 80084f2:	f102 0208 	add.w	r2, r2, #8
 80084f6:	f1a3 0308 	sub.w	r3, r3, #8
 80084fa:	f47f aefd 	bne.w	80082f8 <arm_cfft_radix8by4_f32+0x124>
 80084fe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008500:	9902      	ldr	r1, [sp, #8]
 8008502:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8008506:	9102      	str	r1, [sp, #8]
 8008508:	9901      	ldr	r1, [sp, #4]
 800850a:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800850e:	9101      	str	r1, [sp, #4]
 8008510:	9906      	ldr	r1, [sp, #24]
 8008512:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8008516:	9106      	str	r1, [sp, #24]
 8008518:	9903      	ldr	r1, [sp, #12]
 800851a:	eb01 1102 	add.w	r1, r1, r2, lsl #4
 800851e:	9103      	str	r1, [sp, #12]
 8008520:	9905      	ldr	r1, [sp, #20]
 8008522:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8008526:	9105      	str	r1, [sp, #20]
 8008528:	9904      	ldr	r1, [sp, #16]
 800852a:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 800852e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8008532:	9204      	str	r2, [sp, #16]
 8008534:	9a00      	ldr	r2, [sp, #0]
 8008536:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800853a:	9300      	str	r3, [sp, #0]
 800853c:	9902      	ldr	r1, [sp, #8]
 800853e:	9d05      	ldr	r5, [sp, #20]
 8008540:	ed91 4a00 	vldr	s8, [r1]
 8008544:	edd5 6a00 	vldr	s13, [r5]
 8008548:	9b06      	ldr	r3, [sp, #24]
 800854a:	9c04      	ldr	r4, [sp, #16]
 800854c:	edd3 7a00 	vldr	s15, [r3]
 8008550:	ed94 3a00 	vldr	s6, [r4]
 8008554:	edd5 4a01 	vldr	s9, [r5, #4]
 8008558:	edd1 3a01 	vldr	s7, [r1, #4]
 800855c:	ed94 2a01 	vldr	s4, [r4, #4]
 8008560:	ed93 7a01 	vldr	s14, [r3, #4]
 8008564:	9a01      	ldr	r2, [sp, #4]
 8008566:	ee34 6a26 	vadd.f32	s12, s8, s13
 800856a:	ee73 5aa4 	vadd.f32	s11, s7, s9
 800856e:	ee37 5a86 	vadd.f32	s10, s15, s12
 8008572:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8008576:	ee35 5a03 	vadd.f32	s10, s10, s6
 800857a:	ee74 6a66 	vsub.f32	s13, s8, s13
 800857e:	ed81 5a00 	vstr	s10, [r1]
 8008582:	ed93 5a01 	vldr	s10, [r3, #4]
 8008586:	edd4 4a01 	vldr	s9, [r4, #4]
 800858a:	ee35 5a85 	vadd.f32	s10, s11, s10
 800858e:	ee37 4a26 	vadd.f32	s8, s14, s13
 8008592:	ee35 5a24 	vadd.f32	s10, s10, s9
 8008596:	ee73 4ae7 	vsub.f32	s9, s7, s15
 800859a:	ed81 5a01 	vstr	s10, [r1, #4]
 800859e:	edd2 1a00 	vldr	s3, [r2]
 80085a2:	edd2 2a01 	vldr	s5, [r2, #4]
 80085a6:	f8bd 1024 	ldrh.w	r1, [sp, #36]	@ 0x24
 80085aa:	ee34 5a83 	vadd.f32	s10, s9, s6
 80085ae:	ee34 4a42 	vsub.f32	s8, s8, s4
 80085b2:	ee36 6a67 	vsub.f32	s12, s12, s15
 80085b6:	ee64 4a21 	vmul.f32	s9, s8, s3
 80085ba:	ee24 4a22 	vmul.f32	s8, s8, s5
 80085be:	ee65 2a22 	vmul.f32	s5, s10, s5
 80085c2:	ee25 5a21 	vmul.f32	s10, s10, s3
 80085c6:	ee74 2aa2 	vadd.f32	s5, s9, s5
 80085ca:	ee35 5a44 	vsub.f32	s10, s10, s8
 80085ce:	edc3 2a00 	vstr	s5, [r3]
 80085d2:	ed83 5a01 	vstr	s10, [r3, #4]
 80085d6:	ee75 5ac7 	vsub.f32	s11, s11, s14
 80085da:	9b03      	ldr	r3, [sp, #12]
 80085dc:	ee36 6a43 	vsub.f32	s12, s12, s6
 80085e0:	ed93 4a01 	vldr	s8, [r3, #4]
 80085e4:	ed93 5a00 	vldr	s10, [r3]
 80085e8:	9b00      	ldr	r3, [sp, #0]
 80085ea:	ee75 5ac2 	vsub.f32	s11, s11, s4
 80085ee:	ee66 4a05 	vmul.f32	s9, s12, s10
 80085f2:	ee25 5a85 	vmul.f32	s10, s11, s10
 80085f6:	ee26 6a04 	vmul.f32	s12, s12, s8
 80085fa:	ee65 5a84 	vmul.f32	s11, s11, s8
 80085fe:	ee35 6a46 	vsub.f32	s12, s10, s12
 8008602:	ee74 5aa5 	vadd.f32	s11, s9, s11
 8008606:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800860a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800860e:	ed85 6a01 	vstr	s12, [r5, #4]
 8008612:	edc5 5a00 	vstr	s11, [r5]
 8008616:	edd3 5a01 	vldr	s11, [r3, #4]
 800861a:	edd3 6a00 	vldr	s13, [r3]
 800861e:	ee37 7a02 	vadd.f32	s14, s14, s4
 8008622:	ee77 7ac3 	vsub.f32	s15, s15, s6
 8008626:	ee27 6a26 	vmul.f32	s12, s14, s13
 800862a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800862e:	ee27 7a25 	vmul.f32	s14, s14, s11
 8008632:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8008636:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800863a:	ee76 7a27 	vadd.f32	s15, s12, s15
 800863e:	ed84 7a01 	vstr	s14, [r4, #4]
 8008642:	edc4 7a00 	vstr	s15, [r4]
 8008646:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008648:	9100      	str	r1, [sp, #0]
 800864a:	6862      	ldr	r2, [r4, #4]
 800864c:	2304      	movs	r3, #4
 800864e:	f000 fa25 	bl	8008a9c <arm_radix8_butterfly_f32>
 8008652:	9807      	ldr	r0, [sp, #28]
 8008654:	9900      	ldr	r1, [sp, #0]
 8008656:	6862      	ldr	r2, [r4, #4]
 8008658:	2304      	movs	r3, #4
 800865a:	f000 fa1f 	bl	8008a9c <arm_radix8_butterfly_f32>
 800865e:	9808      	ldr	r0, [sp, #32]
 8008660:	9900      	ldr	r1, [sp, #0]
 8008662:	6862      	ldr	r2, [r4, #4]
 8008664:	2304      	movs	r3, #4
 8008666:	f000 fa19 	bl	8008a9c <arm_radix8_butterfly_f32>
 800866a:	9900      	ldr	r1, [sp, #0]
 800866c:	6862      	ldr	r2, [r4, #4]
 800866e:	4640      	mov	r0, r8
 8008670:	2304      	movs	r3, #4
 8008672:	b00d      	add	sp, #52	@ 0x34
 8008674:	ecbd 8b0a 	vpop	{d8-d12}
 8008678:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800867c:	f000 ba0e 	b.w	8008a9c <arm_radix8_butterfly_f32>

08008680 <arm_cfft_f32>:
 8008680:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008684:	2a01      	cmp	r2, #1
 8008686:	8805      	ldrh	r5, [r0, #0]
 8008688:	4607      	mov	r7, r0
 800868a:	4690      	mov	r8, r2
 800868c:	460c      	mov	r4, r1
 800868e:	4699      	mov	r9, r3
 8008690:	d05c      	beq.n	800874c <arm_cfft_f32+0xcc>
 8008692:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8008696:	d054      	beq.n	8008742 <arm_cfft_f32+0xc2>
 8008698:	d810      	bhi.n	80086bc <arm_cfft_f32+0x3c>
 800869a:	2d40      	cmp	r5, #64	@ 0x40
 800869c:	d015      	beq.n	80086ca <arm_cfft_f32+0x4a>
 800869e:	d94c      	bls.n	800873a <arm_cfft_f32+0xba>
 80086a0:	2d80      	cmp	r5, #128	@ 0x80
 80086a2:	d103      	bne.n	80086ac <arm_cfft_f32+0x2c>
 80086a4:	4621      	mov	r1, r4
 80086a6:	4638      	mov	r0, r7
 80086a8:	f7ff fcc2 	bl	8008030 <arm_cfft_radix8by2_f32>
 80086ac:	f1b9 0f00 	cmp.w	r9, #0
 80086b0:	d114      	bne.n	80086dc <arm_cfft_f32+0x5c>
 80086b2:	f1b8 0f01 	cmp.w	r8, #1
 80086b6:	d019      	beq.n	80086ec <arm_cfft_f32+0x6c>
 80086b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086bc:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 80086c0:	d03f      	beq.n	8008742 <arm_cfft_f32+0xc2>
 80086c2:	d933      	bls.n	800872c <arm_cfft_f32+0xac>
 80086c4:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 80086c8:	d1f0      	bne.n	80086ac <arm_cfft_f32+0x2c>
 80086ca:	687a      	ldr	r2, [r7, #4]
 80086cc:	2301      	movs	r3, #1
 80086ce:	4629      	mov	r1, r5
 80086d0:	4620      	mov	r0, r4
 80086d2:	f000 f9e3 	bl	8008a9c <arm_radix8_butterfly_f32>
 80086d6:	f1b9 0f00 	cmp.w	r9, #0
 80086da:	d0ea      	beq.n	80086b2 <arm_cfft_f32+0x32>
 80086dc:	68ba      	ldr	r2, [r7, #8]
 80086de:	89b9      	ldrh	r1, [r7, #12]
 80086e0:	4620      	mov	r0, r4
 80086e2:	f000 f845 	bl	8008770 <arm_bitreversal_32>
 80086e6:	f1b8 0f01 	cmp.w	r8, #1
 80086ea:	d1e5      	bne.n	80086b8 <arm_cfft_f32+0x38>
 80086ec:	ee07 5a90 	vmov	s15, r5
 80086f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086f4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80086f8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80086fc:	2d00      	cmp	r5, #0
 80086fe:	d0db      	beq.n	80086b8 <arm_cfft_f32+0x38>
 8008700:	f104 0108 	add.w	r1, r4, #8
 8008704:	2300      	movs	r3, #0
 8008706:	3301      	adds	r3, #1
 8008708:	429d      	cmp	r5, r3
 800870a:	f101 0108 	add.w	r1, r1, #8
 800870e:	ed11 7a04 	vldr	s14, [r1, #-16]
 8008712:	ed51 7a03 	vldr	s15, [r1, #-12]
 8008716:	ee27 7a26 	vmul.f32	s14, s14, s13
 800871a:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800871e:	ed01 7a04 	vstr	s14, [r1, #-16]
 8008722:	ed41 7a03 	vstr	s15, [r1, #-12]
 8008726:	d1ee      	bne.n	8008706 <arm_cfft_f32+0x86>
 8008728:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800872c:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8008730:	d0cb      	beq.n	80086ca <arm_cfft_f32+0x4a>
 8008732:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8008736:	d0b5      	beq.n	80086a4 <arm_cfft_f32+0x24>
 8008738:	e7b8      	b.n	80086ac <arm_cfft_f32+0x2c>
 800873a:	2d10      	cmp	r5, #16
 800873c:	d0b2      	beq.n	80086a4 <arm_cfft_f32+0x24>
 800873e:	2d20      	cmp	r5, #32
 8008740:	d1b4      	bne.n	80086ac <arm_cfft_f32+0x2c>
 8008742:	4621      	mov	r1, r4
 8008744:	4638      	mov	r0, r7
 8008746:	f7ff fd45 	bl	80081d4 <arm_cfft_radix8by4_f32>
 800874a:	e7af      	b.n	80086ac <arm_cfft_f32+0x2c>
 800874c:	b16d      	cbz	r5, 800876a <arm_cfft_f32+0xea>
 800874e:	310c      	adds	r1, #12
 8008750:	2600      	movs	r6, #0
 8008752:	ed51 7a02 	vldr	s15, [r1, #-8]
 8008756:	3601      	adds	r6, #1
 8008758:	eef1 7a67 	vneg.f32	s15, s15
 800875c:	42b5      	cmp	r5, r6
 800875e:	ed41 7a02 	vstr	s15, [r1, #-8]
 8008762:	f101 0108 	add.w	r1, r1, #8
 8008766:	d1f4      	bne.n	8008752 <arm_cfft_f32+0xd2>
 8008768:	e793      	b.n	8008692 <arm_cfft_f32+0x12>
 800876a:	2b00      	cmp	r3, #0
 800876c:	d0a4      	beq.n	80086b8 <arm_cfft_f32+0x38>
 800876e:	e7b5      	b.n	80086dc <arm_cfft_f32+0x5c>

08008770 <arm_bitreversal_32>:
 8008770:	b1e9      	cbz	r1, 80087ae <arm_bitreversal_32+0x3e>
 8008772:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008774:	2500      	movs	r5, #0
 8008776:	f102 0e02 	add.w	lr, r2, #2
 800877a:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 800877e:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 8008782:	08a4      	lsrs	r4, r4, #2
 8008784:	089b      	lsrs	r3, r3, #2
 8008786:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800878a:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 800878e:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 8008792:	00a6      	lsls	r6, r4, #2
 8008794:	009b      	lsls	r3, r3, #2
 8008796:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800879a:	3304      	adds	r3, #4
 800879c:	1d34      	adds	r4, r6, #4
 800879e:	3502      	adds	r5, #2
 80087a0:	58c6      	ldr	r6, [r0, r3]
 80087a2:	5907      	ldr	r7, [r0, r4]
 80087a4:	50c7      	str	r7, [r0, r3]
 80087a6:	428d      	cmp	r5, r1
 80087a8:	5106      	str	r6, [r0, r4]
 80087aa:	d3e6      	bcc.n	800877a <arm_bitreversal_32+0xa>
 80087ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80087ae:	4770      	bx	lr

080087b0 <arm_cmplx_mag_f32>:
 80087b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087b4:	ed2d 8b02 	vpush	{d8}
 80087b8:	0897      	lsrs	r7, r2, #2
 80087ba:	b084      	sub	sp, #16
 80087bc:	d077      	beq.n	80088ae <arm_cmplx_mag_f32+0xfe>
 80087be:	f04f 0800 	mov.w	r8, #0
 80087c2:	f100 0420 	add.w	r4, r0, #32
 80087c6:	f101 0510 	add.w	r5, r1, #16
 80087ca:	463e      	mov	r6, r7
 80087cc:	ed14 0a08 	vldr	s0, [r4, #-32]	@ 0xffffffe0
 80087d0:	ed54 7a07 	vldr	s15, [r4, #-28]	@ 0xffffffe4
 80087d4:	ee20 0a00 	vmul.f32	s0, s0, s0
 80087d8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80087dc:	ee30 0a27 	vadd.f32	s0, s0, s15
 80087e0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80087e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087e8:	f2c0 80c5 	blt.w	8008976 <arm_cmplx_mag_f32+0x1c6>
 80087ec:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80087f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087f4:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80087f8:	f100 80cb 	bmi.w	8008992 <arm_cmplx_mag_f32+0x1e2>
 80087fc:	ed05 8a04 	vstr	s16, [r5, #-16]
 8008800:	ed14 0a06 	vldr	s0, [r4, #-24]	@ 0xffffffe8
 8008804:	ed54 7a05 	vldr	s15, [r4, #-20]	@ 0xffffffec
 8008808:	ee20 0a00 	vmul.f32	s0, s0, s0
 800880c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008810:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008814:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800881c:	f2c0 80a8 	blt.w	8008970 <arm_cmplx_mag_f32+0x1c0>
 8008820:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8008824:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008828:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800882c:	f100 80a8 	bmi.w	8008980 <arm_cmplx_mag_f32+0x1d0>
 8008830:	ed05 8a03 	vstr	s16, [r5, #-12]
 8008834:	ed14 0a04 	vldr	s0, [r4, #-16]
 8008838:	ed54 7a03 	vldr	s15, [r4, #-12]
 800883c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008840:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008844:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008848:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800884c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008850:	f2c0 808b 	blt.w	800896a <arm_cmplx_mag_f32+0x1ba>
 8008854:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8008858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800885c:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8008860:	f100 80a9 	bmi.w	80089b6 <arm_cmplx_mag_f32+0x206>
 8008864:	ed05 8a02 	vstr	s16, [r5, #-8]
 8008868:	ed14 0a02 	vldr	s0, [r4, #-8]
 800886c:	ed54 7a01 	vldr	s15, [r4, #-4]
 8008870:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008874:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008878:	ee30 0a27 	vadd.f32	s0, s0, s15
 800887c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008880:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008884:	db6e      	blt.n	8008964 <arm_cmplx_mag_f32+0x1b4>
 8008886:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800888a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800888e:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8008892:	f100 8087 	bmi.w	80089a4 <arm_cmplx_mag_f32+0x1f4>
 8008896:	ed05 8a01 	vstr	s16, [r5, #-4]
 800889a:	3e01      	subs	r6, #1
 800889c:	f104 0420 	add.w	r4, r4, #32
 80088a0:	f105 0510 	add.w	r5, r5, #16
 80088a4:	d192      	bne.n	80087cc <arm_cmplx_mag_f32+0x1c>
 80088a6:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 80088aa:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 80088ae:	f012 0203 	ands.w	r2, r2, #3
 80088b2:	d052      	beq.n	800895a <arm_cmplx_mag_f32+0x1aa>
 80088b4:	ed90 0a00 	vldr	s0, [r0]
 80088b8:	edd0 7a01 	vldr	s15, [r0, #4]
 80088bc:	ee20 0a00 	vmul.f32	s0, s0, s0
 80088c0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80088c4:	2300      	movs	r3, #0
 80088c6:	ee37 0a80 	vadd.f32	s0, s15, s0
 80088ca:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80088ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088d2:	bfb8      	it	lt
 80088d4:	600b      	strlt	r3, [r1, #0]
 80088d6:	db08      	blt.n	80088ea <arm_cmplx_mag_f32+0x13a>
 80088d8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80088dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088e0:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80088e4:	d479      	bmi.n	80089da <arm_cmplx_mag_f32+0x22a>
 80088e6:	ed81 8a00 	vstr	s16, [r1]
 80088ea:	3a01      	subs	r2, #1
 80088ec:	d035      	beq.n	800895a <arm_cmplx_mag_f32+0x1aa>
 80088ee:	ed90 0a02 	vldr	s0, [r0, #8]
 80088f2:	edd0 7a03 	vldr	s15, [r0, #12]
 80088f6:	ee20 0a00 	vmul.f32	s0, s0, s0
 80088fa:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80088fe:	2300      	movs	r3, #0
 8008900:	ee37 0a80 	vadd.f32	s0, s15, s0
 8008904:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008908:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800890c:	bfb8      	it	lt
 800890e:	604b      	strlt	r3, [r1, #4]
 8008910:	db08      	blt.n	8008924 <arm_cmplx_mag_f32+0x174>
 8008912:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8008916:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800891a:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800891e:	d453      	bmi.n	80089c8 <arm_cmplx_mag_f32+0x218>
 8008920:	ed81 8a01 	vstr	s16, [r1, #4]
 8008924:	2a01      	cmp	r2, #1
 8008926:	d018      	beq.n	800895a <arm_cmplx_mag_f32+0x1aa>
 8008928:	ed90 0a04 	vldr	s0, [r0, #16]
 800892c:	edd0 7a05 	vldr	s15, [r0, #20]
 8008930:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008934:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008938:	2300      	movs	r3, #0
 800893a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800893e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008946:	db19      	blt.n	800897c <arm_cmplx_mag_f32+0x1cc>
 8008948:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800894c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008950:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8008954:	d44a      	bmi.n	80089ec <arm_cmplx_mag_f32+0x23c>
 8008956:	ed81 8a02 	vstr	s16, [r1, #8]
 800895a:	b004      	add	sp, #16
 800895c:	ecbd 8b02 	vpop	{d8}
 8008960:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008964:	f845 8c04 	str.w	r8, [r5, #-4]
 8008968:	e797      	b.n	800889a <arm_cmplx_mag_f32+0xea>
 800896a:	f845 8c08 	str.w	r8, [r5, #-8]
 800896e:	e77b      	b.n	8008868 <arm_cmplx_mag_f32+0xb8>
 8008970:	f845 8c0c 	str.w	r8, [r5, #-12]
 8008974:	e75e      	b.n	8008834 <arm_cmplx_mag_f32+0x84>
 8008976:	f845 8c10 	str.w	r8, [r5, #-16]
 800897a:	e741      	b.n	8008800 <arm_cmplx_mag_f32+0x50>
 800897c:	608b      	str	r3, [r1, #8]
 800897e:	e7ec      	b.n	800895a <arm_cmplx_mag_f32+0x1aa>
 8008980:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8008984:	9001      	str	r0, [sp, #4]
 8008986:	f001 fb87 	bl	800a098 <sqrtf>
 800898a:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800898e:	9801      	ldr	r0, [sp, #4]
 8008990:	e74e      	b.n	8008830 <arm_cmplx_mag_f32+0x80>
 8008992:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8008996:	9001      	str	r0, [sp, #4]
 8008998:	f001 fb7e 	bl	800a098 <sqrtf>
 800899c:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 80089a0:	9801      	ldr	r0, [sp, #4]
 80089a2:	e72b      	b.n	80087fc <arm_cmplx_mag_f32+0x4c>
 80089a4:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80089a8:	9001      	str	r0, [sp, #4]
 80089aa:	f001 fb75 	bl	800a098 <sqrtf>
 80089ae:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 80089b2:	9801      	ldr	r0, [sp, #4]
 80089b4:	e76f      	b.n	8008896 <arm_cmplx_mag_f32+0xe6>
 80089b6:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80089ba:	9001      	str	r0, [sp, #4]
 80089bc:	f001 fb6c 	bl	800a098 <sqrtf>
 80089c0:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 80089c4:	9801      	ldr	r0, [sp, #4]
 80089c6:	e74d      	b.n	8008864 <arm_cmplx_mag_f32+0xb4>
 80089c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80089cc:	9201      	str	r2, [sp, #4]
 80089ce:	f001 fb63 	bl	800a098 <sqrtf>
 80089d2:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 80089d6:	9903      	ldr	r1, [sp, #12]
 80089d8:	e7a2      	b.n	8008920 <arm_cmplx_mag_f32+0x170>
 80089da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80089de:	9201      	str	r2, [sp, #4]
 80089e0:	f001 fb5a 	bl	800a098 <sqrtf>
 80089e4:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 80089e8:	9903      	ldr	r1, [sp, #12]
 80089ea:	e77c      	b.n	80088e6 <arm_cmplx_mag_f32+0x136>
 80089ec:	9101      	str	r1, [sp, #4]
 80089ee:	f001 fb53 	bl	800a098 <sqrtf>
 80089f2:	9901      	ldr	r1, [sp, #4]
 80089f4:	e7af      	b.n	8008956 <arm_cmplx_mag_f32+0x1a6>
 80089f6:	bf00      	nop

080089f8 <arm_cfft_init_f32>:
 80089f8:	4603      	mov	r3, r0
 80089fa:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 80089fe:	f04f 0000 	mov.w	r0, #0
 8008a02:	b410      	push	{r4}
 8008a04:	8019      	strh	r1, [r3, #0]
 8008a06:	6058      	str	r0, [r3, #4]
 8008a08:	d033      	beq.n	8008a72 <arm_cfft_init_f32+0x7a>
 8008a0a:	d918      	bls.n	8008a3e <arm_cfft_init_f32+0x46>
 8008a0c:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8008a10:	d027      	beq.n	8008a62 <arm_cfft_init_f32+0x6a>
 8008a12:	d90c      	bls.n	8008a2e <arm_cfft_init_f32+0x36>
 8008a14:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8008a18:	d11e      	bne.n	8008a58 <arm_cfft_init_f32+0x60>
 8008a1a:	4a17      	ldr	r2, [pc, #92]	@ (8008a78 <arm_cfft_init_f32+0x80>)
 8008a1c:	8994      	ldrh	r4, [r2, #12]
 8008a1e:	819c      	strh	r4, [r3, #12]
 8008a20:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 8008a24:	e9c3 2101 	strd	r2, r1, [r3, #4]
 8008a28:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a2c:	4770      	bx	lr
 8008a2e:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8008a32:	d018      	beq.n	8008a66 <arm_cfft_init_f32+0x6e>
 8008a34:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008a38:	d10e      	bne.n	8008a58 <arm_cfft_init_f32+0x60>
 8008a3a:	4a10      	ldr	r2, [pc, #64]	@ (8008a7c <arm_cfft_init_f32+0x84>)
 8008a3c:	e7ee      	b.n	8008a1c <arm_cfft_init_f32+0x24>
 8008a3e:	2940      	cmp	r1, #64	@ 0x40
 8008a40:	d013      	beq.n	8008a6a <arm_cfft_init_f32+0x72>
 8008a42:	d903      	bls.n	8008a4c <arm_cfft_init_f32+0x54>
 8008a44:	2980      	cmp	r1, #128	@ 0x80
 8008a46:	d107      	bne.n	8008a58 <arm_cfft_init_f32+0x60>
 8008a48:	4a0d      	ldr	r2, [pc, #52]	@ (8008a80 <arm_cfft_init_f32+0x88>)
 8008a4a:	e7e7      	b.n	8008a1c <arm_cfft_init_f32+0x24>
 8008a4c:	2910      	cmp	r1, #16
 8008a4e:	d00e      	beq.n	8008a6e <arm_cfft_init_f32+0x76>
 8008a50:	2920      	cmp	r1, #32
 8008a52:	d101      	bne.n	8008a58 <arm_cfft_init_f32+0x60>
 8008a54:	4a0b      	ldr	r2, [pc, #44]	@ (8008a84 <arm_cfft_init_f32+0x8c>)
 8008a56:	e7e1      	b.n	8008a1c <arm_cfft_init_f32+0x24>
 8008a58:	f04f 30ff 	mov.w	r0, #4294967295
 8008a5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a60:	4770      	bx	lr
 8008a62:	4a09      	ldr	r2, [pc, #36]	@ (8008a88 <arm_cfft_init_f32+0x90>)
 8008a64:	e7da      	b.n	8008a1c <arm_cfft_init_f32+0x24>
 8008a66:	4a09      	ldr	r2, [pc, #36]	@ (8008a8c <arm_cfft_init_f32+0x94>)
 8008a68:	e7d8      	b.n	8008a1c <arm_cfft_init_f32+0x24>
 8008a6a:	4a09      	ldr	r2, [pc, #36]	@ (8008a90 <arm_cfft_init_f32+0x98>)
 8008a6c:	e7d6      	b.n	8008a1c <arm_cfft_init_f32+0x24>
 8008a6e:	4a09      	ldr	r2, [pc, #36]	@ (8008a94 <arm_cfft_init_f32+0x9c>)
 8008a70:	e7d4      	b.n	8008a1c <arm_cfft_init_f32+0x24>
 8008a72:	4a09      	ldr	r2, [pc, #36]	@ (8008a98 <arm_cfft_init_f32+0xa0>)
 8008a74:	e7d2      	b.n	8008a1c <arm_cfft_init_f32+0x24>
 8008a76:	bf00      	nop
 8008a78:	080284f0 	.word	0x080284f0
 8008a7c:	08028490 	.word	0x08028490
 8008a80:	080284a0 	.word	0x080284a0
 8008a84:	080284e0 	.word	0x080284e0
 8008a88:	080284c0 	.word	0x080284c0
 8008a8c:	08028500 	.word	0x08028500
 8008a90:	08028510 	.word	0x08028510
 8008a94:	080284b0 	.word	0x080284b0
 8008a98:	080284d0 	.word	0x080284d0

08008a9c <arm_radix8_butterfly_f32>:
 8008a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aa0:	ed2d 8b10 	vpush	{d8-d15}
 8008aa4:	b093      	sub	sp, #76	@ 0x4c
 8008aa6:	e9cd 320e 	strd	r3, r2, [sp, #56]	@ 0x38
 8008aaa:	4603      	mov	r3, r0
 8008aac:	3304      	adds	r3, #4
 8008aae:	ed9f bac0 	vldr	s22, [pc, #768]	@ 8008db0 <arm_radix8_butterfly_f32+0x314>
 8008ab2:	9010      	str	r0, [sp, #64]	@ 0x40
 8008ab4:	468b      	mov	fp, r1
 8008ab6:	9311      	str	r3, [sp, #68]	@ 0x44
 8008ab8:	4689      	mov	r9, r1
 8008aba:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8008abc:	ea4f 05db 	mov.w	r5, fp, lsr #3
 8008ac0:	eb04 1245 	add.w	r2, r4, r5, lsl #5
 8008ac4:	eb02 1105 	add.w	r1, r2, r5, lsl #4
 8008ac8:	eba5 0385 	sub.w	r3, r5, r5, lsl #2
 8008acc:	ea4f 08c5 	mov.w	r8, r5, lsl #3
 8008ad0:	ea4f 1e05 	mov.w	lr, r5, lsl #4
 8008ad4:	eb05 0a85 	add.w	sl, r5, r5, lsl #2
 8008ad8:	9100      	str	r1, [sp, #0]
 8008ada:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 8008ade:	f108 0004 	add.w	r0, r8, #4
 8008ae2:	f10e 0104 	add.w	r1, lr, #4
 8008ae6:	462e      	mov	r6, r5
 8008ae8:	4420      	add	r0, r4
 8008aea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008aee:	4421      	add	r1, r4
 8008af0:	ea4f 04ca 	mov.w	r4, sl, lsl #3
 8008af4:	960d      	str	r6, [sp, #52]	@ 0x34
 8008af6:	9402      	str	r4, [sp, #8]
 8008af8:	012c      	lsls	r4, r5, #4
 8008afa:	ebc6 0cc6 	rsb	ip, r6, r6, lsl #3
 8008afe:	9403      	str	r4, [sp, #12]
 8008b00:	00ec      	lsls	r4, r5, #3
 8008b02:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8008b04:	9404      	str	r4, [sp, #16]
 8008b06:	ea4f 04cc 	mov.w	r4, ip, lsl #3
 8008b0a:	9405      	str	r4, [sp, #20]
 8008b0c:	016c      	lsls	r4, r5, #5
 8008b0e:	9401      	str	r4, [sp, #4]
 8008b10:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8008b12:	9c00      	ldr	r4, [sp, #0]
 8008b14:	eb03 1746 	add.w	r7, r3, r6, lsl #5
 8008b18:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 8008b1c:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8008b20:	f04f 0c00 	mov.w	ip, #0
 8008b24:	edd6 6a00 	vldr	s13, [r6]
 8008b28:	edd7 1a00 	vldr	s3, [r7]
 8008b2c:	ed15 aa01 	vldr	s20, [r5, #-4]
 8008b30:	edd2 5a00 	vldr	s11, [r2]
 8008b34:	ed51 9a01 	vldr	s19, [r1, #-4]
 8008b38:	ed94 6a00 	vldr	s12, [r4]
 8008b3c:	ed50 7a01 	vldr	s15, [r0, #-4]
 8008b40:	ed93 3a00 	vldr	s6, [r3]
 8008b44:	ee39 0a86 	vadd.f32	s0, s19, s12
 8008b48:	ee33 2a21 	vadd.f32	s4, s6, s3
 8008b4c:	ee37 5aa6 	vadd.f32	s10, s15, s13
 8008b50:	ee7a 4a25 	vadd.f32	s9, s20, s11
 8008b54:	ee35 7a02 	vadd.f32	s14, s10, s4
 8008b58:	ee34 4a80 	vadd.f32	s8, s9, s0
 8008b5c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008b60:	ee74 6a07 	vadd.f32	s13, s8, s14
 8008b64:	ee34 4a47 	vsub.f32	s8, s8, s14
 8008b68:	ed45 6a01 	vstr	s13, [r5, #-4]
 8008b6c:	ed82 4a00 	vstr	s8, [r2]
 8008b70:	edd0 6a00 	vldr	s13, [r0]
 8008b74:	ed96 9a01 	vldr	s18, [r6, #4]
 8008b78:	edd3 2a01 	vldr	s5, [r3, #4]
 8008b7c:	edd7 8a01 	vldr	s17, [r7, #4]
 8008b80:	edd5 0a00 	vldr	s1, [r5]
 8008b84:	edd2 3a01 	vldr	s7, [r2, #4]
 8008b88:	ed94 8a01 	vldr	s16, [r4, #4]
 8008b8c:	ed91 7a00 	vldr	s14, [r1]
 8008b90:	ee33 3a61 	vsub.f32	s6, s6, s3
 8008b94:	ee36 4ac9 	vsub.f32	s8, s13, s18
 8008b98:	ee72 aae8 	vsub.f32	s21, s5, s17
 8008b9c:	ee77 1ac3 	vsub.f32	s3, s15, s6
 8008ba0:	ee34 1a2a 	vadd.f32	s2, s8, s21
 8008ba4:	ee77 7a83 	vadd.f32	s15, s15, s6
 8008ba8:	ee34 4a6a 	vsub.f32	s8, s8, s21
 8008bac:	ee30 3aa3 	vadd.f32	s6, s1, s7
 8008bb0:	ee39 6ac6 	vsub.f32	s12, s19, s12
 8008bb4:	ee70 3ae3 	vsub.f32	s7, s1, s7
 8008bb8:	ee72 2aa8 	vadd.f32	s5, s5, s17
 8008bbc:	ee77 0a08 	vadd.f32	s1, s14, s16
 8008bc0:	ee21 1a0b 	vmul.f32	s2, s2, s22
 8008bc4:	ee37 7a48 	vsub.f32	s14, s14, s16
 8008bc8:	ee61 1a8b 	vmul.f32	s3, s3, s22
 8008bcc:	ee7a 5a65 	vsub.f32	s11, s20, s11
 8008bd0:	ee76 6a89 	vadd.f32	s13, s13, s18
 8008bd4:	ee24 4a0b 	vmul.f32	s8, s8, s22
 8008bd8:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8008bdc:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8008be0:	ee35 5a42 	vsub.f32	s10, s10, s4
 8008be4:	ee36 0aa2 	vadd.f32	s0, s13, s5
 8008be8:	ee33 2a20 	vadd.f32	s4, s6, s1
 8008bec:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8008bf0:	ee33 3a60 	vsub.f32	s6, s6, s1
 8008bf4:	ee75 2aa1 	vadd.f32	s5, s11, s3
 8008bf8:	ee77 0a01 	vadd.f32	s1, s14, s2
 8008bfc:	ee75 5ae1 	vsub.f32	s11, s11, s3
 8008c00:	ee37 7a41 	vsub.f32	s14, s14, s2
 8008c04:	ee73 1a84 	vadd.f32	s3, s7, s8
 8008c08:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8008c0c:	ee76 3a27 	vadd.f32	s7, s12, s15
 8008c10:	ee76 7a67 	vsub.f32	s15, s12, s15
 8008c14:	ee32 8a00 	vadd.f32	s16, s4, s0
 8008c18:	ee33 1a45 	vsub.f32	s2, s6, s10
 8008c1c:	ee32 2a40 	vsub.f32	s4, s4, s0
 8008c20:	ee35 5a03 	vadd.f32	s10, s10, s6
 8008c24:	ee34 0aa6 	vadd.f32	s0, s9, s13
 8008c28:	ee32 3aa0 	vadd.f32	s6, s5, s1
 8008c2c:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8008c30:	ee34 6a67 	vsub.f32	s12, s8, s15
 8008c34:	ee75 4a87 	vadd.f32	s9, s11, s14
 8008c38:	ee72 2ae0 	vsub.f32	s5, s5, s1
 8008c3c:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8008c40:	ee77 7a84 	vadd.f32	s15, s15, s8
 8008c44:	ee71 5ae3 	vsub.f32	s11, s3, s7
 8008c48:	44dc      	add	ip, fp
 8008c4a:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8008c4e:	45e1      	cmp	r9, ip
 8008c50:	ed85 8a00 	vstr	s16, [r5]
 8008c54:	ed82 2a01 	vstr	s4, [r2, #4]
 8008c58:	4455      	add	r5, sl
 8008c5a:	ed01 0a01 	vstr	s0, [r1, #-4]
 8008c5e:	4452      	add	r2, sl
 8008c60:	edc4 6a00 	vstr	s13, [r4]
 8008c64:	ed81 1a00 	vstr	s2, [r1]
 8008c68:	ed84 5a01 	vstr	s10, [r4, #4]
 8008c6c:	4451      	add	r1, sl
 8008c6e:	ed00 3a01 	vstr	s6, [r0, #-4]
 8008c72:	4454      	add	r4, sl
 8008c74:	edc7 2a00 	vstr	s5, [r7]
 8008c78:	edc6 4a00 	vstr	s9, [r6]
 8008c7c:	ed83 7a00 	vstr	s14, [r3]
 8008c80:	edc0 5a00 	vstr	s11, [r0]
 8008c84:	edc7 3a01 	vstr	s7, [r7, #4]
 8008c88:	4450      	add	r0, sl
 8008c8a:	ed86 6a01 	vstr	s12, [r6, #4]
 8008c8e:	4457      	add	r7, sl
 8008c90:	edc3 7a01 	vstr	s15, [r3, #4]
 8008c94:	4456      	add	r6, sl
 8008c96:	4453      	add	r3, sl
 8008c98:	f63f af44 	bhi.w	8008b24 <arm_radix8_butterfly_f32+0x88>
 8008c9c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008c9e:	2b07      	cmp	r3, #7
 8008ca0:	f240 81c3 	bls.w	800902a <arm_radix8_butterfly_f32+0x58e>
 8008ca4:	9805      	ldr	r0, [sp, #20]
 8008ca6:	9a01      	ldr	r2, [sp, #4]
 8008ca8:	9b03      	ldr	r3, [sp, #12]
 8008caa:	9d04      	ldr	r5, [sp, #16]
 8008cac:	9902      	ldr	r1, [sp, #8]
 8008cae:	f100 0c08 	add.w	ip, r0, #8
 8008cb2:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8008cb4:	3208      	adds	r2, #8
 8008cb6:	1882      	adds	r2, r0, r2
 8008cb8:	3308      	adds	r3, #8
 8008cba:	920a      	str	r2, [sp, #40]	@ 0x28
 8008cbc:	4602      	mov	r2, r0
 8008cbe:	18d3      	adds	r3, r2, r3
 8008cc0:	3108      	adds	r1, #8
 8008cc2:	3508      	adds	r5, #8
 8008cc4:	1851      	adds	r1, r2, r1
 8008cc6:	9307      	str	r3, [sp, #28]
 8008cc8:	4613      	mov	r3, r2
 8008cca:	442a      	add	r2, r5
 8008ccc:	9206      	str	r2, [sp, #24]
 8008cce:	461a      	mov	r2, r3
 8008cd0:	4462      	add	r2, ip
 8008cd2:	f10e 0e0c 	add.w	lr, lr, #12
 8008cd6:	9205      	str	r2, [sp, #20]
 8008cd8:	461a      	mov	r2, r3
 8008cda:	4472      	add	r2, lr
 8008cdc:	f108 0808 	add.w	r8, r8, #8
 8008ce0:	330c      	adds	r3, #12
 8008ce2:	4440      	add	r0, r8
 8008ce4:	f04f 0e00 	mov.w	lr, #0
 8008ce8:	9203      	str	r2, [sp, #12]
 8008cea:	9304      	str	r3, [sp, #16]
 8008cec:	465a      	mov	r2, fp
 8008cee:	464b      	mov	r3, r9
 8008cf0:	46f3      	mov	fp, lr
 8008cf2:	46d1      	mov	r9, sl
 8008cf4:	9009      	str	r0, [sp, #36]	@ 0x24
 8008cf6:	9108      	str	r1, [sp, #32]
 8008cf8:	f04f 0801 	mov.w	r8, #1
 8008cfc:	469a      	mov	sl, r3
 8008cfe:	4696      	mov	lr, r2
 8008d00:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008d02:	449b      	add	fp, r3
 8008d04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d06:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008d0a:	eb03 02cb 	add.w	r2, r3, fp, lsl #3
 8008d0e:	eb02 00cb 	add.w	r0, r2, fp, lsl #3
 8008d12:	eb00 04cb 	add.w	r4, r0, fp, lsl #3
 8008d16:	eb04 05cb 	add.w	r5, r4, fp, lsl #3
 8008d1a:	eb05 06cb 	add.w	r6, r5, fp, lsl #3
 8008d1e:	930c      	str	r3, [sp, #48]	@ 0x30
 8008d20:	eb06 07cb 	add.w	r7, r6, fp, lsl #3
 8008d24:	ebab 038b 	sub.w	r3, fp, fp, lsl #2
 8008d28:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008d2a:	eb07 1203 	add.w	r2, r7, r3, lsl #4
 8008d2e:	eb02 0ccb 	add.w	ip, r2, fp, lsl #3
 8008d32:	eb0c 03cb 	add.w	r3, ip, fp, lsl #3
 8008d36:	9202      	str	r2, [sp, #8]
 8008d38:	eb03 02cb 	add.w	r2, r3, fp, lsl #3
 8008d3c:	9301      	str	r3, [sp, #4]
 8008d3e:	4613      	mov	r3, r2
 8008d40:	edd3 da01 	vldr	s27, [r3, #4]
 8008d44:	9b01      	ldr	r3, [sp, #4]
 8008d46:	edd0 7a00 	vldr	s15, [r0]
 8008d4a:	ed93 da01 	vldr	s26, [r3, #4]
 8008d4e:	9b02      	ldr	r3, [sp, #8]
 8008d50:	edcd 7a02 	vstr	s15, [sp, #8]
 8008d54:	ed93 ca01 	vldr	s24, [r3, #4]
 8008d58:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d5a:	eddc ca01 	vldr	s25, [ip, #4]
 8008d5e:	edd3 7a00 	vldr	s15, [r3]
 8008d62:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008d64:	edcd 7a01 	vstr	s15, [sp, #4]
 8008d68:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 8008d6c:	eb02 01cb 	add.w	r1, r2, fp, lsl #3
 8008d70:	9200      	str	r2, [sp, #0]
 8008d72:	eb01 02cb 	add.w	r2, r1, fp, lsl #3
 8008d76:	edd3 7a00 	vldr	s15, [r3]
 8008d7a:	ed92 fa01 	vldr	s30, [r2, #4]
 8008d7e:	9a00      	ldr	r2, [sp, #0]
 8008d80:	edd1 ea01 	vldr	s29, [r1, #4]
 8008d84:	ed92 ea01 	vldr	s28, [r2, #4]
 8008d88:	edd7 ba00 	vldr	s23, [r7]
 8008d8c:	edd6 aa00 	vldr	s21, [r6]
 8008d90:	ed95 aa00 	vldr	s20, [r5]
 8008d94:	edd4 9a00 	vldr	s19, [r4]
 8008d98:	edcd 7a00 	vstr	s15, [sp]
 8008d9c:	e9dd 7603 	ldrd	r7, r6, [sp, #12]
 8008da0:	e9dd 5405 	ldrd	r5, r4, [sp, #20]
 8008da4:	e9dd 0107 	ldrd	r0, r1, [sp, #28]
 8008da8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	@ 0x24
 8008dac:	46c4      	mov	ip, r8
 8008dae:	e001      	b.n	8008db4 <arm_radix8_butterfly_f32+0x318>
 8008db0:	3f3504f3 	.word	0x3f3504f3
 8008db4:	ed91 6a00 	vldr	s12, [r1]
 8008db8:	ed93 5a00 	vldr	s10, [r3]
 8008dbc:	edd0 fa00 	vldr	s31, [r0]
 8008dc0:	edd4 7a00 	vldr	s15, [r4]
 8008dc4:	ed95 7a00 	vldr	s14, [r5]
 8008dc8:	ed56 3a01 	vldr	s7, [r6, #-4]
 8008dcc:	ed17 3a01 	vldr	s6, [r7, #-4]
 8008dd0:	ed92 2a00 	vldr	s4, [r2]
 8008dd4:	ed96 0a00 	vldr	s0, [r6]
 8008dd8:	ee33 8a85 	vadd.f32	s16, s7, s10
 8008ddc:	ee32 1a06 	vadd.f32	s2, s4, s12
 8008de0:	ee33 4a2f 	vadd.f32	s8, s6, s31
 8008de4:	ee77 4a87 	vadd.f32	s9, s15, s14
 8008de8:	ee78 1a04 	vadd.f32	s3, s16, s8
 8008dec:	ee71 6a24 	vadd.f32	s13, s2, s9
 8008df0:	ee32 2a46 	vsub.f32	s4, s4, s12
 8008df4:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8008df8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008dfc:	ed06 6a01 	vstr	s12, [r6, #-4]
 8008e00:	edd4 8a01 	vldr	s17, [r4, #4]
 8008e04:	ed92 9a01 	vldr	s18, [r2, #4]
 8008e08:	edd7 0a00 	vldr	s1, [r7]
 8008e0c:	edd1 2a01 	vldr	s5, [r1, #4]
 8008e10:	ed95 7a01 	vldr	s14, [r5, #4]
 8008e14:	ed93 6a01 	vldr	s12, [r3, #4]
 8008e18:	edd0 5a01 	vldr	s11, [r0, #4]
 8008e1c:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8008e20:	ee33 3a6f 	vsub.f32	s6, s6, s31
 8008e24:	ee39 5a62 	vsub.f32	s10, s18, s5
 8008e28:	ee78 fac7 	vsub.f32	s31, s17, s14
 8008e2c:	ee38 4a44 	vsub.f32	s8, s16, s8
 8008e30:	ee38 7a87 	vadd.f32	s14, s17, s14
 8008e34:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8008e38:	ee79 2a22 	vadd.f32	s5, s18, s5
 8008e3c:	ee32 9a27 	vadd.f32	s18, s4, s15
 8008e40:	ee72 7a67 	vsub.f32	s15, s4, s15
 8008e44:	ee30 2a06 	vadd.f32	s4, s0, s12
 8008e48:	ee75 8a6f 	vsub.f32	s17, s10, s31
 8008e4c:	ee71 4a64 	vsub.f32	s9, s2, s9
 8008e50:	ee35 5a2f 	vadd.f32	s10, s10, s31
 8008e54:	ee32 1a08 	vadd.f32	s2, s4, s16
 8008e58:	ee72 fa87 	vadd.f32	s31, s5, s14
 8008e5c:	ee32 2a48 	vsub.f32	s4, s4, s16
 8008e60:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8008e64:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8008e68:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8008e6c:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8008e70:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8008e74:	ee29 9a0b 	vmul.f32	s18, s18, s22
 8008e78:	ee71 1a6f 	vsub.f32	s3, s2, s31
 8008e7c:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8008e80:	ee30 6a46 	vsub.f32	s12, s0, s12
 8008e84:	ee74 0a22 	vadd.f32	s1, s8, s5
 8008e88:	ee36 0a28 	vadd.f32	s0, s12, s17
 8008e8c:	ee74 2a62 	vsub.f32	s5, s8, s5
 8008e90:	ee36 6a68 	vsub.f32	s12, s12, s17
 8008e94:	ee32 4a64 	vsub.f32	s8, s4, s9
 8008e98:	ee73 8a09 	vadd.f32	s17, s6, s18
 8008e9c:	ee74 4a82 	vadd.f32	s9, s9, s4
 8008ea0:	ee33 9a49 	vsub.f32	s18, s6, s18
 8008ea4:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 8008ea8:	ee35 3a85 	vadd.f32	s6, s11, s10
 8008eac:	ee75 5ac5 	vsub.f32	s11, s11, s10
 8008eb0:	ee33 5aa7 	vadd.f32	s10, s7, s15
 8008eb4:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8008eb8:	ee69 3aa6 	vmul.f32	s7, s19, s13
 8008ebc:	ee30 7a68 	vsub.f32	s14, s0, s17
 8008ec0:	ee35 8a03 	vadd.f32	s16, s10, s6
 8008ec4:	ee38 0a80 	vadd.f32	s0, s17, s0
 8008ec8:	ee73 3a82 	vadd.f32	s7, s7, s4
 8008ecc:	ee69 8aa1 	vmul.f32	s17, s19, s3
 8008ed0:	ed9d 2a00 	vldr	s4, [sp]
 8008ed4:	eddd 1a01 	vldr	s3, [sp, #4]
 8008ed8:	ee35 5a43 	vsub.f32	s10, s10, s6
 8008edc:	ee71 fa2f 	vadd.f32	s31, s2, s31
 8008ee0:	ee37 3aa5 	vadd.f32	s6, s15, s11
 8008ee4:	ee21 1aa0 	vmul.f32	s2, s3, s1
 8008ee8:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8008eec:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 8008ef0:	ee76 5a49 	vsub.f32	s11, s12, s18
 8008ef4:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 8008ef8:	ee39 6a06 	vadd.f32	s12, s18, s12
 8008efc:	ee2c 9a84 	vmul.f32	s18, s25, s8
 8008f00:	ee21 4a84 	vmul.f32	s8, s3, s8
 8008f04:	ee6c 1a07 	vmul.f32	s3, s24, s14
 8008f08:	ee22 7a07 	vmul.f32	s14, s4, s14
 8008f0c:	ee22 2a08 	vmul.f32	s4, s4, s16
 8008f10:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8008f14:	ee78 6ae6 	vsub.f32	s13, s17, s13
 8008f18:	ee31 1a09 	vadd.f32	s2, s2, s18
 8008f1c:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 8008f20:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 8008f24:	ee74 0a60 	vsub.f32	s1, s8, s1
 8008f28:	ee37 7a48 	vsub.f32	s14, s14, s16
 8008f2c:	ee2f 4a00 	vmul.f32	s8, s30, s0
 8008f30:	ee2b 8a85 	vmul.f32	s16, s23, s10
 8008f34:	ee72 1a21 	vadd.f32	s3, s4, s3
 8008f38:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 8008f3c:	ee38 2a89 	vadd.f32	s4, s17, s18
 8008f40:	ee2f 5a05 	vmul.f32	s10, s30, s10
 8008f44:	ee38 8a04 	vadd.f32	s16, s16, s8
 8008f48:	ee2e 9a25 	vmul.f32	s18, s28, s11
 8008f4c:	ee2a 4a25 	vmul.f32	s8, s20, s11
 8008f50:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 8008f54:	eddd 5a02 	vldr	s11, [sp, #8]
 8008f58:	edc6 fa00 	vstr	s31, [r6]
 8008f5c:	ee2b 0a80 	vmul.f32	s0, s23, s0
 8008f60:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8008f64:	ee30 0a45 	vsub.f32	s0, s0, s10
 8008f68:	ee6a 4a03 	vmul.f32	s9, s20, s6
 8008f6c:	ee65 8aa7 	vmul.f32	s17, s11, s15
 8008f70:	ee2d 5a06 	vmul.f32	s10, s26, s12
 8008f74:	ee2e 3a03 	vmul.f32	s6, s28, s6
 8008f78:	ee6d 7a27 	vmul.f32	s15, s26, s15
 8008f7c:	ee25 6a86 	vmul.f32	s12, s11, s12
 8008f80:	ee74 4a89 	vadd.f32	s9, s9, s18
 8008f84:	ee34 3a43 	vsub.f32	s6, s8, s6
 8008f88:	ee78 8a85 	vadd.f32	s17, s17, s10
 8008f8c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8008f90:	44f4      	add	ip, lr
 8008f92:	45e2      	cmp	sl, ip
 8008f94:	edc3 3a00 	vstr	s7, [r3]
 8008f98:	edc3 6a01 	vstr	s13, [r3, #4]
 8008f9c:	444e      	add	r6, r9
 8008f9e:	ed07 1a01 	vstr	s2, [r7, #-4]
 8008fa2:	edc7 0a00 	vstr	s1, [r7]
 8008fa6:	444b      	add	r3, r9
 8008fa8:	ed80 2a00 	vstr	s4, [r0]
 8008fac:	edc0 2a01 	vstr	s5, [r0, #4]
 8008fb0:	444f      	add	r7, r9
 8008fb2:	edc2 1a00 	vstr	s3, [r2]
 8008fb6:	ed82 7a01 	vstr	s14, [r2, #4]
 8008fba:	4448      	add	r0, r9
 8008fbc:	ed85 8a00 	vstr	s16, [r5]
 8008fc0:	ed85 0a01 	vstr	s0, [r5, #4]
 8008fc4:	444a      	add	r2, r9
 8008fc6:	edc1 4a00 	vstr	s9, [r1]
 8008fca:	444d      	add	r5, r9
 8008fcc:	ed81 3a01 	vstr	s6, [r1, #4]
 8008fd0:	edc4 8a00 	vstr	s17, [r4]
 8008fd4:	ed84 6a01 	vstr	s12, [r4, #4]
 8008fd8:	4449      	add	r1, r9
 8008fda:	444c      	add	r4, r9
 8008fdc:	f63f aeea 	bhi.w	8008db4 <arm_radix8_butterfly_f32+0x318>
 8008fe0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008fe2:	3308      	adds	r3, #8
 8008fe4:	930a      	str	r3, [sp, #40]	@ 0x28
 8008fe6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fe8:	3308      	adds	r3, #8
 8008fea:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fec:	9b08      	ldr	r3, [sp, #32]
 8008fee:	3308      	adds	r3, #8
 8008ff0:	9308      	str	r3, [sp, #32]
 8008ff2:	9b07      	ldr	r3, [sp, #28]
 8008ff4:	3308      	adds	r3, #8
 8008ff6:	9307      	str	r3, [sp, #28]
 8008ff8:	9b06      	ldr	r3, [sp, #24]
 8008ffa:	3308      	adds	r3, #8
 8008ffc:	9306      	str	r3, [sp, #24]
 8008ffe:	9b05      	ldr	r3, [sp, #20]
 8009000:	3308      	adds	r3, #8
 8009002:	9305      	str	r3, [sp, #20]
 8009004:	9b04      	ldr	r3, [sp, #16]
 8009006:	3308      	adds	r3, #8
 8009008:	9304      	str	r3, [sp, #16]
 800900a:	9b03      	ldr	r3, [sp, #12]
 800900c:	3308      	adds	r3, #8
 800900e:	9303      	str	r3, [sp, #12]
 8009010:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009012:	f108 0801 	add.w	r8, r8, #1
 8009016:	4543      	cmp	r3, r8
 8009018:	f47f ae72 	bne.w	8008d00 <arm_radix8_butterfly_f32+0x264>
 800901c:	469b      	mov	fp, r3
 800901e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009020:	00db      	lsls	r3, r3, #3
 8009022:	b29b      	uxth	r3, r3
 8009024:	46d1      	mov	r9, sl
 8009026:	930e      	str	r3, [sp, #56]	@ 0x38
 8009028:	e547      	b.n	8008aba <arm_radix8_butterfly_f32+0x1e>
 800902a:	b013      	add	sp, #76	@ 0x4c
 800902c:	ecbd 8b10 	vpop	{d8-d15}
 8009030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009034 <rand>:
 8009034:	4b16      	ldr	r3, [pc, #88]	@ (8009090 <rand+0x5c>)
 8009036:	b510      	push	{r4, lr}
 8009038:	681c      	ldr	r4, [r3, #0]
 800903a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800903c:	b9b3      	cbnz	r3, 800906c <rand+0x38>
 800903e:	2018      	movs	r0, #24
 8009040:	f000 fa20 	bl	8009484 <malloc>
 8009044:	4602      	mov	r2, r0
 8009046:	6320      	str	r0, [r4, #48]	@ 0x30
 8009048:	b920      	cbnz	r0, 8009054 <rand+0x20>
 800904a:	4b12      	ldr	r3, [pc, #72]	@ (8009094 <rand+0x60>)
 800904c:	4812      	ldr	r0, [pc, #72]	@ (8009098 <rand+0x64>)
 800904e:	2152      	movs	r1, #82	@ 0x52
 8009050:	f000 f9b0 	bl	80093b4 <__assert_func>
 8009054:	4911      	ldr	r1, [pc, #68]	@ (800909c <rand+0x68>)
 8009056:	4b12      	ldr	r3, [pc, #72]	@ (80090a0 <rand+0x6c>)
 8009058:	e9c0 1300 	strd	r1, r3, [r0]
 800905c:	4b11      	ldr	r3, [pc, #68]	@ (80090a4 <rand+0x70>)
 800905e:	6083      	str	r3, [r0, #8]
 8009060:	230b      	movs	r3, #11
 8009062:	8183      	strh	r3, [r0, #12]
 8009064:	2100      	movs	r1, #0
 8009066:	2001      	movs	r0, #1
 8009068:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800906c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800906e:	480e      	ldr	r0, [pc, #56]	@ (80090a8 <rand+0x74>)
 8009070:	690b      	ldr	r3, [r1, #16]
 8009072:	694c      	ldr	r4, [r1, #20]
 8009074:	4a0d      	ldr	r2, [pc, #52]	@ (80090ac <rand+0x78>)
 8009076:	4358      	muls	r0, r3
 8009078:	fb02 0004 	mla	r0, r2, r4, r0
 800907c:	fba3 3202 	umull	r3, r2, r3, r2
 8009080:	3301      	adds	r3, #1
 8009082:	eb40 0002 	adc.w	r0, r0, r2
 8009086:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800908a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800908e:	bd10      	pop	{r4, pc}
 8009090:	2000003c 	.word	0x2000003c
 8009094:	08028520 	.word	0x08028520
 8009098:	08028537 	.word	0x08028537
 800909c:	abcd330e 	.word	0xabcd330e
 80090a0:	e66d1234 	.word	0xe66d1234
 80090a4:	0005deec 	.word	0x0005deec
 80090a8:	5851f42d 	.word	0x5851f42d
 80090ac:	4c957f2d 	.word	0x4c957f2d

080090b0 <std>:
 80090b0:	2300      	movs	r3, #0
 80090b2:	b510      	push	{r4, lr}
 80090b4:	4604      	mov	r4, r0
 80090b6:	e9c0 3300 	strd	r3, r3, [r0]
 80090ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80090be:	6083      	str	r3, [r0, #8]
 80090c0:	8181      	strh	r1, [r0, #12]
 80090c2:	6643      	str	r3, [r0, #100]	@ 0x64
 80090c4:	81c2      	strh	r2, [r0, #14]
 80090c6:	6183      	str	r3, [r0, #24]
 80090c8:	4619      	mov	r1, r3
 80090ca:	2208      	movs	r2, #8
 80090cc:	305c      	adds	r0, #92	@ 0x5c
 80090ce:	f000 f8f4 	bl	80092ba <memset>
 80090d2:	4b0d      	ldr	r3, [pc, #52]	@ (8009108 <std+0x58>)
 80090d4:	6263      	str	r3, [r4, #36]	@ 0x24
 80090d6:	4b0d      	ldr	r3, [pc, #52]	@ (800910c <std+0x5c>)
 80090d8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80090da:	4b0d      	ldr	r3, [pc, #52]	@ (8009110 <std+0x60>)
 80090dc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80090de:	4b0d      	ldr	r3, [pc, #52]	@ (8009114 <std+0x64>)
 80090e0:	6323      	str	r3, [r4, #48]	@ 0x30
 80090e2:	4b0d      	ldr	r3, [pc, #52]	@ (8009118 <std+0x68>)
 80090e4:	6224      	str	r4, [r4, #32]
 80090e6:	429c      	cmp	r4, r3
 80090e8:	d006      	beq.n	80090f8 <std+0x48>
 80090ea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80090ee:	4294      	cmp	r4, r2
 80090f0:	d002      	beq.n	80090f8 <std+0x48>
 80090f2:	33d0      	adds	r3, #208	@ 0xd0
 80090f4:	429c      	cmp	r4, r3
 80090f6:	d105      	bne.n	8009104 <std+0x54>
 80090f8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80090fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009100:	f000 b954 	b.w	80093ac <__retarget_lock_init_recursive>
 8009104:	bd10      	pop	{r4, pc}
 8009106:	bf00      	nop
 8009108:	08009235 	.word	0x08009235
 800910c:	08009257 	.word	0x08009257
 8009110:	0800928f 	.word	0x0800928f
 8009114:	080092b3 	.word	0x080092b3
 8009118:	20001cf8 	.word	0x20001cf8

0800911c <stdio_exit_handler>:
 800911c:	4a02      	ldr	r2, [pc, #8]	@ (8009128 <stdio_exit_handler+0xc>)
 800911e:	4903      	ldr	r1, [pc, #12]	@ (800912c <stdio_exit_handler+0x10>)
 8009120:	4803      	ldr	r0, [pc, #12]	@ (8009130 <stdio_exit_handler+0x14>)
 8009122:	f000 b869 	b.w	80091f8 <_fwalk_sglue>
 8009126:	bf00      	nop
 8009128:	20000030 	.word	0x20000030
 800912c:	080096f9 	.word	0x080096f9
 8009130:	20000040 	.word	0x20000040

08009134 <cleanup_stdio>:
 8009134:	6841      	ldr	r1, [r0, #4]
 8009136:	4b0c      	ldr	r3, [pc, #48]	@ (8009168 <cleanup_stdio+0x34>)
 8009138:	4299      	cmp	r1, r3
 800913a:	b510      	push	{r4, lr}
 800913c:	4604      	mov	r4, r0
 800913e:	d001      	beq.n	8009144 <cleanup_stdio+0x10>
 8009140:	f000 fada 	bl	80096f8 <_fflush_r>
 8009144:	68a1      	ldr	r1, [r4, #8]
 8009146:	4b09      	ldr	r3, [pc, #36]	@ (800916c <cleanup_stdio+0x38>)
 8009148:	4299      	cmp	r1, r3
 800914a:	d002      	beq.n	8009152 <cleanup_stdio+0x1e>
 800914c:	4620      	mov	r0, r4
 800914e:	f000 fad3 	bl	80096f8 <_fflush_r>
 8009152:	68e1      	ldr	r1, [r4, #12]
 8009154:	4b06      	ldr	r3, [pc, #24]	@ (8009170 <cleanup_stdio+0x3c>)
 8009156:	4299      	cmp	r1, r3
 8009158:	d004      	beq.n	8009164 <cleanup_stdio+0x30>
 800915a:	4620      	mov	r0, r4
 800915c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009160:	f000 baca 	b.w	80096f8 <_fflush_r>
 8009164:	bd10      	pop	{r4, pc}
 8009166:	bf00      	nop
 8009168:	20001cf8 	.word	0x20001cf8
 800916c:	20001d60 	.word	0x20001d60
 8009170:	20001dc8 	.word	0x20001dc8

08009174 <global_stdio_init.part.0>:
 8009174:	b510      	push	{r4, lr}
 8009176:	4b0b      	ldr	r3, [pc, #44]	@ (80091a4 <global_stdio_init.part.0+0x30>)
 8009178:	4c0b      	ldr	r4, [pc, #44]	@ (80091a8 <global_stdio_init.part.0+0x34>)
 800917a:	4a0c      	ldr	r2, [pc, #48]	@ (80091ac <global_stdio_init.part.0+0x38>)
 800917c:	601a      	str	r2, [r3, #0]
 800917e:	4620      	mov	r0, r4
 8009180:	2200      	movs	r2, #0
 8009182:	2104      	movs	r1, #4
 8009184:	f7ff ff94 	bl	80090b0 <std>
 8009188:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800918c:	2201      	movs	r2, #1
 800918e:	2109      	movs	r1, #9
 8009190:	f7ff ff8e 	bl	80090b0 <std>
 8009194:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009198:	2202      	movs	r2, #2
 800919a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800919e:	2112      	movs	r1, #18
 80091a0:	f7ff bf86 	b.w	80090b0 <std>
 80091a4:	20001e30 	.word	0x20001e30
 80091a8:	20001cf8 	.word	0x20001cf8
 80091ac:	0800911d 	.word	0x0800911d

080091b0 <__sfp_lock_acquire>:
 80091b0:	4801      	ldr	r0, [pc, #4]	@ (80091b8 <__sfp_lock_acquire+0x8>)
 80091b2:	f000 b8fc 	b.w	80093ae <__retarget_lock_acquire_recursive>
 80091b6:	bf00      	nop
 80091b8:	20001e39 	.word	0x20001e39

080091bc <__sfp_lock_release>:
 80091bc:	4801      	ldr	r0, [pc, #4]	@ (80091c4 <__sfp_lock_release+0x8>)
 80091be:	f000 b8f7 	b.w	80093b0 <__retarget_lock_release_recursive>
 80091c2:	bf00      	nop
 80091c4:	20001e39 	.word	0x20001e39

080091c8 <__sinit>:
 80091c8:	b510      	push	{r4, lr}
 80091ca:	4604      	mov	r4, r0
 80091cc:	f7ff fff0 	bl	80091b0 <__sfp_lock_acquire>
 80091d0:	6a23      	ldr	r3, [r4, #32]
 80091d2:	b11b      	cbz	r3, 80091dc <__sinit+0x14>
 80091d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091d8:	f7ff bff0 	b.w	80091bc <__sfp_lock_release>
 80091dc:	4b04      	ldr	r3, [pc, #16]	@ (80091f0 <__sinit+0x28>)
 80091de:	6223      	str	r3, [r4, #32]
 80091e0:	4b04      	ldr	r3, [pc, #16]	@ (80091f4 <__sinit+0x2c>)
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d1f5      	bne.n	80091d4 <__sinit+0xc>
 80091e8:	f7ff ffc4 	bl	8009174 <global_stdio_init.part.0>
 80091ec:	e7f2      	b.n	80091d4 <__sinit+0xc>
 80091ee:	bf00      	nop
 80091f0:	08009135 	.word	0x08009135
 80091f4:	20001e30 	.word	0x20001e30

080091f8 <_fwalk_sglue>:
 80091f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091fc:	4607      	mov	r7, r0
 80091fe:	4688      	mov	r8, r1
 8009200:	4614      	mov	r4, r2
 8009202:	2600      	movs	r6, #0
 8009204:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009208:	f1b9 0901 	subs.w	r9, r9, #1
 800920c:	d505      	bpl.n	800921a <_fwalk_sglue+0x22>
 800920e:	6824      	ldr	r4, [r4, #0]
 8009210:	2c00      	cmp	r4, #0
 8009212:	d1f7      	bne.n	8009204 <_fwalk_sglue+0xc>
 8009214:	4630      	mov	r0, r6
 8009216:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800921a:	89ab      	ldrh	r3, [r5, #12]
 800921c:	2b01      	cmp	r3, #1
 800921e:	d907      	bls.n	8009230 <_fwalk_sglue+0x38>
 8009220:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009224:	3301      	adds	r3, #1
 8009226:	d003      	beq.n	8009230 <_fwalk_sglue+0x38>
 8009228:	4629      	mov	r1, r5
 800922a:	4638      	mov	r0, r7
 800922c:	47c0      	blx	r8
 800922e:	4306      	orrs	r6, r0
 8009230:	3568      	adds	r5, #104	@ 0x68
 8009232:	e7e9      	b.n	8009208 <_fwalk_sglue+0x10>

08009234 <__sread>:
 8009234:	b510      	push	{r4, lr}
 8009236:	460c      	mov	r4, r1
 8009238:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800923c:	f000 f868 	bl	8009310 <_read_r>
 8009240:	2800      	cmp	r0, #0
 8009242:	bfab      	itete	ge
 8009244:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009246:	89a3      	ldrhlt	r3, [r4, #12]
 8009248:	181b      	addge	r3, r3, r0
 800924a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800924e:	bfac      	ite	ge
 8009250:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009252:	81a3      	strhlt	r3, [r4, #12]
 8009254:	bd10      	pop	{r4, pc}

08009256 <__swrite>:
 8009256:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800925a:	461f      	mov	r7, r3
 800925c:	898b      	ldrh	r3, [r1, #12]
 800925e:	05db      	lsls	r3, r3, #23
 8009260:	4605      	mov	r5, r0
 8009262:	460c      	mov	r4, r1
 8009264:	4616      	mov	r6, r2
 8009266:	d505      	bpl.n	8009274 <__swrite+0x1e>
 8009268:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800926c:	2302      	movs	r3, #2
 800926e:	2200      	movs	r2, #0
 8009270:	f000 f83c 	bl	80092ec <_lseek_r>
 8009274:	89a3      	ldrh	r3, [r4, #12]
 8009276:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800927a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800927e:	81a3      	strh	r3, [r4, #12]
 8009280:	4632      	mov	r2, r6
 8009282:	463b      	mov	r3, r7
 8009284:	4628      	mov	r0, r5
 8009286:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800928a:	f000 b853 	b.w	8009334 <_write_r>

0800928e <__sseek>:
 800928e:	b510      	push	{r4, lr}
 8009290:	460c      	mov	r4, r1
 8009292:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009296:	f000 f829 	bl	80092ec <_lseek_r>
 800929a:	1c43      	adds	r3, r0, #1
 800929c:	89a3      	ldrh	r3, [r4, #12]
 800929e:	bf15      	itete	ne
 80092a0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80092a2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80092a6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80092aa:	81a3      	strheq	r3, [r4, #12]
 80092ac:	bf18      	it	ne
 80092ae:	81a3      	strhne	r3, [r4, #12]
 80092b0:	bd10      	pop	{r4, pc}

080092b2 <__sclose>:
 80092b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092b6:	f000 b809 	b.w	80092cc <_close_r>

080092ba <memset>:
 80092ba:	4402      	add	r2, r0
 80092bc:	4603      	mov	r3, r0
 80092be:	4293      	cmp	r3, r2
 80092c0:	d100      	bne.n	80092c4 <memset+0xa>
 80092c2:	4770      	bx	lr
 80092c4:	f803 1b01 	strb.w	r1, [r3], #1
 80092c8:	e7f9      	b.n	80092be <memset+0x4>
	...

080092cc <_close_r>:
 80092cc:	b538      	push	{r3, r4, r5, lr}
 80092ce:	4d06      	ldr	r5, [pc, #24]	@ (80092e8 <_close_r+0x1c>)
 80092d0:	2300      	movs	r3, #0
 80092d2:	4604      	mov	r4, r0
 80092d4:	4608      	mov	r0, r1
 80092d6:	602b      	str	r3, [r5, #0]
 80092d8:	f7f9 fe56 	bl	8002f88 <_close>
 80092dc:	1c43      	adds	r3, r0, #1
 80092de:	d102      	bne.n	80092e6 <_close_r+0x1a>
 80092e0:	682b      	ldr	r3, [r5, #0]
 80092e2:	b103      	cbz	r3, 80092e6 <_close_r+0x1a>
 80092e4:	6023      	str	r3, [r4, #0]
 80092e6:	bd38      	pop	{r3, r4, r5, pc}
 80092e8:	20001e34 	.word	0x20001e34

080092ec <_lseek_r>:
 80092ec:	b538      	push	{r3, r4, r5, lr}
 80092ee:	4d07      	ldr	r5, [pc, #28]	@ (800930c <_lseek_r+0x20>)
 80092f0:	4604      	mov	r4, r0
 80092f2:	4608      	mov	r0, r1
 80092f4:	4611      	mov	r1, r2
 80092f6:	2200      	movs	r2, #0
 80092f8:	602a      	str	r2, [r5, #0]
 80092fa:	461a      	mov	r2, r3
 80092fc:	f7f9 fe6b 	bl	8002fd6 <_lseek>
 8009300:	1c43      	adds	r3, r0, #1
 8009302:	d102      	bne.n	800930a <_lseek_r+0x1e>
 8009304:	682b      	ldr	r3, [r5, #0]
 8009306:	b103      	cbz	r3, 800930a <_lseek_r+0x1e>
 8009308:	6023      	str	r3, [r4, #0]
 800930a:	bd38      	pop	{r3, r4, r5, pc}
 800930c:	20001e34 	.word	0x20001e34

08009310 <_read_r>:
 8009310:	b538      	push	{r3, r4, r5, lr}
 8009312:	4d07      	ldr	r5, [pc, #28]	@ (8009330 <_read_r+0x20>)
 8009314:	4604      	mov	r4, r0
 8009316:	4608      	mov	r0, r1
 8009318:	4611      	mov	r1, r2
 800931a:	2200      	movs	r2, #0
 800931c:	602a      	str	r2, [r5, #0]
 800931e:	461a      	mov	r2, r3
 8009320:	f7f9 fdf9 	bl	8002f16 <_read>
 8009324:	1c43      	adds	r3, r0, #1
 8009326:	d102      	bne.n	800932e <_read_r+0x1e>
 8009328:	682b      	ldr	r3, [r5, #0]
 800932a:	b103      	cbz	r3, 800932e <_read_r+0x1e>
 800932c:	6023      	str	r3, [r4, #0]
 800932e:	bd38      	pop	{r3, r4, r5, pc}
 8009330:	20001e34 	.word	0x20001e34

08009334 <_write_r>:
 8009334:	b538      	push	{r3, r4, r5, lr}
 8009336:	4d07      	ldr	r5, [pc, #28]	@ (8009354 <_write_r+0x20>)
 8009338:	4604      	mov	r4, r0
 800933a:	4608      	mov	r0, r1
 800933c:	4611      	mov	r1, r2
 800933e:	2200      	movs	r2, #0
 8009340:	602a      	str	r2, [r5, #0]
 8009342:	461a      	mov	r2, r3
 8009344:	f7f9 fe04 	bl	8002f50 <_write>
 8009348:	1c43      	adds	r3, r0, #1
 800934a:	d102      	bne.n	8009352 <_write_r+0x1e>
 800934c:	682b      	ldr	r3, [r5, #0]
 800934e:	b103      	cbz	r3, 8009352 <_write_r+0x1e>
 8009350:	6023      	str	r3, [r4, #0]
 8009352:	bd38      	pop	{r3, r4, r5, pc}
 8009354:	20001e34 	.word	0x20001e34

08009358 <__errno>:
 8009358:	4b01      	ldr	r3, [pc, #4]	@ (8009360 <__errno+0x8>)
 800935a:	6818      	ldr	r0, [r3, #0]
 800935c:	4770      	bx	lr
 800935e:	bf00      	nop
 8009360:	2000003c 	.word	0x2000003c

08009364 <__libc_init_array>:
 8009364:	b570      	push	{r4, r5, r6, lr}
 8009366:	4d0d      	ldr	r5, [pc, #52]	@ (800939c <__libc_init_array+0x38>)
 8009368:	4c0d      	ldr	r4, [pc, #52]	@ (80093a0 <__libc_init_array+0x3c>)
 800936a:	1b64      	subs	r4, r4, r5
 800936c:	10a4      	asrs	r4, r4, #2
 800936e:	2600      	movs	r6, #0
 8009370:	42a6      	cmp	r6, r4
 8009372:	d109      	bne.n	8009388 <__libc_init_array+0x24>
 8009374:	4d0b      	ldr	r5, [pc, #44]	@ (80093a4 <__libc_init_array+0x40>)
 8009376:	4c0c      	ldr	r4, [pc, #48]	@ (80093a8 <__libc_init_array+0x44>)
 8009378:	f001 fe82 	bl	800b080 <_init>
 800937c:	1b64      	subs	r4, r4, r5
 800937e:	10a4      	asrs	r4, r4, #2
 8009380:	2600      	movs	r6, #0
 8009382:	42a6      	cmp	r6, r4
 8009384:	d105      	bne.n	8009392 <__libc_init_array+0x2e>
 8009386:	bd70      	pop	{r4, r5, r6, pc}
 8009388:	f855 3b04 	ldr.w	r3, [r5], #4
 800938c:	4798      	blx	r3
 800938e:	3601      	adds	r6, #1
 8009390:	e7ee      	b.n	8009370 <__libc_init_array+0xc>
 8009392:	f855 3b04 	ldr.w	r3, [r5], #4
 8009396:	4798      	blx	r3
 8009398:	3601      	adds	r6, #1
 800939a:	e7f2      	b.n	8009382 <__libc_init_array+0x1e>
 800939c:	080287e0 	.word	0x080287e0
 80093a0:	080287e0 	.word	0x080287e0
 80093a4:	080287e0 	.word	0x080287e0
 80093a8:	080287e4 	.word	0x080287e4

080093ac <__retarget_lock_init_recursive>:
 80093ac:	4770      	bx	lr

080093ae <__retarget_lock_acquire_recursive>:
 80093ae:	4770      	bx	lr

080093b0 <__retarget_lock_release_recursive>:
 80093b0:	4770      	bx	lr
	...

080093b4 <__assert_func>:
 80093b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80093b6:	4614      	mov	r4, r2
 80093b8:	461a      	mov	r2, r3
 80093ba:	4b09      	ldr	r3, [pc, #36]	@ (80093e0 <__assert_func+0x2c>)
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	4605      	mov	r5, r0
 80093c0:	68d8      	ldr	r0, [r3, #12]
 80093c2:	b14c      	cbz	r4, 80093d8 <__assert_func+0x24>
 80093c4:	4b07      	ldr	r3, [pc, #28]	@ (80093e4 <__assert_func+0x30>)
 80093c6:	9100      	str	r1, [sp, #0]
 80093c8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80093cc:	4906      	ldr	r1, [pc, #24]	@ (80093e8 <__assert_func+0x34>)
 80093ce:	462b      	mov	r3, r5
 80093d0:	f000 f9ba 	bl	8009748 <fiprintf>
 80093d4:	f000 f9da 	bl	800978c <abort>
 80093d8:	4b04      	ldr	r3, [pc, #16]	@ (80093ec <__assert_func+0x38>)
 80093da:	461c      	mov	r4, r3
 80093dc:	e7f3      	b.n	80093c6 <__assert_func+0x12>
 80093de:	bf00      	nop
 80093e0:	2000003c 	.word	0x2000003c
 80093e4:	0802858f 	.word	0x0802858f
 80093e8:	0802859c 	.word	0x0802859c
 80093ec:	080285ca 	.word	0x080285ca

080093f0 <_free_r>:
 80093f0:	b538      	push	{r3, r4, r5, lr}
 80093f2:	4605      	mov	r5, r0
 80093f4:	2900      	cmp	r1, #0
 80093f6:	d041      	beq.n	800947c <_free_r+0x8c>
 80093f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80093fc:	1f0c      	subs	r4, r1, #4
 80093fe:	2b00      	cmp	r3, #0
 8009400:	bfb8      	it	lt
 8009402:	18e4      	addlt	r4, r4, r3
 8009404:	f000 f8e8 	bl	80095d8 <__malloc_lock>
 8009408:	4a1d      	ldr	r2, [pc, #116]	@ (8009480 <_free_r+0x90>)
 800940a:	6813      	ldr	r3, [r2, #0]
 800940c:	b933      	cbnz	r3, 800941c <_free_r+0x2c>
 800940e:	6063      	str	r3, [r4, #4]
 8009410:	6014      	str	r4, [r2, #0]
 8009412:	4628      	mov	r0, r5
 8009414:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009418:	f000 b8e4 	b.w	80095e4 <__malloc_unlock>
 800941c:	42a3      	cmp	r3, r4
 800941e:	d908      	bls.n	8009432 <_free_r+0x42>
 8009420:	6820      	ldr	r0, [r4, #0]
 8009422:	1821      	adds	r1, r4, r0
 8009424:	428b      	cmp	r3, r1
 8009426:	bf01      	itttt	eq
 8009428:	6819      	ldreq	r1, [r3, #0]
 800942a:	685b      	ldreq	r3, [r3, #4]
 800942c:	1809      	addeq	r1, r1, r0
 800942e:	6021      	streq	r1, [r4, #0]
 8009430:	e7ed      	b.n	800940e <_free_r+0x1e>
 8009432:	461a      	mov	r2, r3
 8009434:	685b      	ldr	r3, [r3, #4]
 8009436:	b10b      	cbz	r3, 800943c <_free_r+0x4c>
 8009438:	42a3      	cmp	r3, r4
 800943a:	d9fa      	bls.n	8009432 <_free_r+0x42>
 800943c:	6811      	ldr	r1, [r2, #0]
 800943e:	1850      	adds	r0, r2, r1
 8009440:	42a0      	cmp	r0, r4
 8009442:	d10b      	bne.n	800945c <_free_r+0x6c>
 8009444:	6820      	ldr	r0, [r4, #0]
 8009446:	4401      	add	r1, r0
 8009448:	1850      	adds	r0, r2, r1
 800944a:	4283      	cmp	r3, r0
 800944c:	6011      	str	r1, [r2, #0]
 800944e:	d1e0      	bne.n	8009412 <_free_r+0x22>
 8009450:	6818      	ldr	r0, [r3, #0]
 8009452:	685b      	ldr	r3, [r3, #4]
 8009454:	6053      	str	r3, [r2, #4]
 8009456:	4408      	add	r0, r1
 8009458:	6010      	str	r0, [r2, #0]
 800945a:	e7da      	b.n	8009412 <_free_r+0x22>
 800945c:	d902      	bls.n	8009464 <_free_r+0x74>
 800945e:	230c      	movs	r3, #12
 8009460:	602b      	str	r3, [r5, #0]
 8009462:	e7d6      	b.n	8009412 <_free_r+0x22>
 8009464:	6820      	ldr	r0, [r4, #0]
 8009466:	1821      	adds	r1, r4, r0
 8009468:	428b      	cmp	r3, r1
 800946a:	bf04      	itt	eq
 800946c:	6819      	ldreq	r1, [r3, #0]
 800946e:	685b      	ldreq	r3, [r3, #4]
 8009470:	6063      	str	r3, [r4, #4]
 8009472:	bf04      	itt	eq
 8009474:	1809      	addeq	r1, r1, r0
 8009476:	6021      	streq	r1, [r4, #0]
 8009478:	6054      	str	r4, [r2, #4]
 800947a:	e7ca      	b.n	8009412 <_free_r+0x22>
 800947c:	bd38      	pop	{r3, r4, r5, pc}
 800947e:	bf00      	nop
 8009480:	20001e40 	.word	0x20001e40

08009484 <malloc>:
 8009484:	4b02      	ldr	r3, [pc, #8]	@ (8009490 <malloc+0xc>)
 8009486:	4601      	mov	r1, r0
 8009488:	6818      	ldr	r0, [r3, #0]
 800948a:	f000 b825 	b.w	80094d8 <_malloc_r>
 800948e:	bf00      	nop
 8009490:	2000003c 	.word	0x2000003c

08009494 <sbrk_aligned>:
 8009494:	b570      	push	{r4, r5, r6, lr}
 8009496:	4e0f      	ldr	r6, [pc, #60]	@ (80094d4 <sbrk_aligned+0x40>)
 8009498:	460c      	mov	r4, r1
 800949a:	6831      	ldr	r1, [r6, #0]
 800949c:	4605      	mov	r5, r0
 800949e:	b911      	cbnz	r1, 80094a6 <sbrk_aligned+0x12>
 80094a0:	f000 f964 	bl	800976c <_sbrk_r>
 80094a4:	6030      	str	r0, [r6, #0]
 80094a6:	4621      	mov	r1, r4
 80094a8:	4628      	mov	r0, r5
 80094aa:	f000 f95f 	bl	800976c <_sbrk_r>
 80094ae:	1c43      	adds	r3, r0, #1
 80094b0:	d103      	bne.n	80094ba <sbrk_aligned+0x26>
 80094b2:	f04f 34ff 	mov.w	r4, #4294967295
 80094b6:	4620      	mov	r0, r4
 80094b8:	bd70      	pop	{r4, r5, r6, pc}
 80094ba:	1cc4      	adds	r4, r0, #3
 80094bc:	f024 0403 	bic.w	r4, r4, #3
 80094c0:	42a0      	cmp	r0, r4
 80094c2:	d0f8      	beq.n	80094b6 <sbrk_aligned+0x22>
 80094c4:	1a21      	subs	r1, r4, r0
 80094c6:	4628      	mov	r0, r5
 80094c8:	f000 f950 	bl	800976c <_sbrk_r>
 80094cc:	3001      	adds	r0, #1
 80094ce:	d1f2      	bne.n	80094b6 <sbrk_aligned+0x22>
 80094d0:	e7ef      	b.n	80094b2 <sbrk_aligned+0x1e>
 80094d2:	bf00      	nop
 80094d4:	20001e3c 	.word	0x20001e3c

080094d8 <_malloc_r>:
 80094d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094dc:	1ccd      	adds	r5, r1, #3
 80094de:	f025 0503 	bic.w	r5, r5, #3
 80094e2:	3508      	adds	r5, #8
 80094e4:	2d0c      	cmp	r5, #12
 80094e6:	bf38      	it	cc
 80094e8:	250c      	movcc	r5, #12
 80094ea:	2d00      	cmp	r5, #0
 80094ec:	4606      	mov	r6, r0
 80094ee:	db01      	blt.n	80094f4 <_malloc_r+0x1c>
 80094f0:	42a9      	cmp	r1, r5
 80094f2:	d904      	bls.n	80094fe <_malloc_r+0x26>
 80094f4:	230c      	movs	r3, #12
 80094f6:	6033      	str	r3, [r6, #0]
 80094f8:	2000      	movs	r0, #0
 80094fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80095d4 <_malloc_r+0xfc>
 8009502:	f000 f869 	bl	80095d8 <__malloc_lock>
 8009506:	f8d8 3000 	ldr.w	r3, [r8]
 800950a:	461c      	mov	r4, r3
 800950c:	bb44      	cbnz	r4, 8009560 <_malloc_r+0x88>
 800950e:	4629      	mov	r1, r5
 8009510:	4630      	mov	r0, r6
 8009512:	f7ff ffbf 	bl	8009494 <sbrk_aligned>
 8009516:	1c43      	adds	r3, r0, #1
 8009518:	4604      	mov	r4, r0
 800951a:	d158      	bne.n	80095ce <_malloc_r+0xf6>
 800951c:	f8d8 4000 	ldr.w	r4, [r8]
 8009520:	4627      	mov	r7, r4
 8009522:	2f00      	cmp	r7, #0
 8009524:	d143      	bne.n	80095ae <_malloc_r+0xd6>
 8009526:	2c00      	cmp	r4, #0
 8009528:	d04b      	beq.n	80095c2 <_malloc_r+0xea>
 800952a:	6823      	ldr	r3, [r4, #0]
 800952c:	4639      	mov	r1, r7
 800952e:	4630      	mov	r0, r6
 8009530:	eb04 0903 	add.w	r9, r4, r3
 8009534:	f000 f91a 	bl	800976c <_sbrk_r>
 8009538:	4581      	cmp	r9, r0
 800953a:	d142      	bne.n	80095c2 <_malloc_r+0xea>
 800953c:	6821      	ldr	r1, [r4, #0]
 800953e:	1a6d      	subs	r5, r5, r1
 8009540:	4629      	mov	r1, r5
 8009542:	4630      	mov	r0, r6
 8009544:	f7ff ffa6 	bl	8009494 <sbrk_aligned>
 8009548:	3001      	adds	r0, #1
 800954a:	d03a      	beq.n	80095c2 <_malloc_r+0xea>
 800954c:	6823      	ldr	r3, [r4, #0]
 800954e:	442b      	add	r3, r5
 8009550:	6023      	str	r3, [r4, #0]
 8009552:	f8d8 3000 	ldr.w	r3, [r8]
 8009556:	685a      	ldr	r2, [r3, #4]
 8009558:	bb62      	cbnz	r2, 80095b4 <_malloc_r+0xdc>
 800955a:	f8c8 7000 	str.w	r7, [r8]
 800955e:	e00f      	b.n	8009580 <_malloc_r+0xa8>
 8009560:	6822      	ldr	r2, [r4, #0]
 8009562:	1b52      	subs	r2, r2, r5
 8009564:	d420      	bmi.n	80095a8 <_malloc_r+0xd0>
 8009566:	2a0b      	cmp	r2, #11
 8009568:	d917      	bls.n	800959a <_malloc_r+0xc2>
 800956a:	1961      	adds	r1, r4, r5
 800956c:	42a3      	cmp	r3, r4
 800956e:	6025      	str	r5, [r4, #0]
 8009570:	bf18      	it	ne
 8009572:	6059      	strne	r1, [r3, #4]
 8009574:	6863      	ldr	r3, [r4, #4]
 8009576:	bf08      	it	eq
 8009578:	f8c8 1000 	streq.w	r1, [r8]
 800957c:	5162      	str	r2, [r4, r5]
 800957e:	604b      	str	r3, [r1, #4]
 8009580:	4630      	mov	r0, r6
 8009582:	f000 f82f 	bl	80095e4 <__malloc_unlock>
 8009586:	f104 000b 	add.w	r0, r4, #11
 800958a:	1d23      	adds	r3, r4, #4
 800958c:	f020 0007 	bic.w	r0, r0, #7
 8009590:	1ac2      	subs	r2, r0, r3
 8009592:	bf1c      	itt	ne
 8009594:	1a1b      	subne	r3, r3, r0
 8009596:	50a3      	strne	r3, [r4, r2]
 8009598:	e7af      	b.n	80094fa <_malloc_r+0x22>
 800959a:	6862      	ldr	r2, [r4, #4]
 800959c:	42a3      	cmp	r3, r4
 800959e:	bf0c      	ite	eq
 80095a0:	f8c8 2000 	streq.w	r2, [r8]
 80095a4:	605a      	strne	r2, [r3, #4]
 80095a6:	e7eb      	b.n	8009580 <_malloc_r+0xa8>
 80095a8:	4623      	mov	r3, r4
 80095aa:	6864      	ldr	r4, [r4, #4]
 80095ac:	e7ae      	b.n	800950c <_malloc_r+0x34>
 80095ae:	463c      	mov	r4, r7
 80095b0:	687f      	ldr	r7, [r7, #4]
 80095b2:	e7b6      	b.n	8009522 <_malloc_r+0x4a>
 80095b4:	461a      	mov	r2, r3
 80095b6:	685b      	ldr	r3, [r3, #4]
 80095b8:	42a3      	cmp	r3, r4
 80095ba:	d1fb      	bne.n	80095b4 <_malloc_r+0xdc>
 80095bc:	2300      	movs	r3, #0
 80095be:	6053      	str	r3, [r2, #4]
 80095c0:	e7de      	b.n	8009580 <_malloc_r+0xa8>
 80095c2:	230c      	movs	r3, #12
 80095c4:	6033      	str	r3, [r6, #0]
 80095c6:	4630      	mov	r0, r6
 80095c8:	f000 f80c 	bl	80095e4 <__malloc_unlock>
 80095cc:	e794      	b.n	80094f8 <_malloc_r+0x20>
 80095ce:	6005      	str	r5, [r0, #0]
 80095d0:	e7d6      	b.n	8009580 <_malloc_r+0xa8>
 80095d2:	bf00      	nop
 80095d4:	20001e40 	.word	0x20001e40

080095d8 <__malloc_lock>:
 80095d8:	4801      	ldr	r0, [pc, #4]	@ (80095e0 <__malloc_lock+0x8>)
 80095da:	f7ff bee8 	b.w	80093ae <__retarget_lock_acquire_recursive>
 80095de:	bf00      	nop
 80095e0:	20001e38 	.word	0x20001e38

080095e4 <__malloc_unlock>:
 80095e4:	4801      	ldr	r0, [pc, #4]	@ (80095ec <__malloc_unlock+0x8>)
 80095e6:	f7ff bee3 	b.w	80093b0 <__retarget_lock_release_recursive>
 80095ea:	bf00      	nop
 80095ec:	20001e38 	.word	0x20001e38

080095f0 <__sflush_r>:
 80095f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80095f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095f8:	0716      	lsls	r6, r2, #28
 80095fa:	4605      	mov	r5, r0
 80095fc:	460c      	mov	r4, r1
 80095fe:	d454      	bmi.n	80096aa <__sflush_r+0xba>
 8009600:	684b      	ldr	r3, [r1, #4]
 8009602:	2b00      	cmp	r3, #0
 8009604:	dc02      	bgt.n	800960c <__sflush_r+0x1c>
 8009606:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009608:	2b00      	cmp	r3, #0
 800960a:	dd48      	ble.n	800969e <__sflush_r+0xae>
 800960c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800960e:	2e00      	cmp	r6, #0
 8009610:	d045      	beq.n	800969e <__sflush_r+0xae>
 8009612:	2300      	movs	r3, #0
 8009614:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009618:	682f      	ldr	r7, [r5, #0]
 800961a:	6a21      	ldr	r1, [r4, #32]
 800961c:	602b      	str	r3, [r5, #0]
 800961e:	d030      	beq.n	8009682 <__sflush_r+0x92>
 8009620:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009622:	89a3      	ldrh	r3, [r4, #12]
 8009624:	0759      	lsls	r1, r3, #29
 8009626:	d505      	bpl.n	8009634 <__sflush_r+0x44>
 8009628:	6863      	ldr	r3, [r4, #4]
 800962a:	1ad2      	subs	r2, r2, r3
 800962c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800962e:	b10b      	cbz	r3, 8009634 <__sflush_r+0x44>
 8009630:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009632:	1ad2      	subs	r2, r2, r3
 8009634:	2300      	movs	r3, #0
 8009636:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009638:	6a21      	ldr	r1, [r4, #32]
 800963a:	4628      	mov	r0, r5
 800963c:	47b0      	blx	r6
 800963e:	1c43      	adds	r3, r0, #1
 8009640:	89a3      	ldrh	r3, [r4, #12]
 8009642:	d106      	bne.n	8009652 <__sflush_r+0x62>
 8009644:	6829      	ldr	r1, [r5, #0]
 8009646:	291d      	cmp	r1, #29
 8009648:	d82b      	bhi.n	80096a2 <__sflush_r+0xb2>
 800964a:	4a2a      	ldr	r2, [pc, #168]	@ (80096f4 <__sflush_r+0x104>)
 800964c:	40ca      	lsrs	r2, r1
 800964e:	07d6      	lsls	r6, r2, #31
 8009650:	d527      	bpl.n	80096a2 <__sflush_r+0xb2>
 8009652:	2200      	movs	r2, #0
 8009654:	6062      	str	r2, [r4, #4]
 8009656:	04d9      	lsls	r1, r3, #19
 8009658:	6922      	ldr	r2, [r4, #16]
 800965a:	6022      	str	r2, [r4, #0]
 800965c:	d504      	bpl.n	8009668 <__sflush_r+0x78>
 800965e:	1c42      	adds	r2, r0, #1
 8009660:	d101      	bne.n	8009666 <__sflush_r+0x76>
 8009662:	682b      	ldr	r3, [r5, #0]
 8009664:	b903      	cbnz	r3, 8009668 <__sflush_r+0x78>
 8009666:	6560      	str	r0, [r4, #84]	@ 0x54
 8009668:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800966a:	602f      	str	r7, [r5, #0]
 800966c:	b1b9      	cbz	r1, 800969e <__sflush_r+0xae>
 800966e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009672:	4299      	cmp	r1, r3
 8009674:	d002      	beq.n	800967c <__sflush_r+0x8c>
 8009676:	4628      	mov	r0, r5
 8009678:	f7ff feba 	bl	80093f0 <_free_r>
 800967c:	2300      	movs	r3, #0
 800967e:	6363      	str	r3, [r4, #52]	@ 0x34
 8009680:	e00d      	b.n	800969e <__sflush_r+0xae>
 8009682:	2301      	movs	r3, #1
 8009684:	4628      	mov	r0, r5
 8009686:	47b0      	blx	r6
 8009688:	4602      	mov	r2, r0
 800968a:	1c50      	adds	r0, r2, #1
 800968c:	d1c9      	bne.n	8009622 <__sflush_r+0x32>
 800968e:	682b      	ldr	r3, [r5, #0]
 8009690:	2b00      	cmp	r3, #0
 8009692:	d0c6      	beq.n	8009622 <__sflush_r+0x32>
 8009694:	2b1d      	cmp	r3, #29
 8009696:	d001      	beq.n	800969c <__sflush_r+0xac>
 8009698:	2b16      	cmp	r3, #22
 800969a:	d11e      	bne.n	80096da <__sflush_r+0xea>
 800969c:	602f      	str	r7, [r5, #0]
 800969e:	2000      	movs	r0, #0
 80096a0:	e022      	b.n	80096e8 <__sflush_r+0xf8>
 80096a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096a6:	b21b      	sxth	r3, r3
 80096a8:	e01b      	b.n	80096e2 <__sflush_r+0xf2>
 80096aa:	690f      	ldr	r7, [r1, #16]
 80096ac:	2f00      	cmp	r7, #0
 80096ae:	d0f6      	beq.n	800969e <__sflush_r+0xae>
 80096b0:	0793      	lsls	r3, r2, #30
 80096b2:	680e      	ldr	r6, [r1, #0]
 80096b4:	bf08      	it	eq
 80096b6:	694b      	ldreq	r3, [r1, #20]
 80096b8:	600f      	str	r7, [r1, #0]
 80096ba:	bf18      	it	ne
 80096bc:	2300      	movne	r3, #0
 80096be:	eba6 0807 	sub.w	r8, r6, r7
 80096c2:	608b      	str	r3, [r1, #8]
 80096c4:	f1b8 0f00 	cmp.w	r8, #0
 80096c8:	dde9      	ble.n	800969e <__sflush_r+0xae>
 80096ca:	6a21      	ldr	r1, [r4, #32]
 80096cc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80096ce:	4643      	mov	r3, r8
 80096d0:	463a      	mov	r2, r7
 80096d2:	4628      	mov	r0, r5
 80096d4:	47b0      	blx	r6
 80096d6:	2800      	cmp	r0, #0
 80096d8:	dc08      	bgt.n	80096ec <__sflush_r+0xfc>
 80096da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096e2:	81a3      	strh	r3, [r4, #12]
 80096e4:	f04f 30ff 	mov.w	r0, #4294967295
 80096e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096ec:	4407      	add	r7, r0
 80096ee:	eba8 0800 	sub.w	r8, r8, r0
 80096f2:	e7e7      	b.n	80096c4 <__sflush_r+0xd4>
 80096f4:	20400001 	.word	0x20400001

080096f8 <_fflush_r>:
 80096f8:	b538      	push	{r3, r4, r5, lr}
 80096fa:	690b      	ldr	r3, [r1, #16]
 80096fc:	4605      	mov	r5, r0
 80096fe:	460c      	mov	r4, r1
 8009700:	b913      	cbnz	r3, 8009708 <_fflush_r+0x10>
 8009702:	2500      	movs	r5, #0
 8009704:	4628      	mov	r0, r5
 8009706:	bd38      	pop	{r3, r4, r5, pc}
 8009708:	b118      	cbz	r0, 8009712 <_fflush_r+0x1a>
 800970a:	6a03      	ldr	r3, [r0, #32]
 800970c:	b90b      	cbnz	r3, 8009712 <_fflush_r+0x1a>
 800970e:	f7ff fd5b 	bl	80091c8 <__sinit>
 8009712:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009716:	2b00      	cmp	r3, #0
 8009718:	d0f3      	beq.n	8009702 <_fflush_r+0xa>
 800971a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800971c:	07d0      	lsls	r0, r2, #31
 800971e:	d404      	bmi.n	800972a <_fflush_r+0x32>
 8009720:	0599      	lsls	r1, r3, #22
 8009722:	d402      	bmi.n	800972a <_fflush_r+0x32>
 8009724:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009726:	f7ff fe42 	bl	80093ae <__retarget_lock_acquire_recursive>
 800972a:	4628      	mov	r0, r5
 800972c:	4621      	mov	r1, r4
 800972e:	f7ff ff5f 	bl	80095f0 <__sflush_r>
 8009732:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009734:	07da      	lsls	r2, r3, #31
 8009736:	4605      	mov	r5, r0
 8009738:	d4e4      	bmi.n	8009704 <_fflush_r+0xc>
 800973a:	89a3      	ldrh	r3, [r4, #12]
 800973c:	059b      	lsls	r3, r3, #22
 800973e:	d4e1      	bmi.n	8009704 <_fflush_r+0xc>
 8009740:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009742:	f7ff fe35 	bl	80093b0 <__retarget_lock_release_recursive>
 8009746:	e7dd      	b.n	8009704 <_fflush_r+0xc>

08009748 <fiprintf>:
 8009748:	b40e      	push	{r1, r2, r3}
 800974a:	b503      	push	{r0, r1, lr}
 800974c:	4601      	mov	r1, r0
 800974e:	ab03      	add	r3, sp, #12
 8009750:	4805      	ldr	r0, [pc, #20]	@ (8009768 <fiprintf+0x20>)
 8009752:	f853 2b04 	ldr.w	r2, [r3], #4
 8009756:	6800      	ldr	r0, [r0, #0]
 8009758:	9301      	str	r3, [sp, #4]
 800975a:	f000 f847 	bl	80097ec <_vfiprintf_r>
 800975e:	b002      	add	sp, #8
 8009760:	f85d eb04 	ldr.w	lr, [sp], #4
 8009764:	b003      	add	sp, #12
 8009766:	4770      	bx	lr
 8009768:	2000003c 	.word	0x2000003c

0800976c <_sbrk_r>:
 800976c:	b538      	push	{r3, r4, r5, lr}
 800976e:	4d06      	ldr	r5, [pc, #24]	@ (8009788 <_sbrk_r+0x1c>)
 8009770:	2300      	movs	r3, #0
 8009772:	4604      	mov	r4, r0
 8009774:	4608      	mov	r0, r1
 8009776:	602b      	str	r3, [r5, #0]
 8009778:	f7f9 fc3a 	bl	8002ff0 <_sbrk>
 800977c:	1c43      	adds	r3, r0, #1
 800977e:	d102      	bne.n	8009786 <_sbrk_r+0x1a>
 8009780:	682b      	ldr	r3, [r5, #0]
 8009782:	b103      	cbz	r3, 8009786 <_sbrk_r+0x1a>
 8009784:	6023      	str	r3, [r4, #0]
 8009786:	bd38      	pop	{r3, r4, r5, pc}
 8009788:	20001e34 	.word	0x20001e34

0800978c <abort>:
 800978c:	b508      	push	{r3, lr}
 800978e:	2006      	movs	r0, #6
 8009790:	f000 fb8c 	bl	8009eac <raise>
 8009794:	2001      	movs	r0, #1
 8009796:	f7f9 fbb3 	bl	8002f00 <_exit>

0800979a <__sfputc_r>:
 800979a:	6893      	ldr	r3, [r2, #8]
 800979c:	3b01      	subs	r3, #1
 800979e:	2b00      	cmp	r3, #0
 80097a0:	b410      	push	{r4}
 80097a2:	6093      	str	r3, [r2, #8]
 80097a4:	da08      	bge.n	80097b8 <__sfputc_r+0x1e>
 80097a6:	6994      	ldr	r4, [r2, #24]
 80097a8:	42a3      	cmp	r3, r4
 80097aa:	db01      	blt.n	80097b0 <__sfputc_r+0x16>
 80097ac:	290a      	cmp	r1, #10
 80097ae:	d103      	bne.n	80097b8 <__sfputc_r+0x1e>
 80097b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80097b4:	f000 babe 	b.w	8009d34 <__swbuf_r>
 80097b8:	6813      	ldr	r3, [r2, #0]
 80097ba:	1c58      	adds	r0, r3, #1
 80097bc:	6010      	str	r0, [r2, #0]
 80097be:	7019      	strb	r1, [r3, #0]
 80097c0:	4608      	mov	r0, r1
 80097c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80097c6:	4770      	bx	lr

080097c8 <__sfputs_r>:
 80097c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097ca:	4606      	mov	r6, r0
 80097cc:	460f      	mov	r7, r1
 80097ce:	4614      	mov	r4, r2
 80097d0:	18d5      	adds	r5, r2, r3
 80097d2:	42ac      	cmp	r4, r5
 80097d4:	d101      	bne.n	80097da <__sfputs_r+0x12>
 80097d6:	2000      	movs	r0, #0
 80097d8:	e007      	b.n	80097ea <__sfputs_r+0x22>
 80097da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097de:	463a      	mov	r2, r7
 80097e0:	4630      	mov	r0, r6
 80097e2:	f7ff ffda 	bl	800979a <__sfputc_r>
 80097e6:	1c43      	adds	r3, r0, #1
 80097e8:	d1f3      	bne.n	80097d2 <__sfputs_r+0xa>
 80097ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080097ec <_vfiprintf_r>:
 80097ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097f0:	460d      	mov	r5, r1
 80097f2:	b09d      	sub	sp, #116	@ 0x74
 80097f4:	4614      	mov	r4, r2
 80097f6:	4698      	mov	r8, r3
 80097f8:	4606      	mov	r6, r0
 80097fa:	b118      	cbz	r0, 8009804 <_vfiprintf_r+0x18>
 80097fc:	6a03      	ldr	r3, [r0, #32]
 80097fe:	b90b      	cbnz	r3, 8009804 <_vfiprintf_r+0x18>
 8009800:	f7ff fce2 	bl	80091c8 <__sinit>
 8009804:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009806:	07d9      	lsls	r1, r3, #31
 8009808:	d405      	bmi.n	8009816 <_vfiprintf_r+0x2a>
 800980a:	89ab      	ldrh	r3, [r5, #12]
 800980c:	059a      	lsls	r2, r3, #22
 800980e:	d402      	bmi.n	8009816 <_vfiprintf_r+0x2a>
 8009810:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009812:	f7ff fdcc 	bl	80093ae <__retarget_lock_acquire_recursive>
 8009816:	89ab      	ldrh	r3, [r5, #12]
 8009818:	071b      	lsls	r3, r3, #28
 800981a:	d501      	bpl.n	8009820 <_vfiprintf_r+0x34>
 800981c:	692b      	ldr	r3, [r5, #16]
 800981e:	b99b      	cbnz	r3, 8009848 <_vfiprintf_r+0x5c>
 8009820:	4629      	mov	r1, r5
 8009822:	4630      	mov	r0, r6
 8009824:	f000 fac4 	bl	8009db0 <__swsetup_r>
 8009828:	b170      	cbz	r0, 8009848 <_vfiprintf_r+0x5c>
 800982a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800982c:	07dc      	lsls	r4, r3, #31
 800982e:	d504      	bpl.n	800983a <_vfiprintf_r+0x4e>
 8009830:	f04f 30ff 	mov.w	r0, #4294967295
 8009834:	b01d      	add	sp, #116	@ 0x74
 8009836:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800983a:	89ab      	ldrh	r3, [r5, #12]
 800983c:	0598      	lsls	r0, r3, #22
 800983e:	d4f7      	bmi.n	8009830 <_vfiprintf_r+0x44>
 8009840:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009842:	f7ff fdb5 	bl	80093b0 <__retarget_lock_release_recursive>
 8009846:	e7f3      	b.n	8009830 <_vfiprintf_r+0x44>
 8009848:	2300      	movs	r3, #0
 800984a:	9309      	str	r3, [sp, #36]	@ 0x24
 800984c:	2320      	movs	r3, #32
 800984e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009852:	f8cd 800c 	str.w	r8, [sp, #12]
 8009856:	2330      	movs	r3, #48	@ 0x30
 8009858:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009a08 <_vfiprintf_r+0x21c>
 800985c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009860:	f04f 0901 	mov.w	r9, #1
 8009864:	4623      	mov	r3, r4
 8009866:	469a      	mov	sl, r3
 8009868:	f813 2b01 	ldrb.w	r2, [r3], #1
 800986c:	b10a      	cbz	r2, 8009872 <_vfiprintf_r+0x86>
 800986e:	2a25      	cmp	r2, #37	@ 0x25
 8009870:	d1f9      	bne.n	8009866 <_vfiprintf_r+0x7a>
 8009872:	ebba 0b04 	subs.w	fp, sl, r4
 8009876:	d00b      	beq.n	8009890 <_vfiprintf_r+0xa4>
 8009878:	465b      	mov	r3, fp
 800987a:	4622      	mov	r2, r4
 800987c:	4629      	mov	r1, r5
 800987e:	4630      	mov	r0, r6
 8009880:	f7ff ffa2 	bl	80097c8 <__sfputs_r>
 8009884:	3001      	adds	r0, #1
 8009886:	f000 80a7 	beq.w	80099d8 <_vfiprintf_r+0x1ec>
 800988a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800988c:	445a      	add	r2, fp
 800988e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009890:	f89a 3000 	ldrb.w	r3, [sl]
 8009894:	2b00      	cmp	r3, #0
 8009896:	f000 809f 	beq.w	80099d8 <_vfiprintf_r+0x1ec>
 800989a:	2300      	movs	r3, #0
 800989c:	f04f 32ff 	mov.w	r2, #4294967295
 80098a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80098a4:	f10a 0a01 	add.w	sl, sl, #1
 80098a8:	9304      	str	r3, [sp, #16]
 80098aa:	9307      	str	r3, [sp, #28]
 80098ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80098b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80098b2:	4654      	mov	r4, sl
 80098b4:	2205      	movs	r2, #5
 80098b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098ba:	4853      	ldr	r0, [pc, #332]	@ (8009a08 <_vfiprintf_r+0x21c>)
 80098bc:	f7f6 fc88 	bl	80001d0 <memchr>
 80098c0:	9a04      	ldr	r2, [sp, #16]
 80098c2:	b9d8      	cbnz	r0, 80098fc <_vfiprintf_r+0x110>
 80098c4:	06d1      	lsls	r1, r2, #27
 80098c6:	bf44      	itt	mi
 80098c8:	2320      	movmi	r3, #32
 80098ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80098ce:	0713      	lsls	r3, r2, #28
 80098d0:	bf44      	itt	mi
 80098d2:	232b      	movmi	r3, #43	@ 0x2b
 80098d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80098d8:	f89a 3000 	ldrb.w	r3, [sl]
 80098dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80098de:	d015      	beq.n	800990c <_vfiprintf_r+0x120>
 80098e0:	9a07      	ldr	r2, [sp, #28]
 80098e2:	4654      	mov	r4, sl
 80098e4:	2000      	movs	r0, #0
 80098e6:	f04f 0c0a 	mov.w	ip, #10
 80098ea:	4621      	mov	r1, r4
 80098ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80098f0:	3b30      	subs	r3, #48	@ 0x30
 80098f2:	2b09      	cmp	r3, #9
 80098f4:	d94b      	bls.n	800998e <_vfiprintf_r+0x1a2>
 80098f6:	b1b0      	cbz	r0, 8009926 <_vfiprintf_r+0x13a>
 80098f8:	9207      	str	r2, [sp, #28]
 80098fa:	e014      	b.n	8009926 <_vfiprintf_r+0x13a>
 80098fc:	eba0 0308 	sub.w	r3, r0, r8
 8009900:	fa09 f303 	lsl.w	r3, r9, r3
 8009904:	4313      	orrs	r3, r2
 8009906:	9304      	str	r3, [sp, #16]
 8009908:	46a2      	mov	sl, r4
 800990a:	e7d2      	b.n	80098b2 <_vfiprintf_r+0xc6>
 800990c:	9b03      	ldr	r3, [sp, #12]
 800990e:	1d19      	adds	r1, r3, #4
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	9103      	str	r1, [sp, #12]
 8009914:	2b00      	cmp	r3, #0
 8009916:	bfbb      	ittet	lt
 8009918:	425b      	neglt	r3, r3
 800991a:	f042 0202 	orrlt.w	r2, r2, #2
 800991e:	9307      	strge	r3, [sp, #28]
 8009920:	9307      	strlt	r3, [sp, #28]
 8009922:	bfb8      	it	lt
 8009924:	9204      	strlt	r2, [sp, #16]
 8009926:	7823      	ldrb	r3, [r4, #0]
 8009928:	2b2e      	cmp	r3, #46	@ 0x2e
 800992a:	d10a      	bne.n	8009942 <_vfiprintf_r+0x156>
 800992c:	7863      	ldrb	r3, [r4, #1]
 800992e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009930:	d132      	bne.n	8009998 <_vfiprintf_r+0x1ac>
 8009932:	9b03      	ldr	r3, [sp, #12]
 8009934:	1d1a      	adds	r2, r3, #4
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	9203      	str	r2, [sp, #12]
 800993a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800993e:	3402      	adds	r4, #2
 8009940:	9305      	str	r3, [sp, #20]
 8009942:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009a18 <_vfiprintf_r+0x22c>
 8009946:	7821      	ldrb	r1, [r4, #0]
 8009948:	2203      	movs	r2, #3
 800994a:	4650      	mov	r0, sl
 800994c:	f7f6 fc40 	bl	80001d0 <memchr>
 8009950:	b138      	cbz	r0, 8009962 <_vfiprintf_r+0x176>
 8009952:	9b04      	ldr	r3, [sp, #16]
 8009954:	eba0 000a 	sub.w	r0, r0, sl
 8009958:	2240      	movs	r2, #64	@ 0x40
 800995a:	4082      	lsls	r2, r0
 800995c:	4313      	orrs	r3, r2
 800995e:	3401      	adds	r4, #1
 8009960:	9304      	str	r3, [sp, #16]
 8009962:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009966:	4829      	ldr	r0, [pc, #164]	@ (8009a0c <_vfiprintf_r+0x220>)
 8009968:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800996c:	2206      	movs	r2, #6
 800996e:	f7f6 fc2f 	bl	80001d0 <memchr>
 8009972:	2800      	cmp	r0, #0
 8009974:	d03f      	beq.n	80099f6 <_vfiprintf_r+0x20a>
 8009976:	4b26      	ldr	r3, [pc, #152]	@ (8009a10 <_vfiprintf_r+0x224>)
 8009978:	bb1b      	cbnz	r3, 80099c2 <_vfiprintf_r+0x1d6>
 800997a:	9b03      	ldr	r3, [sp, #12]
 800997c:	3307      	adds	r3, #7
 800997e:	f023 0307 	bic.w	r3, r3, #7
 8009982:	3308      	adds	r3, #8
 8009984:	9303      	str	r3, [sp, #12]
 8009986:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009988:	443b      	add	r3, r7
 800998a:	9309      	str	r3, [sp, #36]	@ 0x24
 800998c:	e76a      	b.n	8009864 <_vfiprintf_r+0x78>
 800998e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009992:	460c      	mov	r4, r1
 8009994:	2001      	movs	r0, #1
 8009996:	e7a8      	b.n	80098ea <_vfiprintf_r+0xfe>
 8009998:	2300      	movs	r3, #0
 800999a:	3401      	adds	r4, #1
 800999c:	9305      	str	r3, [sp, #20]
 800999e:	4619      	mov	r1, r3
 80099a0:	f04f 0c0a 	mov.w	ip, #10
 80099a4:	4620      	mov	r0, r4
 80099a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80099aa:	3a30      	subs	r2, #48	@ 0x30
 80099ac:	2a09      	cmp	r2, #9
 80099ae:	d903      	bls.n	80099b8 <_vfiprintf_r+0x1cc>
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d0c6      	beq.n	8009942 <_vfiprintf_r+0x156>
 80099b4:	9105      	str	r1, [sp, #20]
 80099b6:	e7c4      	b.n	8009942 <_vfiprintf_r+0x156>
 80099b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80099bc:	4604      	mov	r4, r0
 80099be:	2301      	movs	r3, #1
 80099c0:	e7f0      	b.n	80099a4 <_vfiprintf_r+0x1b8>
 80099c2:	ab03      	add	r3, sp, #12
 80099c4:	9300      	str	r3, [sp, #0]
 80099c6:	462a      	mov	r2, r5
 80099c8:	4b12      	ldr	r3, [pc, #72]	@ (8009a14 <_vfiprintf_r+0x228>)
 80099ca:	a904      	add	r1, sp, #16
 80099cc:	4630      	mov	r0, r6
 80099ce:	f3af 8000 	nop.w
 80099d2:	4607      	mov	r7, r0
 80099d4:	1c78      	adds	r0, r7, #1
 80099d6:	d1d6      	bne.n	8009986 <_vfiprintf_r+0x19a>
 80099d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80099da:	07d9      	lsls	r1, r3, #31
 80099dc:	d405      	bmi.n	80099ea <_vfiprintf_r+0x1fe>
 80099de:	89ab      	ldrh	r3, [r5, #12]
 80099e0:	059a      	lsls	r2, r3, #22
 80099e2:	d402      	bmi.n	80099ea <_vfiprintf_r+0x1fe>
 80099e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80099e6:	f7ff fce3 	bl	80093b0 <__retarget_lock_release_recursive>
 80099ea:	89ab      	ldrh	r3, [r5, #12]
 80099ec:	065b      	lsls	r3, r3, #25
 80099ee:	f53f af1f 	bmi.w	8009830 <_vfiprintf_r+0x44>
 80099f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80099f4:	e71e      	b.n	8009834 <_vfiprintf_r+0x48>
 80099f6:	ab03      	add	r3, sp, #12
 80099f8:	9300      	str	r3, [sp, #0]
 80099fa:	462a      	mov	r2, r5
 80099fc:	4b05      	ldr	r3, [pc, #20]	@ (8009a14 <_vfiprintf_r+0x228>)
 80099fe:	a904      	add	r1, sp, #16
 8009a00:	4630      	mov	r0, r6
 8009a02:	f000 f879 	bl	8009af8 <_printf_i>
 8009a06:	e7e4      	b.n	80099d2 <_vfiprintf_r+0x1e6>
 8009a08:	080285cb 	.word	0x080285cb
 8009a0c:	080285d5 	.word	0x080285d5
 8009a10:	00000000 	.word	0x00000000
 8009a14:	080097c9 	.word	0x080097c9
 8009a18:	080285d1 	.word	0x080285d1

08009a1c <_printf_common>:
 8009a1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a20:	4616      	mov	r6, r2
 8009a22:	4698      	mov	r8, r3
 8009a24:	688a      	ldr	r2, [r1, #8]
 8009a26:	690b      	ldr	r3, [r1, #16]
 8009a28:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009a2c:	4293      	cmp	r3, r2
 8009a2e:	bfb8      	it	lt
 8009a30:	4613      	movlt	r3, r2
 8009a32:	6033      	str	r3, [r6, #0]
 8009a34:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009a38:	4607      	mov	r7, r0
 8009a3a:	460c      	mov	r4, r1
 8009a3c:	b10a      	cbz	r2, 8009a42 <_printf_common+0x26>
 8009a3e:	3301      	adds	r3, #1
 8009a40:	6033      	str	r3, [r6, #0]
 8009a42:	6823      	ldr	r3, [r4, #0]
 8009a44:	0699      	lsls	r1, r3, #26
 8009a46:	bf42      	ittt	mi
 8009a48:	6833      	ldrmi	r3, [r6, #0]
 8009a4a:	3302      	addmi	r3, #2
 8009a4c:	6033      	strmi	r3, [r6, #0]
 8009a4e:	6825      	ldr	r5, [r4, #0]
 8009a50:	f015 0506 	ands.w	r5, r5, #6
 8009a54:	d106      	bne.n	8009a64 <_printf_common+0x48>
 8009a56:	f104 0a19 	add.w	sl, r4, #25
 8009a5a:	68e3      	ldr	r3, [r4, #12]
 8009a5c:	6832      	ldr	r2, [r6, #0]
 8009a5e:	1a9b      	subs	r3, r3, r2
 8009a60:	42ab      	cmp	r3, r5
 8009a62:	dc26      	bgt.n	8009ab2 <_printf_common+0x96>
 8009a64:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009a68:	6822      	ldr	r2, [r4, #0]
 8009a6a:	3b00      	subs	r3, #0
 8009a6c:	bf18      	it	ne
 8009a6e:	2301      	movne	r3, #1
 8009a70:	0692      	lsls	r2, r2, #26
 8009a72:	d42b      	bmi.n	8009acc <_printf_common+0xb0>
 8009a74:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009a78:	4641      	mov	r1, r8
 8009a7a:	4638      	mov	r0, r7
 8009a7c:	47c8      	blx	r9
 8009a7e:	3001      	adds	r0, #1
 8009a80:	d01e      	beq.n	8009ac0 <_printf_common+0xa4>
 8009a82:	6823      	ldr	r3, [r4, #0]
 8009a84:	6922      	ldr	r2, [r4, #16]
 8009a86:	f003 0306 	and.w	r3, r3, #6
 8009a8a:	2b04      	cmp	r3, #4
 8009a8c:	bf02      	ittt	eq
 8009a8e:	68e5      	ldreq	r5, [r4, #12]
 8009a90:	6833      	ldreq	r3, [r6, #0]
 8009a92:	1aed      	subeq	r5, r5, r3
 8009a94:	68a3      	ldr	r3, [r4, #8]
 8009a96:	bf0c      	ite	eq
 8009a98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a9c:	2500      	movne	r5, #0
 8009a9e:	4293      	cmp	r3, r2
 8009aa0:	bfc4      	itt	gt
 8009aa2:	1a9b      	subgt	r3, r3, r2
 8009aa4:	18ed      	addgt	r5, r5, r3
 8009aa6:	2600      	movs	r6, #0
 8009aa8:	341a      	adds	r4, #26
 8009aaa:	42b5      	cmp	r5, r6
 8009aac:	d11a      	bne.n	8009ae4 <_printf_common+0xc8>
 8009aae:	2000      	movs	r0, #0
 8009ab0:	e008      	b.n	8009ac4 <_printf_common+0xa8>
 8009ab2:	2301      	movs	r3, #1
 8009ab4:	4652      	mov	r2, sl
 8009ab6:	4641      	mov	r1, r8
 8009ab8:	4638      	mov	r0, r7
 8009aba:	47c8      	blx	r9
 8009abc:	3001      	adds	r0, #1
 8009abe:	d103      	bne.n	8009ac8 <_printf_common+0xac>
 8009ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ac8:	3501      	adds	r5, #1
 8009aca:	e7c6      	b.n	8009a5a <_printf_common+0x3e>
 8009acc:	18e1      	adds	r1, r4, r3
 8009ace:	1c5a      	adds	r2, r3, #1
 8009ad0:	2030      	movs	r0, #48	@ 0x30
 8009ad2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009ad6:	4422      	add	r2, r4
 8009ad8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009adc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009ae0:	3302      	adds	r3, #2
 8009ae2:	e7c7      	b.n	8009a74 <_printf_common+0x58>
 8009ae4:	2301      	movs	r3, #1
 8009ae6:	4622      	mov	r2, r4
 8009ae8:	4641      	mov	r1, r8
 8009aea:	4638      	mov	r0, r7
 8009aec:	47c8      	blx	r9
 8009aee:	3001      	adds	r0, #1
 8009af0:	d0e6      	beq.n	8009ac0 <_printf_common+0xa4>
 8009af2:	3601      	adds	r6, #1
 8009af4:	e7d9      	b.n	8009aaa <_printf_common+0x8e>
	...

08009af8 <_printf_i>:
 8009af8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009afc:	7e0f      	ldrb	r7, [r1, #24]
 8009afe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009b00:	2f78      	cmp	r7, #120	@ 0x78
 8009b02:	4691      	mov	r9, r2
 8009b04:	4680      	mov	r8, r0
 8009b06:	460c      	mov	r4, r1
 8009b08:	469a      	mov	sl, r3
 8009b0a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009b0e:	d807      	bhi.n	8009b20 <_printf_i+0x28>
 8009b10:	2f62      	cmp	r7, #98	@ 0x62
 8009b12:	d80a      	bhi.n	8009b2a <_printf_i+0x32>
 8009b14:	2f00      	cmp	r7, #0
 8009b16:	f000 80d1 	beq.w	8009cbc <_printf_i+0x1c4>
 8009b1a:	2f58      	cmp	r7, #88	@ 0x58
 8009b1c:	f000 80b8 	beq.w	8009c90 <_printf_i+0x198>
 8009b20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009b24:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009b28:	e03a      	b.n	8009ba0 <_printf_i+0xa8>
 8009b2a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009b2e:	2b15      	cmp	r3, #21
 8009b30:	d8f6      	bhi.n	8009b20 <_printf_i+0x28>
 8009b32:	a101      	add	r1, pc, #4	@ (adr r1, 8009b38 <_printf_i+0x40>)
 8009b34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009b38:	08009b91 	.word	0x08009b91
 8009b3c:	08009ba5 	.word	0x08009ba5
 8009b40:	08009b21 	.word	0x08009b21
 8009b44:	08009b21 	.word	0x08009b21
 8009b48:	08009b21 	.word	0x08009b21
 8009b4c:	08009b21 	.word	0x08009b21
 8009b50:	08009ba5 	.word	0x08009ba5
 8009b54:	08009b21 	.word	0x08009b21
 8009b58:	08009b21 	.word	0x08009b21
 8009b5c:	08009b21 	.word	0x08009b21
 8009b60:	08009b21 	.word	0x08009b21
 8009b64:	08009ca3 	.word	0x08009ca3
 8009b68:	08009bcf 	.word	0x08009bcf
 8009b6c:	08009c5d 	.word	0x08009c5d
 8009b70:	08009b21 	.word	0x08009b21
 8009b74:	08009b21 	.word	0x08009b21
 8009b78:	08009cc5 	.word	0x08009cc5
 8009b7c:	08009b21 	.word	0x08009b21
 8009b80:	08009bcf 	.word	0x08009bcf
 8009b84:	08009b21 	.word	0x08009b21
 8009b88:	08009b21 	.word	0x08009b21
 8009b8c:	08009c65 	.word	0x08009c65
 8009b90:	6833      	ldr	r3, [r6, #0]
 8009b92:	1d1a      	adds	r2, r3, #4
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	6032      	str	r2, [r6, #0]
 8009b98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009b9c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009ba0:	2301      	movs	r3, #1
 8009ba2:	e09c      	b.n	8009cde <_printf_i+0x1e6>
 8009ba4:	6833      	ldr	r3, [r6, #0]
 8009ba6:	6820      	ldr	r0, [r4, #0]
 8009ba8:	1d19      	adds	r1, r3, #4
 8009baa:	6031      	str	r1, [r6, #0]
 8009bac:	0606      	lsls	r6, r0, #24
 8009bae:	d501      	bpl.n	8009bb4 <_printf_i+0xbc>
 8009bb0:	681d      	ldr	r5, [r3, #0]
 8009bb2:	e003      	b.n	8009bbc <_printf_i+0xc4>
 8009bb4:	0645      	lsls	r5, r0, #25
 8009bb6:	d5fb      	bpl.n	8009bb0 <_printf_i+0xb8>
 8009bb8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009bbc:	2d00      	cmp	r5, #0
 8009bbe:	da03      	bge.n	8009bc8 <_printf_i+0xd0>
 8009bc0:	232d      	movs	r3, #45	@ 0x2d
 8009bc2:	426d      	negs	r5, r5
 8009bc4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009bc8:	4858      	ldr	r0, [pc, #352]	@ (8009d2c <_printf_i+0x234>)
 8009bca:	230a      	movs	r3, #10
 8009bcc:	e011      	b.n	8009bf2 <_printf_i+0xfa>
 8009bce:	6821      	ldr	r1, [r4, #0]
 8009bd0:	6833      	ldr	r3, [r6, #0]
 8009bd2:	0608      	lsls	r0, r1, #24
 8009bd4:	f853 5b04 	ldr.w	r5, [r3], #4
 8009bd8:	d402      	bmi.n	8009be0 <_printf_i+0xe8>
 8009bda:	0649      	lsls	r1, r1, #25
 8009bdc:	bf48      	it	mi
 8009bde:	b2ad      	uxthmi	r5, r5
 8009be0:	2f6f      	cmp	r7, #111	@ 0x6f
 8009be2:	4852      	ldr	r0, [pc, #328]	@ (8009d2c <_printf_i+0x234>)
 8009be4:	6033      	str	r3, [r6, #0]
 8009be6:	bf14      	ite	ne
 8009be8:	230a      	movne	r3, #10
 8009bea:	2308      	moveq	r3, #8
 8009bec:	2100      	movs	r1, #0
 8009bee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009bf2:	6866      	ldr	r6, [r4, #4]
 8009bf4:	60a6      	str	r6, [r4, #8]
 8009bf6:	2e00      	cmp	r6, #0
 8009bf8:	db05      	blt.n	8009c06 <_printf_i+0x10e>
 8009bfa:	6821      	ldr	r1, [r4, #0]
 8009bfc:	432e      	orrs	r6, r5
 8009bfe:	f021 0104 	bic.w	r1, r1, #4
 8009c02:	6021      	str	r1, [r4, #0]
 8009c04:	d04b      	beq.n	8009c9e <_printf_i+0x1a6>
 8009c06:	4616      	mov	r6, r2
 8009c08:	fbb5 f1f3 	udiv	r1, r5, r3
 8009c0c:	fb03 5711 	mls	r7, r3, r1, r5
 8009c10:	5dc7      	ldrb	r7, [r0, r7]
 8009c12:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009c16:	462f      	mov	r7, r5
 8009c18:	42bb      	cmp	r3, r7
 8009c1a:	460d      	mov	r5, r1
 8009c1c:	d9f4      	bls.n	8009c08 <_printf_i+0x110>
 8009c1e:	2b08      	cmp	r3, #8
 8009c20:	d10b      	bne.n	8009c3a <_printf_i+0x142>
 8009c22:	6823      	ldr	r3, [r4, #0]
 8009c24:	07df      	lsls	r7, r3, #31
 8009c26:	d508      	bpl.n	8009c3a <_printf_i+0x142>
 8009c28:	6923      	ldr	r3, [r4, #16]
 8009c2a:	6861      	ldr	r1, [r4, #4]
 8009c2c:	4299      	cmp	r1, r3
 8009c2e:	bfde      	ittt	le
 8009c30:	2330      	movle	r3, #48	@ 0x30
 8009c32:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009c36:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009c3a:	1b92      	subs	r2, r2, r6
 8009c3c:	6122      	str	r2, [r4, #16]
 8009c3e:	f8cd a000 	str.w	sl, [sp]
 8009c42:	464b      	mov	r3, r9
 8009c44:	aa03      	add	r2, sp, #12
 8009c46:	4621      	mov	r1, r4
 8009c48:	4640      	mov	r0, r8
 8009c4a:	f7ff fee7 	bl	8009a1c <_printf_common>
 8009c4e:	3001      	adds	r0, #1
 8009c50:	d14a      	bne.n	8009ce8 <_printf_i+0x1f0>
 8009c52:	f04f 30ff 	mov.w	r0, #4294967295
 8009c56:	b004      	add	sp, #16
 8009c58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c5c:	6823      	ldr	r3, [r4, #0]
 8009c5e:	f043 0320 	orr.w	r3, r3, #32
 8009c62:	6023      	str	r3, [r4, #0]
 8009c64:	4832      	ldr	r0, [pc, #200]	@ (8009d30 <_printf_i+0x238>)
 8009c66:	2778      	movs	r7, #120	@ 0x78
 8009c68:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009c6c:	6823      	ldr	r3, [r4, #0]
 8009c6e:	6831      	ldr	r1, [r6, #0]
 8009c70:	061f      	lsls	r7, r3, #24
 8009c72:	f851 5b04 	ldr.w	r5, [r1], #4
 8009c76:	d402      	bmi.n	8009c7e <_printf_i+0x186>
 8009c78:	065f      	lsls	r7, r3, #25
 8009c7a:	bf48      	it	mi
 8009c7c:	b2ad      	uxthmi	r5, r5
 8009c7e:	6031      	str	r1, [r6, #0]
 8009c80:	07d9      	lsls	r1, r3, #31
 8009c82:	bf44      	itt	mi
 8009c84:	f043 0320 	orrmi.w	r3, r3, #32
 8009c88:	6023      	strmi	r3, [r4, #0]
 8009c8a:	b11d      	cbz	r5, 8009c94 <_printf_i+0x19c>
 8009c8c:	2310      	movs	r3, #16
 8009c8e:	e7ad      	b.n	8009bec <_printf_i+0xf4>
 8009c90:	4826      	ldr	r0, [pc, #152]	@ (8009d2c <_printf_i+0x234>)
 8009c92:	e7e9      	b.n	8009c68 <_printf_i+0x170>
 8009c94:	6823      	ldr	r3, [r4, #0]
 8009c96:	f023 0320 	bic.w	r3, r3, #32
 8009c9a:	6023      	str	r3, [r4, #0]
 8009c9c:	e7f6      	b.n	8009c8c <_printf_i+0x194>
 8009c9e:	4616      	mov	r6, r2
 8009ca0:	e7bd      	b.n	8009c1e <_printf_i+0x126>
 8009ca2:	6833      	ldr	r3, [r6, #0]
 8009ca4:	6825      	ldr	r5, [r4, #0]
 8009ca6:	6961      	ldr	r1, [r4, #20]
 8009ca8:	1d18      	adds	r0, r3, #4
 8009caa:	6030      	str	r0, [r6, #0]
 8009cac:	062e      	lsls	r6, r5, #24
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	d501      	bpl.n	8009cb6 <_printf_i+0x1be>
 8009cb2:	6019      	str	r1, [r3, #0]
 8009cb4:	e002      	b.n	8009cbc <_printf_i+0x1c4>
 8009cb6:	0668      	lsls	r0, r5, #25
 8009cb8:	d5fb      	bpl.n	8009cb2 <_printf_i+0x1ba>
 8009cba:	8019      	strh	r1, [r3, #0]
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	6123      	str	r3, [r4, #16]
 8009cc0:	4616      	mov	r6, r2
 8009cc2:	e7bc      	b.n	8009c3e <_printf_i+0x146>
 8009cc4:	6833      	ldr	r3, [r6, #0]
 8009cc6:	1d1a      	adds	r2, r3, #4
 8009cc8:	6032      	str	r2, [r6, #0]
 8009cca:	681e      	ldr	r6, [r3, #0]
 8009ccc:	6862      	ldr	r2, [r4, #4]
 8009cce:	2100      	movs	r1, #0
 8009cd0:	4630      	mov	r0, r6
 8009cd2:	f7f6 fa7d 	bl	80001d0 <memchr>
 8009cd6:	b108      	cbz	r0, 8009cdc <_printf_i+0x1e4>
 8009cd8:	1b80      	subs	r0, r0, r6
 8009cda:	6060      	str	r0, [r4, #4]
 8009cdc:	6863      	ldr	r3, [r4, #4]
 8009cde:	6123      	str	r3, [r4, #16]
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ce6:	e7aa      	b.n	8009c3e <_printf_i+0x146>
 8009ce8:	6923      	ldr	r3, [r4, #16]
 8009cea:	4632      	mov	r2, r6
 8009cec:	4649      	mov	r1, r9
 8009cee:	4640      	mov	r0, r8
 8009cf0:	47d0      	blx	sl
 8009cf2:	3001      	adds	r0, #1
 8009cf4:	d0ad      	beq.n	8009c52 <_printf_i+0x15a>
 8009cf6:	6823      	ldr	r3, [r4, #0]
 8009cf8:	079b      	lsls	r3, r3, #30
 8009cfa:	d413      	bmi.n	8009d24 <_printf_i+0x22c>
 8009cfc:	68e0      	ldr	r0, [r4, #12]
 8009cfe:	9b03      	ldr	r3, [sp, #12]
 8009d00:	4298      	cmp	r0, r3
 8009d02:	bfb8      	it	lt
 8009d04:	4618      	movlt	r0, r3
 8009d06:	e7a6      	b.n	8009c56 <_printf_i+0x15e>
 8009d08:	2301      	movs	r3, #1
 8009d0a:	4632      	mov	r2, r6
 8009d0c:	4649      	mov	r1, r9
 8009d0e:	4640      	mov	r0, r8
 8009d10:	47d0      	blx	sl
 8009d12:	3001      	adds	r0, #1
 8009d14:	d09d      	beq.n	8009c52 <_printf_i+0x15a>
 8009d16:	3501      	adds	r5, #1
 8009d18:	68e3      	ldr	r3, [r4, #12]
 8009d1a:	9903      	ldr	r1, [sp, #12]
 8009d1c:	1a5b      	subs	r3, r3, r1
 8009d1e:	42ab      	cmp	r3, r5
 8009d20:	dcf2      	bgt.n	8009d08 <_printf_i+0x210>
 8009d22:	e7eb      	b.n	8009cfc <_printf_i+0x204>
 8009d24:	2500      	movs	r5, #0
 8009d26:	f104 0619 	add.w	r6, r4, #25
 8009d2a:	e7f5      	b.n	8009d18 <_printf_i+0x220>
 8009d2c:	080285dc 	.word	0x080285dc
 8009d30:	080285ed 	.word	0x080285ed

08009d34 <__swbuf_r>:
 8009d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d36:	460e      	mov	r6, r1
 8009d38:	4614      	mov	r4, r2
 8009d3a:	4605      	mov	r5, r0
 8009d3c:	b118      	cbz	r0, 8009d46 <__swbuf_r+0x12>
 8009d3e:	6a03      	ldr	r3, [r0, #32]
 8009d40:	b90b      	cbnz	r3, 8009d46 <__swbuf_r+0x12>
 8009d42:	f7ff fa41 	bl	80091c8 <__sinit>
 8009d46:	69a3      	ldr	r3, [r4, #24]
 8009d48:	60a3      	str	r3, [r4, #8]
 8009d4a:	89a3      	ldrh	r3, [r4, #12]
 8009d4c:	071a      	lsls	r2, r3, #28
 8009d4e:	d501      	bpl.n	8009d54 <__swbuf_r+0x20>
 8009d50:	6923      	ldr	r3, [r4, #16]
 8009d52:	b943      	cbnz	r3, 8009d66 <__swbuf_r+0x32>
 8009d54:	4621      	mov	r1, r4
 8009d56:	4628      	mov	r0, r5
 8009d58:	f000 f82a 	bl	8009db0 <__swsetup_r>
 8009d5c:	b118      	cbz	r0, 8009d66 <__swbuf_r+0x32>
 8009d5e:	f04f 37ff 	mov.w	r7, #4294967295
 8009d62:	4638      	mov	r0, r7
 8009d64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d66:	6823      	ldr	r3, [r4, #0]
 8009d68:	6922      	ldr	r2, [r4, #16]
 8009d6a:	1a98      	subs	r0, r3, r2
 8009d6c:	6963      	ldr	r3, [r4, #20]
 8009d6e:	b2f6      	uxtb	r6, r6
 8009d70:	4283      	cmp	r3, r0
 8009d72:	4637      	mov	r7, r6
 8009d74:	dc05      	bgt.n	8009d82 <__swbuf_r+0x4e>
 8009d76:	4621      	mov	r1, r4
 8009d78:	4628      	mov	r0, r5
 8009d7a:	f7ff fcbd 	bl	80096f8 <_fflush_r>
 8009d7e:	2800      	cmp	r0, #0
 8009d80:	d1ed      	bne.n	8009d5e <__swbuf_r+0x2a>
 8009d82:	68a3      	ldr	r3, [r4, #8]
 8009d84:	3b01      	subs	r3, #1
 8009d86:	60a3      	str	r3, [r4, #8]
 8009d88:	6823      	ldr	r3, [r4, #0]
 8009d8a:	1c5a      	adds	r2, r3, #1
 8009d8c:	6022      	str	r2, [r4, #0]
 8009d8e:	701e      	strb	r6, [r3, #0]
 8009d90:	6962      	ldr	r2, [r4, #20]
 8009d92:	1c43      	adds	r3, r0, #1
 8009d94:	429a      	cmp	r2, r3
 8009d96:	d004      	beq.n	8009da2 <__swbuf_r+0x6e>
 8009d98:	89a3      	ldrh	r3, [r4, #12]
 8009d9a:	07db      	lsls	r3, r3, #31
 8009d9c:	d5e1      	bpl.n	8009d62 <__swbuf_r+0x2e>
 8009d9e:	2e0a      	cmp	r6, #10
 8009da0:	d1df      	bne.n	8009d62 <__swbuf_r+0x2e>
 8009da2:	4621      	mov	r1, r4
 8009da4:	4628      	mov	r0, r5
 8009da6:	f7ff fca7 	bl	80096f8 <_fflush_r>
 8009daa:	2800      	cmp	r0, #0
 8009dac:	d0d9      	beq.n	8009d62 <__swbuf_r+0x2e>
 8009dae:	e7d6      	b.n	8009d5e <__swbuf_r+0x2a>

08009db0 <__swsetup_r>:
 8009db0:	b538      	push	{r3, r4, r5, lr}
 8009db2:	4b29      	ldr	r3, [pc, #164]	@ (8009e58 <__swsetup_r+0xa8>)
 8009db4:	4605      	mov	r5, r0
 8009db6:	6818      	ldr	r0, [r3, #0]
 8009db8:	460c      	mov	r4, r1
 8009dba:	b118      	cbz	r0, 8009dc4 <__swsetup_r+0x14>
 8009dbc:	6a03      	ldr	r3, [r0, #32]
 8009dbe:	b90b      	cbnz	r3, 8009dc4 <__swsetup_r+0x14>
 8009dc0:	f7ff fa02 	bl	80091c8 <__sinit>
 8009dc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009dc8:	0719      	lsls	r1, r3, #28
 8009dca:	d422      	bmi.n	8009e12 <__swsetup_r+0x62>
 8009dcc:	06da      	lsls	r2, r3, #27
 8009dce:	d407      	bmi.n	8009de0 <__swsetup_r+0x30>
 8009dd0:	2209      	movs	r2, #9
 8009dd2:	602a      	str	r2, [r5, #0]
 8009dd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009dd8:	81a3      	strh	r3, [r4, #12]
 8009dda:	f04f 30ff 	mov.w	r0, #4294967295
 8009dde:	e033      	b.n	8009e48 <__swsetup_r+0x98>
 8009de0:	0758      	lsls	r0, r3, #29
 8009de2:	d512      	bpl.n	8009e0a <__swsetup_r+0x5a>
 8009de4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009de6:	b141      	cbz	r1, 8009dfa <__swsetup_r+0x4a>
 8009de8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009dec:	4299      	cmp	r1, r3
 8009dee:	d002      	beq.n	8009df6 <__swsetup_r+0x46>
 8009df0:	4628      	mov	r0, r5
 8009df2:	f7ff fafd 	bl	80093f0 <_free_r>
 8009df6:	2300      	movs	r3, #0
 8009df8:	6363      	str	r3, [r4, #52]	@ 0x34
 8009dfa:	89a3      	ldrh	r3, [r4, #12]
 8009dfc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009e00:	81a3      	strh	r3, [r4, #12]
 8009e02:	2300      	movs	r3, #0
 8009e04:	6063      	str	r3, [r4, #4]
 8009e06:	6923      	ldr	r3, [r4, #16]
 8009e08:	6023      	str	r3, [r4, #0]
 8009e0a:	89a3      	ldrh	r3, [r4, #12]
 8009e0c:	f043 0308 	orr.w	r3, r3, #8
 8009e10:	81a3      	strh	r3, [r4, #12]
 8009e12:	6923      	ldr	r3, [r4, #16]
 8009e14:	b94b      	cbnz	r3, 8009e2a <__swsetup_r+0x7a>
 8009e16:	89a3      	ldrh	r3, [r4, #12]
 8009e18:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009e1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e20:	d003      	beq.n	8009e2a <__swsetup_r+0x7a>
 8009e22:	4621      	mov	r1, r4
 8009e24:	4628      	mov	r0, r5
 8009e26:	f000 f883 	bl	8009f30 <__smakebuf_r>
 8009e2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e2e:	f013 0201 	ands.w	r2, r3, #1
 8009e32:	d00a      	beq.n	8009e4a <__swsetup_r+0x9a>
 8009e34:	2200      	movs	r2, #0
 8009e36:	60a2      	str	r2, [r4, #8]
 8009e38:	6962      	ldr	r2, [r4, #20]
 8009e3a:	4252      	negs	r2, r2
 8009e3c:	61a2      	str	r2, [r4, #24]
 8009e3e:	6922      	ldr	r2, [r4, #16]
 8009e40:	b942      	cbnz	r2, 8009e54 <__swsetup_r+0xa4>
 8009e42:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009e46:	d1c5      	bne.n	8009dd4 <__swsetup_r+0x24>
 8009e48:	bd38      	pop	{r3, r4, r5, pc}
 8009e4a:	0799      	lsls	r1, r3, #30
 8009e4c:	bf58      	it	pl
 8009e4e:	6962      	ldrpl	r2, [r4, #20]
 8009e50:	60a2      	str	r2, [r4, #8]
 8009e52:	e7f4      	b.n	8009e3e <__swsetup_r+0x8e>
 8009e54:	2000      	movs	r0, #0
 8009e56:	e7f7      	b.n	8009e48 <__swsetup_r+0x98>
 8009e58:	2000003c 	.word	0x2000003c

08009e5c <_raise_r>:
 8009e5c:	291f      	cmp	r1, #31
 8009e5e:	b538      	push	{r3, r4, r5, lr}
 8009e60:	4605      	mov	r5, r0
 8009e62:	460c      	mov	r4, r1
 8009e64:	d904      	bls.n	8009e70 <_raise_r+0x14>
 8009e66:	2316      	movs	r3, #22
 8009e68:	6003      	str	r3, [r0, #0]
 8009e6a:	f04f 30ff 	mov.w	r0, #4294967295
 8009e6e:	bd38      	pop	{r3, r4, r5, pc}
 8009e70:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009e72:	b112      	cbz	r2, 8009e7a <_raise_r+0x1e>
 8009e74:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009e78:	b94b      	cbnz	r3, 8009e8e <_raise_r+0x32>
 8009e7a:	4628      	mov	r0, r5
 8009e7c:	f000 f830 	bl	8009ee0 <_getpid_r>
 8009e80:	4622      	mov	r2, r4
 8009e82:	4601      	mov	r1, r0
 8009e84:	4628      	mov	r0, r5
 8009e86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e8a:	f000 b817 	b.w	8009ebc <_kill_r>
 8009e8e:	2b01      	cmp	r3, #1
 8009e90:	d00a      	beq.n	8009ea8 <_raise_r+0x4c>
 8009e92:	1c59      	adds	r1, r3, #1
 8009e94:	d103      	bne.n	8009e9e <_raise_r+0x42>
 8009e96:	2316      	movs	r3, #22
 8009e98:	6003      	str	r3, [r0, #0]
 8009e9a:	2001      	movs	r0, #1
 8009e9c:	e7e7      	b.n	8009e6e <_raise_r+0x12>
 8009e9e:	2100      	movs	r1, #0
 8009ea0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009ea4:	4620      	mov	r0, r4
 8009ea6:	4798      	blx	r3
 8009ea8:	2000      	movs	r0, #0
 8009eaa:	e7e0      	b.n	8009e6e <_raise_r+0x12>

08009eac <raise>:
 8009eac:	4b02      	ldr	r3, [pc, #8]	@ (8009eb8 <raise+0xc>)
 8009eae:	4601      	mov	r1, r0
 8009eb0:	6818      	ldr	r0, [r3, #0]
 8009eb2:	f7ff bfd3 	b.w	8009e5c <_raise_r>
 8009eb6:	bf00      	nop
 8009eb8:	2000003c 	.word	0x2000003c

08009ebc <_kill_r>:
 8009ebc:	b538      	push	{r3, r4, r5, lr}
 8009ebe:	4d07      	ldr	r5, [pc, #28]	@ (8009edc <_kill_r+0x20>)
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	4604      	mov	r4, r0
 8009ec4:	4608      	mov	r0, r1
 8009ec6:	4611      	mov	r1, r2
 8009ec8:	602b      	str	r3, [r5, #0]
 8009eca:	f7f9 f809 	bl	8002ee0 <_kill>
 8009ece:	1c43      	adds	r3, r0, #1
 8009ed0:	d102      	bne.n	8009ed8 <_kill_r+0x1c>
 8009ed2:	682b      	ldr	r3, [r5, #0]
 8009ed4:	b103      	cbz	r3, 8009ed8 <_kill_r+0x1c>
 8009ed6:	6023      	str	r3, [r4, #0]
 8009ed8:	bd38      	pop	{r3, r4, r5, pc}
 8009eda:	bf00      	nop
 8009edc:	20001e34 	.word	0x20001e34

08009ee0 <_getpid_r>:
 8009ee0:	f7f8 bff6 	b.w	8002ed0 <_getpid>

08009ee4 <__swhatbuf_r>:
 8009ee4:	b570      	push	{r4, r5, r6, lr}
 8009ee6:	460c      	mov	r4, r1
 8009ee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009eec:	2900      	cmp	r1, #0
 8009eee:	b096      	sub	sp, #88	@ 0x58
 8009ef0:	4615      	mov	r5, r2
 8009ef2:	461e      	mov	r6, r3
 8009ef4:	da0d      	bge.n	8009f12 <__swhatbuf_r+0x2e>
 8009ef6:	89a3      	ldrh	r3, [r4, #12]
 8009ef8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009efc:	f04f 0100 	mov.w	r1, #0
 8009f00:	bf14      	ite	ne
 8009f02:	2340      	movne	r3, #64	@ 0x40
 8009f04:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009f08:	2000      	movs	r0, #0
 8009f0a:	6031      	str	r1, [r6, #0]
 8009f0c:	602b      	str	r3, [r5, #0]
 8009f0e:	b016      	add	sp, #88	@ 0x58
 8009f10:	bd70      	pop	{r4, r5, r6, pc}
 8009f12:	466a      	mov	r2, sp
 8009f14:	f000 f848 	bl	8009fa8 <_fstat_r>
 8009f18:	2800      	cmp	r0, #0
 8009f1a:	dbec      	blt.n	8009ef6 <__swhatbuf_r+0x12>
 8009f1c:	9901      	ldr	r1, [sp, #4]
 8009f1e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009f22:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009f26:	4259      	negs	r1, r3
 8009f28:	4159      	adcs	r1, r3
 8009f2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f2e:	e7eb      	b.n	8009f08 <__swhatbuf_r+0x24>

08009f30 <__smakebuf_r>:
 8009f30:	898b      	ldrh	r3, [r1, #12]
 8009f32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f34:	079d      	lsls	r5, r3, #30
 8009f36:	4606      	mov	r6, r0
 8009f38:	460c      	mov	r4, r1
 8009f3a:	d507      	bpl.n	8009f4c <__smakebuf_r+0x1c>
 8009f3c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009f40:	6023      	str	r3, [r4, #0]
 8009f42:	6123      	str	r3, [r4, #16]
 8009f44:	2301      	movs	r3, #1
 8009f46:	6163      	str	r3, [r4, #20]
 8009f48:	b003      	add	sp, #12
 8009f4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f4c:	ab01      	add	r3, sp, #4
 8009f4e:	466a      	mov	r2, sp
 8009f50:	f7ff ffc8 	bl	8009ee4 <__swhatbuf_r>
 8009f54:	9f00      	ldr	r7, [sp, #0]
 8009f56:	4605      	mov	r5, r0
 8009f58:	4639      	mov	r1, r7
 8009f5a:	4630      	mov	r0, r6
 8009f5c:	f7ff fabc 	bl	80094d8 <_malloc_r>
 8009f60:	b948      	cbnz	r0, 8009f76 <__smakebuf_r+0x46>
 8009f62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f66:	059a      	lsls	r2, r3, #22
 8009f68:	d4ee      	bmi.n	8009f48 <__smakebuf_r+0x18>
 8009f6a:	f023 0303 	bic.w	r3, r3, #3
 8009f6e:	f043 0302 	orr.w	r3, r3, #2
 8009f72:	81a3      	strh	r3, [r4, #12]
 8009f74:	e7e2      	b.n	8009f3c <__smakebuf_r+0xc>
 8009f76:	89a3      	ldrh	r3, [r4, #12]
 8009f78:	6020      	str	r0, [r4, #0]
 8009f7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f7e:	81a3      	strh	r3, [r4, #12]
 8009f80:	9b01      	ldr	r3, [sp, #4]
 8009f82:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009f86:	b15b      	cbz	r3, 8009fa0 <__smakebuf_r+0x70>
 8009f88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009f8c:	4630      	mov	r0, r6
 8009f8e:	f000 f81d 	bl	8009fcc <_isatty_r>
 8009f92:	b128      	cbz	r0, 8009fa0 <__smakebuf_r+0x70>
 8009f94:	89a3      	ldrh	r3, [r4, #12]
 8009f96:	f023 0303 	bic.w	r3, r3, #3
 8009f9a:	f043 0301 	orr.w	r3, r3, #1
 8009f9e:	81a3      	strh	r3, [r4, #12]
 8009fa0:	89a3      	ldrh	r3, [r4, #12]
 8009fa2:	431d      	orrs	r5, r3
 8009fa4:	81a5      	strh	r5, [r4, #12]
 8009fa6:	e7cf      	b.n	8009f48 <__smakebuf_r+0x18>

08009fa8 <_fstat_r>:
 8009fa8:	b538      	push	{r3, r4, r5, lr}
 8009faa:	4d07      	ldr	r5, [pc, #28]	@ (8009fc8 <_fstat_r+0x20>)
 8009fac:	2300      	movs	r3, #0
 8009fae:	4604      	mov	r4, r0
 8009fb0:	4608      	mov	r0, r1
 8009fb2:	4611      	mov	r1, r2
 8009fb4:	602b      	str	r3, [r5, #0]
 8009fb6:	f7f8 fff3 	bl	8002fa0 <_fstat>
 8009fba:	1c43      	adds	r3, r0, #1
 8009fbc:	d102      	bne.n	8009fc4 <_fstat_r+0x1c>
 8009fbe:	682b      	ldr	r3, [r5, #0]
 8009fc0:	b103      	cbz	r3, 8009fc4 <_fstat_r+0x1c>
 8009fc2:	6023      	str	r3, [r4, #0]
 8009fc4:	bd38      	pop	{r3, r4, r5, pc}
 8009fc6:	bf00      	nop
 8009fc8:	20001e34 	.word	0x20001e34

08009fcc <_isatty_r>:
 8009fcc:	b538      	push	{r3, r4, r5, lr}
 8009fce:	4d06      	ldr	r5, [pc, #24]	@ (8009fe8 <_isatty_r+0x1c>)
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	4604      	mov	r4, r0
 8009fd4:	4608      	mov	r0, r1
 8009fd6:	602b      	str	r3, [r5, #0]
 8009fd8:	f7f8 fff2 	bl	8002fc0 <_isatty>
 8009fdc:	1c43      	adds	r3, r0, #1
 8009fde:	d102      	bne.n	8009fe6 <_isatty_r+0x1a>
 8009fe0:	682b      	ldr	r3, [r5, #0]
 8009fe2:	b103      	cbz	r3, 8009fe6 <_isatty_r+0x1a>
 8009fe4:	6023      	str	r3, [r4, #0]
 8009fe6:	bd38      	pop	{r3, r4, r5, pc}
 8009fe8:	20001e34 	.word	0x20001e34
 8009fec:	00000000 	.word	0x00000000

08009ff0 <sin>:
 8009ff0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009ff2:	ec53 2b10 	vmov	r2, r3, d0
 8009ff6:	4826      	ldr	r0, [pc, #152]	@ (800a090 <sin+0xa0>)
 8009ff8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009ffc:	4281      	cmp	r1, r0
 8009ffe:	d807      	bhi.n	800a010 <sin+0x20>
 800a000:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800a088 <sin+0x98>
 800a004:	2000      	movs	r0, #0
 800a006:	b005      	add	sp, #20
 800a008:	f85d eb04 	ldr.w	lr, [sp], #4
 800a00c:	f000 b930 	b.w	800a270 <__kernel_sin>
 800a010:	4820      	ldr	r0, [pc, #128]	@ (800a094 <sin+0xa4>)
 800a012:	4281      	cmp	r1, r0
 800a014:	d908      	bls.n	800a028 <sin+0x38>
 800a016:	4610      	mov	r0, r2
 800a018:	4619      	mov	r1, r3
 800a01a:	f7f6 f92d 	bl	8000278 <__aeabi_dsub>
 800a01e:	ec41 0b10 	vmov	d0, r0, r1
 800a022:	b005      	add	sp, #20
 800a024:	f85d fb04 	ldr.w	pc, [sp], #4
 800a028:	4668      	mov	r0, sp
 800a02a:	f000 f9dd 	bl	800a3e8 <__ieee754_rem_pio2>
 800a02e:	f000 0003 	and.w	r0, r0, #3
 800a032:	2801      	cmp	r0, #1
 800a034:	d00c      	beq.n	800a050 <sin+0x60>
 800a036:	2802      	cmp	r0, #2
 800a038:	d011      	beq.n	800a05e <sin+0x6e>
 800a03a:	b9e8      	cbnz	r0, 800a078 <sin+0x88>
 800a03c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a040:	ed9d 0b00 	vldr	d0, [sp]
 800a044:	2001      	movs	r0, #1
 800a046:	f000 f913 	bl	800a270 <__kernel_sin>
 800a04a:	ec51 0b10 	vmov	r0, r1, d0
 800a04e:	e7e6      	b.n	800a01e <sin+0x2e>
 800a050:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a054:	ed9d 0b00 	vldr	d0, [sp]
 800a058:	f000 f842 	bl	800a0e0 <__kernel_cos>
 800a05c:	e7f5      	b.n	800a04a <sin+0x5a>
 800a05e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a062:	ed9d 0b00 	vldr	d0, [sp]
 800a066:	2001      	movs	r0, #1
 800a068:	f000 f902 	bl	800a270 <__kernel_sin>
 800a06c:	ec53 2b10 	vmov	r2, r3, d0
 800a070:	4610      	mov	r0, r2
 800a072:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800a076:	e7d2      	b.n	800a01e <sin+0x2e>
 800a078:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a07c:	ed9d 0b00 	vldr	d0, [sp]
 800a080:	f000 f82e 	bl	800a0e0 <__kernel_cos>
 800a084:	e7f2      	b.n	800a06c <sin+0x7c>
 800a086:	bf00      	nop
	...
 800a090:	3fe921fb 	.word	0x3fe921fb
 800a094:	7fefffff 	.word	0x7fefffff

0800a098 <sqrtf>:
 800a098:	b508      	push	{r3, lr}
 800a09a:	ed2d 8b02 	vpush	{d8}
 800a09e:	eeb0 8a40 	vmov.f32	s16, s0
 800a0a2:	f000 f817 	bl	800a0d4 <__ieee754_sqrtf>
 800a0a6:	eeb4 8a48 	vcmp.f32	s16, s16
 800a0aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0ae:	d60c      	bvs.n	800a0ca <sqrtf+0x32>
 800a0b0:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800a0d0 <sqrtf+0x38>
 800a0b4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a0b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0bc:	d505      	bpl.n	800a0ca <sqrtf+0x32>
 800a0be:	f7ff f94b 	bl	8009358 <__errno>
 800a0c2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a0c6:	2321      	movs	r3, #33	@ 0x21
 800a0c8:	6003      	str	r3, [r0, #0]
 800a0ca:	ecbd 8b02 	vpop	{d8}
 800a0ce:	bd08      	pop	{r3, pc}
 800a0d0:	00000000 	.word	0x00000000

0800a0d4 <__ieee754_sqrtf>:
 800a0d4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a0d8:	4770      	bx	lr
 800a0da:	0000      	movs	r0, r0
 800a0dc:	0000      	movs	r0, r0
	...

0800a0e0 <__kernel_cos>:
 800a0e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0e4:	ec57 6b10 	vmov	r6, r7, d0
 800a0e8:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800a0ec:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800a0f0:	ed8d 1b00 	vstr	d1, [sp]
 800a0f4:	d206      	bcs.n	800a104 <__kernel_cos+0x24>
 800a0f6:	4630      	mov	r0, r6
 800a0f8:	4639      	mov	r1, r7
 800a0fa:	f7f6 fd0f 	bl	8000b1c <__aeabi_d2iz>
 800a0fe:	2800      	cmp	r0, #0
 800a100:	f000 8088 	beq.w	800a214 <__kernel_cos+0x134>
 800a104:	4632      	mov	r2, r6
 800a106:	463b      	mov	r3, r7
 800a108:	4630      	mov	r0, r6
 800a10a:	4639      	mov	r1, r7
 800a10c:	f7f6 fa6c 	bl	80005e8 <__aeabi_dmul>
 800a110:	4b51      	ldr	r3, [pc, #324]	@ (800a258 <__kernel_cos+0x178>)
 800a112:	2200      	movs	r2, #0
 800a114:	4604      	mov	r4, r0
 800a116:	460d      	mov	r5, r1
 800a118:	f7f6 fa66 	bl	80005e8 <__aeabi_dmul>
 800a11c:	a340      	add	r3, pc, #256	@ (adr r3, 800a220 <__kernel_cos+0x140>)
 800a11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a122:	4682      	mov	sl, r0
 800a124:	468b      	mov	fp, r1
 800a126:	4620      	mov	r0, r4
 800a128:	4629      	mov	r1, r5
 800a12a:	f7f6 fa5d 	bl	80005e8 <__aeabi_dmul>
 800a12e:	a33e      	add	r3, pc, #248	@ (adr r3, 800a228 <__kernel_cos+0x148>)
 800a130:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a134:	f7f6 f8a2 	bl	800027c <__adddf3>
 800a138:	4622      	mov	r2, r4
 800a13a:	462b      	mov	r3, r5
 800a13c:	f7f6 fa54 	bl	80005e8 <__aeabi_dmul>
 800a140:	a33b      	add	r3, pc, #236	@ (adr r3, 800a230 <__kernel_cos+0x150>)
 800a142:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a146:	f7f6 f897 	bl	8000278 <__aeabi_dsub>
 800a14a:	4622      	mov	r2, r4
 800a14c:	462b      	mov	r3, r5
 800a14e:	f7f6 fa4b 	bl	80005e8 <__aeabi_dmul>
 800a152:	a339      	add	r3, pc, #228	@ (adr r3, 800a238 <__kernel_cos+0x158>)
 800a154:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a158:	f7f6 f890 	bl	800027c <__adddf3>
 800a15c:	4622      	mov	r2, r4
 800a15e:	462b      	mov	r3, r5
 800a160:	f7f6 fa42 	bl	80005e8 <__aeabi_dmul>
 800a164:	a336      	add	r3, pc, #216	@ (adr r3, 800a240 <__kernel_cos+0x160>)
 800a166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a16a:	f7f6 f885 	bl	8000278 <__aeabi_dsub>
 800a16e:	4622      	mov	r2, r4
 800a170:	462b      	mov	r3, r5
 800a172:	f7f6 fa39 	bl	80005e8 <__aeabi_dmul>
 800a176:	a334      	add	r3, pc, #208	@ (adr r3, 800a248 <__kernel_cos+0x168>)
 800a178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a17c:	f7f6 f87e 	bl	800027c <__adddf3>
 800a180:	4622      	mov	r2, r4
 800a182:	462b      	mov	r3, r5
 800a184:	f7f6 fa30 	bl	80005e8 <__aeabi_dmul>
 800a188:	4622      	mov	r2, r4
 800a18a:	462b      	mov	r3, r5
 800a18c:	f7f6 fa2c 	bl	80005e8 <__aeabi_dmul>
 800a190:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a194:	4604      	mov	r4, r0
 800a196:	460d      	mov	r5, r1
 800a198:	4630      	mov	r0, r6
 800a19a:	4639      	mov	r1, r7
 800a19c:	f7f6 fa24 	bl	80005e8 <__aeabi_dmul>
 800a1a0:	460b      	mov	r3, r1
 800a1a2:	4602      	mov	r2, r0
 800a1a4:	4629      	mov	r1, r5
 800a1a6:	4620      	mov	r0, r4
 800a1a8:	f7f6 f866 	bl	8000278 <__aeabi_dsub>
 800a1ac:	4b2b      	ldr	r3, [pc, #172]	@ (800a25c <__kernel_cos+0x17c>)
 800a1ae:	4598      	cmp	r8, r3
 800a1b0:	4606      	mov	r6, r0
 800a1b2:	460f      	mov	r7, r1
 800a1b4:	d810      	bhi.n	800a1d8 <__kernel_cos+0xf8>
 800a1b6:	4602      	mov	r2, r0
 800a1b8:	460b      	mov	r3, r1
 800a1ba:	4650      	mov	r0, sl
 800a1bc:	4659      	mov	r1, fp
 800a1be:	f7f6 f85b 	bl	8000278 <__aeabi_dsub>
 800a1c2:	460b      	mov	r3, r1
 800a1c4:	4926      	ldr	r1, [pc, #152]	@ (800a260 <__kernel_cos+0x180>)
 800a1c6:	4602      	mov	r2, r0
 800a1c8:	2000      	movs	r0, #0
 800a1ca:	f7f6 f855 	bl	8000278 <__aeabi_dsub>
 800a1ce:	ec41 0b10 	vmov	d0, r0, r1
 800a1d2:	b003      	add	sp, #12
 800a1d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1d8:	4b22      	ldr	r3, [pc, #136]	@ (800a264 <__kernel_cos+0x184>)
 800a1da:	4921      	ldr	r1, [pc, #132]	@ (800a260 <__kernel_cos+0x180>)
 800a1dc:	4598      	cmp	r8, r3
 800a1de:	bf8c      	ite	hi
 800a1e0:	4d21      	ldrhi	r5, [pc, #132]	@ (800a268 <__kernel_cos+0x188>)
 800a1e2:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800a1e6:	2400      	movs	r4, #0
 800a1e8:	4622      	mov	r2, r4
 800a1ea:	462b      	mov	r3, r5
 800a1ec:	2000      	movs	r0, #0
 800a1ee:	f7f6 f843 	bl	8000278 <__aeabi_dsub>
 800a1f2:	4622      	mov	r2, r4
 800a1f4:	4680      	mov	r8, r0
 800a1f6:	4689      	mov	r9, r1
 800a1f8:	462b      	mov	r3, r5
 800a1fa:	4650      	mov	r0, sl
 800a1fc:	4659      	mov	r1, fp
 800a1fe:	f7f6 f83b 	bl	8000278 <__aeabi_dsub>
 800a202:	4632      	mov	r2, r6
 800a204:	463b      	mov	r3, r7
 800a206:	f7f6 f837 	bl	8000278 <__aeabi_dsub>
 800a20a:	4602      	mov	r2, r0
 800a20c:	460b      	mov	r3, r1
 800a20e:	4640      	mov	r0, r8
 800a210:	4649      	mov	r1, r9
 800a212:	e7da      	b.n	800a1ca <__kernel_cos+0xea>
 800a214:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800a250 <__kernel_cos+0x170>
 800a218:	e7db      	b.n	800a1d2 <__kernel_cos+0xf2>
 800a21a:	bf00      	nop
 800a21c:	f3af 8000 	nop.w
 800a220:	be8838d4 	.word	0xbe8838d4
 800a224:	bda8fae9 	.word	0xbda8fae9
 800a228:	bdb4b1c4 	.word	0xbdb4b1c4
 800a22c:	3e21ee9e 	.word	0x3e21ee9e
 800a230:	809c52ad 	.word	0x809c52ad
 800a234:	3e927e4f 	.word	0x3e927e4f
 800a238:	19cb1590 	.word	0x19cb1590
 800a23c:	3efa01a0 	.word	0x3efa01a0
 800a240:	16c15177 	.word	0x16c15177
 800a244:	3f56c16c 	.word	0x3f56c16c
 800a248:	5555554c 	.word	0x5555554c
 800a24c:	3fa55555 	.word	0x3fa55555
 800a250:	00000000 	.word	0x00000000
 800a254:	3ff00000 	.word	0x3ff00000
 800a258:	3fe00000 	.word	0x3fe00000
 800a25c:	3fd33332 	.word	0x3fd33332
 800a260:	3ff00000 	.word	0x3ff00000
 800a264:	3fe90000 	.word	0x3fe90000
 800a268:	3fd20000 	.word	0x3fd20000
 800a26c:	00000000 	.word	0x00000000

0800a270 <__kernel_sin>:
 800a270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a274:	ec55 4b10 	vmov	r4, r5, d0
 800a278:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800a27c:	b085      	sub	sp, #20
 800a27e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800a282:	ed8d 1b02 	vstr	d1, [sp, #8]
 800a286:	4680      	mov	r8, r0
 800a288:	d205      	bcs.n	800a296 <__kernel_sin+0x26>
 800a28a:	4620      	mov	r0, r4
 800a28c:	4629      	mov	r1, r5
 800a28e:	f7f6 fc45 	bl	8000b1c <__aeabi_d2iz>
 800a292:	2800      	cmp	r0, #0
 800a294:	d052      	beq.n	800a33c <__kernel_sin+0xcc>
 800a296:	4622      	mov	r2, r4
 800a298:	462b      	mov	r3, r5
 800a29a:	4620      	mov	r0, r4
 800a29c:	4629      	mov	r1, r5
 800a29e:	f7f6 f9a3 	bl	80005e8 <__aeabi_dmul>
 800a2a2:	4682      	mov	sl, r0
 800a2a4:	468b      	mov	fp, r1
 800a2a6:	4602      	mov	r2, r0
 800a2a8:	460b      	mov	r3, r1
 800a2aa:	4620      	mov	r0, r4
 800a2ac:	4629      	mov	r1, r5
 800a2ae:	f7f6 f99b 	bl	80005e8 <__aeabi_dmul>
 800a2b2:	a342      	add	r3, pc, #264	@ (adr r3, 800a3bc <__kernel_sin+0x14c>)
 800a2b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2b8:	e9cd 0100 	strd	r0, r1, [sp]
 800a2bc:	4650      	mov	r0, sl
 800a2be:	4659      	mov	r1, fp
 800a2c0:	f7f6 f992 	bl	80005e8 <__aeabi_dmul>
 800a2c4:	a33f      	add	r3, pc, #252	@ (adr r3, 800a3c4 <__kernel_sin+0x154>)
 800a2c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ca:	f7f5 ffd5 	bl	8000278 <__aeabi_dsub>
 800a2ce:	4652      	mov	r2, sl
 800a2d0:	465b      	mov	r3, fp
 800a2d2:	f7f6 f989 	bl	80005e8 <__aeabi_dmul>
 800a2d6:	a33d      	add	r3, pc, #244	@ (adr r3, 800a3cc <__kernel_sin+0x15c>)
 800a2d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2dc:	f7f5 ffce 	bl	800027c <__adddf3>
 800a2e0:	4652      	mov	r2, sl
 800a2e2:	465b      	mov	r3, fp
 800a2e4:	f7f6 f980 	bl	80005e8 <__aeabi_dmul>
 800a2e8:	a33a      	add	r3, pc, #232	@ (adr r3, 800a3d4 <__kernel_sin+0x164>)
 800a2ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ee:	f7f5 ffc3 	bl	8000278 <__aeabi_dsub>
 800a2f2:	4652      	mov	r2, sl
 800a2f4:	465b      	mov	r3, fp
 800a2f6:	f7f6 f977 	bl	80005e8 <__aeabi_dmul>
 800a2fa:	a338      	add	r3, pc, #224	@ (adr r3, 800a3dc <__kernel_sin+0x16c>)
 800a2fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a300:	f7f5 ffbc 	bl	800027c <__adddf3>
 800a304:	4606      	mov	r6, r0
 800a306:	460f      	mov	r7, r1
 800a308:	f1b8 0f00 	cmp.w	r8, #0
 800a30c:	d11b      	bne.n	800a346 <__kernel_sin+0xd6>
 800a30e:	4602      	mov	r2, r0
 800a310:	460b      	mov	r3, r1
 800a312:	4650      	mov	r0, sl
 800a314:	4659      	mov	r1, fp
 800a316:	f7f6 f967 	bl	80005e8 <__aeabi_dmul>
 800a31a:	a325      	add	r3, pc, #148	@ (adr r3, 800a3b0 <__kernel_sin+0x140>)
 800a31c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a320:	f7f5 ffaa 	bl	8000278 <__aeabi_dsub>
 800a324:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a328:	f7f6 f95e 	bl	80005e8 <__aeabi_dmul>
 800a32c:	4602      	mov	r2, r0
 800a32e:	460b      	mov	r3, r1
 800a330:	4620      	mov	r0, r4
 800a332:	4629      	mov	r1, r5
 800a334:	f7f5 ffa2 	bl	800027c <__adddf3>
 800a338:	4604      	mov	r4, r0
 800a33a:	460d      	mov	r5, r1
 800a33c:	ec45 4b10 	vmov	d0, r4, r5
 800a340:	b005      	add	sp, #20
 800a342:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a346:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a34a:	4b1b      	ldr	r3, [pc, #108]	@ (800a3b8 <__kernel_sin+0x148>)
 800a34c:	2200      	movs	r2, #0
 800a34e:	f7f6 f94b 	bl	80005e8 <__aeabi_dmul>
 800a352:	4632      	mov	r2, r6
 800a354:	4680      	mov	r8, r0
 800a356:	4689      	mov	r9, r1
 800a358:	463b      	mov	r3, r7
 800a35a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a35e:	f7f6 f943 	bl	80005e8 <__aeabi_dmul>
 800a362:	4602      	mov	r2, r0
 800a364:	460b      	mov	r3, r1
 800a366:	4640      	mov	r0, r8
 800a368:	4649      	mov	r1, r9
 800a36a:	f7f5 ff85 	bl	8000278 <__aeabi_dsub>
 800a36e:	4652      	mov	r2, sl
 800a370:	465b      	mov	r3, fp
 800a372:	f7f6 f939 	bl	80005e8 <__aeabi_dmul>
 800a376:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a37a:	f7f5 ff7d 	bl	8000278 <__aeabi_dsub>
 800a37e:	a30c      	add	r3, pc, #48	@ (adr r3, 800a3b0 <__kernel_sin+0x140>)
 800a380:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a384:	4606      	mov	r6, r0
 800a386:	460f      	mov	r7, r1
 800a388:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a38c:	f7f6 f92c 	bl	80005e8 <__aeabi_dmul>
 800a390:	4602      	mov	r2, r0
 800a392:	460b      	mov	r3, r1
 800a394:	4630      	mov	r0, r6
 800a396:	4639      	mov	r1, r7
 800a398:	f7f5 ff70 	bl	800027c <__adddf3>
 800a39c:	4602      	mov	r2, r0
 800a39e:	460b      	mov	r3, r1
 800a3a0:	4620      	mov	r0, r4
 800a3a2:	4629      	mov	r1, r5
 800a3a4:	f7f5 ff68 	bl	8000278 <__aeabi_dsub>
 800a3a8:	e7c6      	b.n	800a338 <__kernel_sin+0xc8>
 800a3aa:	bf00      	nop
 800a3ac:	f3af 8000 	nop.w
 800a3b0:	55555549 	.word	0x55555549
 800a3b4:	3fc55555 	.word	0x3fc55555
 800a3b8:	3fe00000 	.word	0x3fe00000
 800a3bc:	5acfd57c 	.word	0x5acfd57c
 800a3c0:	3de5d93a 	.word	0x3de5d93a
 800a3c4:	8a2b9ceb 	.word	0x8a2b9ceb
 800a3c8:	3e5ae5e6 	.word	0x3e5ae5e6
 800a3cc:	57b1fe7d 	.word	0x57b1fe7d
 800a3d0:	3ec71de3 	.word	0x3ec71de3
 800a3d4:	19c161d5 	.word	0x19c161d5
 800a3d8:	3f2a01a0 	.word	0x3f2a01a0
 800a3dc:	1110f8a6 	.word	0x1110f8a6
 800a3e0:	3f811111 	.word	0x3f811111
 800a3e4:	00000000 	.word	0x00000000

0800a3e8 <__ieee754_rem_pio2>:
 800a3e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3ec:	ec57 6b10 	vmov	r6, r7, d0
 800a3f0:	4bc5      	ldr	r3, [pc, #788]	@ (800a708 <__ieee754_rem_pio2+0x320>)
 800a3f2:	b08d      	sub	sp, #52	@ 0x34
 800a3f4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800a3f8:	4598      	cmp	r8, r3
 800a3fa:	4604      	mov	r4, r0
 800a3fc:	9704      	str	r7, [sp, #16]
 800a3fe:	d807      	bhi.n	800a410 <__ieee754_rem_pio2+0x28>
 800a400:	2200      	movs	r2, #0
 800a402:	2300      	movs	r3, #0
 800a404:	ed80 0b00 	vstr	d0, [r0]
 800a408:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800a40c:	2500      	movs	r5, #0
 800a40e:	e028      	b.n	800a462 <__ieee754_rem_pio2+0x7a>
 800a410:	4bbe      	ldr	r3, [pc, #760]	@ (800a70c <__ieee754_rem_pio2+0x324>)
 800a412:	4598      	cmp	r8, r3
 800a414:	d878      	bhi.n	800a508 <__ieee754_rem_pio2+0x120>
 800a416:	9b04      	ldr	r3, [sp, #16]
 800a418:	4dbd      	ldr	r5, [pc, #756]	@ (800a710 <__ieee754_rem_pio2+0x328>)
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	4630      	mov	r0, r6
 800a41e:	a3ac      	add	r3, pc, #688	@ (adr r3, 800a6d0 <__ieee754_rem_pio2+0x2e8>)
 800a420:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a424:	4639      	mov	r1, r7
 800a426:	dd38      	ble.n	800a49a <__ieee754_rem_pio2+0xb2>
 800a428:	f7f5 ff26 	bl	8000278 <__aeabi_dsub>
 800a42c:	45a8      	cmp	r8, r5
 800a42e:	4606      	mov	r6, r0
 800a430:	460f      	mov	r7, r1
 800a432:	d01a      	beq.n	800a46a <__ieee754_rem_pio2+0x82>
 800a434:	a3a8      	add	r3, pc, #672	@ (adr r3, 800a6d8 <__ieee754_rem_pio2+0x2f0>)
 800a436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a43a:	f7f5 ff1d 	bl	8000278 <__aeabi_dsub>
 800a43e:	4602      	mov	r2, r0
 800a440:	460b      	mov	r3, r1
 800a442:	4680      	mov	r8, r0
 800a444:	4689      	mov	r9, r1
 800a446:	4630      	mov	r0, r6
 800a448:	4639      	mov	r1, r7
 800a44a:	f7f5 ff15 	bl	8000278 <__aeabi_dsub>
 800a44e:	a3a2      	add	r3, pc, #648	@ (adr r3, 800a6d8 <__ieee754_rem_pio2+0x2f0>)
 800a450:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a454:	f7f5 ff10 	bl	8000278 <__aeabi_dsub>
 800a458:	e9c4 8900 	strd	r8, r9, [r4]
 800a45c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a460:	2501      	movs	r5, #1
 800a462:	4628      	mov	r0, r5
 800a464:	b00d      	add	sp, #52	@ 0x34
 800a466:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a46a:	a39d      	add	r3, pc, #628	@ (adr r3, 800a6e0 <__ieee754_rem_pio2+0x2f8>)
 800a46c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a470:	f7f5 ff02 	bl	8000278 <__aeabi_dsub>
 800a474:	a39c      	add	r3, pc, #624	@ (adr r3, 800a6e8 <__ieee754_rem_pio2+0x300>)
 800a476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a47a:	4606      	mov	r6, r0
 800a47c:	460f      	mov	r7, r1
 800a47e:	f7f5 fefb 	bl	8000278 <__aeabi_dsub>
 800a482:	4602      	mov	r2, r0
 800a484:	460b      	mov	r3, r1
 800a486:	4680      	mov	r8, r0
 800a488:	4689      	mov	r9, r1
 800a48a:	4630      	mov	r0, r6
 800a48c:	4639      	mov	r1, r7
 800a48e:	f7f5 fef3 	bl	8000278 <__aeabi_dsub>
 800a492:	a395      	add	r3, pc, #596	@ (adr r3, 800a6e8 <__ieee754_rem_pio2+0x300>)
 800a494:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a498:	e7dc      	b.n	800a454 <__ieee754_rem_pio2+0x6c>
 800a49a:	f7f5 feef 	bl	800027c <__adddf3>
 800a49e:	45a8      	cmp	r8, r5
 800a4a0:	4606      	mov	r6, r0
 800a4a2:	460f      	mov	r7, r1
 800a4a4:	d018      	beq.n	800a4d8 <__ieee754_rem_pio2+0xf0>
 800a4a6:	a38c      	add	r3, pc, #560	@ (adr r3, 800a6d8 <__ieee754_rem_pio2+0x2f0>)
 800a4a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4ac:	f7f5 fee6 	bl	800027c <__adddf3>
 800a4b0:	4602      	mov	r2, r0
 800a4b2:	460b      	mov	r3, r1
 800a4b4:	4680      	mov	r8, r0
 800a4b6:	4689      	mov	r9, r1
 800a4b8:	4630      	mov	r0, r6
 800a4ba:	4639      	mov	r1, r7
 800a4bc:	f7f5 fedc 	bl	8000278 <__aeabi_dsub>
 800a4c0:	a385      	add	r3, pc, #532	@ (adr r3, 800a6d8 <__ieee754_rem_pio2+0x2f0>)
 800a4c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4c6:	f7f5 fed9 	bl	800027c <__adddf3>
 800a4ca:	f04f 35ff 	mov.w	r5, #4294967295
 800a4ce:	e9c4 8900 	strd	r8, r9, [r4]
 800a4d2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a4d6:	e7c4      	b.n	800a462 <__ieee754_rem_pio2+0x7a>
 800a4d8:	a381      	add	r3, pc, #516	@ (adr r3, 800a6e0 <__ieee754_rem_pio2+0x2f8>)
 800a4da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4de:	f7f5 fecd 	bl	800027c <__adddf3>
 800a4e2:	a381      	add	r3, pc, #516	@ (adr r3, 800a6e8 <__ieee754_rem_pio2+0x300>)
 800a4e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4e8:	4606      	mov	r6, r0
 800a4ea:	460f      	mov	r7, r1
 800a4ec:	f7f5 fec6 	bl	800027c <__adddf3>
 800a4f0:	4602      	mov	r2, r0
 800a4f2:	460b      	mov	r3, r1
 800a4f4:	4680      	mov	r8, r0
 800a4f6:	4689      	mov	r9, r1
 800a4f8:	4630      	mov	r0, r6
 800a4fa:	4639      	mov	r1, r7
 800a4fc:	f7f5 febc 	bl	8000278 <__aeabi_dsub>
 800a500:	a379      	add	r3, pc, #484	@ (adr r3, 800a6e8 <__ieee754_rem_pio2+0x300>)
 800a502:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a506:	e7de      	b.n	800a4c6 <__ieee754_rem_pio2+0xde>
 800a508:	4b82      	ldr	r3, [pc, #520]	@ (800a714 <__ieee754_rem_pio2+0x32c>)
 800a50a:	4598      	cmp	r8, r3
 800a50c:	f200 80d1 	bhi.w	800a6b2 <__ieee754_rem_pio2+0x2ca>
 800a510:	f000 f966 	bl	800a7e0 <fabs>
 800a514:	ec57 6b10 	vmov	r6, r7, d0
 800a518:	a375      	add	r3, pc, #468	@ (adr r3, 800a6f0 <__ieee754_rem_pio2+0x308>)
 800a51a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a51e:	4630      	mov	r0, r6
 800a520:	4639      	mov	r1, r7
 800a522:	f7f6 f861 	bl	80005e8 <__aeabi_dmul>
 800a526:	4b7c      	ldr	r3, [pc, #496]	@ (800a718 <__ieee754_rem_pio2+0x330>)
 800a528:	2200      	movs	r2, #0
 800a52a:	f7f5 fea7 	bl	800027c <__adddf3>
 800a52e:	f7f6 faf5 	bl	8000b1c <__aeabi_d2iz>
 800a532:	4605      	mov	r5, r0
 800a534:	f7f5 ffee 	bl	8000514 <__aeabi_i2d>
 800a538:	4602      	mov	r2, r0
 800a53a:	460b      	mov	r3, r1
 800a53c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a540:	a363      	add	r3, pc, #396	@ (adr r3, 800a6d0 <__ieee754_rem_pio2+0x2e8>)
 800a542:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a546:	f7f6 f84f 	bl	80005e8 <__aeabi_dmul>
 800a54a:	4602      	mov	r2, r0
 800a54c:	460b      	mov	r3, r1
 800a54e:	4630      	mov	r0, r6
 800a550:	4639      	mov	r1, r7
 800a552:	f7f5 fe91 	bl	8000278 <__aeabi_dsub>
 800a556:	a360      	add	r3, pc, #384	@ (adr r3, 800a6d8 <__ieee754_rem_pio2+0x2f0>)
 800a558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a55c:	4682      	mov	sl, r0
 800a55e:	468b      	mov	fp, r1
 800a560:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a564:	f7f6 f840 	bl	80005e8 <__aeabi_dmul>
 800a568:	2d1f      	cmp	r5, #31
 800a56a:	4606      	mov	r6, r0
 800a56c:	460f      	mov	r7, r1
 800a56e:	dc0c      	bgt.n	800a58a <__ieee754_rem_pio2+0x1a2>
 800a570:	4b6a      	ldr	r3, [pc, #424]	@ (800a71c <__ieee754_rem_pio2+0x334>)
 800a572:	1e6a      	subs	r2, r5, #1
 800a574:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a578:	4543      	cmp	r3, r8
 800a57a:	d006      	beq.n	800a58a <__ieee754_rem_pio2+0x1a2>
 800a57c:	4632      	mov	r2, r6
 800a57e:	463b      	mov	r3, r7
 800a580:	4650      	mov	r0, sl
 800a582:	4659      	mov	r1, fp
 800a584:	f7f5 fe78 	bl	8000278 <__aeabi_dsub>
 800a588:	e00e      	b.n	800a5a8 <__ieee754_rem_pio2+0x1c0>
 800a58a:	463b      	mov	r3, r7
 800a58c:	4632      	mov	r2, r6
 800a58e:	4650      	mov	r0, sl
 800a590:	4659      	mov	r1, fp
 800a592:	f7f5 fe71 	bl	8000278 <__aeabi_dsub>
 800a596:	ea4f 5328 	mov.w	r3, r8, asr #20
 800a59a:	9305      	str	r3, [sp, #20]
 800a59c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a5a0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800a5a4:	2b10      	cmp	r3, #16
 800a5a6:	dc02      	bgt.n	800a5ae <__ieee754_rem_pio2+0x1c6>
 800a5a8:	e9c4 0100 	strd	r0, r1, [r4]
 800a5ac:	e039      	b.n	800a622 <__ieee754_rem_pio2+0x23a>
 800a5ae:	a34c      	add	r3, pc, #304	@ (adr r3, 800a6e0 <__ieee754_rem_pio2+0x2f8>)
 800a5b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a5b8:	f7f6 f816 	bl	80005e8 <__aeabi_dmul>
 800a5bc:	4606      	mov	r6, r0
 800a5be:	460f      	mov	r7, r1
 800a5c0:	4602      	mov	r2, r0
 800a5c2:	460b      	mov	r3, r1
 800a5c4:	4650      	mov	r0, sl
 800a5c6:	4659      	mov	r1, fp
 800a5c8:	f7f5 fe56 	bl	8000278 <__aeabi_dsub>
 800a5cc:	4602      	mov	r2, r0
 800a5ce:	460b      	mov	r3, r1
 800a5d0:	4680      	mov	r8, r0
 800a5d2:	4689      	mov	r9, r1
 800a5d4:	4650      	mov	r0, sl
 800a5d6:	4659      	mov	r1, fp
 800a5d8:	f7f5 fe4e 	bl	8000278 <__aeabi_dsub>
 800a5dc:	4632      	mov	r2, r6
 800a5de:	463b      	mov	r3, r7
 800a5e0:	f7f5 fe4a 	bl	8000278 <__aeabi_dsub>
 800a5e4:	a340      	add	r3, pc, #256	@ (adr r3, 800a6e8 <__ieee754_rem_pio2+0x300>)
 800a5e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ea:	4606      	mov	r6, r0
 800a5ec:	460f      	mov	r7, r1
 800a5ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a5f2:	f7f5 fff9 	bl	80005e8 <__aeabi_dmul>
 800a5f6:	4632      	mov	r2, r6
 800a5f8:	463b      	mov	r3, r7
 800a5fa:	f7f5 fe3d 	bl	8000278 <__aeabi_dsub>
 800a5fe:	4602      	mov	r2, r0
 800a600:	460b      	mov	r3, r1
 800a602:	4606      	mov	r6, r0
 800a604:	460f      	mov	r7, r1
 800a606:	4640      	mov	r0, r8
 800a608:	4649      	mov	r1, r9
 800a60a:	f7f5 fe35 	bl	8000278 <__aeabi_dsub>
 800a60e:	9a05      	ldr	r2, [sp, #20]
 800a610:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a614:	1ad3      	subs	r3, r2, r3
 800a616:	2b31      	cmp	r3, #49	@ 0x31
 800a618:	dc20      	bgt.n	800a65c <__ieee754_rem_pio2+0x274>
 800a61a:	e9c4 0100 	strd	r0, r1, [r4]
 800a61e:	46c2      	mov	sl, r8
 800a620:	46cb      	mov	fp, r9
 800a622:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a626:	4650      	mov	r0, sl
 800a628:	4642      	mov	r2, r8
 800a62a:	464b      	mov	r3, r9
 800a62c:	4659      	mov	r1, fp
 800a62e:	f7f5 fe23 	bl	8000278 <__aeabi_dsub>
 800a632:	463b      	mov	r3, r7
 800a634:	4632      	mov	r2, r6
 800a636:	f7f5 fe1f 	bl	8000278 <__aeabi_dsub>
 800a63a:	9b04      	ldr	r3, [sp, #16]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a642:	f6bf af0e 	bge.w	800a462 <__ieee754_rem_pio2+0x7a>
 800a646:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800a64a:	6063      	str	r3, [r4, #4]
 800a64c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a650:	f8c4 8000 	str.w	r8, [r4]
 800a654:	60a0      	str	r0, [r4, #8]
 800a656:	60e3      	str	r3, [r4, #12]
 800a658:	426d      	negs	r5, r5
 800a65a:	e702      	b.n	800a462 <__ieee754_rem_pio2+0x7a>
 800a65c:	a326      	add	r3, pc, #152	@ (adr r3, 800a6f8 <__ieee754_rem_pio2+0x310>)
 800a65e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a662:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a666:	f7f5 ffbf 	bl	80005e8 <__aeabi_dmul>
 800a66a:	4606      	mov	r6, r0
 800a66c:	460f      	mov	r7, r1
 800a66e:	4602      	mov	r2, r0
 800a670:	460b      	mov	r3, r1
 800a672:	4640      	mov	r0, r8
 800a674:	4649      	mov	r1, r9
 800a676:	f7f5 fdff 	bl	8000278 <__aeabi_dsub>
 800a67a:	4602      	mov	r2, r0
 800a67c:	460b      	mov	r3, r1
 800a67e:	4682      	mov	sl, r0
 800a680:	468b      	mov	fp, r1
 800a682:	4640      	mov	r0, r8
 800a684:	4649      	mov	r1, r9
 800a686:	f7f5 fdf7 	bl	8000278 <__aeabi_dsub>
 800a68a:	4632      	mov	r2, r6
 800a68c:	463b      	mov	r3, r7
 800a68e:	f7f5 fdf3 	bl	8000278 <__aeabi_dsub>
 800a692:	a31b      	add	r3, pc, #108	@ (adr r3, 800a700 <__ieee754_rem_pio2+0x318>)
 800a694:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a698:	4606      	mov	r6, r0
 800a69a:	460f      	mov	r7, r1
 800a69c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a6a0:	f7f5 ffa2 	bl	80005e8 <__aeabi_dmul>
 800a6a4:	4632      	mov	r2, r6
 800a6a6:	463b      	mov	r3, r7
 800a6a8:	f7f5 fde6 	bl	8000278 <__aeabi_dsub>
 800a6ac:	4606      	mov	r6, r0
 800a6ae:	460f      	mov	r7, r1
 800a6b0:	e764      	b.n	800a57c <__ieee754_rem_pio2+0x194>
 800a6b2:	4b1b      	ldr	r3, [pc, #108]	@ (800a720 <__ieee754_rem_pio2+0x338>)
 800a6b4:	4598      	cmp	r8, r3
 800a6b6:	d935      	bls.n	800a724 <__ieee754_rem_pio2+0x33c>
 800a6b8:	4632      	mov	r2, r6
 800a6ba:	463b      	mov	r3, r7
 800a6bc:	4630      	mov	r0, r6
 800a6be:	4639      	mov	r1, r7
 800a6c0:	f7f5 fdda 	bl	8000278 <__aeabi_dsub>
 800a6c4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a6c8:	e9c4 0100 	strd	r0, r1, [r4]
 800a6cc:	e69e      	b.n	800a40c <__ieee754_rem_pio2+0x24>
 800a6ce:	bf00      	nop
 800a6d0:	54400000 	.word	0x54400000
 800a6d4:	3ff921fb 	.word	0x3ff921fb
 800a6d8:	1a626331 	.word	0x1a626331
 800a6dc:	3dd0b461 	.word	0x3dd0b461
 800a6e0:	1a600000 	.word	0x1a600000
 800a6e4:	3dd0b461 	.word	0x3dd0b461
 800a6e8:	2e037073 	.word	0x2e037073
 800a6ec:	3ba3198a 	.word	0x3ba3198a
 800a6f0:	6dc9c883 	.word	0x6dc9c883
 800a6f4:	3fe45f30 	.word	0x3fe45f30
 800a6f8:	2e000000 	.word	0x2e000000
 800a6fc:	3ba3198a 	.word	0x3ba3198a
 800a700:	252049c1 	.word	0x252049c1
 800a704:	397b839a 	.word	0x397b839a
 800a708:	3fe921fb 	.word	0x3fe921fb
 800a70c:	4002d97b 	.word	0x4002d97b
 800a710:	3ff921fb 	.word	0x3ff921fb
 800a714:	413921fb 	.word	0x413921fb
 800a718:	3fe00000 	.word	0x3fe00000
 800a71c:	08028600 	.word	0x08028600
 800a720:	7fefffff 	.word	0x7fefffff
 800a724:	ea4f 5528 	mov.w	r5, r8, asr #20
 800a728:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800a72c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800a730:	4630      	mov	r0, r6
 800a732:	460f      	mov	r7, r1
 800a734:	f7f6 f9f2 	bl	8000b1c <__aeabi_d2iz>
 800a738:	f7f5 feec 	bl	8000514 <__aeabi_i2d>
 800a73c:	4602      	mov	r2, r0
 800a73e:	460b      	mov	r3, r1
 800a740:	4630      	mov	r0, r6
 800a742:	4639      	mov	r1, r7
 800a744:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a748:	f7f5 fd96 	bl	8000278 <__aeabi_dsub>
 800a74c:	4b22      	ldr	r3, [pc, #136]	@ (800a7d8 <__ieee754_rem_pio2+0x3f0>)
 800a74e:	2200      	movs	r2, #0
 800a750:	f7f5 ff4a 	bl	80005e8 <__aeabi_dmul>
 800a754:	460f      	mov	r7, r1
 800a756:	4606      	mov	r6, r0
 800a758:	f7f6 f9e0 	bl	8000b1c <__aeabi_d2iz>
 800a75c:	f7f5 feda 	bl	8000514 <__aeabi_i2d>
 800a760:	4602      	mov	r2, r0
 800a762:	460b      	mov	r3, r1
 800a764:	4630      	mov	r0, r6
 800a766:	4639      	mov	r1, r7
 800a768:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a76c:	f7f5 fd84 	bl	8000278 <__aeabi_dsub>
 800a770:	4b19      	ldr	r3, [pc, #100]	@ (800a7d8 <__ieee754_rem_pio2+0x3f0>)
 800a772:	2200      	movs	r2, #0
 800a774:	f7f5 ff38 	bl	80005e8 <__aeabi_dmul>
 800a778:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800a77c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800a780:	f04f 0803 	mov.w	r8, #3
 800a784:	2600      	movs	r6, #0
 800a786:	2700      	movs	r7, #0
 800a788:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800a78c:	4632      	mov	r2, r6
 800a78e:	463b      	mov	r3, r7
 800a790:	46c2      	mov	sl, r8
 800a792:	f108 38ff 	add.w	r8, r8, #4294967295
 800a796:	f7f6 f98f 	bl	8000ab8 <__aeabi_dcmpeq>
 800a79a:	2800      	cmp	r0, #0
 800a79c:	d1f4      	bne.n	800a788 <__ieee754_rem_pio2+0x3a0>
 800a79e:	4b0f      	ldr	r3, [pc, #60]	@ (800a7dc <__ieee754_rem_pio2+0x3f4>)
 800a7a0:	9301      	str	r3, [sp, #4]
 800a7a2:	2302      	movs	r3, #2
 800a7a4:	9300      	str	r3, [sp, #0]
 800a7a6:	462a      	mov	r2, r5
 800a7a8:	4653      	mov	r3, sl
 800a7aa:	4621      	mov	r1, r4
 800a7ac:	a806      	add	r0, sp, #24
 800a7ae:	f000 f81f 	bl	800a7f0 <__kernel_rem_pio2>
 800a7b2:	9b04      	ldr	r3, [sp, #16]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	4605      	mov	r5, r0
 800a7b8:	f6bf ae53 	bge.w	800a462 <__ieee754_rem_pio2+0x7a>
 800a7bc:	e9d4 2100 	ldrd	r2, r1, [r4]
 800a7c0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a7c4:	e9c4 2300 	strd	r2, r3, [r4]
 800a7c8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800a7cc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a7d0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800a7d4:	e740      	b.n	800a658 <__ieee754_rem_pio2+0x270>
 800a7d6:	bf00      	nop
 800a7d8:	41700000 	.word	0x41700000
 800a7dc:	08028680 	.word	0x08028680

0800a7e0 <fabs>:
 800a7e0:	ec51 0b10 	vmov	r0, r1, d0
 800a7e4:	4602      	mov	r2, r0
 800a7e6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a7ea:	ec43 2b10 	vmov	d0, r2, r3
 800a7ee:	4770      	bx	lr

0800a7f0 <__kernel_rem_pio2>:
 800a7f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7f4:	ed2d 8b02 	vpush	{d8}
 800a7f8:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800a7fc:	f112 0f14 	cmn.w	r2, #20
 800a800:	9306      	str	r3, [sp, #24]
 800a802:	9104      	str	r1, [sp, #16]
 800a804:	4bc2      	ldr	r3, [pc, #776]	@ (800ab10 <__kernel_rem_pio2+0x320>)
 800a806:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800a808:	9008      	str	r0, [sp, #32]
 800a80a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a80e:	9300      	str	r3, [sp, #0]
 800a810:	9b06      	ldr	r3, [sp, #24]
 800a812:	f103 33ff 	add.w	r3, r3, #4294967295
 800a816:	bfa8      	it	ge
 800a818:	1ed4      	subge	r4, r2, #3
 800a81a:	9305      	str	r3, [sp, #20]
 800a81c:	bfb2      	itee	lt
 800a81e:	2400      	movlt	r4, #0
 800a820:	2318      	movge	r3, #24
 800a822:	fb94 f4f3 	sdivge	r4, r4, r3
 800a826:	f06f 0317 	mvn.w	r3, #23
 800a82a:	fb04 3303 	mla	r3, r4, r3, r3
 800a82e:	eb03 0b02 	add.w	fp, r3, r2
 800a832:	9b00      	ldr	r3, [sp, #0]
 800a834:	9a05      	ldr	r2, [sp, #20]
 800a836:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800ab00 <__kernel_rem_pio2+0x310>
 800a83a:	eb03 0802 	add.w	r8, r3, r2
 800a83e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800a840:	1aa7      	subs	r7, r4, r2
 800a842:	ae20      	add	r6, sp, #128	@ 0x80
 800a844:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800a848:	2500      	movs	r5, #0
 800a84a:	4545      	cmp	r5, r8
 800a84c:	dd12      	ble.n	800a874 <__kernel_rem_pio2+0x84>
 800a84e:	9b06      	ldr	r3, [sp, #24]
 800a850:	aa20      	add	r2, sp, #128	@ 0x80
 800a852:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800a856:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800a85a:	2700      	movs	r7, #0
 800a85c:	9b00      	ldr	r3, [sp, #0]
 800a85e:	429f      	cmp	r7, r3
 800a860:	dc2e      	bgt.n	800a8c0 <__kernel_rem_pio2+0xd0>
 800a862:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800ab00 <__kernel_rem_pio2+0x310>
 800a866:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a86a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a86e:	46a8      	mov	r8, r5
 800a870:	2600      	movs	r6, #0
 800a872:	e01b      	b.n	800a8ac <__kernel_rem_pio2+0xbc>
 800a874:	42ef      	cmn	r7, r5
 800a876:	d407      	bmi.n	800a888 <__kernel_rem_pio2+0x98>
 800a878:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800a87c:	f7f5 fe4a 	bl	8000514 <__aeabi_i2d>
 800a880:	e8e6 0102 	strd	r0, r1, [r6], #8
 800a884:	3501      	adds	r5, #1
 800a886:	e7e0      	b.n	800a84a <__kernel_rem_pio2+0x5a>
 800a888:	ec51 0b18 	vmov	r0, r1, d8
 800a88c:	e7f8      	b.n	800a880 <__kernel_rem_pio2+0x90>
 800a88e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800a892:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800a896:	f7f5 fea7 	bl	80005e8 <__aeabi_dmul>
 800a89a:	4602      	mov	r2, r0
 800a89c:	460b      	mov	r3, r1
 800a89e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a8a2:	f7f5 fceb 	bl	800027c <__adddf3>
 800a8a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a8aa:	3601      	adds	r6, #1
 800a8ac:	9b05      	ldr	r3, [sp, #20]
 800a8ae:	429e      	cmp	r6, r3
 800a8b0:	dded      	ble.n	800a88e <__kernel_rem_pio2+0x9e>
 800a8b2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a8b6:	3701      	adds	r7, #1
 800a8b8:	ecaa 7b02 	vstmia	sl!, {d7}
 800a8bc:	3508      	adds	r5, #8
 800a8be:	e7cd      	b.n	800a85c <__kernel_rem_pio2+0x6c>
 800a8c0:	9b00      	ldr	r3, [sp, #0]
 800a8c2:	f8dd 8000 	ldr.w	r8, [sp]
 800a8c6:	aa0c      	add	r2, sp, #48	@ 0x30
 800a8c8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a8cc:	930a      	str	r3, [sp, #40]	@ 0x28
 800a8ce:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800a8d0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a8d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8d6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800a8da:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a8dc:	ab98      	add	r3, sp, #608	@ 0x260
 800a8de:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a8e2:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800a8e6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a8ea:	ac0c      	add	r4, sp, #48	@ 0x30
 800a8ec:	ab70      	add	r3, sp, #448	@ 0x1c0
 800a8ee:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800a8f2:	46a1      	mov	r9, r4
 800a8f4:	46c2      	mov	sl, r8
 800a8f6:	f1ba 0f00 	cmp.w	sl, #0
 800a8fa:	dc77      	bgt.n	800a9ec <__kernel_rem_pio2+0x1fc>
 800a8fc:	4658      	mov	r0, fp
 800a8fe:	ed9d 0b02 	vldr	d0, [sp, #8]
 800a902:	f000 fac5 	bl	800ae90 <scalbn>
 800a906:	ec57 6b10 	vmov	r6, r7, d0
 800a90a:	2200      	movs	r2, #0
 800a90c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800a910:	4630      	mov	r0, r6
 800a912:	4639      	mov	r1, r7
 800a914:	f7f5 fe68 	bl	80005e8 <__aeabi_dmul>
 800a918:	ec41 0b10 	vmov	d0, r0, r1
 800a91c:	f000 fb34 	bl	800af88 <floor>
 800a920:	4b7c      	ldr	r3, [pc, #496]	@ (800ab14 <__kernel_rem_pio2+0x324>)
 800a922:	ec51 0b10 	vmov	r0, r1, d0
 800a926:	2200      	movs	r2, #0
 800a928:	f7f5 fe5e 	bl	80005e8 <__aeabi_dmul>
 800a92c:	4602      	mov	r2, r0
 800a92e:	460b      	mov	r3, r1
 800a930:	4630      	mov	r0, r6
 800a932:	4639      	mov	r1, r7
 800a934:	f7f5 fca0 	bl	8000278 <__aeabi_dsub>
 800a938:	460f      	mov	r7, r1
 800a93a:	4606      	mov	r6, r0
 800a93c:	f7f6 f8ee 	bl	8000b1c <__aeabi_d2iz>
 800a940:	9002      	str	r0, [sp, #8]
 800a942:	f7f5 fde7 	bl	8000514 <__aeabi_i2d>
 800a946:	4602      	mov	r2, r0
 800a948:	460b      	mov	r3, r1
 800a94a:	4630      	mov	r0, r6
 800a94c:	4639      	mov	r1, r7
 800a94e:	f7f5 fc93 	bl	8000278 <__aeabi_dsub>
 800a952:	f1bb 0f00 	cmp.w	fp, #0
 800a956:	4606      	mov	r6, r0
 800a958:	460f      	mov	r7, r1
 800a95a:	dd6c      	ble.n	800aa36 <__kernel_rem_pio2+0x246>
 800a95c:	f108 31ff 	add.w	r1, r8, #4294967295
 800a960:	ab0c      	add	r3, sp, #48	@ 0x30
 800a962:	9d02      	ldr	r5, [sp, #8]
 800a964:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a968:	f1cb 0018 	rsb	r0, fp, #24
 800a96c:	fa43 f200 	asr.w	r2, r3, r0
 800a970:	4415      	add	r5, r2
 800a972:	4082      	lsls	r2, r0
 800a974:	1a9b      	subs	r3, r3, r2
 800a976:	aa0c      	add	r2, sp, #48	@ 0x30
 800a978:	9502      	str	r5, [sp, #8]
 800a97a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800a97e:	f1cb 0217 	rsb	r2, fp, #23
 800a982:	fa43 f902 	asr.w	r9, r3, r2
 800a986:	f1b9 0f00 	cmp.w	r9, #0
 800a98a:	dd64      	ble.n	800aa56 <__kernel_rem_pio2+0x266>
 800a98c:	9b02      	ldr	r3, [sp, #8]
 800a98e:	2200      	movs	r2, #0
 800a990:	3301      	adds	r3, #1
 800a992:	9302      	str	r3, [sp, #8]
 800a994:	4615      	mov	r5, r2
 800a996:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800a99a:	4590      	cmp	r8, r2
 800a99c:	f300 80a1 	bgt.w	800aae2 <__kernel_rem_pio2+0x2f2>
 800a9a0:	f1bb 0f00 	cmp.w	fp, #0
 800a9a4:	dd07      	ble.n	800a9b6 <__kernel_rem_pio2+0x1c6>
 800a9a6:	f1bb 0f01 	cmp.w	fp, #1
 800a9aa:	f000 80c1 	beq.w	800ab30 <__kernel_rem_pio2+0x340>
 800a9ae:	f1bb 0f02 	cmp.w	fp, #2
 800a9b2:	f000 80c8 	beq.w	800ab46 <__kernel_rem_pio2+0x356>
 800a9b6:	f1b9 0f02 	cmp.w	r9, #2
 800a9ba:	d14c      	bne.n	800aa56 <__kernel_rem_pio2+0x266>
 800a9bc:	4632      	mov	r2, r6
 800a9be:	463b      	mov	r3, r7
 800a9c0:	4955      	ldr	r1, [pc, #340]	@ (800ab18 <__kernel_rem_pio2+0x328>)
 800a9c2:	2000      	movs	r0, #0
 800a9c4:	f7f5 fc58 	bl	8000278 <__aeabi_dsub>
 800a9c8:	4606      	mov	r6, r0
 800a9ca:	460f      	mov	r7, r1
 800a9cc:	2d00      	cmp	r5, #0
 800a9ce:	d042      	beq.n	800aa56 <__kernel_rem_pio2+0x266>
 800a9d0:	4658      	mov	r0, fp
 800a9d2:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800ab08 <__kernel_rem_pio2+0x318>
 800a9d6:	f000 fa5b 	bl	800ae90 <scalbn>
 800a9da:	4630      	mov	r0, r6
 800a9dc:	4639      	mov	r1, r7
 800a9de:	ec53 2b10 	vmov	r2, r3, d0
 800a9e2:	f7f5 fc49 	bl	8000278 <__aeabi_dsub>
 800a9e6:	4606      	mov	r6, r0
 800a9e8:	460f      	mov	r7, r1
 800a9ea:	e034      	b.n	800aa56 <__kernel_rem_pio2+0x266>
 800a9ec:	4b4b      	ldr	r3, [pc, #300]	@ (800ab1c <__kernel_rem_pio2+0x32c>)
 800a9ee:	2200      	movs	r2, #0
 800a9f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a9f4:	f7f5 fdf8 	bl	80005e8 <__aeabi_dmul>
 800a9f8:	f7f6 f890 	bl	8000b1c <__aeabi_d2iz>
 800a9fc:	f7f5 fd8a 	bl	8000514 <__aeabi_i2d>
 800aa00:	4b47      	ldr	r3, [pc, #284]	@ (800ab20 <__kernel_rem_pio2+0x330>)
 800aa02:	2200      	movs	r2, #0
 800aa04:	4606      	mov	r6, r0
 800aa06:	460f      	mov	r7, r1
 800aa08:	f7f5 fdee 	bl	80005e8 <__aeabi_dmul>
 800aa0c:	4602      	mov	r2, r0
 800aa0e:	460b      	mov	r3, r1
 800aa10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa14:	f7f5 fc30 	bl	8000278 <__aeabi_dsub>
 800aa18:	f7f6 f880 	bl	8000b1c <__aeabi_d2iz>
 800aa1c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800aa20:	f849 0b04 	str.w	r0, [r9], #4
 800aa24:	4639      	mov	r1, r7
 800aa26:	4630      	mov	r0, r6
 800aa28:	f7f5 fc28 	bl	800027c <__adddf3>
 800aa2c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aa30:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa34:	e75f      	b.n	800a8f6 <__kernel_rem_pio2+0x106>
 800aa36:	d107      	bne.n	800aa48 <__kernel_rem_pio2+0x258>
 800aa38:	f108 33ff 	add.w	r3, r8, #4294967295
 800aa3c:	aa0c      	add	r2, sp, #48	@ 0x30
 800aa3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa42:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800aa46:	e79e      	b.n	800a986 <__kernel_rem_pio2+0x196>
 800aa48:	4b36      	ldr	r3, [pc, #216]	@ (800ab24 <__kernel_rem_pio2+0x334>)
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	f7f6 f852 	bl	8000af4 <__aeabi_dcmpge>
 800aa50:	2800      	cmp	r0, #0
 800aa52:	d143      	bne.n	800aadc <__kernel_rem_pio2+0x2ec>
 800aa54:	4681      	mov	r9, r0
 800aa56:	2200      	movs	r2, #0
 800aa58:	2300      	movs	r3, #0
 800aa5a:	4630      	mov	r0, r6
 800aa5c:	4639      	mov	r1, r7
 800aa5e:	f7f6 f82b 	bl	8000ab8 <__aeabi_dcmpeq>
 800aa62:	2800      	cmp	r0, #0
 800aa64:	f000 80c1 	beq.w	800abea <__kernel_rem_pio2+0x3fa>
 800aa68:	f108 33ff 	add.w	r3, r8, #4294967295
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	9900      	ldr	r1, [sp, #0]
 800aa70:	428b      	cmp	r3, r1
 800aa72:	da70      	bge.n	800ab56 <__kernel_rem_pio2+0x366>
 800aa74:	2a00      	cmp	r2, #0
 800aa76:	f000 808b 	beq.w	800ab90 <__kernel_rem_pio2+0x3a0>
 800aa7a:	f108 38ff 	add.w	r8, r8, #4294967295
 800aa7e:	ab0c      	add	r3, sp, #48	@ 0x30
 800aa80:	f1ab 0b18 	sub.w	fp, fp, #24
 800aa84:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d0f6      	beq.n	800aa7a <__kernel_rem_pio2+0x28a>
 800aa8c:	4658      	mov	r0, fp
 800aa8e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800ab08 <__kernel_rem_pio2+0x318>
 800aa92:	f000 f9fd 	bl	800ae90 <scalbn>
 800aa96:	f108 0301 	add.w	r3, r8, #1
 800aa9a:	00da      	lsls	r2, r3, #3
 800aa9c:	9205      	str	r2, [sp, #20]
 800aa9e:	ec55 4b10 	vmov	r4, r5, d0
 800aaa2:	aa70      	add	r2, sp, #448	@ 0x1c0
 800aaa4:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800ab1c <__kernel_rem_pio2+0x32c>
 800aaa8:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800aaac:	4646      	mov	r6, r8
 800aaae:	f04f 0a00 	mov.w	sl, #0
 800aab2:	2e00      	cmp	r6, #0
 800aab4:	f280 80d1 	bge.w	800ac5a <__kernel_rem_pio2+0x46a>
 800aab8:	4644      	mov	r4, r8
 800aaba:	2c00      	cmp	r4, #0
 800aabc:	f2c0 80ff 	blt.w	800acbe <__kernel_rem_pio2+0x4ce>
 800aac0:	4b19      	ldr	r3, [pc, #100]	@ (800ab28 <__kernel_rem_pio2+0x338>)
 800aac2:	461f      	mov	r7, r3
 800aac4:	ab70      	add	r3, sp, #448	@ 0x1c0
 800aac6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800aaca:	9306      	str	r3, [sp, #24]
 800aacc:	f04f 0a00 	mov.w	sl, #0
 800aad0:	f04f 0b00 	mov.w	fp, #0
 800aad4:	2600      	movs	r6, #0
 800aad6:	eba8 0504 	sub.w	r5, r8, r4
 800aada:	e0e4      	b.n	800aca6 <__kernel_rem_pio2+0x4b6>
 800aadc:	f04f 0902 	mov.w	r9, #2
 800aae0:	e754      	b.n	800a98c <__kernel_rem_pio2+0x19c>
 800aae2:	f854 3b04 	ldr.w	r3, [r4], #4
 800aae6:	bb0d      	cbnz	r5, 800ab2c <__kernel_rem_pio2+0x33c>
 800aae8:	b123      	cbz	r3, 800aaf4 <__kernel_rem_pio2+0x304>
 800aaea:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800aaee:	f844 3c04 	str.w	r3, [r4, #-4]
 800aaf2:	2301      	movs	r3, #1
 800aaf4:	3201      	adds	r2, #1
 800aaf6:	461d      	mov	r5, r3
 800aaf8:	e74f      	b.n	800a99a <__kernel_rem_pio2+0x1aa>
 800aafa:	bf00      	nop
 800aafc:	f3af 8000 	nop.w
	...
 800ab0c:	3ff00000 	.word	0x3ff00000
 800ab10:	080287c8 	.word	0x080287c8
 800ab14:	40200000 	.word	0x40200000
 800ab18:	3ff00000 	.word	0x3ff00000
 800ab1c:	3e700000 	.word	0x3e700000
 800ab20:	41700000 	.word	0x41700000
 800ab24:	3fe00000 	.word	0x3fe00000
 800ab28:	08028788 	.word	0x08028788
 800ab2c:	1acb      	subs	r3, r1, r3
 800ab2e:	e7de      	b.n	800aaee <__kernel_rem_pio2+0x2fe>
 800ab30:	f108 32ff 	add.w	r2, r8, #4294967295
 800ab34:	ab0c      	add	r3, sp, #48	@ 0x30
 800ab36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab3a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800ab3e:	a90c      	add	r1, sp, #48	@ 0x30
 800ab40:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800ab44:	e737      	b.n	800a9b6 <__kernel_rem_pio2+0x1c6>
 800ab46:	f108 32ff 	add.w	r2, r8, #4294967295
 800ab4a:	ab0c      	add	r3, sp, #48	@ 0x30
 800ab4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab50:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800ab54:	e7f3      	b.n	800ab3e <__kernel_rem_pio2+0x34e>
 800ab56:	a90c      	add	r1, sp, #48	@ 0x30
 800ab58:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800ab5c:	3b01      	subs	r3, #1
 800ab5e:	430a      	orrs	r2, r1
 800ab60:	e785      	b.n	800aa6e <__kernel_rem_pio2+0x27e>
 800ab62:	3401      	adds	r4, #1
 800ab64:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800ab68:	2a00      	cmp	r2, #0
 800ab6a:	d0fa      	beq.n	800ab62 <__kernel_rem_pio2+0x372>
 800ab6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ab6e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800ab72:	eb0d 0503 	add.w	r5, sp, r3
 800ab76:	9b06      	ldr	r3, [sp, #24]
 800ab78:	aa20      	add	r2, sp, #128	@ 0x80
 800ab7a:	4443      	add	r3, r8
 800ab7c:	f108 0701 	add.w	r7, r8, #1
 800ab80:	3d98      	subs	r5, #152	@ 0x98
 800ab82:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800ab86:	4444      	add	r4, r8
 800ab88:	42bc      	cmp	r4, r7
 800ab8a:	da04      	bge.n	800ab96 <__kernel_rem_pio2+0x3a6>
 800ab8c:	46a0      	mov	r8, r4
 800ab8e:	e6a2      	b.n	800a8d6 <__kernel_rem_pio2+0xe6>
 800ab90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ab92:	2401      	movs	r4, #1
 800ab94:	e7e6      	b.n	800ab64 <__kernel_rem_pio2+0x374>
 800ab96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab98:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800ab9c:	f7f5 fcba 	bl	8000514 <__aeabi_i2d>
 800aba0:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 800ae60 <__kernel_rem_pio2+0x670>
 800aba4:	e8e6 0102 	strd	r0, r1, [r6], #8
 800aba8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800abac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800abb0:	46b2      	mov	sl, r6
 800abb2:	f04f 0800 	mov.w	r8, #0
 800abb6:	9b05      	ldr	r3, [sp, #20]
 800abb8:	4598      	cmp	r8, r3
 800abba:	dd05      	ble.n	800abc8 <__kernel_rem_pio2+0x3d8>
 800abbc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800abc0:	3701      	adds	r7, #1
 800abc2:	eca5 7b02 	vstmia	r5!, {d7}
 800abc6:	e7df      	b.n	800ab88 <__kernel_rem_pio2+0x398>
 800abc8:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800abcc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800abd0:	f7f5 fd0a 	bl	80005e8 <__aeabi_dmul>
 800abd4:	4602      	mov	r2, r0
 800abd6:	460b      	mov	r3, r1
 800abd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800abdc:	f7f5 fb4e 	bl	800027c <__adddf3>
 800abe0:	f108 0801 	add.w	r8, r8, #1
 800abe4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800abe8:	e7e5      	b.n	800abb6 <__kernel_rem_pio2+0x3c6>
 800abea:	f1cb 0000 	rsb	r0, fp, #0
 800abee:	ec47 6b10 	vmov	d0, r6, r7
 800abf2:	f000 f94d 	bl	800ae90 <scalbn>
 800abf6:	ec55 4b10 	vmov	r4, r5, d0
 800abfa:	4b9b      	ldr	r3, [pc, #620]	@ (800ae68 <__kernel_rem_pio2+0x678>)
 800abfc:	2200      	movs	r2, #0
 800abfe:	4620      	mov	r0, r4
 800ac00:	4629      	mov	r1, r5
 800ac02:	f7f5 ff77 	bl	8000af4 <__aeabi_dcmpge>
 800ac06:	b300      	cbz	r0, 800ac4a <__kernel_rem_pio2+0x45a>
 800ac08:	4b98      	ldr	r3, [pc, #608]	@ (800ae6c <__kernel_rem_pio2+0x67c>)
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	4620      	mov	r0, r4
 800ac0e:	4629      	mov	r1, r5
 800ac10:	f7f5 fcea 	bl	80005e8 <__aeabi_dmul>
 800ac14:	f7f5 ff82 	bl	8000b1c <__aeabi_d2iz>
 800ac18:	4606      	mov	r6, r0
 800ac1a:	f7f5 fc7b 	bl	8000514 <__aeabi_i2d>
 800ac1e:	4b92      	ldr	r3, [pc, #584]	@ (800ae68 <__kernel_rem_pio2+0x678>)
 800ac20:	2200      	movs	r2, #0
 800ac22:	f7f5 fce1 	bl	80005e8 <__aeabi_dmul>
 800ac26:	460b      	mov	r3, r1
 800ac28:	4602      	mov	r2, r0
 800ac2a:	4629      	mov	r1, r5
 800ac2c:	4620      	mov	r0, r4
 800ac2e:	f7f5 fb23 	bl	8000278 <__aeabi_dsub>
 800ac32:	f7f5 ff73 	bl	8000b1c <__aeabi_d2iz>
 800ac36:	ab0c      	add	r3, sp, #48	@ 0x30
 800ac38:	f10b 0b18 	add.w	fp, fp, #24
 800ac3c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800ac40:	f108 0801 	add.w	r8, r8, #1
 800ac44:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800ac48:	e720      	b.n	800aa8c <__kernel_rem_pio2+0x29c>
 800ac4a:	4620      	mov	r0, r4
 800ac4c:	4629      	mov	r1, r5
 800ac4e:	f7f5 ff65 	bl	8000b1c <__aeabi_d2iz>
 800ac52:	ab0c      	add	r3, sp, #48	@ 0x30
 800ac54:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800ac58:	e718      	b.n	800aa8c <__kernel_rem_pio2+0x29c>
 800ac5a:	ab0c      	add	r3, sp, #48	@ 0x30
 800ac5c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800ac60:	f7f5 fc58 	bl	8000514 <__aeabi_i2d>
 800ac64:	4622      	mov	r2, r4
 800ac66:	462b      	mov	r3, r5
 800ac68:	f7f5 fcbe 	bl	80005e8 <__aeabi_dmul>
 800ac6c:	4652      	mov	r2, sl
 800ac6e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800ac72:	465b      	mov	r3, fp
 800ac74:	4620      	mov	r0, r4
 800ac76:	4629      	mov	r1, r5
 800ac78:	f7f5 fcb6 	bl	80005e8 <__aeabi_dmul>
 800ac7c:	3e01      	subs	r6, #1
 800ac7e:	4604      	mov	r4, r0
 800ac80:	460d      	mov	r5, r1
 800ac82:	e716      	b.n	800aab2 <__kernel_rem_pio2+0x2c2>
 800ac84:	9906      	ldr	r1, [sp, #24]
 800ac86:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800ac8a:	9106      	str	r1, [sp, #24]
 800ac8c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800ac90:	f7f5 fcaa 	bl	80005e8 <__aeabi_dmul>
 800ac94:	4602      	mov	r2, r0
 800ac96:	460b      	mov	r3, r1
 800ac98:	4650      	mov	r0, sl
 800ac9a:	4659      	mov	r1, fp
 800ac9c:	f7f5 faee 	bl	800027c <__adddf3>
 800aca0:	3601      	adds	r6, #1
 800aca2:	4682      	mov	sl, r0
 800aca4:	468b      	mov	fp, r1
 800aca6:	9b00      	ldr	r3, [sp, #0]
 800aca8:	429e      	cmp	r6, r3
 800acaa:	dc01      	bgt.n	800acb0 <__kernel_rem_pio2+0x4c0>
 800acac:	42ae      	cmp	r6, r5
 800acae:	dde9      	ble.n	800ac84 <__kernel_rem_pio2+0x494>
 800acb0:	ab48      	add	r3, sp, #288	@ 0x120
 800acb2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800acb6:	e9c5 ab00 	strd	sl, fp, [r5]
 800acba:	3c01      	subs	r4, #1
 800acbc:	e6fd      	b.n	800aaba <__kernel_rem_pio2+0x2ca>
 800acbe:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800acc0:	2b02      	cmp	r3, #2
 800acc2:	dc0b      	bgt.n	800acdc <__kernel_rem_pio2+0x4ec>
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	dc35      	bgt.n	800ad34 <__kernel_rem_pio2+0x544>
 800acc8:	d059      	beq.n	800ad7e <__kernel_rem_pio2+0x58e>
 800acca:	9b02      	ldr	r3, [sp, #8]
 800accc:	f003 0007 	and.w	r0, r3, #7
 800acd0:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800acd4:	ecbd 8b02 	vpop	{d8}
 800acd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acdc:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800acde:	2b03      	cmp	r3, #3
 800ace0:	d1f3      	bne.n	800acca <__kernel_rem_pio2+0x4da>
 800ace2:	9b05      	ldr	r3, [sp, #20]
 800ace4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800ace8:	eb0d 0403 	add.w	r4, sp, r3
 800acec:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800acf0:	4625      	mov	r5, r4
 800acf2:	46c2      	mov	sl, r8
 800acf4:	f1ba 0f00 	cmp.w	sl, #0
 800acf8:	dc69      	bgt.n	800adce <__kernel_rem_pio2+0x5de>
 800acfa:	4645      	mov	r5, r8
 800acfc:	2d01      	cmp	r5, #1
 800acfe:	f300 8087 	bgt.w	800ae10 <__kernel_rem_pio2+0x620>
 800ad02:	9c05      	ldr	r4, [sp, #20]
 800ad04:	ab48      	add	r3, sp, #288	@ 0x120
 800ad06:	441c      	add	r4, r3
 800ad08:	2000      	movs	r0, #0
 800ad0a:	2100      	movs	r1, #0
 800ad0c:	f1b8 0f01 	cmp.w	r8, #1
 800ad10:	f300 809c 	bgt.w	800ae4c <__kernel_rem_pio2+0x65c>
 800ad14:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800ad18:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800ad1c:	f1b9 0f00 	cmp.w	r9, #0
 800ad20:	f040 80a6 	bne.w	800ae70 <__kernel_rem_pio2+0x680>
 800ad24:	9b04      	ldr	r3, [sp, #16]
 800ad26:	e9c3 5600 	strd	r5, r6, [r3]
 800ad2a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800ad2e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800ad32:	e7ca      	b.n	800acca <__kernel_rem_pio2+0x4da>
 800ad34:	9d05      	ldr	r5, [sp, #20]
 800ad36:	ab48      	add	r3, sp, #288	@ 0x120
 800ad38:	441d      	add	r5, r3
 800ad3a:	4644      	mov	r4, r8
 800ad3c:	2000      	movs	r0, #0
 800ad3e:	2100      	movs	r1, #0
 800ad40:	2c00      	cmp	r4, #0
 800ad42:	da35      	bge.n	800adb0 <__kernel_rem_pio2+0x5c0>
 800ad44:	f1b9 0f00 	cmp.w	r9, #0
 800ad48:	d038      	beq.n	800adbc <__kernel_rem_pio2+0x5cc>
 800ad4a:	4602      	mov	r2, r0
 800ad4c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ad50:	9c04      	ldr	r4, [sp, #16]
 800ad52:	e9c4 2300 	strd	r2, r3, [r4]
 800ad56:	4602      	mov	r2, r0
 800ad58:	460b      	mov	r3, r1
 800ad5a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800ad5e:	f7f5 fa8b 	bl	8000278 <__aeabi_dsub>
 800ad62:	ad4a      	add	r5, sp, #296	@ 0x128
 800ad64:	2401      	movs	r4, #1
 800ad66:	45a0      	cmp	r8, r4
 800ad68:	da2b      	bge.n	800adc2 <__kernel_rem_pio2+0x5d2>
 800ad6a:	f1b9 0f00 	cmp.w	r9, #0
 800ad6e:	d002      	beq.n	800ad76 <__kernel_rem_pio2+0x586>
 800ad70:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ad74:	4619      	mov	r1, r3
 800ad76:	9b04      	ldr	r3, [sp, #16]
 800ad78:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800ad7c:	e7a5      	b.n	800acca <__kernel_rem_pio2+0x4da>
 800ad7e:	9c05      	ldr	r4, [sp, #20]
 800ad80:	ab48      	add	r3, sp, #288	@ 0x120
 800ad82:	441c      	add	r4, r3
 800ad84:	2000      	movs	r0, #0
 800ad86:	2100      	movs	r1, #0
 800ad88:	f1b8 0f00 	cmp.w	r8, #0
 800ad8c:	da09      	bge.n	800ada2 <__kernel_rem_pio2+0x5b2>
 800ad8e:	f1b9 0f00 	cmp.w	r9, #0
 800ad92:	d002      	beq.n	800ad9a <__kernel_rem_pio2+0x5aa>
 800ad94:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ad98:	4619      	mov	r1, r3
 800ad9a:	9b04      	ldr	r3, [sp, #16]
 800ad9c:	e9c3 0100 	strd	r0, r1, [r3]
 800ada0:	e793      	b.n	800acca <__kernel_rem_pio2+0x4da>
 800ada2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ada6:	f7f5 fa69 	bl	800027c <__adddf3>
 800adaa:	f108 38ff 	add.w	r8, r8, #4294967295
 800adae:	e7eb      	b.n	800ad88 <__kernel_rem_pio2+0x598>
 800adb0:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800adb4:	f7f5 fa62 	bl	800027c <__adddf3>
 800adb8:	3c01      	subs	r4, #1
 800adba:	e7c1      	b.n	800ad40 <__kernel_rem_pio2+0x550>
 800adbc:	4602      	mov	r2, r0
 800adbe:	460b      	mov	r3, r1
 800adc0:	e7c6      	b.n	800ad50 <__kernel_rem_pio2+0x560>
 800adc2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800adc6:	f7f5 fa59 	bl	800027c <__adddf3>
 800adca:	3401      	adds	r4, #1
 800adcc:	e7cb      	b.n	800ad66 <__kernel_rem_pio2+0x576>
 800adce:	ed35 7b02 	vldmdb	r5!, {d7}
 800add2:	ed8d 7b00 	vstr	d7, [sp]
 800add6:	ed95 7b02 	vldr	d7, [r5, #8]
 800adda:	e9dd 0100 	ldrd	r0, r1, [sp]
 800adde:	ec53 2b17 	vmov	r2, r3, d7
 800ade2:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ade6:	f7f5 fa49 	bl	800027c <__adddf3>
 800adea:	4602      	mov	r2, r0
 800adec:	460b      	mov	r3, r1
 800adee:	4606      	mov	r6, r0
 800adf0:	460f      	mov	r7, r1
 800adf2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800adf6:	f7f5 fa3f 	bl	8000278 <__aeabi_dsub>
 800adfa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800adfe:	f7f5 fa3d 	bl	800027c <__adddf3>
 800ae02:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ae06:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800ae0a:	e9c5 6700 	strd	r6, r7, [r5]
 800ae0e:	e771      	b.n	800acf4 <__kernel_rem_pio2+0x504>
 800ae10:	ed34 7b02 	vldmdb	r4!, {d7}
 800ae14:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800ae18:	ec51 0b17 	vmov	r0, r1, d7
 800ae1c:	4652      	mov	r2, sl
 800ae1e:	465b      	mov	r3, fp
 800ae20:	ed8d 7b00 	vstr	d7, [sp]
 800ae24:	f7f5 fa2a 	bl	800027c <__adddf3>
 800ae28:	4602      	mov	r2, r0
 800ae2a:	460b      	mov	r3, r1
 800ae2c:	4606      	mov	r6, r0
 800ae2e:	460f      	mov	r7, r1
 800ae30:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ae34:	f7f5 fa20 	bl	8000278 <__aeabi_dsub>
 800ae38:	4652      	mov	r2, sl
 800ae3a:	465b      	mov	r3, fp
 800ae3c:	f7f5 fa1e 	bl	800027c <__adddf3>
 800ae40:	3d01      	subs	r5, #1
 800ae42:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ae46:	e9c4 6700 	strd	r6, r7, [r4]
 800ae4a:	e757      	b.n	800acfc <__kernel_rem_pio2+0x50c>
 800ae4c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ae50:	f7f5 fa14 	bl	800027c <__adddf3>
 800ae54:	f108 38ff 	add.w	r8, r8, #4294967295
 800ae58:	e758      	b.n	800ad0c <__kernel_rem_pio2+0x51c>
 800ae5a:	bf00      	nop
 800ae5c:	f3af 8000 	nop.w
	...
 800ae68:	41700000 	.word	0x41700000
 800ae6c:	3e700000 	.word	0x3e700000
 800ae70:	9b04      	ldr	r3, [sp, #16]
 800ae72:	9a04      	ldr	r2, [sp, #16]
 800ae74:	601d      	str	r5, [r3, #0]
 800ae76:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800ae7a:	605c      	str	r4, [r3, #4]
 800ae7c:	609f      	str	r7, [r3, #8]
 800ae7e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800ae82:	60d3      	str	r3, [r2, #12]
 800ae84:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ae88:	6110      	str	r0, [r2, #16]
 800ae8a:	6153      	str	r3, [r2, #20]
 800ae8c:	e71d      	b.n	800acca <__kernel_rem_pio2+0x4da>
 800ae8e:	bf00      	nop

0800ae90 <scalbn>:
 800ae90:	b570      	push	{r4, r5, r6, lr}
 800ae92:	ec55 4b10 	vmov	r4, r5, d0
 800ae96:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800ae9a:	4606      	mov	r6, r0
 800ae9c:	462b      	mov	r3, r5
 800ae9e:	b991      	cbnz	r1, 800aec6 <scalbn+0x36>
 800aea0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800aea4:	4323      	orrs	r3, r4
 800aea6:	d03b      	beq.n	800af20 <scalbn+0x90>
 800aea8:	4b33      	ldr	r3, [pc, #204]	@ (800af78 <scalbn+0xe8>)
 800aeaa:	4620      	mov	r0, r4
 800aeac:	4629      	mov	r1, r5
 800aeae:	2200      	movs	r2, #0
 800aeb0:	f7f5 fb9a 	bl	80005e8 <__aeabi_dmul>
 800aeb4:	4b31      	ldr	r3, [pc, #196]	@ (800af7c <scalbn+0xec>)
 800aeb6:	429e      	cmp	r6, r3
 800aeb8:	4604      	mov	r4, r0
 800aeba:	460d      	mov	r5, r1
 800aebc:	da0f      	bge.n	800aede <scalbn+0x4e>
 800aebe:	a326      	add	r3, pc, #152	@ (adr r3, 800af58 <scalbn+0xc8>)
 800aec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aec4:	e01e      	b.n	800af04 <scalbn+0x74>
 800aec6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800aeca:	4291      	cmp	r1, r2
 800aecc:	d10b      	bne.n	800aee6 <scalbn+0x56>
 800aece:	4622      	mov	r2, r4
 800aed0:	4620      	mov	r0, r4
 800aed2:	4629      	mov	r1, r5
 800aed4:	f7f5 f9d2 	bl	800027c <__adddf3>
 800aed8:	4604      	mov	r4, r0
 800aeda:	460d      	mov	r5, r1
 800aedc:	e020      	b.n	800af20 <scalbn+0x90>
 800aede:	460b      	mov	r3, r1
 800aee0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800aee4:	3936      	subs	r1, #54	@ 0x36
 800aee6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800aeea:	4296      	cmp	r6, r2
 800aeec:	dd0d      	ble.n	800af0a <scalbn+0x7a>
 800aeee:	2d00      	cmp	r5, #0
 800aef0:	a11b      	add	r1, pc, #108	@ (adr r1, 800af60 <scalbn+0xd0>)
 800aef2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aef6:	da02      	bge.n	800aefe <scalbn+0x6e>
 800aef8:	a11b      	add	r1, pc, #108	@ (adr r1, 800af68 <scalbn+0xd8>)
 800aefa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aefe:	a318      	add	r3, pc, #96	@ (adr r3, 800af60 <scalbn+0xd0>)
 800af00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af04:	f7f5 fb70 	bl	80005e8 <__aeabi_dmul>
 800af08:	e7e6      	b.n	800aed8 <scalbn+0x48>
 800af0a:	1872      	adds	r2, r6, r1
 800af0c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800af10:	428a      	cmp	r2, r1
 800af12:	dcec      	bgt.n	800aeee <scalbn+0x5e>
 800af14:	2a00      	cmp	r2, #0
 800af16:	dd06      	ble.n	800af26 <scalbn+0x96>
 800af18:	f36f 531e 	bfc	r3, #20, #11
 800af1c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800af20:	ec45 4b10 	vmov	d0, r4, r5
 800af24:	bd70      	pop	{r4, r5, r6, pc}
 800af26:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800af2a:	da08      	bge.n	800af3e <scalbn+0xae>
 800af2c:	2d00      	cmp	r5, #0
 800af2e:	a10a      	add	r1, pc, #40	@ (adr r1, 800af58 <scalbn+0xc8>)
 800af30:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af34:	dac3      	bge.n	800aebe <scalbn+0x2e>
 800af36:	a10e      	add	r1, pc, #56	@ (adr r1, 800af70 <scalbn+0xe0>)
 800af38:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af3c:	e7bf      	b.n	800aebe <scalbn+0x2e>
 800af3e:	3236      	adds	r2, #54	@ 0x36
 800af40:	f36f 531e 	bfc	r3, #20, #11
 800af44:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800af48:	4620      	mov	r0, r4
 800af4a:	4b0d      	ldr	r3, [pc, #52]	@ (800af80 <scalbn+0xf0>)
 800af4c:	4629      	mov	r1, r5
 800af4e:	2200      	movs	r2, #0
 800af50:	e7d8      	b.n	800af04 <scalbn+0x74>
 800af52:	bf00      	nop
 800af54:	f3af 8000 	nop.w
 800af58:	c2f8f359 	.word	0xc2f8f359
 800af5c:	01a56e1f 	.word	0x01a56e1f
 800af60:	8800759c 	.word	0x8800759c
 800af64:	7e37e43c 	.word	0x7e37e43c
 800af68:	8800759c 	.word	0x8800759c
 800af6c:	fe37e43c 	.word	0xfe37e43c
 800af70:	c2f8f359 	.word	0xc2f8f359
 800af74:	81a56e1f 	.word	0x81a56e1f
 800af78:	43500000 	.word	0x43500000
 800af7c:	ffff3cb0 	.word	0xffff3cb0
 800af80:	3c900000 	.word	0x3c900000
 800af84:	00000000 	.word	0x00000000

0800af88 <floor>:
 800af88:	ec51 0b10 	vmov	r0, r1, d0
 800af8c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800af90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af94:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800af98:	2e13      	cmp	r6, #19
 800af9a:	460c      	mov	r4, r1
 800af9c:	4605      	mov	r5, r0
 800af9e:	4680      	mov	r8, r0
 800afa0:	dc34      	bgt.n	800b00c <floor+0x84>
 800afa2:	2e00      	cmp	r6, #0
 800afa4:	da17      	bge.n	800afd6 <floor+0x4e>
 800afa6:	a332      	add	r3, pc, #200	@ (adr r3, 800b070 <floor+0xe8>)
 800afa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afac:	f7f5 f966 	bl	800027c <__adddf3>
 800afb0:	2200      	movs	r2, #0
 800afb2:	2300      	movs	r3, #0
 800afb4:	f7f5 fda8 	bl	8000b08 <__aeabi_dcmpgt>
 800afb8:	b150      	cbz	r0, 800afd0 <floor+0x48>
 800afba:	2c00      	cmp	r4, #0
 800afbc:	da55      	bge.n	800b06a <floor+0xe2>
 800afbe:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800afc2:	432c      	orrs	r4, r5
 800afc4:	2500      	movs	r5, #0
 800afc6:	42ac      	cmp	r4, r5
 800afc8:	4c2b      	ldr	r4, [pc, #172]	@ (800b078 <floor+0xf0>)
 800afca:	bf08      	it	eq
 800afcc:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800afd0:	4621      	mov	r1, r4
 800afd2:	4628      	mov	r0, r5
 800afd4:	e023      	b.n	800b01e <floor+0x96>
 800afd6:	4f29      	ldr	r7, [pc, #164]	@ (800b07c <floor+0xf4>)
 800afd8:	4137      	asrs	r7, r6
 800afda:	ea01 0307 	and.w	r3, r1, r7
 800afde:	4303      	orrs	r3, r0
 800afe0:	d01d      	beq.n	800b01e <floor+0x96>
 800afe2:	a323      	add	r3, pc, #140	@ (adr r3, 800b070 <floor+0xe8>)
 800afe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afe8:	f7f5 f948 	bl	800027c <__adddf3>
 800afec:	2200      	movs	r2, #0
 800afee:	2300      	movs	r3, #0
 800aff0:	f7f5 fd8a 	bl	8000b08 <__aeabi_dcmpgt>
 800aff4:	2800      	cmp	r0, #0
 800aff6:	d0eb      	beq.n	800afd0 <floor+0x48>
 800aff8:	2c00      	cmp	r4, #0
 800affa:	bfbe      	ittt	lt
 800affc:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800b000:	4133      	asrlt	r3, r6
 800b002:	18e4      	addlt	r4, r4, r3
 800b004:	ea24 0407 	bic.w	r4, r4, r7
 800b008:	2500      	movs	r5, #0
 800b00a:	e7e1      	b.n	800afd0 <floor+0x48>
 800b00c:	2e33      	cmp	r6, #51	@ 0x33
 800b00e:	dd0a      	ble.n	800b026 <floor+0x9e>
 800b010:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800b014:	d103      	bne.n	800b01e <floor+0x96>
 800b016:	4602      	mov	r2, r0
 800b018:	460b      	mov	r3, r1
 800b01a:	f7f5 f92f 	bl	800027c <__adddf3>
 800b01e:	ec41 0b10 	vmov	d0, r0, r1
 800b022:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b026:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800b02a:	f04f 37ff 	mov.w	r7, #4294967295
 800b02e:	40df      	lsrs	r7, r3
 800b030:	4207      	tst	r7, r0
 800b032:	d0f4      	beq.n	800b01e <floor+0x96>
 800b034:	a30e      	add	r3, pc, #56	@ (adr r3, 800b070 <floor+0xe8>)
 800b036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b03a:	f7f5 f91f 	bl	800027c <__adddf3>
 800b03e:	2200      	movs	r2, #0
 800b040:	2300      	movs	r3, #0
 800b042:	f7f5 fd61 	bl	8000b08 <__aeabi_dcmpgt>
 800b046:	2800      	cmp	r0, #0
 800b048:	d0c2      	beq.n	800afd0 <floor+0x48>
 800b04a:	2c00      	cmp	r4, #0
 800b04c:	da0a      	bge.n	800b064 <floor+0xdc>
 800b04e:	2e14      	cmp	r6, #20
 800b050:	d101      	bne.n	800b056 <floor+0xce>
 800b052:	3401      	adds	r4, #1
 800b054:	e006      	b.n	800b064 <floor+0xdc>
 800b056:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800b05a:	2301      	movs	r3, #1
 800b05c:	40b3      	lsls	r3, r6
 800b05e:	441d      	add	r5, r3
 800b060:	4545      	cmp	r5, r8
 800b062:	d3f6      	bcc.n	800b052 <floor+0xca>
 800b064:	ea25 0507 	bic.w	r5, r5, r7
 800b068:	e7b2      	b.n	800afd0 <floor+0x48>
 800b06a:	2500      	movs	r5, #0
 800b06c:	462c      	mov	r4, r5
 800b06e:	e7af      	b.n	800afd0 <floor+0x48>
 800b070:	8800759c 	.word	0x8800759c
 800b074:	7e37e43c 	.word	0x7e37e43c
 800b078:	bff00000 	.word	0xbff00000
 800b07c:	000fffff 	.word	0x000fffff

0800b080 <_init>:
 800b080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b082:	bf00      	nop
 800b084:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b086:	bc08      	pop	{r3}
 800b088:	469e      	mov	lr, r3
 800b08a:	4770      	bx	lr

0800b08c <_fini>:
 800b08c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b08e:	bf00      	nop
 800b090:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b092:	bc08      	pop	{r3}
 800b094:	469e      	mov	lr, r3
 800b096:	4770      	bx	lr
