// Seed: 3121093973
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_2.id_2 = 0;
  wire id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd8
) (
    id_1,
    _id_2
);
  input wire _id_2;
  output wire id_1;
  logic [7:0] id_3;
  initial
    forever begin : LABEL_0
      id_3[1<~id_2] <= -1;
    end
  wire [-1 : id_2] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1
  );
endmodule
module module_2 (
    output tri0 id_0,
    input tri id_1,
    input supply0 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
