INFO:sim:172 - Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
Applying current project options...
Finished applying current project options.
Customizing IP...
Release 14.5 - Xilinx CORE Generator IP GUI Launcher P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
WARNING:sim:89 - A core named <chipscope_icon_daq> already exists in the output
   directory. Output products for this core may be overwritten.
Configuring files for chipscope_icon_daq root...
Gathering HDL files for chipscope_icon_daq root...
Creating XST project for chipscope_icon_daq...
Creating XST script file for chipscope_icon_daq...
Creating XST instantiation file for chipscope_icon_daq...
Running XST for chipscope_icon_daq...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Generating VHDL wrapper
Not generating Verilog wrapper
Creating ISE instantiation template for chipscope_icon_daq...
Skipping Verilog instantiation template for chipscope_icon_daq...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'chipscope_icon_daq'...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_icon_daq.xco
XMDF file found: chipscope_icon_daq_xmdf.tcl
Adding C:/work/SSD/code/ssd/FPGA/RDO/ipcore_dir/tmp/_cg/chipscope_icon_daq.asy
-view all -origin_type imported
Adding C:/work/SSD/code/ssd/FPGA/RDO/ipcore_dir/tmp/_cg/chipscope_icon_daq.ngc
-view all -origin_type created
Checking file
"C:/work/SSD/code/ssd/FPGA/RDO/ipcore_dir/tmp/_cg/chipscope_icon_daq.ngc" for
project device match ...
File "C:/work/SSD/code/ssd/FPGA/RDO/ipcore_dir/tmp/_cg/chipscope_icon_daq.ngc"
device information matches project device.
Adding C:/work/SSD/code/ssd/FPGA/RDO/ipcore_dir/tmp/_cg/chipscope_icon_daq.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/work/SSD/code/ssd/FPGA/RDO/ipcore_dir/tmp/_cg/chipscope_icon_daq.vhd"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/work/SSD/code/ssd/FPGA/RDO/ipcore_dir/tmp/_cg/chipscope_icon_daq.vho
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_icon_daq"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'chipscope_icon_daq'.
