instruction_memory.v,verilog,xil_defaultlib,../../../../kgp_risc.gen/sources_1/ip/instruction_memory_1/sim/instruction_memory.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
