Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 29 13:05:19 2021
| Host         : DESKTOP-D7FT5L0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file project_reti_logiche_timing_summary_routed.rpt -pb project_reti_logiche_timing_summary_routed.pb -rpx project_reti_logiche_timing_summary_routed.rpx -warn_on_violation
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     91.572        0.000                      0                  212        0.166        0.000                      0                  212       49.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              91.572        0.000                      0                  146        0.166        0.000                      0                  146       49.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock              clock                   96.467        0.000                      0                   66        0.383        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       91.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.572ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        8.430ns  (logic 3.138ns (37.225%)  route 5.292ns (62.775%))
  Logic Levels:           10  (CARRY4=5 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 104.717 - 100.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.845     5.083    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y135         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.526     7.127    DATAPATH0/N_COL_REG/A[4]
    SLICE_X2Y136         LUT6 (Prop_lut6_I5_O)        0.124     7.251 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           1.096     8.347    DATAPATH0/N_COL_REG/data_reg[6]_0[1]
    SLICE_X5Y135         LUT6 (Prop_lut6_I0_O)        0.124     8.471 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.471    DATAPATH0/N_COL_REG_n_37
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.021 r  DATAPATH0/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.021    DATAPATH0/multOp__0_carry__0_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.355 r  DATAPATH0/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.974    10.329    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5_0[1]
    SLICE_X6Y136         LUT4 (Prop_lut4_I2_O)        0.303    10.632 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_10/O
                         net (fo=2, routed)           0.884    11.516    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_10_n_0
    SLICE_X4Y134         LUT4 (Prop_lut4_I1_O)        0.120    11.636 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, routed)           0.811    12.448    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
    SLICE_X4Y134         LUT5 (Prop_lut5_I0_O)        0.327    12.775 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.775    DATAPATH0/N_COL_REG_n_48
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.176 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.176    DATAPATH0/multOp__60_carry__0_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.290 r  DATAPATH0/multOp__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.290    DATAPATH0/multOp__60_carry__1_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.513 r  DATAPATH0/multOp__60_carry__2/O[0]
                         net (fo=1, routed)           0.000    13.513    DATAPATH0/SIZE_REG/D[14]
    SLICE_X4Y136         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.726   104.717    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y136         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[15]/C
                         clock pessimism              0.340   105.058    
                         clock uncertainty           -0.035   105.022    
    SLICE_X4Y136         FDCE (Setup_fdce_C_D)        0.062   105.084    DATAPATH0/SIZE_REG/data_reg[15]
  -------------------------------------------------------------------
                         required time                        105.084    
                         arrival time                         -13.513    
  -------------------------------------------------------------------
                         slack                                 91.572    

Slack (MET) :             91.575ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 3.135ns (37.203%)  route 5.292ns (62.797%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 104.717 - 100.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.845     5.083    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y135         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.526     7.127    DATAPATH0/N_COL_REG/A[4]
    SLICE_X2Y136         LUT6 (Prop_lut6_I5_O)        0.124     7.251 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           1.096     8.347    DATAPATH0/N_COL_REG/data_reg[6]_0[1]
    SLICE_X5Y135         LUT6 (Prop_lut6_I0_O)        0.124     8.471 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.471    DATAPATH0/N_COL_REG_n_37
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.021 r  DATAPATH0/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.021    DATAPATH0/multOp__0_carry__0_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.355 r  DATAPATH0/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.974    10.329    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5_0[1]
    SLICE_X6Y136         LUT4 (Prop_lut4_I2_O)        0.303    10.632 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_10/O
                         net (fo=2, routed)           0.884    11.516    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_10_n_0
    SLICE_X4Y134         LUT4 (Prop_lut4_I1_O)        0.120    11.636 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, routed)           0.811    12.448    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
    SLICE_X4Y134         LUT5 (Prop_lut5_I0_O)        0.327    12.775 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.775    DATAPATH0/N_COL_REG_n_48
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.176 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.176    DATAPATH0/multOp__60_carry__0_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.510 r  DATAPATH0/multOp__60_carry__1/O[1]
                         net (fo=1, routed)           0.000    13.510    DATAPATH0/SIZE_REG/D[11]
    SLICE_X4Y135         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.726   104.717    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y135         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[12]/C
                         clock pessimism              0.340   105.058    
                         clock uncertainty           -0.035   105.022    
    SLICE_X4Y135         FDCE (Setup_fdce_C_D)        0.062   105.084    DATAPATH0/SIZE_REG/data_reg[12]
  -------------------------------------------------------------------
                         required time                        105.084    
                         arrival time                         -13.510    
  -------------------------------------------------------------------
                         slack                                 91.575    

Slack (MET) :             91.596ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        8.406ns  (logic 3.114ns (37.046%)  route 5.292ns (62.954%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 104.717 - 100.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.845     5.083    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y135         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.526     7.127    DATAPATH0/N_COL_REG/A[4]
    SLICE_X2Y136         LUT6 (Prop_lut6_I5_O)        0.124     7.251 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           1.096     8.347    DATAPATH0/N_COL_REG/data_reg[6]_0[1]
    SLICE_X5Y135         LUT6 (Prop_lut6_I0_O)        0.124     8.471 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.471    DATAPATH0/N_COL_REG_n_37
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.021 r  DATAPATH0/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.021    DATAPATH0/multOp__0_carry__0_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.355 r  DATAPATH0/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.974    10.329    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5_0[1]
    SLICE_X6Y136         LUT4 (Prop_lut4_I2_O)        0.303    10.632 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_10/O
                         net (fo=2, routed)           0.884    11.516    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_10_n_0
    SLICE_X4Y134         LUT4 (Prop_lut4_I1_O)        0.120    11.636 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, routed)           0.811    12.448    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
    SLICE_X4Y134         LUT5 (Prop_lut5_I0_O)        0.327    12.775 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.775    DATAPATH0/N_COL_REG_n_48
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.176 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.176    DATAPATH0/multOp__60_carry__0_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.489 r  DATAPATH0/multOp__60_carry__1/O[3]
                         net (fo=1, routed)           0.000    13.489    DATAPATH0/SIZE_REG/D[13]
    SLICE_X4Y135         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.726   104.717    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y135         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[14]/C
                         clock pessimism              0.340   105.058    
                         clock uncertainty           -0.035   105.022    
    SLICE_X4Y135         FDCE (Setup_fdce_C_D)        0.062   105.084    DATAPATH0/SIZE_REG/data_reg[14]
  -------------------------------------------------------------------
                         required time                        105.084    
                         arrival time                         -13.489    
  -------------------------------------------------------------------
                         slack                                 91.596    

Slack (MET) :             91.670ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        8.332ns  (logic 3.040ns (36.487%)  route 5.292ns (63.513%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 104.717 - 100.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.845     5.083    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y135         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.526     7.127    DATAPATH0/N_COL_REG/A[4]
    SLICE_X2Y136         LUT6 (Prop_lut6_I5_O)        0.124     7.251 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           1.096     8.347    DATAPATH0/N_COL_REG/data_reg[6]_0[1]
    SLICE_X5Y135         LUT6 (Prop_lut6_I0_O)        0.124     8.471 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.471    DATAPATH0/N_COL_REG_n_37
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.021 r  DATAPATH0/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.021    DATAPATH0/multOp__0_carry__0_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.355 r  DATAPATH0/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.974    10.329    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5_0[1]
    SLICE_X6Y136         LUT4 (Prop_lut4_I2_O)        0.303    10.632 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_10/O
                         net (fo=2, routed)           0.884    11.516    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_10_n_0
    SLICE_X4Y134         LUT4 (Prop_lut4_I1_O)        0.120    11.636 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, routed)           0.811    12.448    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
    SLICE_X4Y134         LUT5 (Prop_lut5_I0_O)        0.327    12.775 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.775    DATAPATH0/N_COL_REG_n_48
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.176 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.176    DATAPATH0/multOp__60_carry__0_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.415 r  DATAPATH0/multOp__60_carry__1/O[2]
                         net (fo=1, routed)           0.000    13.415    DATAPATH0/SIZE_REG/D[12]
    SLICE_X4Y135         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.726   104.717    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y135         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[13]/C
                         clock pessimism              0.340   105.058    
                         clock uncertainty           -0.035   105.022    
    SLICE_X4Y135         FDCE (Setup_fdce_C_D)        0.062   105.084    DATAPATH0/SIZE_REG/data_reg[13]
  -------------------------------------------------------------------
                         required time                        105.084    
                         arrival time                         -13.415    
  -------------------------------------------------------------------
                         slack                                 91.670    

Slack (MET) :             91.686ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        8.316ns  (logic 3.024ns (36.364%)  route 5.292ns (63.636%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 104.717 - 100.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.845     5.083    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y135         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.526     7.127    DATAPATH0/N_COL_REG/A[4]
    SLICE_X2Y136         LUT6 (Prop_lut6_I5_O)        0.124     7.251 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           1.096     8.347    DATAPATH0/N_COL_REG/data_reg[6]_0[1]
    SLICE_X5Y135         LUT6 (Prop_lut6_I0_O)        0.124     8.471 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.471    DATAPATH0/N_COL_REG_n_37
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.021 r  DATAPATH0/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.021    DATAPATH0/multOp__0_carry__0_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.355 r  DATAPATH0/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.974    10.329    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5_0[1]
    SLICE_X6Y136         LUT4 (Prop_lut4_I2_O)        0.303    10.632 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_10/O
                         net (fo=2, routed)           0.884    11.516    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_10_n_0
    SLICE_X4Y134         LUT4 (Prop_lut4_I1_O)        0.120    11.636 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, routed)           0.811    12.448    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
    SLICE_X4Y134         LUT5 (Prop_lut5_I0_O)        0.327    12.775 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.775    DATAPATH0/N_COL_REG_n_48
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.176 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.176    DATAPATH0/multOp__60_carry__0_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.399 r  DATAPATH0/multOp__60_carry__1/O[0]
                         net (fo=1, routed)           0.000    13.399    DATAPATH0/SIZE_REG/D[10]
    SLICE_X4Y135         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.726   104.717    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y135         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[11]/C
                         clock pessimism              0.340   105.058    
                         clock uncertainty           -0.035   105.022    
    SLICE_X4Y135         FDCE (Setup_fdce_C_D)        0.062   105.084    DATAPATH0/SIZE_REG/data_reg[11]
  -------------------------------------------------------------------
                         required time                        105.084    
                         arrival time                         -13.399    
  -------------------------------------------------------------------
                         slack                                 91.686    

Slack (MET) :             92.061ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.940ns  (logic 2.648ns (33.351%)  route 5.292ns (66.649%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 104.716 - 100.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.845     5.083    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y135         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.526     7.127    DATAPATH0/N_COL_REG/A[4]
    SLICE_X2Y136         LUT6 (Prop_lut6_I5_O)        0.124     7.251 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           1.096     8.347    DATAPATH0/N_COL_REG/data_reg[6]_0[1]
    SLICE_X5Y135         LUT6 (Prop_lut6_I0_O)        0.124     8.471 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.471    DATAPATH0/N_COL_REG_n_37
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.021 r  DATAPATH0/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.021    DATAPATH0/multOp__0_carry__0_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.355 r  DATAPATH0/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.974    10.329    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5_0[1]
    SLICE_X6Y136         LUT4 (Prop_lut4_I2_O)        0.303    10.632 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_10/O
                         net (fo=2, routed)           0.884    11.516    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_10_n_0
    SLICE_X4Y134         LUT4 (Prop_lut4_I1_O)        0.120    11.636 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, routed)           0.811    12.448    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
    SLICE_X4Y134         LUT5 (Prop_lut5_I0_O)        0.327    12.775 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.775    DATAPATH0/N_COL_REG_n_48
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.023 r  DATAPATH0/multOp__60_carry__0/O[3]
                         net (fo=1, routed)           0.000    13.023    DATAPATH0/SIZE_REG/D[9]
    SLICE_X4Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725   104.716    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[10]/C
                         clock pessimism              0.340   105.057    
                         clock uncertainty           -0.035   105.021    
    SLICE_X4Y134         FDCE (Setup_fdce_C_D)        0.062   105.083    DATAPATH0/SIZE_REG/data_reg[10]
  -------------------------------------------------------------------
                         required time                        105.083    
                         arrival time                         -13.023    
  -------------------------------------------------------------------
                         slack                                 92.061    

Slack (MET) :             92.733ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.267ns  (logic 2.333ns (32.102%)  route 4.934ns (67.898%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 104.716 - 100.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.845     5.083    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y135         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.526     7.127    DATAPATH0/N_COL_REG/A[4]
    SLICE_X2Y136         LUT6 (Prop_lut6_I5_O)        0.124     7.251 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           1.096     8.347    DATAPATH0/N_COL_REG/data_reg[6]_0[1]
    SLICE_X5Y135         LUT6 (Prop_lut6_I0_O)        0.124     8.471 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.471    DATAPATH0/N_COL_REG_n_37
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.021 r  DATAPATH0/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.021    DATAPATH0/multOp__0_carry__0_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.243 r  DATAPATH0/multOp__0_carry__1/O[0]
                         net (fo=3, routed)           0.959    10.202    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5_0[0]
    SLICE_X6Y134         LUT4 (Prop_lut4_I2_O)        0.299    10.501 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_11/O
                         net (fo=2, routed)           0.314    10.814    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_11_n_0
    SLICE_X6Y133         LUT6 (Prop_lut6_I5_O)        0.124    10.938 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_2/O
                         net (fo=2, routed)           1.040    11.978    DATAPATH0/N_COL_REG/data_reg[3]_1[2]
    SLICE_X4Y134         LUT5 (Prop_lut5_I4_O)        0.124    12.102 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.102    DATAPATH0/N_COL_REG_n_49
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    12.350 r  DATAPATH0/multOp__60_carry__0/O[2]
                         net (fo=1, routed)           0.000    12.350    DATAPATH0/SIZE_REG/D[8]
    SLICE_X4Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725   104.716    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[9]/C
                         clock pessimism              0.340   105.057    
                         clock uncertainty           -0.035   105.021    
    SLICE_X4Y134         FDCE (Setup_fdce_C_D)        0.062   105.083    DATAPATH0/SIZE_REG/data_reg[9]
  -------------------------------------------------------------------
                         required time                        105.083    
                         arrival time                         -12.350    
  -------------------------------------------------------------------
                         slack                                 92.733    

Slack (MET) :             93.808ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        6.192ns  (logic 2.188ns (35.333%)  route 4.004ns (64.667%))
  Logic Levels:           7  (CARRY4=3 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 104.716 - 100.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.845     5.083    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y135         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.526     7.127    DATAPATH0/N_COL_REG/A[4]
    SLICE_X2Y136         LUT6 (Prop_lut6_I5_O)        0.124     7.251 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           1.096     8.347    DATAPATH0/N_COL_REG/data_reg[6]_0[1]
    SLICE_X5Y135         LUT6 (Prop_lut6_I0_O)        0.124     8.471 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.471    DATAPATH0/N_COL_REG_n_37
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.021 r  DATAPATH0/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.021    DATAPATH0/multOp__0_carry__0_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.243 r  DATAPATH0/multOp__0_carry__1/O[0]
                         net (fo=3, routed)           1.091    10.334    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5_0[0]
    SLICE_X6Y134         LUT6 (Prop_lut6_I2_O)        0.299    10.633 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_14/O
                         net (fo=1, routed)           0.291    10.924    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_14_n_0
    SLICE_X4Y134         LUT6 (Prop_lut6_I0_O)        0.124    11.048 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.048    DATAPATH0/N_COL_REG_n_50
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.275 r  DATAPATH0/multOp__60_carry__0/O[1]
                         net (fo=1, routed)           0.000    11.275    DATAPATH0/SIZE_REG/D[7]
    SLICE_X4Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725   104.716    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[8]/C
                         clock pessimism              0.340   105.057    
                         clock uncertainty           -0.035   105.021    
    SLICE_X4Y134         FDCE (Setup_fdce_C_D)        0.062   105.083    DATAPATH0/SIZE_REG/data_reg[8]
  -------------------------------------------------------------------
                         required time                        105.083    
                         arrival time                         -11.275    
  -------------------------------------------------------------------
                         slack                                 93.808    

Slack (MET) :             94.016ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 2.083ns (34.807%)  route 3.901ns (65.193%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 104.716 - 100.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.845     5.083    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y135         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.526     7.127    DATAPATH0/N_COL_REG/A[4]
    SLICE_X2Y136         LUT6 (Prop_lut6_I5_O)        0.124     7.251 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           1.096     8.347    DATAPATH0/N_COL_REG/data_reg[6]_0[1]
    SLICE_X5Y135         LUT6 (Prop_lut6_I0_O)        0.124     8.471 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.471    DATAPATH0/N_COL_REG_n_37
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.111 r  DATAPATH0/multOp__0_carry__0/O[3]
                         net (fo=2, routed)           0.338     9.449    DATAPATH0/N_COL_REG/data_reg[10][1]
    SLICE_X6Y134         LUT4 (Prop_lut4_I2_O)        0.306     9.755 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_4/O
                         net (fo=2, routed)           0.941    10.696    DATAPATH0/N_COL_REG/data_reg[3]_1[0]
    SLICE_X4Y134         LUT5 (Prop_lut5_I0_O)        0.124    10.820 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.820    DATAPATH0/N_COL_REG_n_51
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.067 r  DATAPATH0/multOp__60_carry__0/O[0]
                         net (fo=1, routed)           0.000    11.067    DATAPATH0/SIZE_REG/D[6]
    SLICE_X4Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725   104.716    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[7]/C
                         clock pessimism              0.340   105.057    
                         clock uncertainty           -0.035   105.021    
    SLICE_X4Y134         FDCE (Setup_fdce_C_D)        0.062   105.083    DATAPATH0/SIZE_REG/data_reg[7]
  -------------------------------------------------------------------
                         required time                        105.083    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                 94.016    

Slack (MET) :             94.547ns  (required time - arrival time)
  Source:                 DATAPATH0/MAX_VALUE_REG/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SHIFT_MULT_REG/data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 2.011ns (36.772%)  route 3.458ns (63.228%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 104.720 - 100.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.849     5.087    DATAPATH0/MAX_VALUE_REG/CLK
    SLICE_X0Y139         FDCE                                         r  DATAPATH0/MAX_VALUE_REG/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDCE (Prop_fdce_C_Q)         0.419     5.506 r  DATAPATH0/MAX_VALUE_REG/data_reg[1]/Q
                         net (fo=5, routed)           1.548     7.053    DATAPATH0/MAX_VALUE_REG/Q[1]
    SLICE_X1Y138         LUT2 (Prop_lut2_I0_O)        0.299     7.352 r  DATAPATH0/MAX_VALUE_REG/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.352    DATAPATH0/MAX_VALUE_REG_n_13
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.902 r  DATAPATH0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.902    DATAPATH0/minusOp_carry_n_0
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.215 f  DATAPATH0/minusOp_carry__0/O[3]
                         net (fo=6, routed)           1.029     9.245    DATAPATH0/MAX_VALUE_REG/delta_value[7]
    SLICE_X3Y138         LUT4 (Prop_lut4_I3_O)        0.306     9.551 r  DATAPATH0/MAX_VALUE_REG/data[8]_i_2/O
                         net (fo=4, routed)           0.881    10.432    DATAPATH0/MAX_VALUE_REG/data[8]_i_2_n_0
    SLICE_X2Y138         LUT5 (Prop_lut5_I4_O)        0.124    10.556 r  DATAPATH0/MAX_VALUE_REG/data[5]_i_1__1/O
                         net (fo=1, routed)           0.000    10.556    DATAPATH0/SHIFT_MULT_REG/D[5]
    SLICE_X2Y138         FDCE                                         r  DATAPATH0/SHIFT_MULT_REG/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.729   104.720    DATAPATH0/SHIFT_MULT_REG/CLK
    SLICE_X2Y138         FDCE                                         r  DATAPATH0/SHIFT_MULT_REG/data_reg[5]/C
                         clock pessimism              0.340   105.061    
                         clock uncertainty           -0.035   105.025    
    SLICE_X2Y138         FDCE (Setup_fdce_C_D)        0.077   105.102    DATAPATH0/SHIFT_MULT_REG/data_reg[5]
  -------------------------------------------------------------------
                         required time                        105.102    
                         arrival time                         -10.556    
  -------------------------------------------------------------------
                         slack                                 94.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DATAPATH0/PHASE_REG/data_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_cur_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.651     1.588    DATAPATH0/PHASE_REG/CLK
    SLICE_X1Y136         FDCE                                         r  DATAPATH0/PHASE_REG/data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y136         FDCE (Prop_fdce_C_Q)         0.141     1.729 r  DATAPATH0/PHASE_REG/data_reg/Q
                         net (fo=2, routed)           0.097     1.826    DATAPATH0/PHASE_REG/data
    SLICE_X0Y136         LUT2 (Prop_lut2_I1_O)        0.048     1.874 r  DATAPATH0/PHASE_REG/FSM_onehot_cur_state[9]_i_1/O
                         net (fo=1, routed)           0.000     1.874    DATAPATH0_n_17
    SLICE_X0Y136         FDRE                                         r  FSM_onehot_cur_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.924     2.113    i_clk_IBUF_BUFG
    SLICE_X0Y136         FDRE                                         r  FSM_onehot_cur_state_reg[9]/C
                         clock pessimism             -0.512     1.601    
    SLICE_X0Y136         FDRE (Hold_fdre_C_D)         0.107     1.708    FSM_onehot_cur_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 DATAPATH0/PHASE_REG/data_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_cur_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.651     1.588    DATAPATH0/PHASE_REG/CLK
    SLICE_X1Y136         FDCE                                         r  DATAPATH0/PHASE_REG/data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y136         FDCE (Prop_fdce_C_Q)         0.141     1.729 f  DATAPATH0/PHASE_REG/data_reg/Q
                         net (fo=2, routed)           0.097     1.826    DATAPATH0/PHASE_REG/data
    SLICE_X0Y136         LUT2 (Prop_lut2_I1_O)        0.045     1.871 r  DATAPATH0/PHASE_REG/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.871    DATAPATH0_n_19
    SLICE_X0Y136         FDRE                                         r  FSM_onehot_cur_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.924     2.113    i_clk_IBUF_BUFG
    SLICE_X0Y136         FDRE                                         r  FSM_onehot_cur_state_reg[7]/C
                         clock pessimism             -0.512     1.601    
    SLICE_X0Y136         FDRE (Hold_fdre_C_D)         0.091     1.692    FSM_onehot_cur_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PHASE_REG/data_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.301%)  route 0.133ns (44.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.652     1.589    i_clk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.164     1.753 r  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=15, routed)          0.133     1.886    DATAPATH0/PHASE_REG/Q[2]
    SLICE_X1Y136         FDCE                                         r  DATAPATH0/PHASE_REG/data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.924     2.113    DATAPATH0/PHASE_REG/CLK
    SLICE_X1Y136         FDCE                                         r  DATAPATH0/PHASE_REG/data_reg/C
                         clock pessimism             -0.510     1.603    
    SLICE_X1Y136         FDCE (Hold_fdce_C_D)         0.070     1.673    DATAPATH0/PHASE_REG/data_reg
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.256ns (72.958%)  route 0.095ns (27.042%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.650     1.587    DATAPATH0/N_COL_REG/CLK
    SLICE_X5Y136         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDCE (Prop_fdce_C_Q)         0.141     1.728 r  DATAPATH0/N_COL_REG/data_reg[6]/Q
                         net (fo=18, routed)          0.095     1.823    DATAPATH0/N_COL_REG/A[6]
    SLICE_X4Y136         LUT4 (Prop_lut4_I1_O)        0.045     1.868 r  DATAPATH0/N_COL_REG/multOp__60_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.868    DATAPATH0/N_COL_REG_n_34
    SLICE_X4Y136         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.938 r  DATAPATH0/multOp__60_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.938    DATAPATH0/SIZE_REG/D[14]
    SLICE_X4Y136         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.923     2.112    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y136         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[15]/C
                         clock pessimism             -0.512     1.600    
    SLICE_X4Y136         FDCE (Hold_fdce_C_D)         0.105     1.705    DATAPATH0/SIZE_REG/data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_cur_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.344%)  route 0.175ns (51.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X2Y135         FDRE                                         r  FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.164     1.752 r  FSM_onehot_cur_state_reg[1]/Q
                         net (fo=3, routed)           0.175     1.927    FSM_onehot_cur_state_reg_n_0_[1]
    SLICE_X2Y135         FDRE                                         r  FSM_onehot_cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.924     2.113    i_clk_IBUF_BUFG
    SLICE_X2Y135         FDRE                                         r  FSM_onehot_cur_state_reg[2]/C
                         clock pessimism             -0.525     1.588    
    SLICE_X2Y135         FDRE (Hold_fdre_C_D)         0.090     1.678    FSM_onehot_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_cur_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.652     1.589    i_clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  FSM_onehot_cur_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141     1.730 r  FSM_onehot_cur_state_reg[10]/Q
                         net (fo=3, routed)           0.170     1.900    o_done_OBUF
    SLICE_X1Y137         LUT2 (Prop_lut2_I0_O)        0.043     1.943 r  FSM_onehot_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.943    FSM_onehot_cur_state[0]_i_1_n_0
    SLICE_X1Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.925     2.114    i_clk_IBUF_BUFG
    SLICE_X1Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
                         clock pessimism             -0.525     1.589    
    SLICE_X1Y137         FDSE (Hold_fdse_C_D)         0.104     1.693    FSM_onehot_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 DATAPATH0/counter/data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/counter/data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.249ns (67.168%)  route 0.122ns (32.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.651     1.588    DATAPATH0/counter/CLK
    SLICE_X1Y135         FDCE                                         r  DATAPATH0/counter/data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDCE (Prop_fdce_C_Q)         0.141     1.729 r  DATAPATH0/counter/data_reg[15]/Q
                         net (fo=3, routed)           0.122     1.851    DATAPATH0/counter/out[1]
    SLICE_X1Y135         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.959 r  DATAPATH0/counter/data_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.959    DATAPATH0/counter/data_reg[12]_i_1_n_4
    SLICE_X1Y135         FDCE                                         r  DATAPATH0/counter/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.924     2.113    DATAPATH0/counter/CLK
    SLICE_X1Y135         FDCE                                         r  DATAPATH0/counter/data_reg[15]/C
                         clock pessimism             -0.525     1.588    
    SLICE_X1Y135         FDCE (Hold_fdce_C_D)         0.105     1.693    DATAPATH0/counter/data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 DATAPATH0/counter/data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/counter/data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.249ns (67.168%)  route 0.122ns (32.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.651     1.588    DATAPATH0/counter/CLK
    SLICE_X1Y134         FDCE                                         r  DATAPATH0/counter/data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDCE (Prop_fdce_C_Q)         0.141     1.729 r  DATAPATH0/counter/data_reg[11]/Q
                         net (fo=3, routed)           0.122     1.851    DATAPATH0/counter/data_reg[11]
    SLICE_X1Y134         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.959 r  DATAPATH0/counter/data_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.959    DATAPATH0/counter/data_reg[8]_i_1_n_4
    SLICE_X1Y134         FDCE                                         r  DATAPATH0/counter/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.923     2.112    DATAPATH0/counter/CLK
    SLICE_X1Y134         FDCE                                         r  DATAPATH0/counter/data_reg[11]/C
                         clock pessimism             -0.524     1.588    
    SLICE_X1Y134         FDCE (Hold_fdce_C_D)         0.105     1.693    DATAPATH0/counter/data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_cur_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.189ns (47.548%)  route 0.208ns (52.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X0Y136         FDRE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=36, routed)          0.208     1.938    DATAPATH0/Q[6]
    SLICE_X1Y137         LUT4 (Prop_lut4_I2_O)        0.048     1.986 r  DATAPATH0/FSM_onehot_cur_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.986    DATAPATH0_n_20
    SLICE_X1Y137         FDRE                                         r  FSM_onehot_cur_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.925     2.114    i_clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  FSM_onehot_cur_state_reg[6]/C
                         clock pessimism             -0.510     1.604    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.107     1.711    FSM_onehot_cur_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 DATAPATH0/counter/data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/counter/data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.491%)  route 0.131ns (34.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.650     1.587    DATAPATH0/counter/CLK
    SLICE_X1Y133         FDCE                                         r  DATAPATH0/counter/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y133         FDCE (Prop_fdce_C_Q)         0.141     1.728 r  DATAPATH0/counter/data_reg[7]/Q
                         net (fo=3, routed)           0.131     1.859    DATAPATH0/counter/data_reg[7]
    SLICE_X1Y133         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.967 r  DATAPATH0/counter/data_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.967    DATAPATH0/counter/data_reg[4]_i_1_n_4
    SLICE_X1Y133         FDCE                                         r  DATAPATH0/counter/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.922     2.111    DATAPATH0/counter/CLK
    SLICE_X1Y133         FDCE                                         r  DATAPATH0/counter/data_reg[7]/C
                         clock pessimism             -0.524     1.587    
    SLICE_X1Y133         FDCE (Hold_fdce_C_D)         0.105     1.692    DATAPATH0/counter/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X2Y139   DATAPATH0/MIN_VALUE_REG/data_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X2Y139   DATAPATH0/MIN_VALUE_REG/data_reg[5]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X2Y139   DATAPATH0/MIN_VALUE_REG/data_reg[6]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X2Y139   DATAPATH0/MIN_VALUE_REG/data_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X7Y134   DATAPATH0/N_COL_REG/data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X7Y134   DATAPATH0/N_COL_REG/data_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X6Y135   DATAPATH0/N_COL_REG/data_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X1Y136   DATAPATH0/PHASE_REG/data_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X3Y138   DATAPATH0/SHIFT_MULT_REG/data_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X2Y139   DATAPATH0/MIN_VALUE_REG/data_reg[4]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X2Y139   DATAPATH0/MIN_VALUE_REG/data_reg[5]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X2Y139   DATAPATH0/MIN_VALUE_REG/data_reg[6]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X2Y139   DATAPATH0/MIN_VALUE_REG/data_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y139   DATAPATH0/MAX_VALUE_REG/data_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y139   DATAPATH0/MAX_VALUE_REG/data_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y139   DATAPATH0/MAX_VALUE_REG/data_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y139   DATAPATH0/MAX_VALUE_REG/data_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y139   DATAPATH0/MAX_VALUE_REG/data_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y139   DATAPATH0/MAX_VALUE_REG/data_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X7Y134   DATAPATH0/N_COL_REG/data_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X7Y134   DATAPATH0/N_COL_REG/data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X1Y136   DATAPATH0/PHASE_REG/data_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X1Y136   DATAPATH0/PHASE_REG/data_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y138   DATAPATH0/SHIFT_MULT_REG/data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y138   DATAPATH0/SHIFT_MULT_REG/data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y138   DATAPATH0/SHIFT_MULT_REG/data_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y138   DATAPATH0/SHIFT_MULT_REG/data_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y138   DATAPATH0/SHIFT_MULT_REG/data_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X2Y138   DATAPATH0/SHIFT_MULT_REG/data_reg[5]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       96.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.467ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/counter/data_reg[4]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.642ns (20.946%)  route 2.423ns (79.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 104.716 - 100.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.847     5.085    i_clk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=15, routed)          1.057     6.660    DATAPATH0/counter/Q[5]
    SLICE_X1Y136         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  DATAPATH0/counter/data[0]_i_3/O
                         net (fo=16, routed)          1.366     8.150    DATAPATH0/counter/counter_rst
    SLICE_X1Y133         FDCE                                         f  DATAPATH0/counter/data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725   104.716    DATAPATH0/counter/CLK
    SLICE_X1Y133         FDCE                                         r  DATAPATH0/counter/data_reg[4]/C
                         clock pessimism              0.340   105.057    
                         clock uncertainty           -0.035   105.021    
    SLICE_X1Y133         FDCE (Recov_fdce_C_CLR)     -0.405   104.616    DATAPATH0/counter/data_reg[4]
  -------------------------------------------------------------------
                         required time                        104.616    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                 96.467    

Slack (MET) :             96.467ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/counter/data_reg[5]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.642ns (20.946%)  route 2.423ns (79.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 104.716 - 100.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.847     5.085    i_clk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=15, routed)          1.057     6.660    DATAPATH0/counter/Q[5]
    SLICE_X1Y136         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  DATAPATH0/counter/data[0]_i_3/O
                         net (fo=16, routed)          1.366     8.150    DATAPATH0/counter/counter_rst
    SLICE_X1Y133         FDCE                                         f  DATAPATH0/counter/data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725   104.716    DATAPATH0/counter/CLK
    SLICE_X1Y133         FDCE                                         r  DATAPATH0/counter/data_reg[5]/C
                         clock pessimism              0.340   105.057    
                         clock uncertainty           -0.035   105.021    
    SLICE_X1Y133         FDCE (Recov_fdce_C_CLR)     -0.405   104.616    DATAPATH0/counter/data_reg[5]
  -------------------------------------------------------------------
                         required time                        104.616    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                 96.467    

Slack (MET) :             96.467ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/counter/data_reg[6]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.642ns (20.946%)  route 2.423ns (79.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 104.716 - 100.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.847     5.085    i_clk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=15, routed)          1.057     6.660    DATAPATH0/counter/Q[5]
    SLICE_X1Y136         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  DATAPATH0/counter/data[0]_i_3/O
                         net (fo=16, routed)          1.366     8.150    DATAPATH0/counter/counter_rst
    SLICE_X1Y133         FDCE                                         f  DATAPATH0/counter/data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725   104.716    DATAPATH0/counter/CLK
    SLICE_X1Y133         FDCE                                         r  DATAPATH0/counter/data_reg[6]/C
                         clock pessimism              0.340   105.057    
                         clock uncertainty           -0.035   105.021    
    SLICE_X1Y133         FDCE (Recov_fdce_C_CLR)     -0.405   104.616    DATAPATH0/counter/data_reg[6]
  -------------------------------------------------------------------
                         required time                        104.616    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                 96.467    

Slack (MET) :             96.467ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/counter/data_reg[7]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.642ns (20.946%)  route 2.423ns (79.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 104.716 - 100.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.847     5.085    i_clk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=15, routed)          1.057     6.660    DATAPATH0/counter/Q[5]
    SLICE_X1Y136         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  DATAPATH0/counter/data[0]_i_3/O
                         net (fo=16, routed)          1.366     8.150    DATAPATH0/counter/counter_rst
    SLICE_X1Y133         FDCE                                         f  DATAPATH0/counter/data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725   104.716    DATAPATH0/counter/CLK
    SLICE_X1Y133         FDCE                                         r  DATAPATH0/counter/data_reg[7]/C
                         clock pessimism              0.340   105.057    
                         clock uncertainty           -0.035   105.021    
    SLICE_X1Y133         FDCE (Recov_fdce_C_CLR)     -0.405   104.616    DATAPATH0/counter/data_reg[7]
  -------------------------------------------------------------------
                         required time                        104.616    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                 96.467    

Slack (MET) :             96.604ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/counter/data_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.642ns (21.936%)  route 2.285ns (78.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 104.715 - 100.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.847     5.085    i_clk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=15, routed)          1.057     6.660    DATAPATH0/counter/Q[5]
    SLICE_X1Y136         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  DATAPATH0/counter/data[0]_i_3/O
                         net (fo=16, routed)          1.228     8.011    DATAPATH0/counter/counter_rst
    SLICE_X1Y132         FDCE                                         f  DATAPATH0/counter/data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.724   104.715    DATAPATH0/counter/CLK
    SLICE_X1Y132         FDCE                                         r  DATAPATH0/counter/data_reg[0]/C
                         clock pessimism              0.340   105.056    
                         clock uncertainty           -0.035   105.020    
    SLICE_X1Y132         FDCE (Recov_fdce_C_CLR)     -0.405   104.615    DATAPATH0/counter/data_reg[0]
  -------------------------------------------------------------------
                         required time                        104.615    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                 96.604    

Slack (MET) :             96.604ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/counter/data_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.642ns (21.936%)  route 2.285ns (78.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 104.715 - 100.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.847     5.085    i_clk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=15, routed)          1.057     6.660    DATAPATH0/counter/Q[5]
    SLICE_X1Y136         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  DATAPATH0/counter/data[0]_i_3/O
                         net (fo=16, routed)          1.228     8.011    DATAPATH0/counter/counter_rst
    SLICE_X1Y132         FDCE                                         f  DATAPATH0/counter/data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.724   104.715    DATAPATH0/counter/CLK
    SLICE_X1Y132         FDCE                                         r  DATAPATH0/counter/data_reg[1]/C
                         clock pessimism              0.340   105.056    
                         clock uncertainty           -0.035   105.020    
    SLICE_X1Y132         FDCE (Recov_fdce_C_CLR)     -0.405   104.615    DATAPATH0/counter/data_reg[1]
  -------------------------------------------------------------------
                         required time                        104.615    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                 96.604    

Slack (MET) :             96.604ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/counter/data_reg[2]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.642ns (21.936%)  route 2.285ns (78.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 104.715 - 100.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.847     5.085    i_clk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=15, routed)          1.057     6.660    DATAPATH0/counter/Q[5]
    SLICE_X1Y136         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  DATAPATH0/counter/data[0]_i_3/O
                         net (fo=16, routed)          1.228     8.011    DATAPATH0/counter/counter_rst
    SLICE_X1Y132         FDCE                                         f  DATAPATH0/counter/data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.724   104.715    DATAPATH0/counter/CLK
    SLICE_X1Y132         FDCE                                         r  DATAPATH0/counter/data_reg[2]/C
                         clock pessimism              0.340   105.056    
                         clock uncertainty           -0.035   105.020    
    SLICE_X1Y132         FDCE (Recov_fdce_C_CLR)     -0.405   104.615    DATAPATH0/counter/data_reg[2]
  -------------------------------------------------------------------
                         required time                        104.615    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                 96.604    

Slack (MET) :             96.604ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/counter/data_reg[3]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.642ns (21.936%)  route 2.285ns (78.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 104.715 - 100.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.847     5.085    i_clk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=15, routed)          1.057     6.660    DATAPATH0/counter/Q[5]
    SLICE_X1Y136         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  DATAPATH0/counter/data[0]_i_3/O
                         net (fo=16, routed)          1.228     8.011    DATAPATH0/counter/counter_rst
    SLICE_X1Y132         FDCE                                         f  DATAPATH0/counter/data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.724   104.715    DATAPATH0/counter/CLK
    SLICE_X1Y132         FDCE                                         r  DATAPATH0/counter/data_reg[3]/C
                         clock pessimism              0.340   105.056    
                         clock uncertainty           -0.035   105.020    
    SLICE_X1Y132         FDCE (Recov_fdce_C_CLR)     -0.405   104.615    DATAPATH0/counter/data_reg[3]
  -------------------------------------------------------------------
                         required time                        104.615    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                 96.604    

Slack (MET) :             96.750ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/counter/data_reg[12]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.642ns (23.066%)  route 2.141ns (76.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.718ns = ( 104.718 - 100.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.847     5.085    i_clk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=15, routed)          1.057     6.660    DATAPATH0/counter/Q[5]
    SLICE_X1Y136         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  DATAPATH0/counter/data[0]_i_3/O
                         net (fo=16, routed)          1.085     7.868    DATAPATH0/counter/counter_rst
    SLICE_X1Y135         FDCE                                         f  DATAPATH0/counter/data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.727   104.718    DATAPATH0/counter/CLK
    SLICE_X1Y135         FDCE                                         r  DATAPATH0/counter/data_reg[12]/C
                         clock pessimism              0.340   105.059    
                         clock uncertainty           -0.035   105.023    
    SLICE_X1Y135         FDCE (Recov_fdce_C_CLR)     -0.405   104.618    DATAPATH0/counter/data_reg[12]
  -------------------------------------------------------------------
                         required time                        104.618    
                         arrival time                          -7.868    
  -------------------------------------------------------------------
                         slack                                 96.750    

Slack (MET) :             96.750ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/counter/data_reg[13]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.642ns (23.066%)  route 2.141ns (76.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.718ns = ( 104.718 - 100.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.847     5.085    i_clk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=15, routed)          1.057     6.660    DATAPATH0/counter/Q[5]
    SLICE_X1Y136         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  DATAPATH0/counter/data[0]_i_3/O
                         net (fo=16, routed)          1.085     7.868    DATAPATH0/counter/counter_rst
    SLICE_X1Y135         FDCE                                         f  DATAPATH0/counter/data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.727   104.718    DATAPATH0/counter/CLK
    SLICE_X1Y135         FDCE                                         r  DATAPATH0/counter/data_reg[13]/C
                         clock pessimism              0.340   105.059    
                         clock uncertainty           -0.035   105.023    
    SLICE_X1Y135         FDCE (Recov_fdce_C_CLR)     -0.405   104.618    DATAPATH0/counter/data_reg[13]
  -------------------------------------------------------------------
                         required time                        104.618    
                         arrival time                          -7.868    
  -------------------------------------------------------------------
                         slack                                 96.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PHASE_REG/data_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.212%)  route 0.164ns (53.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.652     1.589    i_clk_IBUF_BUFG
    SLICE_X1Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDSE (Prop_fdse_C_Q)         0.141     1.730 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.164     1.894    DATAPATH0/PHASE_REG/Q[0]
    SLICE_X1Y136         FDCE                                         f  DATAPATH0/PHASE_REG/data_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.924     2.113    DATAPATH0/PHASE_REG/CLK
    SLICE_X1Y136         FDCE                                         r  DATAPATH0/PHASE_REG/data_reg/C
                         clock pessimism             -0.510     1.603    
    SLICE_X1Y136         FDCE (Remov_fdce_C_CLR)     -0.092     1.511    DATAPATH0/PHASE_REG/data_reg
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/N_COL_REG/data_reg[5]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.174%)  route 0.219ns (60.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.652     1.589    i_clk_IBUF_BUFG
    SLICE_X1Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDSE (Prop_fdse_C_Q)         0.141     1.730 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.219     1.949    DATAPATH0/N_COL_REG/Q[0]
    SLICE_X5Y136         FDCE                                         f  DATAPATH0/N_COL_REG/data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.923     2.112    DATAPATH0/N_COL_REG/CLK
    SLICE_X5Y136         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[5]/C
                         clock pessimism             -0.486     1.626    
    SLICE_X5Y136         FDCE (Remov_fdce_C_CLR)     -0.092     1.534    DATAPATH0/N_COL_REG/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/N_COL_REG/data_reg[6]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.174%)  route 0.219ns (60.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.652     1.589    i_clk_IBUF_BUFG
    SLICE_X1Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDSE (Prop_fdse_C_Q)         0.141     1.730 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.219     1.949    DATAPATH0/N_COL_REG/Q[0]
    SLICE_X5Y136         FDCE                                         f  DATAPATH0/N_COL_REG/data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.923     2.112    DATAPATH0/N_COL_REG/CLK
    SLICE_X5Y136         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[6]/C
                         clock pessimism             -0.486     1.626    
    SLICE_X5Y136         FDCE (Remov_fdce_C_CLR)     -0.092     1.534    DATAPATH0/N_COL_REG/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SHIFT_MULT_REG/data_reg[5]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.390%)  route 0.226ns (61.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.652     1.589    i_clk_IBUF_BUFG
    SLICE_X1Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDSE (Prop_fdse_C_Q)         0.141     1.730 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.226     1.956    DATAPATH0/SHIFT_MULT_REG/data_reg[0]_1[0]
    SLICE_X2Y138         FDCE                                         f  DATAPATH0/SHIFT_MULT_REG/data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.927     2.116    DATAPATH0/SHIFT_MULT_REG/CLK
    SLICE_X2Y138         FDCE                                         r  DATAPATH0/SHIFT_MULT_REG/data_reg[5]/C
                         clock pessimism             -0.510     1.606    
    SLICE_X2Y138         FDCE (Remov_fdce_C_CLR)     -0.067     1.539    DATAPATH0/SHIFT_MULT_REG/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SHIFT_MULT_REG/data_reg[6]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.390%)  route 0.226ns (61.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.652     1.589    i_clk_IBUF_BUFG
    SLICE_X1Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDSE (Prop_fdse_C_Q)         0.141     1.730 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.226     1.956    DATAPATH0/SHIFT_MULT_REG/data_reg[0]_1[0]
    SLICE_X2Y138         FDCE                                         f  DATAPATH0/SHIFT_MULT_REG/data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.927     2.116    DATAPATH0/SHIFT_MULT_REG/CLK
    SLICE_X2Y138         FDCE                                         r  DATAPATH0/SHIFT_MULT_REG/data_reg[6]/C
                         clock pessimism             -0.510     1.606    
    SLICE_X2Y138         FDCE (Remov_fdce_C_CLR)     -0.067     1.539    DATAPATH0/SHIFT_MULT_REG/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SHIFT_MULT_REG/data_reg[7]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.390%)  route 0.226ns (61.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.652     1.589    i_clk_IBUF_BUFG
    SLICE_X1Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDSE (Prop_fdse_C_Q)         0.141     1.730 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.226     1.956    DATAPATH0/SHIFT_MULT_REG/data_reg[0]_1[0]
    SLICE_X2Y138         FDCE                                         f  DATAPATH0/SHIFT_MULT_REG/data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.927     2.116    DATAPATH0/SHIFT_MULT_REG/CLK
    SLICE_X2Y138         FDCE                                         r  DATAPATH0/SHIFT_MULT_REG/data_reg[7]/C
                         clock pessimism             -0.510     1.606    
    SLICE_X2Y138         FDCE (Remov_fdce_C_CLR)     -0.067     1.539    DATAPATH0/SHIFT_MULT_REG/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SHIFT_MULT_REG/data_reg[8]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.390%)  route 0.226ns (61.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.652     1.589    i_clk_IBUF_BUFG
    SLICE_X1Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDSE (Prop_fdse_C_Q)         0.141     1.730 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.226     1.956    DATAPATH0/SHIFT_MULT_REG/data_reg[0]_1[0]
    SLICE_X2Y138         FDCE                                         f  DATAPATH0/SHIFT_MULT_REG/data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.927     2.116    DATAPATH0/SHIFT_MULT_REG/CLK
    SLICE_X2Y138         FDCE                                         r  DATAPATH0/SHIFT_MULT_REG/data_reg[8]/C
                         clock pessimism             -0.510     1.606    
    SLICE_X2Y138         FDCE (Remov_fdce_C_CLR)     -0.067     1.539    DATAPATH0/SHIFT_MULT_REG/data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[15]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.706%)  route 0.223ns (61.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.652     1.589    i_clk_IBUF_BUFG
    SLICE_X1Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDSE (Prop_fdse_C_Q)         0.141     1.730 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.223     1.953    DATAPATH0/SIZE_REG/data_reg[0]_0[0]
    SLICE_X4Y136         FDCE                                         f  DATAPATH0/SIZE_REG/data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.923     2.112    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y136         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[15]/C
                         clock pessimism             -0.486     1.626    
    SLICE_X4Y136         FDCE (Remov_fdce_C_CLR)     -0.092     1.534    DATAPATH0/SIZE_REG/data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SHIFT_MULT_REG/data_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.390%)  route 0.226ns (61.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.652     1.589    i_clk_IBUF_BUFG
    SLICE_X1Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDSE (Prop_fdse_C_Q)         0.141     1.730 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.226     1.956    DATAPATH0/SHIFT_MULT_REG/data_reg[0]_1[0]
    SLICE_X3Y138         FDCE                                         f  DATAPATH0/SHIFT_MULT_REG/data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.927     2.116    DATAPATH0/SHIFT_MULT_REG/CLK
    SLICE_X3Y138         FDCE                                         r  DATAPATH0/SHIFT_MULT_REG/data_reg[0]/C
                         clock pessimism             -0.510     1.606    
    SLICE_X3Y138         FDCE (Remov_fdce_C_CLR)     -0.092     1.514    DATAPATH0/SHIFT_MULT_REG/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SHIFT_MULT_REG/data_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.390%)  route 0.226ns (61.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.652     1.589    i_clk_IBUF_BUFG
    SLICE_X1Y137         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDSE (Prop_fdse_C_Q)         0.141     1.730 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.226     1.956    DATAPATH0/SHIFT_MULT_REG/data_reg[0]_1[0]
    SLICE_X3Y138         FDCE                                         f  DATAPATH0/SHIFT_MULT_REG/data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.927     2.116    DATAPATH0/SHIFT_MULT_REG/CLK
    SLICE_X3Y138         FDCE                                         r  DATAPATH0/SHIFT_MULT_REG/data_reg[1]/C
                         clock pessimism             -0.510     1.606    
    SLICE_X3Y138         FDCE (Remov_fdce_C_CLR)     -0.092     1.514    DATAPATH0/SHIFT_MULT_REG/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.442    





