Date: 10th May 2025
Date Modified: 10th May 2025
File Folder: Kanban
#hwsw 

[1] S. Radecky, “What is an FPGA?: Uses, applications & advantages,” Digilent Blog, https://digilent.com/blog/what-is-an-fpga/
[2] Digilent, “Zedboard,” Reference Manuals, https://digilent.com/reference/_media/reference/programmable-logic/zedboard/zedboard_ug.pdf
[3] Xilinx Inc., “Zynq-7000 SoC Data Sheet: Overview,” AMD Technical Information Portal, https://docs.amd.com/v/u/en-US/ds190-Zynq-7000-Overview
[4] DigiKey, “XC7Z020-1CLG484CES,” DigiKey Electronics, https://www.digikey.com/en/products/detail/amd/XC7Z020-1CLG484CES/3672244
[5] ARM, “Cortex-A9 MBIST Controller Technical Reference Manual,” Documentation – Arm Developer, https://developer.arm.com/documentation/ddi0414/i?lang=en
[6] W. Kester, _Mixed-Signal and DSP Design Techniques_. Burlington, MA: Elsevier Science & Technology Books, 2003.
[7] Z. Li, Y. Zhang, J. Wang, and J. Lai, “A survey of FPGA design for AI era,” _Journal of Semiconductors_, vol. 41, no. 2, p. 021402, Feb. 2020. doi:10.1088/1674-4926/41/2/021402
[8] Google LLC, “Coral Accelerator Module Datasheet,” coral.ai, https://coral.ai/static/files/Coral-Accelerator-Module-datasheet.pdf
[9] Texas Instruments, “AM62D Sitara Processors Technical Reference Manual,” Technical Reference Manuals, https://www.ti.com/lit/ds/symlink/am62d-q1.pdf?ts=1746887423247&ref_url=https%253A%252F%252Fwww.ti.com%252Fproduct%252FAM62D-Q1
[10] G. Goslin, “A Guide to Using Field Programmable Gate Arrays (FPGAs) for Application-Specific Digital Signal Processing Performance,” _Microelectronics Journal_, vol. 28, no. 4, pp. xxiv–xxxv, May 1997. doi:10.1016/s0026-2692(97)84516-8
[11] O. Diouri _et al._, “Comparison Study of Hardware Architectures Performance Between FPGA and DSP Processors for Implementing Digital Signal Processing Algorithms: Application of FIR Digital Filter,” _Results in Engineering_, vol. 16, Dec. 2022. doi:10.1016/j.rineng.2022.100639
[12] DigiKey, “0475710001,” DigiKey Electronics, https://www.digikey.com/en/products/detail/molex/0475710001/3262277
[13] DigiKey, “TDS8PC6,” DigiKey Electronics, https://www.digikey.com/en/products/detail/l-com/TDS8PC6/21287845
[14] DigiKey, “240-078,” DigiKey Electronics, https://www.digikey.com/en/products/detail/digilent-inc/240-078/5848555 
[15] Digikey, “ASP-134606-02,” DigiKey Electronics, https://www.digikey.com/en/products/detail/samtec-inc/ASP-134606-02/16341478
[16] DigiKey, “LTST-C190KFKT,” DigiKey Electronics, https://www.digikey.com/en/products/detail/liteon/LTST-C190KFKT/386813
[17] DigiKey, “JS202011JCQN,” DigiKey Electronics, https://www.digikey.com/en/products/detail/c-k/JS202011JCQN/6137630
[18] DigiKey, “ASJ-99H-R-HT-T/R,” DigiKey Electronics, https://www.digikey.com/en/products/detail/adam-tech/ASJ-99H-R-HT-T-R/9833241
[19] DigiKey, “L77HDE15SD1CH4FVGA,” DigiKey Electronics, https://www.digikey.com/en/products/detail/amphenol-cs-commercial-products/L77HDE15SD1CH4FVGA/4888525
[20] DigiKey, “26377,” DigiKey Electronics, https://www.digikey.com/en/products/detail/universal-solder-electronics-ltd/26377/16822115
[21] A. Gacic, M. Puschel, and J. M. F. Moura, “Fast Automatic Software Implementations of FIR Filters,” _2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP ’03)._, vol. 2, 2003. doi:10.1109/icassp.2003.**1202423**
[22] D. Challagundla, M. Galib, I. Bezzam, and R. Islam, “Power and Skew Reduction Using Resonant Energy Recycling in 14-nm FINfet Clocks,” _2022 IEEE International Symposium on Circuits and Systems (ISCAS)_, pp. 268–272, May 2022. doi:10.1109/iscas48785.2022.9937771
[23] D. Challagundla, M. Galib, I. Bezzam, and R. Islam, “Power and Skew Reduction Using Resonant Energy Recycling in 14-nm FINfet Clocks,” _2022 IEEE International Symposium on Circuits and Systems (ISCAS)_, pp. 268–272, May 2022. doi:10.1109/iscas48785.2022.9937771
[24] S. Liu and A. Karanth, “Dynamic Voltage and Frequency Scaling to Improve Energy-Efficiency of Hardware Accelerators,” _2021 IEEE 28th International Conference on High Performance Computing, Data, and Analytics (HiPC)_, Dec. 2021. doi:10.1109/hipc53243.2021.00037
[25] A. Jacob, R. Xie, M. G. Sung, and L. Liebmann, “Scaling Challenges for Advanced CMOS Devices,” _International Journal of High Speed Electronics and Systems_, vol. 26, no. 1, 2017. doi:https://doi.org/10.1142/S0129156417400018
[26] K. Lee _et al._, “The Impact of Semiconductor Technology Scaling on CMOS RF and Digital Circuits for Wireless Application,” _IEEE Transactions on Electron Devices_, vol. 52, no. 7, pp. 1415–1422, Jul. 2005. doi:10.1109/ted.2005.85063
[27] A. Shilov, “TSMC’s 2NM process will reportedly get another price hike - $30,000 per wafer for latest cutting-edge Tech,” Tom’s Hardware, https://www.tomshardware.com/tech-industry/tsmcs-2nm-will-reportedly-receive-a-price-hike-once-again-usd30-000-per-wafer
[28] B. Schütte, L. Majewski, and K. Havu, “Damages liability for harm caused by Artificial Intelligence – EU law in Flux,” _SSRN Electronic Journal_, 2021. doi:10.2139/ssrn.3897839
[29] H. Xu and K. M. Shuttleworth, “Medical Artificial Intelligence and the Black Box Problem: A view based on the ethical principle of ‘Do no harm,’” _Intelligent Medicine_, vol. 4, no. 1, pp. 52–57, Feb. 2024. doi:10.1016/j.imed.2023.08.001
[30] T. Mandel _et al._, “Using the crowd to prevent harmful AI behavior,” _Proceedings of the ACM on Human-Computer Interaction_, vol. 4, no. CSCW2, pp. 1–25, Oct. 2020. doi:10.1145/3415168
[31] A. Villard, A. Lelah, and D. Brissaud, “Drawing a chip environmental profile: Environmental indicators for the semiconductor industry,” _Journal of Cleaner Production_, vol. 86, pp. 98–109, Jan. 2015. doi:10.1016/j.jclepro.2014.08.061
[32] M. Ruberti, “The chip manufacturing industry: Environmental impacts and eco-efficiency analysis,” _Science of The Total Environment_, vol. 858, p. 159873, Feb. 2023. doi:10.1016/j.scitotenv.2022.159873
[33] A. Shalal and J. Mason, “Trump says China tariffs will come down from 145% | Reuters,” Reuters, https://www.reuters.com/world/trump-says-we-know-china-tariffs-will-come-down-145-percent-2025-05-08/
[34] Y. Zhang and X. Zhu, “Analysis of the global trade network of the chip industry chain: Does the U.S.-China Tech War Matter?,” _Heliyon_, vol. 9, no. 6, Jun. 2023. doi:10.1016/j.heliyon.2023.e17092
[35] H. W. Yeung, “Explaining geographic shifts of chip making toward East Asia and market dynamics in Semiconductor Global Production Networks,” _Economic Geography_, vol. 98, no. 3, pp. 272–298, Mar. 2022. doi:10.1080/00130095.2021.2019010
[36] Microchip, “Libero® IDE | Microchip Technology,” Libero, https://www.microchip.com/en-us/products/fpgas-and-plds/fpga-and-soc-design-tools/fpga/libero-ide
[37] Intel, “FPGA Design Software - Quartus® Prime,” Intel, https://www.intel.com/content/www/us/en/products/details/fpga/development-tools/quartus-prime.html 
[38] G. Vishwakarma and W. Lee, “Exploiting JTAG and its mitigation in IOT: A survey,” _Future Internet_, vol. 10, no. 12, p. 121, Dec. 2018. doi:10.3390/fi10120121
[39] A. Proulx, J.-Y. Chouinard, P. Fortier, and A. Miled, “A Survey on FPGA Cybersecurity Design Strategies,” _ACM Transactions on Reconfigurable Technology and Systems_, vol. 16, no. 2, pp. 1–33, Mar. 2023. doi:10.1145/3561515
[40] N. Cherezova, K. Shibin, M. Jenihhin, and A. Jutman, “Understanding fault-tolerance vulnerabilities in advanced SOC fpgas for critical applications,” _Microelectronics Reliability_, vol. 146, p. 115010, Jul. 2023. doi:10.1016/j.microrel.2023.115010
[41] S. Saleh, R. Lei, W. Guo, and E. A. Elsayed, “A survey on counterfeits in the Information and Communications Technology (ICT) supply chain,” _Lecture Notes in Networks and Systems_, pp. 849–870, Aug. 2022. doi:10.1007/978-981-19-1607-6_75