

================================================================
== Vitis HLS Report for 'gradient_z_calc'
================================================================
* Date:           Fri Dec 13 11:12:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.579 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   446467|   446467|  4.465 ms|  4.465 ms|  446467|  446467|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- GRAD_Z_OUTER_GRAD_Z_INNER  |   446465|   446465|         3|          1|          1|  446464|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      287|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|        0|       22|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|       46|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|       46|      390|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_32s_34ns_65_1_1_U14  |mul_32s_34ns_65_1_1  |        0|   3|  0|  22|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   3|  0|  22|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln116_fu_115_p2               |         +|   0|  0|  26|          19|           1|
    |add_ln841_fu_156_p2               |         +|   0|  0|  21|          21|          21|
    |sub_ln1303_1_fu_234_p2            |         -|   0|  0|  39|           1|          32|
    |sub_ln1303_fu_193_p2              |         -|   0|  0|  72|           1|          65|
    |sub_ln841_1_fu_162_p2             |         -|   0|  0|  21|          21|          21|
    |sub_ln841_fu_142_p2               |         -|   0|  0|  25|          18|          18|
    |ap_condition_127                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln116_fu_109_p2              |      icmp|   0|  0|  14|          19|          18|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |gradient_z_V_din                  |    select|   0|  0|  32|           1|          32|
    |select_ln1303_2_fu_223_p3         |    select|   0|  0|  29|           1|          29|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 287|         106|         242|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   19|         38|
    |frame1_a_V_blk_n                      |   9|          2|    1|          2|
    |frame2_a_V_blk_n                      |   9|          2|    1|          2|
    |frame4_a_V_blk_n                      |   9|          2|    1|          2|
    |frame5_a_V_blk_n                      |   9|          2|    1|          2|
    |gradient_z_V_blk_n                    |   9|          2|    1|          2|
    |indvar_flatten_fu_66                  |   9|          2|   19|         38|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   45|         90|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_66              |  19|   0|   19|          0|
    |sub_ln841_1_reg_259               |  21|   0|   21|          0|
    |tmp_reg_264                       |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  46|   0|   46|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-----------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  gradient_z_calc|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  gradient_z_calc|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  gradient_z_calc|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  gradient_z_calc|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  gradient_z_calc|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  gradient_z_calc|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  gradient_z_calc|  return value|
|frame1_a_V_dout              |   in|   17|     ap_fifo|       frame1_a_V|       pointer|
|frame1_a_V_num_data_valid    |   in|   11|     ap_fifo|       frame1_a_V|       pointer|
|frame1_a_V_fifo_cap          |   in|   11|     ap_fifo|       frame1_a_V|       pointer|
|frame1_a_V_empty_n           |   in|    1|     ap_fifo|       frame1_a_V|       pointer|
|frame1_a_V_read              |  out|    1|     ap_fifo|       frame1_a_V|       pointer|
|frame2_a_V_dout              |   in|   17|     ap_fifo|       frame2_a_V|       pointer|
|frame2_a_V_num_data_valid    |   in|   11|     ap_fifo|       frame2_a_V|       pointer|
|frame2_a_V_fifo_cap          |   in|   11|     ap_fifo|       frame2_a_V|       pointer|
|frame2_a_V_empty_n           |   in|    1|     ap_fifo|       frame2_a_V|       pointer|
|frame2_a_V_read              |  out|    1|     ap_fifo|       frame2_a_V|       pointer|
|frame4_a_V_dout              |   in|   17|     ap_fifo|       frame4_a_V|       pointer|
|frame4_a_V_num_data_valid    |   in|   11|     ap_fifo|       frame4_a_V|       pointer|
|frame4_a_V_fifo_cap          |   in|   11|     ap_fifo|       frame4_a_V|       pointer|
|frame4_a_V_empty_n           |   in|    1|     ap_fifo|       frame4_a_V|       pointer|
|frame4_a_V_read              |  out|    1|     ap_fifo|       frame4_a_V|       pointer|
|frame5_a_V_dout              |   in|   17|     ap_fifo|       frame5_a_V|       pointer|
|frame5_a_V_num_data_valid    |   in|   11|     ap_fifo|       frame5_a_V|       pointer|
|frame5_a_V_fifo_cap          |   in|   11|     ap_fifo|       frame5_a_V|       pointer|
|frame5_a_V_empty_n           |   in|    1|     ap_fifo|       frame5_a_V|       pointer|
|frame5_a_V_read              |  out|    1|     ap_fifo|       frame5_a_V|       pointer|
|gradient_z_V_din             |  out|   32|     ap_fifo|     gradient_z_V|       pointer|
|gradient_z_V_num_data_valid  |   in|   13|     ap_fifo|     gradient_z_V|       pointer|
|gradient_z_V_fifo_cap        |   in|   13|     ap_fifo|     gradient_z_V|       pointer|
|gradient_z_V_full_n          |   in|    1|     ap_fifo|     gradient_z_V|       pointer|
|gradient_z_V_write           |  out|    1|     ap_fifo|     gradient_z_V|       pointer|
+-----------------------------+-----+-----+------------+-----------------+--------------+

