############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite "NCO2"
set_directive_interface -mode ap_ctrl_none "NCO2"
set_directive_interface -mode s_axilite "NCO2" sine_out
set_directive_interface -mode s_axilite "NCO2" freqControl
