Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Jun  1 10:06:46 2025
| Host         : Tmdwns running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.412        0.000                      0                 1754        0.052        0.000                      0                 1754        4.020        0.000                       0                   777  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.412        0.000                      0                 1646        0.052        0.000                      0                 1646        4.020        0.000                       0                   777  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.233        0.000                      0                  108        0.415        0.000                      0                  108  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.412ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[29]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.520ns  (logic 3.548ns (54.420%)  route 2.972ns (45.580%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.651     2.945    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X32Y92         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/Q
                         net (fo=14, routed)          0.981     4.444    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]
    SLICE_X35Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.568 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_i_1/O
                         net (fo=1, routed)           0.637     5.205    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_i_1_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.800 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.917 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.917    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.034 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.034    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.263 f  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__2/CO[2]
                         net (fo=33, routed)          1.353     7.617    design_1_i/top_0/inst/motor_controller_inst/load
    SLICE_X32Y92         LUT2 (Prop_lut2_I1_O)        0.310     7.927 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed[0]_i_7/O
                         net (fo=1, routed)           0.000     7.927    design_1_i/top_0/inst/motor_controller_inst/counter_signed[0]_i_7_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.440 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.440    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]_i_2_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.557 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.557    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[4]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.674 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.674    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[8]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.791 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[12]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.908 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.908    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[16]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.025 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.025    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[20]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.142 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.142    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[24]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.465 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.465    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[28]_i_1_n_6
    SLICE_X32Y99         FDPE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.480    12.659    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X32Y99         FDPE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[29]/C
                         clock pessimism              0.263    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X32Y99         FDPE (Setup_fdpe_C_D)        0.109    12.877    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[29]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  3.412    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[31]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 3.540ns (54.365%)  route 2.972ns (45.636%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.651     2.945    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X32Y92         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/Q
                         net (fo=14, routed)          0.981     4.444    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]
    SLICE_X35Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.568 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_i_1/O
                         net (fo=1, routed)           0.637     5.205    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_i_1_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.800 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.917 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.917    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.034 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.034    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.263 f  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__2/CO[2]
                         net (fo=33, routed)          1.353     7.617    design_1_i/top_0/inst/motor_controller_inst/load
    SLICE_X32Y92         LUT2 (Prop_lut2_I1_O)        0.310     7.927 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed[0]_i_7/O
                         net (fo=1, routed)           0.000     7.927    design_1_i/top_0/inst/motor_controller_inst/counter_signed[0]_i_7_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.440 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.440    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]_i_2_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.557 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.557    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[4]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.674 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.674    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[8]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.791 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[12]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.908 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.908    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[16]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.025 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.025    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[20]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.142 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.142    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[24]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.457 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.457    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[28]_i_1_n_4
    SLICE_X32Y99         FDPE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.480    12.659    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X32Y99         FDPE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[31]/C
                         clock pessimism              0.263    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X32Y99         FDPE (Setup_fdpe_C_D)        0.109    12.877    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[31]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.496ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[30]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.436ns  (logic 3.464ns (53.826%)  route 2.972ns (46.174%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.651     2.945    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X32Y92         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/Q
                         net (fo=14, routed)          0.981     4.444    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]
    SLICE_X35Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.568 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_i_1/O
                         net (fo=1, routed)           0.637     5.205    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_i_1_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.800 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.917 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.917    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.034 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.034    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.263 f  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__2/CO[2]
                         net (fo=33, routed)          1.353     7.617    design_1_i/top_0/inst/motor_controller_inst/load
    SLICE_X32Y92         LUT2 (Prop_lut2_I1_O)        0.310     7.927 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed[0]_i_7/O
                         net (fo=1, routed)           0.000     7.927    design_1_i/top_0/inst/motor_controller_inst/counter_signed[0]_i_7_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.440 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.440    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]_i_2_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.557 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.557    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[4]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.674 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.674    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[8]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.791 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[12]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.908 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.908    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[16]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.025 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.025    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[20]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.142 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.142    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[24]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.381 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.381    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[28]_i_1_n_5
    SLICE_X32Y99         FDPE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.480    12.659    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X32Y99         FDPE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[30]/C
                         clock pessimism              0.263    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X32Y99         FDPE (Setup_fdpe_C_D)        0.109    12.877    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[30]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  3.496    

Slack (MET) :             3.516ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[28]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 3.444ns (53.682%)  route 2.972ns (46.318%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.651     2.945    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X32Y92         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/Q
                         net (fo=14, routed)          0.981     4.444    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]
    SLICE_X35Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.568 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_i_1/O
                         net (fo=1, routed)           0.637     5.205    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_i_1_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.800 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.917 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.917    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.034 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.034    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.263 f  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__2/CO[2]
                         net (fo=33, routed)          1.353     7.617    design_1_i/top_0/inst/motor_controller_inst/load
    SLICE_X32Y92         LUT2 (Prop_lut2_I1_O)        0.310     7.927 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed[0]_i_7/O
                         net (fo=1, routed)           0.000     7.927    design_1_i/top_0/inst/motor_controller_inst/counter_signed[0]_i_7_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.440 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.440    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]_i_2_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.557 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.557    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[4]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.674 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.674    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[8]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.791 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[12]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.908 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.908    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[16]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.025 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.025    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[20]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.142 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.142    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[24]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.361 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.361    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[28]_i_1_n_7
    SLICE_X32Y99         FDPE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.480    12.659    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X32Y99         FDPE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[28]/C
                         clock pessimism              0.263    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X32Y99         FDPE (Setup_fdpe_C_D)        0.109    12.877    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[28]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  3.516    

Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 3.431ns (53.588%)  route 2.972ns (46.412%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.651     2.945    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X32Y92         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/Q
                         net (fo=14, routed)          0.981     4.444    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]
    SLICE_X35Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.568 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_i_1/O
                         net (fo=1, routed)           0.637     5.205    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_i_1_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.800 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.917 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.917    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.034 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.034    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.263 f  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__2/CO[2]
                         net (fo=33, routed)          1.353     7.617    design_1_i/top_0/inst/motor_controller_inst/load
    SLICE_X32Y92         LUT2 (Prop_lut2_I1_O)        0.310     7.927 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed[0]_i_7/O
                         net (fo=1, routed)           0.000     7.927    design_1_i/top_0/inst/motor_controller_inst/counter_signed[0]_i_7_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.440 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.440    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]_i_2_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.557 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.557    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[4]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.674 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.674    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[8]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.791 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[12]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.908 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.908    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[16]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.025 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.025    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[20]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.348 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.348    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[24]_i_1_n_6
    SLICE_X32Y98         FDPE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.480    12.659    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X32Y98         FDPE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[25]/C
                         clock pessimism              0.263    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X32Y98         FDPE (Setup_fdpe_C_D)        0.109    12.877    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[25]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[27]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 3.423ns (53.530%)  route 2.972ns (46.470%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.651     2.945    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X32Y92         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/Q
                         net (fo=14, routed)          0.981     4.444    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]
    SLICE_X35Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.568 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_i_1/O
                         net (fo=1, routed)           0.637     5.205    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_i_1_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.800 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.917 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.917    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.034 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.034    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.263 f  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__2/CO[2]
                         net (fo=33, routed)          1.353     7.617    design_1_i/top_0/inst/motor_controller_inst/load
    SLICE_X32Y92         LUT2 (Prop_lut2_I1_O)        0.310     7.927 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed[0]_i_7/O
                         net (fo=1, routed)           0.000     7.927    design_1_i/top_0/inst/motor_controller_inst/counter_signed[0]_i_7_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.440 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.440    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]_i_2_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.557 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.557    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[4]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.674 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.674    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[8]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.791 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[12]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.908 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.908    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[16]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.025 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.025    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[20]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.340 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.340    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[24]_i_1_n_4
    SLICE_X32Y98         FDPE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.480    12.659    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X32Y98         FDPE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[27]/C
                         clock pessimism              0.263    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X32Y98         FDPE (Setup_fdpe_C_D)        0.109    12.877    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[27]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                          -9.340    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[26]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 3.347ns (52.971%)  route 2.972ns (47.029%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.651     2.945    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X32Y92         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/Q
                         net (fo=14, routed)          0.981     4.444    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]
    SLICE_X35Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.568 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_i_1/O
                         net (fo=1, routed)           0.637     5.205    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_i_1_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.800 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.917 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.917    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.034 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.034    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.263 f  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__2/CO[2]
                         net (fo=33, routed)          1.353     7.617    design_1_i/top_0/inst/motor_controller_inst/load
    SLICE_X32Y92         LUT2 (Prop_lut2_I1_O)        0.310     7.927 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed[0]_i_7/O
                         net (fo=1, routed)           0.000     7.927    design_1_i/top_0/inst/motor_controller_inst/counter_signed[0]_i_7_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.440 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.440    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]_i_2_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.557 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.557    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[4]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.674 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.674    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[8]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.791 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[12]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.908 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.908    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[16]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.025 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.025    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[20]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.264 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.264    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[24]_i_1_n_5
    SLICE_X32Y98         FDPE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.480    12.659    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X32Y98         FDPE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[26]/C
                         clock pessimism              0.263    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X32Y98         FDPE (Setup_fdpe_C_D)        0.109    12.877    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[26]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[24]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 3.327ns (52.821%)  route 2.972ns (47.179%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.651     2.945    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X32Y92         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/Q
                         net (fo=14, routed)          0.981     4.444    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]
    SLICE_X35Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.568 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_i_1/O
                         net (fo=1, routed)           0.637     5.205    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_i_1_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.800 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.917 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.917    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.034 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.034    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.263 f  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__2/CO[2]
                         net (fo=33, routed)          1.353     7.617    design_1_i/top_0/inst/motor_controller_inst/load
    SLICE_X32Y92         LUT2 (Prop_lut2_I1_O)        0.310     7.927 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed[0]_i_7/O
                         net (fo=1, routed)           0.000     7.927    design_1_i/top_0/inst/motor_controller_inst/counter_signed[0]_i_7_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.440 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.440    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]_i_2_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.557 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.557    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[4]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.674 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.674    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[8]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.791 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[12]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.908 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.908    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[16]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.025 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.025    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[20]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.244 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.244    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[24]_i_1_n_7
    SLICE_X32Y98         FDPE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.480    12.659    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X32Y98         FDPE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[24]/C
                         clock pessimism              0.263    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X32Y98         FDPE (Setup_fdpe_C_D)        0.109    12.877    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[24]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 3.314ns (52.724%)  route 2.972ns (47.276%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.651     2.945    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X32Y92         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]/Q
                         net (fo=14, routed)          0.981     4.444    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]
    SLICE_X35Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.568 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_i_1/O
                         net (fo=1, routed)           0.637     5.205    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_i_1_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.800 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.917 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.917    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.034 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.034    design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.263 f  design_1_i/top_0/inst/motor_controller_inst/counter_signed1_carry__2/CO[2]
                         net (fo=33, routed)          1.353     7.617    design_1_i/top_0/inst/motor_controller_inst/load
    SLICE_X32Y92         LUT2 (Prop_lut2_I1_O)        0.310     7.927 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed[0]_i_7/O
                         net (fo=1, routed)           0.000     7.927    design_1_i/top_0/inst/motor_controller_inst/counter_signed[0]_i_7_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.440 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.440    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[0]_i_2_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.557 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.557    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[4]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.674 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.674    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[8]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.791 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[12]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.908 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.908    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[16]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.231 r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.231    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[20]_i_1_n_6
    SLICE_X32Y97         FDPE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.480    12.659    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X32Y97         FDPE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[21]/C
                         clock pessimism              0.263    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X32Y97         FDPE (Setup_fdpe_C_D)        0.109    12.877    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[21]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.653ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.159ns  (logic 2.293ns (37.232%)  route 3.866ns (62.768%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.700     2.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.419     3.413 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.084     4.497    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X41Y93         LUT3 (Prop_lut3_I1_O)        0.296     4.793 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.457     5.251    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.375 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.654     6.029    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X39Y93         LUT3 (Prop_lut3_I2_O)        0.150     6.179 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.845     7.025    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X38Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.351 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.351    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.994 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.824     8.818    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X37Y89         LUT3 (Prop_lut3_I0_O)        0.335     9.153 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.153    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X37Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.477    12.656    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X37Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X37Y89         FDRE (Setup_fdre_C_D)        0.075    12.806    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  3.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.161    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.576     0.912    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y96         FDRE                                         r  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.110     1.163    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.806%)  route 0.174ns (55.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.174     1.307    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[27]
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.075     1.250    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.694%)  route 0.115ns (47.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.115     1.235    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[30]
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)        -0.006     1.169    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.850%)  route 0.151ns (54.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.151     1.271    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[26]
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.018     1.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.068%)  route 0.172ns (54.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.172     1.220    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X26Y84         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.837     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y84         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.939    
    SLICE_X26Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.122    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.456%)  route 0.191ns (57.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.191     1.324    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[29]
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.046     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.266%)  route 0.329ns (66.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.641     0.977    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.329     1.470    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.358    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.355%)  route 0.170ns (54.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.576     0.912    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]/Q
                         net (fo=1, routed)           0.170     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.569     0.905    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.056     1.101    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X27Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.838     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.299     0.905    
    SLICE_X27Y86         FDRE (Hold_fdre_C_D)         0.078     0.983    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/D_AIN1_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.580ns (11.368%)  route 4.522ns (88.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.700     2.994    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.703     4.153    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X30Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.277 f  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=281, routed)         3.819     8.096    design_1_i/top_0/inst/motor_controller_inst/SR[0]
    SLICE_X37Y97         FDCE                                         f  design_1_i/top_0/inst/motor_controller_inst/D_AIN1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.480    12.659    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X37Y97         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/D_AIN1_reg/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X37Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.329    design_1_i/top_0/inst/motor_controller_inst/D_AIN1_reg
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/D_AIN2_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.580ns (11.368%)  route 4.522ns (88.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.700     2.994    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.703     4.153    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X30Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.277 f  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=281, routed)         3.819     8.096    design_1_i/top_0/inst/motor_controller_inst/SR[0]
    SLICE_X37Y97         FDCE                                         f  design_1_i/top_0/inst/motor_controller_inst/D_AIN2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.480    12.659    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X37Y97         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/D_AIN2_reg/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X37Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.329    design_1_i/top_0/inst/motor_controller_inst/D_AIN2_reg
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/S_AIN1_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.580ns (11.368%)  route 4.522ns (88.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.700     2.994    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.703     4.153    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X30Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.277 f  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=281, routed)         3.819     8.096    design_1_i/top_0/inst/motor_controller_inst/SR[0]
    SLICE_X37Y97         FDCE                                         f  design_1_i/top_0/inst/motor_controller_inst/S_AIN1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.480    12.659    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X37Y97         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/S_AIN1_reg/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X37Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.329    design_1_i/top_0/inst/motor_controller_inst/S_AIN1_reg
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/S_AIN2_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.580ns (11.368%)  route 4.522ns (88.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.700     2.994    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.703     4.153    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X30Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.277 f  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=281, routed)         3.819     8.096    design_1_i/top_0/inst/motor_controller_inst/SR[0]
    SLICE_X37Y97         FDCE                                         f  design_1_i/top_0/inst/motor_controller_inst/S_AIN2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.480    12.659    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X37Y97         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/S_AIN2_reg/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X37Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.329    design_1_i/top_0/inst/motor_controller_inst/S_AIN2_reg
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/S_PWMA_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.580ns (11.368%)  route 4.522ns (88.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.700     2.994    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.703     4.153    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X30Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.277 f  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=281, routed)         3.819     8.096    design_1_i/top_0/inst/motor_controller_inst/SR[0]
    SLICE_X37Y97         FDCE                                         f  design_1_i/top_0/inst/motor_controller_inst/S_PWMA_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.480    12.659    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X37Y97         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/S_PWMA_reg/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X37Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.329    design_1_i/top_0/inst/motor_controller_inst/S_PWMA_reg
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/steer_enable_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.580ns (11.368%)  route 4.522ns (88.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.700     2.994    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.703     4.153    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X30Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.277 f  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=281, routed)         3.819     8.096    design_1_i/top_0/inst/motor_controller_inst/SR[0]
    SLICE_X37Y97         FDCE                                         f  design_1_i/top_0/inst/motor_controller_inst/steer_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.480    12.659    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X37Y97         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/steer_enable_reg/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X37Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.329    design_1_i/top_0/inst/motor_controller_inst/steer_enable_reg
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/D_PWMB_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 0.580ns (12.814%)  route 3.946ns (87.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.700     2.994    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.703     4.153    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X30Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.277 f  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=281, routed)         3.243     7.520    design_1_i/top_0/inst/motor_controller_inst/SR[0]
    SLICE_X36Y93         FDCE                                         f  design_1_i/top_0/inst/motor_controller_inst/D_PWMB_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.479    12.658    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X36Y93         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/D_PWMB_reg/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X36Y93         FDCE (Recov_fdce_C_CLR)     -0.361    12.372    design_1_i/top_0/inst/motor_controller_inst/D_PWMB_reg
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[28]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 0.580ns (12.831%)  route 3.940ns (87.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.700     2.994    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.703     4.153    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X30Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.277 f  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=281, routed)         3.237     7.514    design_1_i/top_0/inst/motor_controller_inst/SR[0]
    SLICE_X32Y99         FDPE                                         f  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.480    12.659    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X32Y99         FDPE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[28]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y99         FDPE (Recov_fdpe_C_PRE)     -0.361    12.373    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[28]
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[29]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 0.580ns (12.831%)  route 3.940ns (87.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.700     2.994    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.703     4.153    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X30Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.277 f  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=281, routed)         3.237     7.514    design_1_i/top_0/inst/motor_controller_inst/SR[0]
    SLICE_X32Y99         FDPE                                         f  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.480    12.659    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X32Y99         FDPE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[29]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y99         FDPE (Recov_fdpe_C_PRE)     -0.361    12.373    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[29]
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[30]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 0.580ns (12.831%)  route 3.940ns (87.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.700     2.994    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.703     4.153    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X30Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.277 f  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=281, routed)         3.237     7.514    design_1_i/top_0/inst/motor_controller_inst/SR[0]
    SLICE_X32Y99         FDPE                                         f  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.480    12.659    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X32Y99         FDPE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[30]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y99         FDPE (Recov_fdpe_C_PRE)     -0.361    12.373    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[30]
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                  4.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.186ns (26.720%)  route 0.510ns (73.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.577     0.913    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.258     1.312    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X30Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.357 f  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=281, routed)         0.252     1.609    design_1_i/top_0/inst/motor_controller_inst/SR[0]
    SLICE_X26Y101        FDCE                                         f  design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.930     1.296    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X26Y101        FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[5]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.194    design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.186ns (26.720%)  route 0.510ns (73.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.577     0.913    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.258     1.312    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X30Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.357 f  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=281, routed)         0.252     1.609    design_1_i/top_0/inst/motor_controller_inst/SR[0]
    SLICE_X26Y101        FDCE                                         f  design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.930     1.296    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X26Y101        FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[6]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.194    design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.186ns (26.720%)  route 0.510ns (73.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.577     0.913    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.258     1.312    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X30Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.357 f  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=281, routed)         0.252     1.609    design_1_i/top_0/inst/motor_controller_inst/SR[0]
    SLICE_X26Y101        FDCE                                         f  design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.930     1.296    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X26Y101        FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[7]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.194    design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.186ns (26.720%)  route 0.510ns (73.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.577     0.913    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.258     1.312    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X30Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.357 f  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=281, routed)         0.252     1.609    design_1_i/top_0/inst/motor_controller_inst/SR[0]
    SLICE_X27Y101        FDCE                                         f  design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.930     1.296    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X27Y101        FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[0]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.169    design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.186ns (26.720%)  route 0.510ns (73.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.577     0.913    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.258     1.312    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X30Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.357 f  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=281, routed)         0.252     1.609    design_1_i/top_0/inst/motor_controller_inst/SR[0]
    SLICE_X27Y101        FDCE                                         f  design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.930     1.296    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X27Y101        FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[1]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.169    design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.186ns (26.720%)  route 0.510ns (73.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.577     0.913    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.258     1.312    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X30Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.357 f  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=281, routed)         0.252     1.609    design_1_i/top_0/inst/motor_controller_inst/SR[0]
    SLICE_X27Y101        FDCE                                         f  design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.930     1.296    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X27Y101        FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[2]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.169    design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.186ns (26.720%)  route 0.510ns (73.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.577     0.913    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.258     1.312    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X30Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.357 f  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=281, routed)         0.252     1.609    design_1_i/top_0/inst/motor_controller_inst/SR[0]
    SLICE_X27Y101        FDCE                                         f  design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.930     1.296    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X27Y101        FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[3]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.169    design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.186ns (26.720%)  route 0.510ns (73.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.577     0.913    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.258     1.312    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X30Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.357 f  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=281, routed)         0.252     1.609    design_1_i/top_0/inst/motor_controller_inst/SR[0]
    SLICE_X27Y101        FDCE                                         f  design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.930     1.296    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X27Y101        FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[4]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.169    design_1_i/top_0/inst/motor_controller_inst/prescale_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[16]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.186ns (19.740%)  route 0.756ns (80.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.577     0.913    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.258     1.312    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X30Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.357 f  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=281, routed)         0.498     1.855    design_1_i/top_0/inst/motor_controller_inst/SR[0]
    SLICE_X32Y96         FDPE                                         f  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.825     1.191    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X32Y96         FDPE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[16]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y96         FDPE (Remov_fdpe_C_PRE)     -0.071     0.856    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[17]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.186ns (19.740%)  route 0.756ns (80.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.577     0.913    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.258     1.312    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X30Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.357 f  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=281, routed)         0.498     1.855    design_1_i/top_0/inst/motor_controller_inst/SR[0]
    SLICE_X32Y96         FDPE                                         f  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.825     1.191    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X32Y96         FDPE                                         r  design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[17]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y96         FDPE (Remov_fdpe_C_PRE)     -0.071     0.856    design_1_i/top_0/inst/motor_controller_inst/counter_signed_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.999    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.827ns  (logic 0.124ns (6.788%)  route 1.703ns (93.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.703     1.703    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y104        LUT1 (Prop_lut1_I0_O)        0.124     1.827 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.827    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y104        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.653     2.832    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.045ns (6.243%)  route 0.676ns (93.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.676     0.676    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y104        LUT1 (Prop_lut1_I0_O)        0.045     0.721 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.721    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y104        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.911     1.277    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/motor_controller_inst/D_PWMB_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_PWMB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.911ns  (logic 4.203ns (47.161%)  route 4.709ns (52.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.652     2.946    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X36Y93         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/D_PWMB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.478     3.424 r  design_1_i/top_0/inst/motor_controller_inst/D_PWMB_reg/Q
                         net (fo=1, routed)           4.709     8.133    D_PWMB_OBUF
    W16                  OBUF (Prop_obuf_I_O)         3.725    11.857 r  D_PWMB_OBUF_inst/O
                         net (fo=0)                   0.000    11.857    D_PWMB
    W16                                                               r  D_PWMB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/motor_controller_inst/D_BIN2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_BIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.723ns  (logic 4.186ns (47.987%)  route 4.537ns (52.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.649     2.943    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X36Y88         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/D_BIN2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDCE (Prop_fdce_C_Q)         0.478     3.421 r  design_1_i/top_0/inst/motor_controller_inst/D_BIN2_reg/Q
                         net (fo=1, routed)           4.537     7.958    D_BIN2_OBUF
    T17                  OBUF (Prop_obuf_I_O)         3.708    11.666 r  D_BIN2_OBUF_inst/O
                         net (fo=0)                   0.000    11.666    D_BIN2
    T17                                                               r  D_BIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg0_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_STBY
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.164ns  (logic 4.139ns (50.697%)  route 4.025ns (49.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.845     3.139    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y100        FDRE                                         r  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg0_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg0_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           4.025     7.682    lopt_1
    J14                  OBUF (Prop_obuf_I_O)         3.621    11.303 r  S_STBY_OBUF_inst/O
                         net (fo=0)                   0.000    11.303    S_STBY
    J14                                                               r  S_STBY (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/motor_controller_inst/D_AIN1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_AIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.270ns  (logic 4.059ns (49.077%)  route 4.212ns (50.923%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.653     2.947    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X37Y97         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/D_AIN1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.456     3.403 r  design_1_i/top_0/inst/motor_controller_inst/D_AIN1_reg/Q
                         net (fo=1, routed)           4.212     7.615    D_AIN1_OBUF
    U17                  OBUF (Prop_obuf_I_O)         3.603    11.217 r  D_AIN1_OBUF_inst/O
                         net (fo=0)                   0.000    11.217    D_AIN1
    U17                                                               r  D_AIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/motor_controller_inst/D_BIN1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_BIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.108ns  (logic 4.140ns (51.054%)  route 3.969ns (48.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.649     2.943    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X36Y88         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/D_BIN1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDCE (Prop_fdce_C_Q)         0.518     3.461 r  design_1_i/top_0/inst/motor_controller_inst/D_BIN1_reg/Q
                         net (fo=1, routed)           3.969     7.430    D_BIN1_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.622    11.051 r  D_BIN1_OBUF_inst/O
                         net (fo=0)                   0.000    11.051    D_BIN1
    Y17                                                               r  D_BIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/motor_controller_inst/S_AIN1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_AIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.075ns  (logic 4.051ns (50.169%)  route 4.024ns (49.831%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.653     2.947    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X37Y97         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/S_AIN1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.456     3.403 r  design_1_i/top_0/inst/motor_controller_inst/S_AIN1_reg/Q
                         net (fo=1, routed)           4.024     7.427    S_AIN1_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.595    11.022 r  S_AIN1_OBUF_inst/O
                         net (fo=0)                   0.000    11.022    S_AIN1
    L14                                                               r  S_AIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/motor_controller_inst/D_AIN2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_AIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.067ns  (logic 4.219ns (52.300%)  route 3.848ns (47.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.653     2.947    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X37Y97         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/D_AIN2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.419     3.366 r  design_1_i/top_0/inst/motor_controller_inst/D_AIN2_reg/Q
                         net (fo=1, routed)           3.848     7.214    D_AIN2_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.800    11.014 r  D_AIN2_OBUF_inst/O
                         net (fo=0)                   0.000    11.014    D_AIN2
    V13                                                               r  D_AIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/motor_controller_inst/D_PWMA_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_PWMA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.065ns  (logic 4.119ns (51.074%)  route 3.946ns (48.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.652     2.946    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X36Y93         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/D_PWMA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.518     3.464 r  design_1_i/top_0/inst/motor_controller_inst/D_PWMA_reg/Q
                         net (fo=1, routed)           3.946     7.410    D_PWMA_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.601    11.011 r  D_PWMA_OBUF_inst/O
                         net (fo=0)                   0.000    11.011    D_PWMA
    V12                                                               r  D_PWMA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/motor_controller_inst/S_PWMA_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_PWMA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.008ns  (logic 4.012ns (50.107%)  route 3.995ns (49.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.653     2.947    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X37Y97         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/S_PWMA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.456     3.403 r  design_1_i/top_0/inst/motor_controller_inst/S_PWMA_reg/Q
                         net (fo=1, routed)           3.995     7.398    S_PWMA_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    10.955 r  S_PWMA_OBUF_inst/O
                         net (fo=0)                   0.000    10.955    S_PWMA
    J15                                                               r  S_PWMA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg1_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_STBY
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.794ns  (logic 3.976ns (51.013%)  route 3.818ns (48.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         1.845     3.139    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg1_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg1_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           3.818     7.413    lopt
    J16                  OBUF (Prop_obuf_I_O)         3.520    10.933 r  D_STBY_OBUF_inst/O
                         net (fo=0)                   0.000    10.933    D_STBY
    J16                                                               r  D_STBY (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/motor_controller_inst/S_AIN2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_AIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.456ns (55.775%)  route 1.155ns (44.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.557     0.893    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X37Y97         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/S_AIN2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.128     1.021 r  design_1_i/top_0/inst/motor_controller_inst/S_AIN2_reg/Q
                         net (fo=1, routed)           1.155     2.175    S_AIN2_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.328     3.504 r  S_AIN2_OBUF_inst/O
                         net (fo=0)                   0.000     3.504    S_AIN2
    N15                                                               r  S_AIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg1_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_STBY
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.700ns  (logic 1.362ns (50.442%)  route 1.338ns (49.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.639     0.975    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg1_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg1_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           1.338     2.454    lopt
    J16                  OBUF (Prop_obuf_I_O)         1.221     3.675 r  D_STBY_OBUF_inst/O
                         net (fo=0)                   0.000     3.675    D_STBY
    J16                                                               r  D_STBY (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/motor_controller_inst/S_PWMA_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_PWMA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.875ns  (logic 1.398ns (48.622%)  route 1.477ns (51.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.557     0.893    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X37Y97         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/S_PWMA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  design_1_i/top_0/inst/motor_controller_inst/S_PWMA_reg/Q
                         net (fo=1, routed)           1.477     2.511    S_PWMA_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.257     3.768 r  S_PWMA_OBUF_inst/O
                         net (fo=0)                   0.000     3.768    S_PWMA
    J15                                                               r  S_PWMA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/motor_controller_inst/D_PWMA_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_PWMA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.912ns  (logic 1.465ns (50.317%)  route 1.447ns (49.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.556     0.892    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X36Y93         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/D_PWMA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.164     1.056 r  design_1_i/top_0/inst/motor_controller_inst/D_PWMA_reg/Q
                         net (fo=1, routed)           1.447     2.502    D_PWMA_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.301     3.804 r  D_PWMA_OBUF_inst/O
                         net (fo=0)                   0.000     3.804    D_PWMA
    V12                                                               r  D_PWMA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/motor_controller_inst/S_AIN1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_AIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.934ns  (logic 1.437ns (48.971%)  route 1.497ns (51.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.557     0.893    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X37Y97         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/S_AIN1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  design_1_i/top_0/inst/motor_controller_inst/S_AIN1_reg/Q
                         net (fo=1, routed)           1.497     2.531    S_AIN1_OBUF
    L14                  OBUF (Prop_obuf_I_O)         1.296     3.826 r  S_AIN1_OBUF_inst/O
                         net (fo=0)                   0.000     3.826    S_AIN1
    L14                                                               r  S_AIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/motor_controller_inst/D_AIN2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_AIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.934ns  (logic 1.507ns (51.363%)  route 1.427ns (48.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.557     0.893    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X37Y97         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/D_AIN2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.128     1.021 r  design_1_i/top_0/inst/motor_controller_inst/D_AIN2_reg/Q
                         net (fo=1, routed)           1.427     2.448    D_AIN2_OBUF
    V13                  OBUF (Prop_obuf_I_O)         1.379     3.826 r  D_AIN2_OBUF_inst/O
                         net (fo=0)                   0.000     3.826    D_AIN2
    V13                                                               r  D_AIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/motor_controller_inst/D_BIN1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_BIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.949ns  (logic 1.486ns (50.372%)  route 1.464ns (49.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.554     0.890    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X36Y88         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/D_BIN1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDCE (Prop_fdce_C_Q)         0.164     1.054 r  design_1_i/top_0/inst/motor_controller_inst/D_BIN1_reg/Q
                         net (fo=1, routed)           1.464     2.517    D_BIN1_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.322     3.839 r  D_BIN1_OBUF_inst/O
                         net (fo=0)                   0.000     3.839    D_BIN1
    Y17                                                               r  D_BIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg0_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_STBY
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.910ns  (logic 1.485ns (51.026%)  route 1.425ns (48.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.639     0.975    design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y100        FDRE                                         r  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg0_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/top_0/inst/capstone_axi4l_ip_v1_0_inst/capstone_axi4l_ip_v1_0_S00_AXI_inst/slv_reg0_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           1.425     2.564    lopt_1
    J14                  OBUF (Prop_obuf_I_O)         1.321     3.885 r  S_STBY_OBUF_inst/O
                         net (fo=0)                   0.000     3.885    S_STBY
    J14                                                               r  S_STBY (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/motor_controller_inst/D_AIN1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_AIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.022ns  (logic 1.444ns (47.791%)  route 1.578ns (52.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.557     0.893    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X37Y97         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/D_AIN1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  design_1_i/top_0/inst/motor_controller_inst/D_AIN1_reg/Q
                         net (fo=1, routed)           1.578     2.611    D_AIN1_OBUF
    U17                  OBUF (Prop_obuf_I_O)         1.303     3.914 r  D_AIN1_OBUF_inst/O
                         net (fo=0)                   0.000     3.914    D_AIN1
    U17                                                               r  D_AIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/motor_controller_inst/D_BIN2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_BIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.193ns  (logic 1.439ns (45.047%)  route 1.755ns (54.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=777, routed)         0.554     0.890    design_1_i/top_0/inst/motor_controller_inst/s00_axi_aclk
    SLICE_X36Y88         FDCE                                         r  design_1_i/top_0/inst/motor_controller_inst/D_BIN2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDCE (Prop_fdce_C_Q)         0.148     1.038 r  design_1_i/top_0/inst/motor_controller_inst/D_BIN2_reg/Q
                         net (fo=1, routed)           1.755     2.792    D_BIN2_OBUF
    T17                  OBUF (Prop_obuf_I_O)         1.291     4.083 r  D_BIN2_OBUF_inst/O
                         net (fo=0)                   0.000     4.083    D_BIN2
    T17                                                               r  D_BIN2 (OUT)
  -------------------------------------------------------------------    -------------------





