xilinx_vip=xsim.dir/xilinx_vip
xil_defaultlib=xsim.dir/xil_defaultlib
xpm=xsim.dir/xpm
gtwizard_ultrascale_v1_7_4=xsim.dir/gtwizard_ultrascale_v1_7_4
vid_phy_controller_v2_2_1=xsim.dir/vid_phy_controller_v2_2_1
xlconstant_v1_1_5=xsim.dir/xlconstant_v1_1_5
axis_infrastructure_v1_1_0=xsim.dir/axis_infrastructure_v1_1_0
axis_register_slice_v1_1_17=xsim.dir/axis_register_slice_v1_1_17
v_hdmi_tx_v3_0_0=xsim.dir/v_hdmi_tx_v3_0_0
axi_lite_ipif_v3_0_4=xsim.dir/axi_lite_ipif_v3_0_4
v_tc_v6_1_12=xsim.dir/v_tc_v6_1_12
v_vid_in_axi4s_v4_0_8=xsim.dir/v_vid_in_axi4s_v4_0_8
v_axi4s_vid_out_v4_0_9=xsim.dir/v_axi4s_vid_out_v4_0_9
util_vector_logic_v2_0_1=xsim.dir/util_vector_logic_v2_0_1
generic_baseblocks_v2_1_0=xsim.dir/generic_baseblocks_v2_1_0
axi_infrastructure_v1_1_0=xsim.dir/axi_infrastructure_v1_1_0
axi_register_slice_v2_1_17=xsim.dir/axi_register_slice_v2_1_17
fifo_generator_v13_2_2=xsim.dir/fifo_generator_v13_2_2
axi_data_fifo_v2_1_16=xsim.dir/axi_data_fifo_v2_1_16
axi_crossbar_v2_1_18=xsim.dir/axi_crossbar_v2_1_18
v_hdmi_rx_v3_0_0=xsim.dir/v_hdmi_rx_v3_0_0
xlconcat_v2_1_1=xsim.dir/xlconcat_v2_1_1
smartconnect_v1_0=xsim.dir/smartconnect_v1_0
axi_protocol_checker_v2_0_3=xsim.dir/axi_protocol_checker_v2_0_3
axi_vip_v1_1_3=xsim.dir/axi_vip_v1_1_3
zynq_ultra_ps_e_vip_v1_0_3=xsim.dir/zynq_ultra_ps_e_vip_v1_0_3
lib_pkg_v1_0_2=xsim.dir/lib_pkg_v1_0_2
lib_cdc_v1_0_2=xsim.dir/lib_cdc_v1_0_2
interrupt_control_v3_1_4=xsim.dir/interrupt_control_v3_1_4
axi_iic_v2_0_20=xsim.dir/axi_iic_v2_0_20
proc_sys_reset_v5_0_12=xsim.dir/proc_sys_reset_v5_0_12
v_tpg_v7_0_11=xsim.dir/v_tpg_v7_0_11
axi_gpio_v2_0_19=xsim.dir/axi_gpio_v2_0_19
axi_clock_converter_v2_1_16=xsim.dir/axi_clock_converter_v2_1_16
axi_protocol_converter_v2_1_17=xsim.dir/axi_protocol_converter_v2_1_17
xilinx_vip=/opt/Xilinx/Vivado/2018.2/data/xsim/ip/xilinx_vip
