// Seed: 2039189535
module module_0;
  wire id_2;
  assign id_1 = 1;
  assign id_1 = 1'b0;
  assign id_1 = id_1;
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  reg id_6 = id_5.id_2;
  module_0();
  assign id_6 = 1;
  assign id_5 = id_4;
  always @(negedge id_3 or id_6) id_3 <= #1 "";
endmodule
