
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.109551                       # Number of seconds simulated
sim_ticks                                109551092484                       # Number of ticks simulated
final_tick                               639188809794                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 148586                       # Simulator instruction rate (inst/s)
host_op_rate                                   187679                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7367104                       # Simulator tick rate (ticks/s)
host_mem_usage                               16899708                       # Number of bytes of host memory used
host_seconds                                 14870.31                       # Real time elapsed on the host
sim_insts                                  2209524454                       # Number of instructions simulated
sim_ops                                    2790845001                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      8979712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      7797504                       # Number of bytes read from this memory
system.physmem.bytes_read::total             16780160                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1659264                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1659264                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        70154                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        60918                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                131095                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12963                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12963                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        11684                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     81968256                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     71176871                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               153172001                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        11684                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15189                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              26873                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15146029                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15146029                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15146029                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        11684                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     81968256                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     71176871                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              168318029                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               262712453                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21379849                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17413738                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1908499                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8416364                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8101298                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2230561                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86481                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193009374                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120284681                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21379849                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10331859                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25419575                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5677371                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      14559165                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11804668                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1905918                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    236728777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.614615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.977031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       211309202     89.26%     89.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2723793      1.15%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2132718      0.90%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2292870      0.97%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1956731      0.83%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1090237      0.46%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          746948      0.32%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1940711      0.82%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12535567      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    236728777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081381                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.457857                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190740207                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     16866046                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25275562                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       112822                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3734136                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3644834                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6527                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145227182                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51680                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3734136                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191000068                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       13387593                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2350327                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25132219                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1124422                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145007398                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2132                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        431179                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       560780                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         7861                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202894020                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675787950                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675787950                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34443314                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32681                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16601                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3612384                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13953440                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7842360                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       290318                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1740327                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144491289                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32678                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137173956                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        76634                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20030717                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41321876                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          518                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    236728777                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579456                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.286722                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    178855924     75.55%     75.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24401787     10.31%     85.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12310459      5.20%     91.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7983397      3.37%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6581163      2.78%     97.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2584357      1.09%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3180469      1.34%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       777959      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53262      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    236728777                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962871     75.33%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145886     11.41%     86.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169487     13.26%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113739348     82.92%     82.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2006768      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13608438      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7803322      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137173956                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.522145                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1278244                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009318                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    512431567                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164555407                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133367397                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138452200                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       144458                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1801840                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          723                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       132794                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          554                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3734136                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       12610497                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       320082                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144523967                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          395                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13953440                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7842360                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16598                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        249656                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12514                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          723                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1136416                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065421                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2201837                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134588391                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13479925                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2585565                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21282589                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19213131                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7802664                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.512303                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133369308                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133367397                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79205986                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213470909                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.507655                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371039                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22068926                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1929620                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    232994641                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.525619                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.378393                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    183261558     78.65%     78.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23297618     10.00%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10803307      4.64%     93.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4819572      2.07%     95.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3649771      1.57%     96.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1541805      0.66%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1535796      0.66%     98.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1101182      0.47%     98.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2984032      1.28%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    232994641                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2984032                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           374545898                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292804794                       # The number of ROB writes
system.switch_cpus0.timesIdled                2850072                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               25983676                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.627125                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.627125                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.380644                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.380644                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608442161                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183763483                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137892409                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               262712453                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22893605                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18549862                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2096337                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9094649                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8623695                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2568388                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94718                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    193442661                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             127333190                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22893605                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11192083                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27884805                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6433375                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5234462                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12101842                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2094573                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    230853397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.677638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.049660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       202968592     87.92%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2595769      1.12%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2042657      0.88%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4802925      2.08%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1032162      0.45%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1607717      0.70%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1238249      0.54%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          774107      0.34%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13791219      5.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    230853397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.087143                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.484687                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       191272238                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7468830                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27769610                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        95171                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4247544                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3944324                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44632                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     156123665                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        81357                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4247544                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       191803444                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2143993                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3789544                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27299543                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1569325                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155982472                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        42546                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        291557                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       561632                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       251847                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    219457638                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    727906971                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    727906971                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    178143163                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        41314467                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37508                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20246                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4979010                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15146738                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7529560                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       141762                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1674356                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         154861114                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37487                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145455976                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       150153                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25864400                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     53909023                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         2975                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    230853397                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.630079                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.301242                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    168126274     72.83%     72.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26893895     11.65%     84.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13039860      5.65%     90.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8714283      3.77%     93.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8046633      3.49%     97.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2707093      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2794541      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       396275      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       134543      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    230853397                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         418230     59.57%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        140641     20.03%     79.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       143187     20.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122171713     83.99%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2204631      1.52%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17256      0.01%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13593312      9.35%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7469064      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145455976                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.553670                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             702058                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004827                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    522617560                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    180763506                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141722223                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146158034                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368589                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3422945                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1126                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          505                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       197380                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4247544                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1297457                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       103405                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    154898603                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        20155                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15146738                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7529560                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20231                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         86661                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          505                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1138755                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1188522                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2327277                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142806832                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13125554                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2649144                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20593192                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20244310                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7467638                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.543586                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141722774                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141722223                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83938882                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        231739088                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.539458                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362213                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104361926                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128166126                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26734018                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34512                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2097697                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    226605853                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.565591                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.370383                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    172799220     76.26%     76.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25318083     11.17%     87.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11052750      4.88%     92.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6284916      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4549368      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1788314      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1380389      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       996085      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2436728      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    226605853                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104361926                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128166126                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19055973                       # Number of memory references committed
system.switch_cpus1.commit.loads             11723793                       # Number of loads committed
system.switch_cpus1.commit.membars              17256                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18414824                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115482421                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2609203                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2436728                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           379069269                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          314047939                       # The number of ROB writes
system.switch_cpus1.timesIdled                3135093                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               31859056                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104361926                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128166126                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104361926                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.517321                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.517321                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.397248                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.397248                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       643264688                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197383620                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      144207174                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34512                       # number of misc regfile writes
system.l20.replacements                         70389                       # number of replacements
system.l20.tagsinuse                              512                       # Cycle average of tags in use
system.l20.total_refs                           34195                       # Total number of references to valid blocks.
system.l20.sampled_refs                         70901                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.482292                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            3.140155                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.062823                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   506.212123                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             2.584899                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.006133                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000123                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.988696                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.005049                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        26061                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  26061                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8112                       # number of Writeback hits
system.l20.Writeback_hits::total                 8112                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        26061                       # number of demand (read+write) hits
system.l20.demand_hits::total                   26061                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        26061                       # number of overall hits
system.l20.overall_hits::total                  26061                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        70154                       # number of ReadReq misses
system.l20.ReadReq_misses::total                70164                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        70154                       # number of demand (read+write) misses
system.l20.demand_misses::total                 70164                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        70154                       # number of overall misses
system.l20.overall_misses::total                70164                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1916124                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  14882568661                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    14884484785                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1916124                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  14882568661                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     14884484785                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1916124                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  14882568661                       # number of overall miss cycles
system.l20.overall_miss_latency::total    14884484785                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96215                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96225                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8112                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8112                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96215                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96225                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96215                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96225                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.729138                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.729166                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.729138                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.729166                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.729138                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.729166                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 191612.400000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 212141.412621                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 212138.486760                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 191612.400000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 212141.412621                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 212138.486760                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 191612.400000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 212141.412621                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 212138.486760                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                6641                       # number of writebacks
system.l20.writebacks::total                     6641                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        70154                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           70164                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        70154                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            70164                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        70154                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           70164                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1316607                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  10677475958                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  10678792565                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1316607                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  10677475958                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  10678792565                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1316607                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  10677475958                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  10678792565                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.729138                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.729166                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.729138                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.729166                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.729138                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.729166                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 131660.700000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 152200.529663                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 152197.602260                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 131660.700000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 152200.529663                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 152197.602260                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 131660.700000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 152200.529663                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 152197.602260                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         61092                       # number of replacements
system.l21.tagsinuse                              512                       # Cycle average of tags in use
system.l21.total_refs                           23622                       # Total number of references to valid blocks.
system.l21.sampled_refs                         61604                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.383449                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            4.824592                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.083775                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   503.401794                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             3.689840                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009423                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000164                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.983207                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.007207                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        15759                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  15759                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7740                       # number of Writeback hits
system.l21.Writeback_hits::total                 7740                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        15759                       # number of demand (read+write) hits
system.l21.demand_hits::total                   15759                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        15759                       # number of overall hits
system.l21.overall_hits::total                  15759                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        60918                       # number of ReadReq misses
system.l21.ReadReq_misses::total                60931                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        60918                       # number of demand (read+write) misses
system.l21.demand_misses::total                 60931                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        60918                       # number of overall misses
system.l21.overall_misses::total                60931                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2400601                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  12530137626                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    12532538227                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2400601                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  12530137626                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     12532538227                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2400601                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  12530137626                       # number of overall miss cycles
system.l21.overall_miss_latency::total    12532538227                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        76677                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              76690                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7740                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7740                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        76677                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               76690                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        76677                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              76690                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.794476                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.794510                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.794476                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.794510                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.794476                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.794510                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 184661.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 205688.591648                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 205684.105414                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 184661.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 205688.591648                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 205684.105414                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 184661.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 205688.591648                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 205684.105414                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6322                       # number of writebacks
system.l21.writebacks::total                     6322                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        60918                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           60931                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        60918                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            60931                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        60918                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           60931                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1618557                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   8864341890                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   8865960447                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1618557                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   8864341890                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   8865960447                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1618557                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   8864341890                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   8865960447                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.794476                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.794510                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.794476                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.794510                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.794476                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.794510                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 124504.384615                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145512.687383                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 145508.205134                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 124504.384615                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 145512.687383                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 145508.205134                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 124504.384615                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 145512.687383                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 145508.205134                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.863249                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011812308                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849748.277879                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.863249                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015806                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876383                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11804658                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11804658                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11804658                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11804658                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11804658                       # number of overall hits
system.cpu0.icache.overall_hits::total       11804658                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2104124                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2104124                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2104124                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2104124                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2104124                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2104124                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11804668                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11804668                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11804668                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11804668                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11804668                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11804668                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 210412.400000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 210412.400000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 210412.400000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 210412.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 210412.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 210412.400000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1999124                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1999124                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1999124                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1999124                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1999124                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1999124                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 199912.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 199912.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 199912.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 199912.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 199912.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 199912.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96215                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190966055                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96471                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1979.517731                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.606889                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.393111                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916433                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083567                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10381833                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10381833                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677222                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677222                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16427                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16427                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18059055                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18059055                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18059055                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18059055                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402061                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402061                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402151                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402151                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402151                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402151                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  69303767829                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  69303767829                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10227833                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10227833                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  69313995662                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  69313995662                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  69313995662                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  69313995662                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10783894                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10783894                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18461206                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18461206                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18461206                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18461206                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037283                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037283                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021784                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021784                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021784                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021784                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 172371.276570                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 172371.276570                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 113642.588889                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 113642.588889                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 172358.133293                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 172358.133293                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 172358.133293                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 172358.133293                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8112                       # number of writebacks
system.cpu0.dcache.writebacks::total             8112                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       305846                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       305846                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       305936                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       305936                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       305936                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       305936                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96215                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96215                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96215                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96215                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96215                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96215                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  17172820457                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  17172820457                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  17172820457                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  17172820457                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  17172820457                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  17172820457                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008922                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008922                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005212                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005212                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005212                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005212                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 178483.817045                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 178483.817045                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 178483.817045                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 178483.817045                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 178483.817045                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 178483.817045                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997045                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017271977                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2071837.020367                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997045                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12101828                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12101828                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12101828                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12101828                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12101828                       # number of overall hits
system.cpu1.icache.overall_hits::total       12101828                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2819546                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2819546                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2819546                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2819546                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2819546                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2819546                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12101842                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12101842                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12101842                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12101842                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12101842                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12101842                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 201396.142857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 201396.142857                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 201396.142857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 201396.142857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 201396.142857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 201396.142857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2508501                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2508501                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2508501                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2508501                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2508501                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2508501                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 192961.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 192961.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 192961.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 192961.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 192961.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 192961.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 76677                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180987689                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 76933                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2352.536480                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.308041                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.691959                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903547                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096453                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9830907                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9830907                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7297668                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7297668                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19989                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19989                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17256                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17256                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17128575                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17128575                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17128575                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17128575                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       186382                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       186382                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       186382                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        186382                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       186382                       # number of overall misses
system.cpu1.dcache.overall_misses::total       186382                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  35036129804                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  35036129804                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  35036129804                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  35036129804                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  35036129804                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  35036129804                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10017289                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10017289                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7297668                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7297668                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17256                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17256                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17314957                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17314957                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17314957                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17314957                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018606                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018606                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010764                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010764                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010764                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010764                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 187980.222361                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 187980.222361                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 187980.222361                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 187980.222361                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 187980.222361                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 187980.222361                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7740                       # number of writebacks
system.cpu1.dcache.writebacks::total             7740                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       109705                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       109705                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       109705                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       109705                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       109705                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       109705                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        76677                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        76677                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        76677                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        76677                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        76677                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        76677                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  14075435627                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  14075435627                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  14075435627                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  14075435627                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  14075435627                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  14075435627                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004428                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004428                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004428                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004428                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 183567.896853                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 183567.896853                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 183567.896853                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 183567.896853                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 183567.896853                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 183567.896853                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
