// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "shift_reg,Vivado 2018.3" *)
module ald_shift_reg_0_0(addr_in, addr_out);
  input [12:0]addr_in;
  output [12:0]addr_out;
endmodule
