Source Block: hdl/library/util_axis_fifo_asym/util_axis_fifo_asym.v@248:258@HdlIdDef

endgenerate

// slave handshake counter

reg s_axis_tlast_d = 0;
always @(posedge s_axis_aclk) begin
  s_axis_tlast_d <= s_axis_tlast;
end

generate

Diff Content:
- 253 reg s_axis_tlast_d = 0;

Clone Blocks:
