// Seed: 1525621765
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input wand id_2,
    input wor id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input tri id_9,
    input tri0 id_10
);
  wire id_12;
  wire id_13;
  module_0(
      id_12, id_12, id_13, id_13
  );
endmodule
