// Seed: 3136655841
module module_0 ();
  id_1(
      1 + -1'h0, id_2, -1, -1, 1
  );
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri1 id_2,
    id_5,
    output wire id_3
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13#(
        .id_14(-1),
        .id_15(id_16)
    ),
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always begin : LABEL_0
    id_11 = id_10;
    if (id_14[1]) if (id_24 ^ -1) id_21 = -1;
    id_23 <= 1;
    if (id_25) begin : LABEL_0
      disable id_27;
      id_17 <= id_13;
    end
    disable id_28;
    $display(id_24, id_23);
  end
  assign id_20 = id_25 ==? -1'd0;
  wire id_29;
  wire id_30;
  assign id_20 = -1'h0;
  module_0 modCall_1 ();
endmodule
