{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 19 01:26:44 2022 " "Info: Processing started: Sat Mar 19 01:26:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elec_clock -c elec_clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off elec_clock -c elec_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elec_clock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file elec_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elec_clock-main " "Info: Found design unit 1: elec_clock-main" {  } { { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 elec_clock " "Info: Found entity 1: elec_clock" {  } { { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_trans.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file time_trans.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 time_trans-main " "Info: Found design unit 1: time_trans-main" {  } { { "time_trans.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/time_trans.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 time_trans " "Info: Found entity 1: time_trans" {  } { { "time_trans.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/time_trans.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec_count.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sec_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sec_count-main " "Info: Found design unit 1: sec_count-main" {  } { { "sec_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/sec_count.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sec_count " "Info: Found entity 1: sec_count" {  } { { "sec_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/sec_count.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute_count.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file minute_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minute_count-main " "Info: Found design unit 1: minute_count-main" {  } { { "minute_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/minute_count.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 minute_count " "Info: Found entity 1: minute_count" {  } { { "minute_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/minute_count.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour_count.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hour_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hour_count-main " "Info: Found design unit 1: hour_count-main" {  } { { "hour_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/hour_count.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hour_count " "Info: Found entity 1: hour_count" {  } { { "hour_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/hour_count.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 config-main " "Info: Found design unit 1: config-main" {  } { { "config.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/config.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 config " "Info: Found entity 1: config" {  } { { "config.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/config.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "elec_clock " "Info: Elaborating entity \"elec_clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Blick_Control_Sec elec_clock.vhd(89) " "Warning (10541): VHDL Signal Declaration warning at elec_clock.vhd(89): used implicit default value for signal \"Blick_Control_Sec\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 89 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Blick_Control_Min elec_clock.vhd(92) " "Warning (10541): VHDL Signal Declaration warning at elec_clock.vhd(92): used implicit default value for signal \"Blick_Control_Min\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Blick_Control_Hou elec_clock.vhd(95) " "Warning (10541): VHDL Signal Declaration warning at elec_clock.vhd(95): used implicit default value for signal \"Blick_Control_Hou\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 95 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_trans time_trans:T1 " "Info: Elaborating entity \"time_trans\" for hierarchy \"time_trans:T1\"" {  } { { "elec_clock.vhd" "T1" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sec_count sec_count:T2 " "Info: Elaborating entity \"sec_count\" for hierarchy \"sec_count:T2\"" {  } { { "elec_clock.vhd" "T2" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minute_count minute_count:T3 " "Info: Elaborating entity \"minute_count\" for hierarchy \"minute_count:T3\"" {  } { { "elec_clock.vhd" "T3" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour_count hour_count:T4 " "Info: Elaborating entity \"hour_count\" for hierarchy \"hour_count:T4\"" {  } { { "elec_clock.vhd" "T4" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "L6 hour_count.vhd(20) " "Warning (10541): VHDL Signal Declaration warning at hour_count.vhd(20): used implicit default value for signal \"L6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hour_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/hour_count.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config config:T5 " "Info: Elaborating entity \"config\" for hierarchy \"config:T5\"" {  } { { "elec_clock.vhd" "T5" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "2 4 config.vhd(39) " "Error (10344): VHDL expression error at config.vhd(39): expression has 2 elements, but must have 4 elements" {  } { { "config.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/config.vhd" 39 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "config:T5 " "Error: Can't elaborate user hierarchy \"config:T5\"" {  } { { "elec_clock.vhd" "T5" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 101 0 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Error: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 19 01:26:45 2022 " "Error: Processing ended: Sat Mar 19 01:26:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
