

================================================================
== Vitis HLS Report for 'Linear_layer_ds0_Pipeline_l_bias_i10_l_j10'
================================================================
* Date:           Thu Sep  7 08:25:56 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.039 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4611|     4611|  46.110 us|  46.110 us|  4611|  4611|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_bias_i10_l_j10  |     4609|     4609|         3|          1|          1|  4608|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.03>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j10 = alloca i32 1"   --->   Operation 6 'alloca' 'j10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i10 = alloca i32 1"   --->   Operation 7 'alloca' 'i10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %v331, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i10"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %j10"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [bert_layer.cpp:256]   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.09ns)   --->   "%icmp_ln256 = icmp_eq  i13 %indvar_flatten_load, i13 4608" [bert_layer.cpp:256]   --->   Operation 15 'icmp' 'icmp_ln256' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.67ns)   --->   "%add_ln256_1 = add i13 %indvar_flatten_load, i13 1" [bert_layer.cpp:256]   --->   Operation 16 'add' 'add_ln256_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %icmp_ln256, void %for.inc20, void %for.end22.exitStub" [bert_layer.cpp:256]   --->   Operation 17 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j10_load = load i9 %j10" [bert_layer.cpp:257]   --->   Operation 18 'load' 'j10_load' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i10_load = load i4 %i10" [bert_layer.cpp:256]   --->   Operation 19 'load' 'i10_load' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln256 = add i4 %i10_load, i4 1" [bert_layer.cpp:256]   --->   Operation 20 'add' 'add_ln256' <Predicate = (!icmp_ln256)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.66ns)   --->   "%icmp_ln257 = icmp_eq  i9 %j10_load, i9 384" [bert_layer.cpp:257]   --->   Operation 21 'icmp' 'icmp_ln257' <Predicate = (!icmp_ln256)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.96ns)   --->   "%select_ln256 = select i1 %icmp_ln257, i9 0, i9 %j10_load" [bert_layer.cpp:256]   --->   Operation 22 'select' 'select_ln256' <Predicate = (!icmp_ln256)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln256_1 = select i1 %icmp_ln257, i4 %add_ln256, i4 %i10_load" [bert_layer.cpp:256]   --->   Operation 23 'select' 'select_ln256_1' <Predicate = (!icmp_ln256)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i9 %select_ln256" [bert_layer.cpp:257]   --->   Operation 24 'zext' 'zext_ln257' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%v331_addr = getelementptr i12 %v331, i64 0, i64 %zext_ln257" [bert_layer.cpp:259]   --->   Operation 25 'getelementptr' 'v331_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%v137_V = load i10 %v331_addr" [bert_layer.cpp:259]   --->   Operation 26 'load' 'v137_V' <Predicate = (!icmp_ln256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_1 : Operation 27 [1/1] (0.95ns)   --->   "%switch_ln261 = switch i4 %select_ln256_1, void %arrayidx195.case.11, i4 0, void %arrayidx195.case.0, i4 1, void %arrayidx195.case.1, i4 2, void %arrayidx195.case.2, i4 3, void %arrayidx195.case.3, i4 4, void %arrayidx195.case.4, i4 5, void %arrayidx195.case.5, i4 6, void %arrayidx195.case.6, i4 7, void %arrayidx195.case.7, i4 8, void %arrayidx195.case.8, i4 9, void %arrayidx195.case.9, i4 10, void %arrayidx195.case.10" [bert_layer.cpp:261]   --->   Operation 27 'switch' 'switch_ln261' <Predicate = (!icmp_ln256)> <Delay = 0.95>
ST_1 : Operation 28 [1/1] (1.82ns)   --->   "%add_ln257 = add i9 %select_ln256, i9 1" [bert_layer.cpp:257]   --->   Operation 28 'add' 'add_ln257' <Predicate = (!icmp_ln256)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln257 = store i13 %add_ln256_1, i13 %indvar_flatten" [bert_layer.cpp:257]   --->   Operation 29 'store' 'store_ln257' <Predicate = (!icmp_ln256)> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln257 = store i4 %select_ln256_1, i4 %i10" [bert_layer.cpp:257]   --->   Operation 30 'store' 'store_ln257' <Predicate = (!icmp_ln256)> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln257 = store i9 %add_ln257, i9 %j10" [bert_layer.cpp:257]   --->   Operation 31 'store' 'store_ln257' <Predicate = (!icmp_ln256)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln257 = br void %for.inc" [bert_layer.cpp:257]   --->   Operation 32 'br' 'br_ln257' <Predicate = (!icmp_ln256)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 33 [1/2] (3.25ns)   --->   "%v137_V = load i10 %v331_addr" [bert_layer.cpp:259]   --->   Operation 33 'load' 'v137_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (icmp_ln256)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.96>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_bias_i10_l_j10_str"   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4608, i64 4608, i64 4608"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln258 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [bert_layer.cpp:258]   --->   Operation 36 'specpipeline' 'specpipeline_ln258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln257 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [bert_layer.cpp:257]   --->   Operation 37 'specloopname' 'specloopname_ln257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i12.i24, i12 %v137_V, i24 0"   --->   Operation 38 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln312 = sext i36 %p_Result_s"   --->   Operation 39 'sext' 'sext_ln312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i12 %v137_V"   --->   Operation 40 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.71ns)   --->   "%add_ln75 = add i37 %sext_ln312, i37 %sext_ln75"   --->   Operation 41 'add' 'add_ln75' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln261 = sext i37 %add_ln75" [bert_layer.cpp:261]   --->   Operation 42 'sext' 'sext_ln261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%acc_outp3_V_addr = getelementptr i48 %acc_outp3_V, i64 0, i64 %zext_ln257" [bert_layer.cpp:261]   --->   Operation 43 'getelementptr' 'acc_outp3_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%acc_outp3_V_1_addr = getelementptr i48 %acc_outp3_V_1, i64 0, i64 %zext_ln257" [bert_layer.cpp:261]   --->   Operation 44 'getelementptr' 'acc_outp3_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%acc_outp3_V_2_addr = getelementptr i48 %acc_outp3_V_2, i64 0, i64 %zext_ln257" [bert_layer.cpp:261]   --->   Operation 45 'getelementptr' 'acc_outp3_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%acc_outp3_V_3_addr = getelementptr i48 %acc_outp3_V_3, i64 0, i64 %zext_ln257" [bert_layer.cpp:261]   --->   Operation 46 'getelementptr' 'acc_outp3_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%acc_outp3_V_4_addr = getelementptr i48 %acc_outp3_V_4, i64 0, i64 %zext_ln257" [bert_layer.cpp:261]   --->   Operation 47 'getelementptr' 'acc_outp3_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%acc_outp3_V_5_addr = getelementptr i48 %acc_outp3_V_5, i64 0, i64 %zext_ln257" [bert_layer.cpp:261]   --->   Operation 48 'getelementptr' 'acc_outp3_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%acc_outp3_V_6_addr = getelementptr i48 %acc_outp3_V_6, i64 0, i64 %zext_ln257" [bert_layer.cpp:261]   --->   Operation 49 'getelementptr' 'acc_outp3_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%acc_outp3_V_7_addr = getelementptr i48 %acc_outp3_V_7, i64 0, i64 %zext_ln257" [bert_layer.cpp:261]   --->   Operation 50 'getelementptr' 'acc_outp3_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%acc_outp3_V_8_addr = getelementptr i48 %acc_outp3_V_8, i64 0, i64 %zext_ln257" [bert_layer.cpp:261]   --->   Operation 51 'getelementptr' 'acc_outp3_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%acc_outp3_V_9_addr = getelementptr i48 %acc_outp3_V_9, i64 0, i64 %zext_ln257" [bert_layer.cpp:261]   --->   Operation 52 'getelementptr' 'acc_outp3_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%acc_outp3_V_10_addr = getelementptr i48 %acc_outp3_V_10, i64 0, i64 %zext_ln257" [bert_layer.cpp:261]   --->   Operation 53 'getelementptr' 'acc_outp3_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%acc_outp3_V_11_addr = getelementptr i48 %acc_outp3_V_11, i64 0, i64 %zext_ln257" [bert_layer.cpp:261]   --->   Operation 54 'getelementptr' 'acc_outp3_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (3.25ns)   --->   "%store_ln261 = store i48 %sext_ln261, i9 %acc_outp3_V_10_addr" [bert_layer.cpp:261]   --->   Operation 55 'store' 'store_ln261' <Predicate = (select_ln256_1 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln261 = br void %arrayidx195.exit" [bert_layer.cpp:261]   --->   Operation 56 'br' 'br_ln261' <Predicate = (select_ln256_1 == 10)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (3.25ns)   --->   "%store_ln261 = store i48 %sext_ln261, i9 %acc_outp3_V_9_addr" [bert_layer.cpp:261]   --->   Operation 57 'store' 'store_ln261' <Predicate = (select_ln256_1 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln261 = br void %arrayidx195.exit" [bert_layer.cpp:261]   --->   Operation 58 'br' 'br_ln261' <Predicate = (select_ln256_1 == 9)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln261 = store i48 %sext_ln261, i9 %acc_outp3_V_8_addr" [bert_layer.cpp:261]   --->   Operation 59 'store' 'store_ln261' <Predicate = (select_ln256_1 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln261 = br void %arrayidx195.exit" [bert_layer.cpp:261]   --->   Operation 60 'br' 'br_ln261' <Predicate = (select_ln256_1 == 8)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (3.25ns)   --->   "%store_ln261 = store i48 %sext_ln261, i9 %acc_outp3_V_7_addr" [bert_layer.cpp:261]   --->   Operation 61 'store' 'store_ln261' <Predicate = (select_ln256_1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln261 = br void %arrayidx195.exit" [bert_layer.cpp:261]   --->   Operation 62 'br' 'br_ln261' <Predicate = (select_ln256_1 == 7)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (3.25ns)   --->   "%store_ln261 = store i48 %sext_ln261, i9 %acc_outp3_V_6_addr" [bert_layer.cpp:261]   --->   Operation 63 'store' 'store_ln261' <Predicate = (select_ln256_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln261 = br void %arrayidx195.exit" [bert_layer.cpp:261]   --->   Operation 64 'br' 'br_ln261' <Predicate = (select_ln256_1 == 6)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (3.25ns)   --->   "%store_ln261 = store i48 %sext_ln261, i9 %acc_outp3_V_5_addr" [bert_layer.cpp:261]   --->   Operation 65 'store' 'store_ln261' <Predicate = (select_ln256_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln261 = br void %arrayidx195.exit" [bert_layer.cpp:261]   --->   Operation 66 'br' 'br_ln261' <Predicate = (select_ln256_1 == 5)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln261 = store i48 %sext_ln261, i9 %acc_outp3_V_4_addr" [bert_layer.cpp:261]   --->   Operation 67 'store' 'store_ln261' <Predicate = (select_ln256_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln261 = br void %arrayidx195.exit" [bert_layer.cpp:261]   --->   Operation 68 'br' 'br_ln261' <Predicate = (select_ln256_1 == 4)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (3.25ns)   --->   "%store_ln261 = store i48 %sext_ln261, i9 %acc_outp3_V_3_addr" [bert_layer.cpp:261]   --->   Operation 69 'store' 'store_ln261' <Predicate = (select_ln256_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln261 = br void %arrayidx195.exit" [bert_layer.cpp:261]   --->   Operation 70 'br' 'br_ln261' <Predicate = (select_ln256_1 == 3)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (3.25ns)   --->   "%store_ln261 = store i48 %sext_ln261, i9 %acc_outp3_V_2_addr" [bert_layer.cpp:261]   --->   Operation 71 'store' 'store_ln261' <Predicate = (select_ln256_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln261 = br void %arrayidx195.exit" [bert_layer.cpp:261]   --->   Operation 72 'br' 'br_ln261' <Predicate = (select_ln256_1 == 2)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (3.25ns)   --->   "%store_ln261 = store i48 %sext_ln261, i9 %acc_outp3_V_1_addr" [bert_layer.cpp:261]   --->   Operation 73 'store' 'store_ln261' <Predicate = (select_ln256_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln261 = br void %arrayidx195.exit" [bert_layer.cpp:261]   --->   Operation 74 'br' 'br_ln261' <Predicate = (select_ln256_1 == 1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (3.25ns)   --->   "%store_ln261 = store i48 %sext_ln261, i9 %acc_outp3_V_addr" [bert_layer.cpp:261]   --->   Operation 75 'store' 'store_ln261' <Predicate = (select_ln256_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln261 = br void %arrayidx195.exit" [bert_layer.cpp:261]   --->   Operation 76 'br' 'br_ln261' <Predicate = (select_ln256_1 == 0)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (3.25ns)   --->   "%store_ln261 = store i48 %sext_ln261, i9 %acc_outp3_V_11_addr" [bert_layer.cpp:261]   --->   Operation 77 'store' 'store_ln261' <Predicate = (select_ln256_1 == 15) | (select_ln256_1 == 14) | (select_ln256_1 == 13) | (select_ln256_1 == 12) | (select_ln256_1 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln261 = br void %arrayidx195.exit" [bert_layer.cpp:261]   --->   Operation 78 'br' 'br_ln261' <Predicate = (select_ln256_1 == 15) | (select_ln256_1 == 14) | (select_ln256_1 == 13) | (select_ln256_1 == 12) | (select_ln256_1 == 11)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.04ns
The critical path consists of the following:
	'alloca' operation ('j10') [14]  (0 ns)
	'load' operation ('j10_load', bert_layer.cpp:257) on local variable 'j10' [28]  (0 ns)
	'icmp' operation ('icmp_ln257', bert_layer.cpp:257) [33]  (1.66 ns)
	'select' operation ('select_ln256', bert_layer.cpp:256) [34]  (0.968 ns)
	'add' operation ('add_ln257', bert_layer.cpp:257) [96]  (1.82 ns)
	'store' operation ('store_ln257', bert_layer.cpp:257) of variable 'add_ln257', bert_layer.cpp:257 on local variable 'j10' [99]  (1.59 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('v137.V', bert_layer.cpp:259) on array 'v331' [40]  (3.25 ns)

 <State 3>: 5.97ns
The critical path consists of the following:
	'add' operation ('add_ln75') [44]  (2.71 ns)
	'store' operation ('store_ln261', bert_layer.cpp:261) of variable 'sext_ln261', bert_layer.cpp:261 on array 'acc_outp3_V_8' [66]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
