
---------- Begin Simulation Statistics ----------
final_tick                               14978629180863                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 175412                       # Simulator instruction rate (inst/s)
host_mem_usage                               17300004                       # Number of bytes of host memory used
host_op_rate                                   304606                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4160.00                       # Real time elapsed on the host
host_tick_rate                                6774759                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   729712538                       # Number of instructions simulated
sim_ops                                    1267162725                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028183                       # Number of seconds simulated
sim_ticks                                 28182998790                       # Number of ticks simulated
system.cpu0.Branches                                3                       # Number of branches fetched
system.cpu0.committedInsts                         13                       # Number of instructions committed
system.cpu0.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests          690                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu0.num_int_insts                          25                       # number of integer instructions
system.cpu0.num_int_register_reads                 43                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                21                       # number of times the integer registers were written
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_mem_refs                            3                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    1      3.85%      3.85% # Class of executed instruction
system.cpu0.op_class::IntAlu                       22     84.62%     88.46% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      7.69%     96.15% # Class of executed instruction
system.cpu0.op_class::MemWrite                      1      3.85%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        26                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests       690784                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         1308                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      1382516                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         1308                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   4                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     8                       # Number of float alu accesses
system.cpu1.num_fp_insts                            8                       # number of float instructions
system.cpu1.num_fp_register_reads                   8                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   17                       # Number of integer alu accesses
system.cpu1.num_int_insts                          17                       # number of integer instructions
system.cpu1.num_int_register_reads                 37                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu1.num_load_insts                          2                       # Number of load instructions
system.cpu1.num_mem_refs                            4                       # number of memory refs
system.cpu1.num_store_insts                         2                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       14     63.64%     63.64% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      2      9.09%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      1      4.55%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  1      4.55%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::MemWrite                      2      9.09%     90.91% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  2      9.09%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        22                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         16                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2529372                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          208                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5059436                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          208                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu2.num_fp_insts                           14                       # number of float instructions
system.cpu2.num_fp_register_reads                  33                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 14                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu2.num_int_insts                          14                       # number of integer instructions
system.cpu2.num_int_register_reads                 21                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                            2                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        9     36.00%     36.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      3     12.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  4     16.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  3     12.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 4     16.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      8.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         11                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests        84852                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          348                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       170493                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          348                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu3.num_fp_insts                           12                       # number of float instructions
system.cpu3.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu3.num_int_insts                          23                       # number of integer instructions
system.cpu3.num_int_register_reads                 58                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu3.num_load_insts                         10                       # Number of load instructions
system.cpu3.num_mem_refs                           16                       # number of memory refs
system.cpu3.num_store_insts                         6                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    2      8.00%      8.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        7     28.00%     36.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.00%     44.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      2      8.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  8     32.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 4     16.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       200906                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         415814                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        96815                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        272847                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        146489833                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       151847998                       # number of cc regfile writes
system.switch_cpus0.committedInsts          157350273                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            309355896                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.537867                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.537867                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads                1                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes              63                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  73313                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      1606325                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        28955186                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.295642                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           107522638                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          29101112                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        9810521                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     84737885                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         8365                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     33452379                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    392621206                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     78421526                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      4569693                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    363554958                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents            32                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents         1528                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1326338                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles         1569                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        22667                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       773136                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       833189                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        406669771                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            361401049                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.670892                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        272831489                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.270192                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             362841574                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       525784792                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      304789914                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.859197                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.859197                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       788891      0.21%      0.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    255474835     69.40%     69.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2145666      0.58%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     80084664     21.75%     91.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     29630584      8.05%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            8      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            3      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     368124651                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses             11                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads           22                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            8                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes           24                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           11189393                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.030396                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        7050779     63.01%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       3431259     30.67%     93.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       707355      6.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     378525142                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    832825470                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    361401041                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    475908473                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         392621206                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        368124651                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     83265292                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       826667                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined    106422154                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     84560130                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.353407                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.812507                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17457949     20.65%     20.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2422048      2.86%     23.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      3549815      4.20%     27.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      5703154      6.74%     34.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8377422      9.91%     44.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      9439092     11.16%     55.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     13944429     16.49%     72.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     12207979     14.44%     86.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     11458242     13.55%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84560130                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.349636                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     16918673                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     10247017                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     84737885                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     33452379                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      174471203                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                84633443                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    303                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        111837336                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        75464881                       # number of cc regfile writes
system.switch_cpus1.committedInsts          226115231                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            394965214                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.374294                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.374294                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        311468837                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       170965344                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 108701                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         3736                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        24071470                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.668176                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            79180577                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          21088474                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles         999937                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     58106007                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          972                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     21102217                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    395181519                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     58092103                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        13969                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    395084569                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents          8620                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      1445016                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          5659                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      1460937                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         2438                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         2313                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect         1423                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        522839685                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            395074778                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.577696                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        302042364                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.668061                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             395078604                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       352941043                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      172045712                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.671696                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.671696                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass         4620      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    212159275     53.70%     53.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        13302      0.00%     53.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     53.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     18366878      4.65%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu     11889608      3.01%     61.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      6894219      1.74%     63.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     63.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     33464364      8.47%     71.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       143185      0.04%     71.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      7845691      1.99%     73.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      2286731      0.58%     74.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     22620868      5.73%     79.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt       222908      0.06%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     17671822      4.47%     84.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     11359777      2.88%     87.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     40424596     10.23%     97.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      9730696      2.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     395098540                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      195401776                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    388983572                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    193573815                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    193689378                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            6087585                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.015408                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        3779944     62.09%     62.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     62.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     62.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd         3461      0.06%     62.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     62.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     62.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     62.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     62.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     62.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     62.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     62.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     62.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     62.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu         52099      0.86%     63.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc          820      0.01%     63.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     63.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     63.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     63.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     63.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     63.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     63.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd        33675      0.55%     63.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     63.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     63.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            6      0.00%     63.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv         1168      0.02%     63.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     63.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        64856      1.07%     64.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     64.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     64.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     64.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     64.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     64.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     64.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     64.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     64.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     64.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     64.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     64.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     64.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     64.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        642183     10.55%     75.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       141524      2.32%     77.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       980648     16.11%     93.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       387201      6.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     205779729                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    491829623                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    201500963                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    201710771                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         395181510                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        395098540                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined       216204                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         3634                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined       305088                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     84524898                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.674345                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.775844                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     12840744     15.19%     15.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2094323      2.48%     17.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      5568491      6.59%     24.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7048640      8.34%     32.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9512078     11.25%     43.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      9320949     11.03%     54.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      9946117     11.77%     66.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      9156892     10.83%     77.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19036664     22.52%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84524898                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.668341                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      1832022                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       687557                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     58106007                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     21102217                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      150630394                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                84633599                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    602                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        165499896                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       117703261                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            423135454                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.338534                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.338534                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        362172148                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       162816896                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  24941                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       117943                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        29338653                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            5.079615                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            52557916                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           2292649                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        1651212                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     50436477                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          502                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      2305299                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    431513448                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     50265267                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       128924                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    429906117                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         24365                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       132310                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        174319                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       156652                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       114773                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         3170                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        644030309                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            429033119                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.589643                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        379748232                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              5.069300                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             429796779                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       379256138                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      225142402                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.953910                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.953910                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       684668      0.16%      0.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    215302859     50.07%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        35844      0.01%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           21      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        28485      0.01%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc     37956184      8.83%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     37952044      8.83%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     47520560     11.05%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     37950641      8.83%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     39330295      9.15%     96.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       924557      0.21%     97.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     10979015      2.55%     99.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      1369869      0.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     430035043                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      174416696                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    348196526                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    173719203                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    178373684                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1450410                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003373                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         387575     26.72%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          3334      0.23%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc           12      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt          474      0.03%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         91599      6.32%     33.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       333957     23.03%     56.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       438754     30.25%     86.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       194705     13.42%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     256384089                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    597934574                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    255313916                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    261517700                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         431512903                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        430035043                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded          545                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      8377864                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         1948                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          462                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      4844234                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     84608658                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     5.082636                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.421720                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      5039000      5.96%      5.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3078333      3.64%      9.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6410425      7.58%     17.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7205940      8.52%     25.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     10478956     12.39%     38.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12405994     14.66%     52.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10694271     12.64%     65.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9959292     11.77%     77.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     19336447     22.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84608658                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  5.081139                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads        14677                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        48055                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     50436477                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      2305299                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      111300328                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                84633599                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    147                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         82157733                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        97050607                       # number of cc regfile writes
system.switch_cpus3.committedInsts           96246978                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            139706065                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.879338                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.879338                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads          2474732                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         2465206                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  67968                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      1287828                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        15108775                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.241661                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            33211208                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          10259190                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       16045190                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     26829695                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         3716                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     14448741                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    239001634                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     22952018                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2343261                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    189719835                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         53474                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       251051                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1258671                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       297206                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         7868                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       513724                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       774104                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        276693248                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            187888440                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.543153                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        150286882                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.220022                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             189520566                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       305773438                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      164053063                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.137219                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.137219                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1217671      0.63%      0.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    153020710     79.67%     80.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      3580510      1.86%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     82.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     20920903     10.89%     93.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8355625      4.35%     97.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      2486630      1.29%     98.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      2481051      1.29%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     192063100                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses        6039635                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads     11009093                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses      4931914                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes      9589634                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            3030888                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.015781                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1225194     40.42%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     40.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        132463      4.37%     44.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       601277     19.84%     64.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       748797     24.71%     89.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       323157     10.66%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     187836682                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    460796957                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    182956526                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    328715227                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         238995949                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        192063100                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded         5685                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     99295481                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        83335                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5454                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined    156132159                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     84565631                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.271172                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.225344                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30057203     35.54%     35.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      8209989      9.71%     45.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      9416551     11.14%     56.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     11245929     13.30%     69.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     10415126     12.32%     82.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      6648276      7.86%     89.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      4705094      5.56%     95.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      2789930      3.30%     98.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      1077533      1.27%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84565631                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.269348                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      4043558                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       263953                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     26829695                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     14448741                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads       67778346                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                84633599                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    238                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     84544142                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        84544143                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     96529665                       # number of overall hits
system.cpu0.dcache.overall_hits::total       96529666                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data          497                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           499                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data          566                       # number of overall misses
system.cpu0.dcache.overall_misses::total          568                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data     46600020                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     46600020                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data     46600020                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     46600020                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     84544639                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     84544642                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     96530231                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     96530234                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.666667                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.000006                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.666667                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.000006                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 93762.615694                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 93386.813627                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 82332.190813                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82042.288732                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          186                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          186                       # average number of cycles each access was blocked
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data          289                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          289                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data          289                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          289                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data          208                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          208                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data          263                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          263                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     22439205                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     22439205                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     28677960                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     28677960                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.000003                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 107880.793269                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 107880.793269                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 109041.673004                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109041.673004                       # average overall mshr miss latency
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     57363433                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       57363433                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data          430                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          432                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     40063896                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     40063896                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     57363863                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     57363865                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.000007                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 93171.851163                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 92740.500000                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data          287                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          287                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data          143                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          143                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     15992325                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     15992325                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 111834.440559                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 111834.440559                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            1                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     27180709                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      27180710                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data           67                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           67                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data      6536124                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6536124                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     27180776                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     27180777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000002                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 97554.089552                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 97554.089552                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data           65                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           65                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data      6446880                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      6446880                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 99182.769231                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 99182.769231                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data     11985523                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total     11985523                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data           69                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           69                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data     11985592                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total     11985592                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.000006                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.000006                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data           55                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           55                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data      6238755                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      6238755                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.000005                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 113431.909091                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 113431.909091                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          191.950896                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           96529929                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              263                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         367033.950570                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     14950446182739                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     2.000000                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   189.950896                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.003906                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.370998                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.374904                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          263                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          194                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.513672                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        772242135                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       772242135                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           13                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     32539518                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        32539531                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           13                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     32539518                       # number of overall hits
system.cpu0.icache.overall_hits::total       32539531                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            4                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          539                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           543                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            4                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          539                       # number of overall misses
system.cpu0.icache.overall_misses::total          543                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     55993950                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     55993950                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     55993950                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     55993950                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           17                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     32540057                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     32540074                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           17                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     32540057                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     32540074                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.235294                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000017                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.235294                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000017                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 103884.879406                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 103119.613260                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 103884.879406                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 103119.613260                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu0.icache.writebacks::total                2                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          120                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          120                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          120                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          120                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          419                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          419                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          419                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          419                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     42455835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     42455835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     42455835                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     42455835                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 101326.575179                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 101326.575179                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 101326.575179                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 101326.575179                       # average overall mshr miss latency
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           13                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     32539518                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       32539531                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            4                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          539                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          543                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     55993950                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     55993950                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           17                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     32540057                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     32540074                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.235294                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 103884.879406                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 103119.613260                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          120                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          120                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          419                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          419                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     42455835                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     42455835                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 101326.575179                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 101326.575179                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          180.711875                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           32539953                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              422                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         77108.893365                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     14950446182406                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     4.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   176.711876                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.007812                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.345140                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.352953                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          178                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        260321014                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       260321014                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         17                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp            620                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq            65                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp           65                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq          623                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          847                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port          528                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total               1375                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        27136                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port        16832                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total               43968                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                            0                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples           688                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001453                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.038125                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0                 687     99.85%     99.85% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                   1      0.15%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total             688                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy          229104                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         417582                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy         260739                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data            1                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total              1                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data            1                       # number of overall hits
system.cpu0.l2cache.overall_hits::total             1                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            4                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          419                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data          262                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total          687                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            4                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          419                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data          262                       # number of overall misses
system.cpu0.l2cache.overall_misses::total          687                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     42177447                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data     28492146                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total     70669593                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     42177447                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data     28492146                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total     70669593                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            4                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          419                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data          263                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total          688                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            4                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          419                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data          263                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total          688                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.996198                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.998547                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.996198                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.998547                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 100662.164678                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 108748.648855                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 102866.947598                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 100662.164678                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 108748.648855                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 102866.947598                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          419                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data          262                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total          681                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          419                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data          262                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total          681                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     42038253                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data     28405566                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total     70443819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     42038253                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data     28405566                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total     70443819                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.996198                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.989826                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.996198                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.989826                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 100329.959427                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 108418.190840                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 103441.731278                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 100329.959427                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 108418.190840                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 103441.731278                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    0                       # number of replacements
system.cpu0.l2cache.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total            2                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data           65                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total           65                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data      6403590                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total      6403590                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data           65                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total           65                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 98516.769231                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 98516.769231                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data           65                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total           65                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      6381945                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total      6381945                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 98183.769231                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 98183.769231                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data            1                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          419                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data          197                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          622                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     42177447                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data     22088556                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     64266003                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          419                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data          198                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total          623                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.994949                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.998395                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 100662.164678                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 112124.649746                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 103321.548232                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          419                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          197                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          616                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     42038253                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     22023621                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     64061874                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.994949                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.988764                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 100329.959427                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 111795.030457                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 103996.548701                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse         371.663456                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs               687                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs             684                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.004386                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    14950446182406                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     4.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   176.712002                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   188.951455                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000977                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.043143                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.046131                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.090738                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024          684                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          186                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.166992                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses           11724                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses          11724                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 14950446192396                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  28182988467                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29285.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29285.numOps                      0                       # Number of Ops committed
system.cpu0.thread29285.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            2                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     74453255                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        74453257                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            2                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     74455263                       # number of overall hits
system.cpu1.dcache.overall_hits::total       74455265                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       808192                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        808194                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       845169                       # number of overall misses
system.cpu1.dcache.overall_misses::total       845171                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  18688917708                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18688917708                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  18688917708                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18688917708                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     75261447                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     75261451                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     75300432                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     75300436                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.010738                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010738                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.011224                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011224                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 23124.353753                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 23124.296528                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 22112.639848                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 22112.587521                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          547                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   109.400000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       690444                       # number of writebacks
system.cpu1.dcache.writebacks::total           690444                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       125439                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       125439                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       125439                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       125439                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       682753                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       682753                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data       691021                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       691021                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  12480531975                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12480531975                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  13347934038                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  13347934038                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.009072                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.009072                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.009177                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.009177                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 18279.717519                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18279.717519                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 19316.249489                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19316.249489                       # average overall mshr miss latency
system.cpu1.dcache.replacements                690444                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     53636678                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       53636679                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       541901                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       541902                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  14524020441                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14524020441                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     54178579                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     54178581                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.500000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.010002                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010002                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 26801.981249                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26801.931790                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       122889                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       122889                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       419012                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       419012                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   8469217638                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8469217638                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.007734                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007734                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 20212.351050                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20212.351050                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     20816577                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      20816578                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       266291                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       266292                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   4164897267                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4164897267                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     21082868                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21082870                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.500000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.012631                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.012631                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 15640.398162                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 15640.339428                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         2550                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2550                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       263741                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       263741                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   4011314337                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4011314337                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.012510                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012510                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 15209.293728                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 15209.293728                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data         2008                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         2008                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        36977                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        36977                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data        38985                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        38985                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.948493                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.948493                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data         8268                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         8268                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data    867402063                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    867402063                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.212082                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.212082                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 104910.747823                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 104910.747823                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.360819                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           75146313                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           690956                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           108.757016                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     14950446186069                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.390406                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   510.970413                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000763                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.997989                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998752                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        603094444                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       603094444                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           20                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     27077126                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        27077146                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           20                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     27077126                       # number of overall hits
system.cpu1.icache.overall_hits::total       27077146                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          903                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           907                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          903                       # number of overall misses
system.cpu1.icache.overall_misses::total          907                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     79258662                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     79258662                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     79258662                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     79258662                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     27078029                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     27078053                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     27078029                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     27078053                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.166667                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.166667                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 87772.604651                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 87385.514884                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 87772.604651                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 87385.514884                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          264                       # number of writebacks
system.cpu1.icache.writebacks::total              264                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          131                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          131                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          131                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          131                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          772                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          772                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          772                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          772                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     67300965                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     67300965                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     67300965                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     67300965                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 87177.415803                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 87177.415803                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 87177.415803                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 87177.415803                       # average overall mshr miss latency
system.cpu1.icache.replacements                   264                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           20                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     27077126                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       27077146                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            4                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          903                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          907                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     79258662                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     79258662                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     27078029                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     27078053                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 87772.604651                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 87385.514884                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          131                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          131                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          772                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          772                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     67300965                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     67300965                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 87177.415803                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 87177.415803                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          326.126855                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           27077922                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              776                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         34894.229381                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     14950446182406                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.585242                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   322.541613                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.007002                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.629964                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.636967                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          152                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          360                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        216625200                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       216625200                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp         427991                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       487636                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       324742                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq           76                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp           76                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        263741                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       263741                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq       427991                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         1816                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      2072508                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            2074324                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        66560                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     88409600                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total            88476160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       121670                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                7786880                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        813478                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.001613                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.040128                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              812166     99.84%     99.84% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                1312      0.16%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          813478                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       920387358                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           3.3                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         772224                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy      690288686                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.4                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst           60                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       566697                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         566757                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst           60                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       566697                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        566757                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          712                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       124257                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       124975                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          712                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       124257                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       124975                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     66533733                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  10528400061                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  10594933794                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     66533733                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  10528400061                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  10594933794                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          772                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data       690954                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       691732                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          772                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data       690954                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       691732                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.922280                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.179834                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.180670                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.922280                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.179834                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.180670                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 93446.254213                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 84730.840605                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 84776.425637                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 93446.254213                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 84730.840605                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 84776.425637                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       121670                       # number of writebacks
system.cpu1.l2cache.writebacks::total          121670                       # number of writebacks
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.data            1                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          712                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       124256                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       124968                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          712                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       124256                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       124968                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     66296637                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  10486949553                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  10553246190                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     66296637                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  10486949553                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  10553246190                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.922280                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.179833                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.180660                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.922280                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.179833                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.180660                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 93113.254213                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 84397.932921                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 84447.588103                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 93113.254213                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 84397.932921                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 84447.588103                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               121670                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       432846                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       432846                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       432846                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       432846                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       257858                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       257858                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       257858                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       257858                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data           75                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total           75                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data           76                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total           76                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.013158                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.013158                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.013158                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.013158                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       220825                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       220825                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        42915                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        42916                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   2965255443                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   2965255443                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       263740                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       263741                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.162717                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.162720                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 69096.014051                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 69094.404022                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        42915                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        42915                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2950964748                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   2950964748                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.162717                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.162716                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 68763.014051                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 68763.014051                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst           60                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       345872                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       345932                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          712                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        81342                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        82059                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     66533733                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   7563144618                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   7629678351                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          772                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data       427214                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       427991                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.922280                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.190401                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.191731                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 93446.254213                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 92979.575349                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 92977.959164                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_hits::.switch_cpus1.data            1                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          712                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        81341                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        82053                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     66296637                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   7535984805                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   7602281442                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.922280                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.190399                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.191717                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 93113.254213                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 92646.817779                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 92650.865197                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4016.879070                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           1382510                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          125766                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           10.992717                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    14950446182406                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    21.858826                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.135791                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.228644                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    21.136802                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  3973.519007                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.005337                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000033                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000056                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.005160                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.970097                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.980683                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1711                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         1140                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          957                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        22245958                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       22245958                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 14950446192396                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  28182988467                       # Cumulative time (in ticks) in various power states
system.cpu1.thread8783.numInsts                     0                       # Number of Instructions committed
system.cpu1.thread8783.numOps                       0                       # Number of Ops committed
system.cpu1.thread8783.numMemRefs                   0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     42683143                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        42683144                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     42968082                       # number of overall hits
system.cpu2.dcache.overall_hits::total       42968083                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      7501305                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       7501306                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      7557838                       # number of overall misses
system.cpu2.dcache.overall_misses::total      7557839                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  32893588794                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  32893588794                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  32893588794                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  32893588794                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     50184448                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     50184450                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     50525920                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     50525922                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.149475                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.149475                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.149583                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.149583                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  4385.048841                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  4385.048256                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  4352.248460                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  4352.247884                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        49388                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             94                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   525.404255                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2529365                       # number of writebacks
system.cpu2.dcache.writebacks::total          2529365                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      4985616                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4985616                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      4985616                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4985616                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2515689                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2515689                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2529885                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2529885                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  13161681453                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  13161681453                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  14320610364                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  14320610364                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.050129                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.050129                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  5231.839648                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  5231.839648                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  5660.577601                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  5660.577601                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2529365                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     42283396                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       42283397                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      7484563                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7484564                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  31911452271                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  31911452271                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     49767959                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     49767961                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.150389                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.150389                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  4263.636003                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  4263.635433                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      4985614                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4985614                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2498949                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2498949                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  12185148321                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  12185148321                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  4876.109245                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  4876.109245                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data       399747                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        399747                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        16742                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16742                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    982136523                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    982136523                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.040198                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040198                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 58663.034464                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 58663.034464                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            2                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        16740                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16740                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    976533132                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    976533132                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.040193                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040193                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 58335.312545                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 58335.312545                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       284939                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       284939                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        56533                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        56533                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       341472                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       341472                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.165557                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.165557                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        14196                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        14196                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   1158928911                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   1158928911                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.041573                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.041573                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 81637.708580                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 81637.708580                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.651364                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           45497968                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2529877                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.984261                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     14950446184404                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.001142                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.650222                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000002                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999317                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999319                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        406737253                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       406737253                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           20                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20356067                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20356087                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           20                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20356067                       # number of overall hits
system.cpu2.icache.overall_hits::total       20356087                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          209                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           211                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          209                       # number of overall misses
system.cpu2.icache.overall_misses::total          211                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     18153828                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     18153828                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     18153828                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     18153828                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           22                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20356276                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20356298                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           22                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20356276                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20356298                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.090909                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.090909                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 86860.421053                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 86037.099526                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 86860.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 86037.099526                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           26                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           26                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          183                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          183                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          183                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          183                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     16189461                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     16189461                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     16189461                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     16189461                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst        88467                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        88467                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst        88467                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        88467                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           20                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20356067                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20356087                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          209                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          211                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     18153828                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     18153828                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20356276                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20356298                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 86860.421053                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 86037.099526                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           26                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          183                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          183                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     16189461                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     16189461                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst        88467                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        88467                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          140.444536                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20356272                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              185                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         110033.902703                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     14950446182406                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   138.444537                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.270399                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.274306                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        162850569                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       162850569                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2513330                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       450388                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2122577                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq            8                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp            8                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         16732                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        16732                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2513331                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          369                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7589136                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7589505                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        11776                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    323791488                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           323803264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        43601                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                2790464                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2573671                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000082                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.009054                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2573460     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 211      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2573671                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3369348279                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization          12.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         182817                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2527348788                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          9.0                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      2482387                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        2482387                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      2482387                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       2482387                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          182                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        47490                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        47675                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          182                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        47490                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        47675                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     16064919                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   3461948586                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   3478013505                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     16064919                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   3461948586                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   3478013505                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          182                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2529877                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2530062                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          182                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2529877                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2530062                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.018772                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.018843                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.018772                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.018843                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 88268.785714                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 72898.475174                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 72952.564342                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 88268.785714                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 72898.475174                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 72952.564342                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        43600                       # number of writebacks
system.cpu2.l2cache.writebacks::total           43600                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          182                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        47490                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        47672                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          182                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        47490                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        47672                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     16004313                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   3446134416                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   3462138729                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     16004313                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   3446134416                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   3462138729                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.018772                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.018842                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.018772                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.018842                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 87935.785714                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 72565.475174                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 72624.155248                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 87935.785714                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 72565.475174                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 72624.155248                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                43600                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       430258                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       430258                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       430258                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       430258                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      2099106                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      2099106                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      2099106                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      2099106                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data            7                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.125000                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.125000                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.125000                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         1545                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         1545                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        15187                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        15187                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data    959111262                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    959111262                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        16732                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        16732                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.907662                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.907662                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 63153.437940                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 63153.437940                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        15187                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        15187                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    954053991                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    954053991                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.907662                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.907662                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 62820.437940                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 62820.437940                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      2480842                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      2480842                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          182                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        32303                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        32488                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     16064919                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   2502837324                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   2518902243                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          182                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2513145                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2513330                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.012854                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.012926                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 88268.785714                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 77480.027366                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 77533.312084                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          182                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        32303                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        32485                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     16004313                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   2492080425                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   2508084738                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.012854                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.012925                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 87935.785714                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 77147.027366                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 77207.472310                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        3912.859533                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5059433                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           47696                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs          106.076673                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    14950446182406                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     2.933298                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.334083                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.183860                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     7.760242                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3901.648050                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000716                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000082                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000045                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.001895                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.952551                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.955288                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          491                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         2679                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          871                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        80998640                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       80998640                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 14950446192396                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  28182988467                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29285.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29285.numOps                      0                       # Number of Ops committed
system.cpu2.thread29285.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            9                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     25682248                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        25682257                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            9                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     26258192                       # number of overall hits
system.cpu3.dcache.overall_hits::total       26258201                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       122895                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        122898                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       152717                       # number of overall misses
system.cpu3.dcache.overall_misses::total       152722                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data   7564623470                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   7564623470                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data   7564623470                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   7564623470                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           12                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     25805143                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     25805155                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           14                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     26410909                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     26410923                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.250000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.004762                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004763                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.357143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.005782                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005783                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 61553.549534                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 61552.046982                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 49533.604445                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 49531.982753                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        85739                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            143                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   599.573427                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        84801                       # number of writebacks
system.cpu3.dcache.writebacks::total            84801                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data        44985                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        44985                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data        44985                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        44985                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        77910                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        77910                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        85359                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        85359                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   3735673919                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3735673919                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   4115456756                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4115456756                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.003019                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003019                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.003232                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003232                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 47948.580657                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 47948.580657                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 48213.507140                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 48213.507140                       # average overall mshr miss latency
system.cpu3.dcache.replacements                 84801                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            6                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     19504820                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       19504826                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data        88396                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        88398                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data   5454739467                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5454739467                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     19593216                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     19593224                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.250000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.004512                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.004512                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 61707.989807                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 61706.593667                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data        44952                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        44952                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data        43444                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        43444                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   1638985707                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1638985707                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.002217                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002217                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 37726.399664                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 37726.399664                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            3                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      6177428                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6177431                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        34499                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        34500                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   2109884003                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2109884003                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      6211927                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6211931                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.250000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.005554                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005554                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 61157.830749                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 61156.058058                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           33                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           33                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        34466                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        34466                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   2096688212                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2096688212                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.005548                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005548                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 60833.523240                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 60833.523240                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       575944                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       575944                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.cpu3.data            2                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        29822                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        29824                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       605766                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       605768                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.cpu3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.049230                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.049233                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data         7449                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         7449                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data    379782837                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total    379782837                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.012297                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.012297                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 50984.405558                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 50984.405558                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          509.411890                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           26343579                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            85313                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           308.787395                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     14950446183405                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.052638                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   509.359252                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000103                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.994842                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.994945                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        211372697                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       211372697                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                         10                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           17                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     26106118                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        26106135                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           17                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     26106118                       # number of overall hits
system.cpu3.icache.overall_hits::total       26106135                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          471                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           473                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          471                       # number of overall misses
system.cpu3.icache.overall_misses::total          473                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     49358592                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     49358592                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     49358592                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     49358592                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           19                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     26106589                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     26106608                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           19                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     26106589                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     26106608                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.105263                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000018                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.105263                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000018                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 104795.312102                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 104352.202960                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 104795.312102                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 104352.202960                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          145                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          145                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          145                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          145                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          326                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          326                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          326                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          326                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     36481815                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     36481815                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     36481815                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     36481815                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 111907.407975                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 111907.407975                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 111907.407975                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 111907.407975                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           17                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     26106118                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       26106135                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          471                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          473                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     49358592                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     49358592                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     26106589                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     26106608                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 104795.312102                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 104352.202960                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          145                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          145                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          326                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          326                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     36481815                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     36481815                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 111907.407975                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 111907.407975                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          322.010960                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           26106463                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              328                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         79592.875000                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     14950446182406                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   320.010960                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.625021                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.628928                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          328                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          323                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.640625                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        208853192                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       208853192                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp          51225                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty        71845                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean        50442                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq           51                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp           51                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         34416                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        34416                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq        51225                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          656                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       255529                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             256185                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        20992                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     10887296                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            10908288                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        37486                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                2399104                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        123178                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.003052                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.055165                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              122802     99.69%     99.69% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 376      0.31%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          123178                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       113249304                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         325674                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy       85239675                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data        44079                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          44079                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data        44079                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         44079                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          326                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        41229                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        41562                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          326                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        41229                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        41562                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     36262368                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   3893038398                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   3929300766                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     36262368                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   3893038398                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   3929300766                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          326                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data        85308                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        85641                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          326                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data        85308                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        85641                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.483296                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.485305                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.483296                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.485305                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 111234.257669                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 94424.759223                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 94540.704634                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 111234.257669                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 94424.759223                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 94540.704634                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        37486                       # number of writebacks
system.cpu3.l2cache.writebacks::total           37486                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          326                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        41229                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        41555                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          326                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        41229                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        41555                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     36153810                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   3879309141                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   3915462951                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     36153810                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   3879309141                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   3915462951                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.483296                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.485223                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.483296                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.485223                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 110901.257669                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 94091.759223                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 94223.630153                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 110901.257669                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 94091.759223                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 94223.630153                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                37486                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks        51048                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        51048                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks        51048                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        51048                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks        33725                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        33725                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks        33725                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        33725                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data           51                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total           51                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data           51                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total           51                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        12085                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        12085                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        22330                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        22331                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data   2029033269                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   2029033269                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        34415                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        34416                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.648845                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.648855                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 90865.797985                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 90861.728942                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        22330                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        22330                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   2021597379                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   2021597379                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.648845                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.648826                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 90532.797985                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 90532.797985                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data        31994                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        31994                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          326                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        18899                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        19231                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     36262368                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   1864005129                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   1900267497                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          326                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data        50893                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total        51225                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.371348                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.375422                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 111234.257669                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 98629.828509                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 98812.724091                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          326                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        18899                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        19225                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     36153810                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   1857711762                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   1893865572                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.371348                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.375305                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 110901.257669                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 98296.828509                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 98510.562913                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        3954.253742                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            170465                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           41582                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            4.099490                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    14950446182406                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     3.005451                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.167710                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     4.105866                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    27.602410                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  3919.372304                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000734                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000041                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.001002                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.006739                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.956878                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.965394                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1285                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         2209                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         2769022                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        2769022                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 14950446192396                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  28182988467                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              134396                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        141557                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        105178                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             50972                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              80499                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             80499                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         134399                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port         1371                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       370314                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       138745                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       120262                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                  630692                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port        43776                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     15701632                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      5828352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      5036800                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 26610560                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                             96812                       # Total snoops (count)
system.l3bus.snoopTraffic                     2933760                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             311724                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   311724    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               311724                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            205362747                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy              451548                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            83232673                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            31751545                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            27681938                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus1.inst            9                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data        27617                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        10471                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data          767                       # number of demand (read+write) hits
system.l3cache.demand_hits::total               38864                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus1.inst            9                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data        27617                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        10471                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data          767                       # number of overall hits
system.l3cache.overall_hits::total              38864                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          419                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data          262                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          703                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        96639                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          182                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        37019                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          326                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        40462                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            176034                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            4                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          419                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data          262                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          703                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        96639                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          182                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        37019                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          326                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        40462                       # number of overall misses
system.l3cache.overall_misses::total           176034                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     40366593                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data     27366273                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     63323280                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   9602354697                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     15277041                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   3109781439                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     34850448                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   3703667625                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  16596987396                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     40366593                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data     27366273                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     63323280                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   9602354697                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     15277041                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   3109781439                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     34850448                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   3703667625                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  16596987396                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          419                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data          262                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          712                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       124256                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          182                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        47490                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          326                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        41229                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          214898                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          419                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data          262                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          712                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       124256                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          182                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        47490                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          326                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        41229                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         214898                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.987360                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.777741                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.779511                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.981397                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.819151                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.987360                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.777741                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.779511                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.981397                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.819151                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 96340.317422                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 104451.423664                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 90075.789474                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 99363.142179                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 83939.785714                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 84005.009293                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 106903.214724                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 91534.467525                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 94282.851017                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 96340.317422                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 104451.423664                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 90075.789474                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 99363.142179                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 83939.785714                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 84005.009293                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 106903.214724                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 91534.467525                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 94282.851017                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          45840                       # number of writebacks
system.l3cache.writebacks::total                45840                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          419                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data          262                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          703                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        96639                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          182                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        37019                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          326                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        40462                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       176012                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          419                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data          262                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          703                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        96639                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          182                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        37019                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          326                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        40462                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       176012                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     37582713                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data     25634673                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     58641300                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   8958738957                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     14064921                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   2863234899                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     32679288                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   3434190705                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  15424767456                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     37582713                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data     25634673                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     58641300                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   8958738957                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     14064921                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   2863234899                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     32679288                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   3434190705                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  15424767456                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.987360                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.777741                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.779511                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.981397                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.819049                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.987360                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.777741                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.779511                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.981397                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.819049                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 89696.212411                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 97842.263359                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 83415.789474                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 92703.142179                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 77279.785714                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 77345.009293                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 100243.214724                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 84874.467525                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 87634.749085                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 89696.212411                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 97842.263359                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 83415.789474                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 92703.142179                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 77279.785714                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 77345.009293                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 100243.214724                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 84874.467525                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 87634.749085                       # average overall mshr miss latency
system.l3cache.replacements                     96812                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks        95717                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        95717                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks        95717                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        95717                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       105178                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       105178                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       105178                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       105178                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total     0.500000                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total        16650                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus1.data        14335                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data         4715                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data           11                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total            19061                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data           65                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        28580                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        10472                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        22319                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          61438                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data      6122205                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   2578375710                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data    827397774                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   1932151581                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   5344047270                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data           65                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        42915                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        15187                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        22330                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        80499                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.665968                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.689537                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.999507                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.763214                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 94187.769231                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 90216.085024                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 79010.482620                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 86569.809624                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 86982.767505                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data           65                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        28580                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        10472                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        22319                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        61436                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      5689305                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2388032910                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    757654254                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   1783507041                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   4934883510                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.665968                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.689537                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.999507                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.763190                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 87527.769231                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 83556.085024                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 72350.482620                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 79909.809624                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 80325.599160                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            9                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data        13282                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data         5756                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data          756                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total        19803                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          419                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data          197                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          703                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        68059                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          182                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        26547                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          326                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        18143                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       114596                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     40366593                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data     21244068                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     63323280                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   7023978987                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     15277041                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   2282383665                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     34850448                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   1771516044                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  11252940126                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          419                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data          197                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          712                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        81341                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          182                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        32303                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          326                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        18899                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       134399                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.987360                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.836712                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.821812                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.959998                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.852655                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 96340.317422                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 107837.908629                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 90075.789474                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 103204.263756                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 83939.785714                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 85975.201153                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 106903.214724                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 97641.847765                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 98196.622273                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          419                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          197                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          703                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        68059                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          182                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        26547                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          326                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        18143                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       114576                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     37582713                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     19945368                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     58641300                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   6570706047                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     14064921                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   2105580645                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     32679288                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   1650683664                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  10489883946                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.987360                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.836712                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.821812                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.959998                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.852506                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 89696.212411                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 101245.522843                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 83415.789474                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 96544.263756                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 77279.785714                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 79315.201153                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 100243.214724                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 90981.847765                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 91553.937526                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            47740.219037                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 239760                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               200894                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.193465                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         14950723402575                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 47740.219037                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.728458                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.728458                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65217                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          342                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         3928                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        40034                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        20829                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.995132                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses              6853614                       # Number of tag accesses
system.l3cache.tags.data_accesses             6853614                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     45840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       703.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     96627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     37009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     40460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002242275830                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2766                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2766                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              379490                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43314                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      176012                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45840                       # Number of write requests accepted
system.mem_ctrls.readBursts                    176012                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45840                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     24                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      40.86                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                176012                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45840                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  105291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   32321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   2947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2766                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.605206                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.754241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1102.203062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2763     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-58367            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2766                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.549530                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.520812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.005359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2074     74.98%     74.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      1.23%     76.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              528     19.09%     95.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              104      3.76%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.54%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.29%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2766                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                11264768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2933760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    399.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    104.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   28182888234                       # Total gap between requests
system.mem_ctrls.avgGap                     127034.64                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        26816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data        16768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        44992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      6184128                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        11648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      2368576                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        20864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      2589440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2929664                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 951495.623294528807                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 594968.623635242344                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1596423.444334257161                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 219427607.618330389261                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 413298.814891656861                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 84042724.397391915321                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 740304.470630110707                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 91879505.772068336606                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 103951464.563079595566                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          419                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data          262                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          703                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        96639                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          182                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        37019                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          326                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        40462                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        45840                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     21936794                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data     15932991                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     32293110                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   5333492898                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      7243889                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   1475233764                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     20461063                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   1916142281                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1130127657782                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     52355.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     60812.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     45936.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     55189.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     39801.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     39850.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     62764.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     47356.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  24653744.72                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           123000                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               6439                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                      823                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  15278                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           27                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            3                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        26816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data        16768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        44992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      6184896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        11648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      2369216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        20864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      2589568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      11266176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        26816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        44992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        11648                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        20864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       105088                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2933760                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2933760                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          419                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data          262                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          703                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        96639                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          182                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        37019                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          326                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        40462                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         176034                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        45840                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         45840                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         9083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         4542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         9083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         2271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data        11354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       951496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data       594969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1596423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    219454858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       413299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     84065433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       740304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     91884048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        399750789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         9083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         9083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       951496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1596423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       413299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       740304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3728773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    104096800                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       104096800                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    104096800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         9083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         4542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         9083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         2271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data        11354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       951496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data       594969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1596423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    219454858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       413299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     84065433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       740304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     91884048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       503847589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               175988                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               45776                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         5269                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         5386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5597                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         5487                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         5562                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5038                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         6340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5769                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         5514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         5175                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         5104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         5407                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         5697                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         5350                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         5686                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         5604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         5441                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         5518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         5328                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         5364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         5632                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         5922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         5753                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         5322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1528                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1422                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1559                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1551                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1373                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1515                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1611                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1422                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1615                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1794                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1342                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         1694                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         1251                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         1484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         1608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         1517                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         1374                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         1479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         1248                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         1411                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         1222                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         1091                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         1413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         1658                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         1271                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         1184                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5744354694                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             586392016                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8822736790                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                32640.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           50132.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               92423                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6295                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            52.52                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           13.75                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       123024                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   115.345038                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    85.159433                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   161.533584                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        90564     73.61%     73.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        24138     19.62%     93.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2559      2.08%     95.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          855      0.69%     96.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          889      0.72%     96.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          648      0.53%     97.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          656      0.53%     97.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          529      0.43%     98.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2186      1.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       123024                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              11263232                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2929664                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              399.646329                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              103.951465                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.62                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               44.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    383749958.592001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    510099430.579195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   740261280.998342                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  172048912.896000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10046758552.454039                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 22520664645.394474                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 1093796546.304088                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  35467379327.217575                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1258.467191                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1468228438                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2538200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  24176560029                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             114593                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45840                       # Transaction distribution
system.membus.trans_dist::CleanEvict            50972                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             61438                       # Transaction distribution
system.membus.trans_dist::ReadExResp            61438                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         114596                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       448878                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       448878                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 448878                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     14199744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     14199744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                14199744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            176035                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  176035    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              176035                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           151909608                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          326216543                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       37408411                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     33205360                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      1307275                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     21309789                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       21272282                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.823992                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed          52246                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups          125                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits           16                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          109                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           10                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     83265294                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      1307176                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     73427658                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.213070                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.231879                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     13317780     18.14%     18.14% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     10991299     14.97%     33.11% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      4061346      5.53%     38.64% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      7707502     10.50%     49.13% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      2095794      2.85%     51.99% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      4379274      5.96%     57.95% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3528905      4.81%     62.76% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3099641      4.22%     66.98% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     24246117     33.02%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     73427658                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    157350273                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     309355896                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           91345673                       # Number of memory references committed
system.switch_cpus0.commit.loads             64164899                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          26800172                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          307550143                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        37797                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       669100      0.22%      0.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    215204158     69.57%     69.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      2136965      0.69%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     64164899     20.74%     91.21% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     27180774      8.79%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    309355896                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     24246117                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5853947                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     15918150                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         55971648                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      5490044                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       1326338                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     20390496                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          102                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     415023606                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          475                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           78421545                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           29101114                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                   16                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      1193802                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             220504004                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           37408411                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     21324544                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             82039891                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        2652874                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         32540057                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          222                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     84560130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     5.125608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.114469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        12216919     14.45%     14.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         6487729      7.67%     22.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         2763992      3.27%     25.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         7525922      8.90%     34.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         3759714      4.45%     38.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         5214871      6.17%     44.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         4668979      5.52%     50.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         5674508      6.71%     57.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        36247496     42.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     84560130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.442005                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.605400                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           32540057                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   15                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            9072067                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       20572984                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         2668                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        22667                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       6271603                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  28182998790                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       1326338                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         8470287                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles        9798155                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         58707884                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles      6257463                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     406786038                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         7375                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        704130                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       4595145                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents          8683                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    513865187                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          982511449                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       603477268                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups                4                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    388091047                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       125774116                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         19213559                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               441802731                       # The number of ROB reads
system.switch_cpus0.rob.writes              796396381                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        157350273                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          309355896                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       24091217                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     16169408                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         3887                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      6394177                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        6393355                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.987145                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        2241069                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      1957650                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      1956097                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses         1553                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          146                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       216274                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         3358                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     84494563                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.674445                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.398604                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     14838617     17.56%     17.56% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     12152324     14.38%     31.94% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      4310091      5.10%     37.05% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      4990090      5.91%     42.95% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      2999911      3.55%     46.50% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3103763      3.67%     50.17% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2164724      2.56%     52.74% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       764709      0.91%     53.64% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     39170334     46.36%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     84494563                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    226115231                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     394965214                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           79146670                       # Number of memory references committed
system.switch_cpus1.commit.loads             58063789                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          24065411                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         193546875                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          258446507                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      2240473                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         3991      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    212080584     53.70%     53.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        13259      0.00%     53.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     53.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     18360761      4.65%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu     11886666      3.01%     61.36% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      6893124      1.75%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     33463151      8.47%     71.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       143185      0.04%     71.61% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      7844652      1.99%     73.60% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      2286710      0.58%     74.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     22619553      5.73%     79.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       222908      0.06%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     17652652      4.47%     84.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     11353703      2.87%     87.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     40411137     10.23%     97.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      9729178      2.46%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    394965214                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     39170334                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5444058                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     25521038                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         44887022                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      8667103                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          5659                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      6390476                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          544                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     395272358                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts         2818                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           58092071                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           21088474                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                 4496                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 2664                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        46835                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             226367734                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           24091217                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10590521                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             84471873                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          12376                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         27078029                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          320                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     84524898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     4.677757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.444622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        22231069     26.30%     26.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         3875064      4.58%     30.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2467893      2.92%     33.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         5241757      6.20%     40.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         3424207      4.05%     44.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         3391789      4.01%     48.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         3516136      4.16%     52.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3917661      4.63%     56.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        36459322     43.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     84524898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.284653                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.674679                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           27078030                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   36                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            3874465                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads          42205                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         2438                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         19336                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             5                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  28182998790                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          5659                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         8418771                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles        3588383                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         50562412                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     21949623                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     395235908                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        73083                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       5916884                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       6751572                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       6447083                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    418653530                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          927293770                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       353145586                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        311570466                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    418350507                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          302899                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         35437739                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               440505717                       # The number of ROB reads
system.switch_cpus1.rob.writes              790393522                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        226115231                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          394965214                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       29876050                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     29683083                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       117234                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     10251290                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       10251104                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.998186                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          14372                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         7776                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         7574                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          202                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      7115853                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       117169                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     83612232                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     5.060688                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.261907                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0      6290588      7.52%      7.52% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     19352725     23.15%     30.67% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2       103836      0.12%     30.79% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      9703068     11.60%     42.40% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       156522      0.19%     42.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       343572      0.41%     43.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6        21712      0.03%     43.02% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      9130039     10.92%     53.94% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     38510170     46.06%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     83612232                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     423135454                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           48821137                       # Number of memory references committed
system.switch_cpus2.commit.loads             48404648                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          29133326                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         171081300                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          299737009                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    212941940     50.32%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc     37956160      8.97%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     37952021      8.97%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     47454297     11.21%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     37950639      8.97%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     38795588      9.17%     97.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead      9609060      2.27%     99.97% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    423135454                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     38510170                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         6887473                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     23009901                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         40803775                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     13733184                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        174319                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     10144019                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           66                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     434223849                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          327                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           50263487                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            2292649                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               157464                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1618                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       151827                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             258425809                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           29876050                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10273050                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             84282447                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         348768                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20356276                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          100                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     84608658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     5.202104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.389603                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        14288604     16.89%     16.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         9184791     10.86%     27.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          789474      0.93%     28.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7985909      9.44%     38.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1708545      2.02%     40.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          997855      1.18%     41.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          948834      1.12%     42.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1732093      2.05%     44.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        46972553     55.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     84608658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.353005                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               3.053466                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20356276                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             153807                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2031814                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation           72                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       1888810                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            94                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  28182998790                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        174319                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        13364564                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles        1966808                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles           45                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         48018545                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     21084371                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     432892063                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        13550                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12305612                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         27247                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       3422015                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    508888810                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1025793609                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       381680582                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        365798320                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    500241870                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         8646776                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         69006450                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               474611017                       # The number of ROB reads
system.switch_cpus2.rob.writes              861499173                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          423135454                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       22791844                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     18544009                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1150747                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     15648141                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       15613496                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.778600                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed          75477                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups        71175                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits        62059                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         9116                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          480                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     96785087                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          231                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1149105                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     71887966                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.943386                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.498942                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     28439150     39.56%     39.56% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     16788396     23.35%     62.91% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      3711589      5.16%     68.08% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      9536112     13.27%     81.34% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3216567      4.47%     85.82% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1771871      2.46%     88.28% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6       776320      1.08%     89.36% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       681076      0.95%     90.31% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8      6966885      9.69%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     71887966                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted     96246978                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     139706065                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           20520694                       # Number of memory references committed
system.switch_cpus3.commit.loads             14316475                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          11428692                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating            502998                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          139705535                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        28124                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass          245      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    115733002     82.84%     82.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      3452124      2.47%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     14064983     10.07%     95.38% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      5952713      4.26%     99.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       251492      0.18%     99.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       251506      0.18%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    139706065                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples      6966885                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         7265090                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     40584978                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         23755132                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     11701756                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1258671                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     14176512                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         1660                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     256640283                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts         4377                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           22959987                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           10267829                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                13949                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                  685                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      1151281                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             195537608                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           22791844                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15751032                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             82154002                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        2520632                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         26106589                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          246                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     84565631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.411168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.358815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        32087394     37.94%     37.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4824415      5.70%     43.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         5633381      6.66%     50.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         4246309      5.02%     55.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         4530880      5.36%     60.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         5409202      6.40%     67.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         3219491      3.81%     70.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         1765452      2.09%     72.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        22849107     27.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     84565631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.269300                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.310402                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           26106595                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   24                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978629180863                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            2759727                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       12513214                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         2443                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         7868                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       8244519                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache           143                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  28182998790                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1258671                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        11894963                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       18719168                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         30621251                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     22071574                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     249538879                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        13068                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      15788939                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         11570                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       4220840                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    357664484                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          640304926                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       434121155                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups          2560143                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    205668683                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       151995661                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         47801314                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               300078355                       # The number of ROB reads
system.switch_cpus3.rob.writes              485664410                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts         96246978                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          139706065                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
