(edif cpu16controller
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2019 7 24 6 17 53)
      (program "Xilinx ngc2edif" (version "P.20160913"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure cpu16controller.ngc cpu16controller.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAM32M
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port WCLK
              (direction INPUT)
            )
            (port WE
              (direction INPUT)
            )
            (port (rename DIA_1_ "DIA<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DIA_0_ "DIA<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DIB_1_ "DIB<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DIB_0_ "DIB<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DIC_1_ "DIC<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIC<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DIC_0_ "DIC<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIC<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DID_1_ "DID<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DID<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DID_0_ "DID<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DID<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRA_4_ "ADDRA<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRA_3_ "ADDRA<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRA_2_ "ADDRA<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRA_1_ "ADDRA<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRA_0_ "ADDRA<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename ADDRB_4_ "ADDRB<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRB_3_ "ADDRB<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRB_2_ "ADDRB<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRB_1_ "ADDRB<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRB_0_ "ADDRB<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename ADDRC_4_ "ADDRC<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRC_3_ "ADDRC<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRC_2_ "ADDRC<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRC_1_ "ADDRC<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRC_0_ "ADDRC<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename ADDRD_4_ "ADDRD<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRD_3_ "ADDRD<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRD_2_ "ADDRD<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRD_1_ "ADDRD<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRD_0_ "ADDRD<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename DOA_1_ "DOA<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DOA_0_ "DOA<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DOB_1_ "DOB<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DOB_0_ "DOB<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DOC_1_ "DOC<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOC<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DOC_0_ "DOC<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOC<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DOD_1_ "DOD<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOD<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DOD_0_ "DOD<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOD<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUFT
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port T
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXF7
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library cpu16controller_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell cpu16controller
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port Clk
              (direction INPUT)
            )
            (port (array (rename SW "SW<2:0>") 3)
              (direction INPUT))
            (port (array (rename LED "LED<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename SA "SA<3:0>") 4)
              (direction OUTPUT))
            (designator "xc6slx4-3-tqg144")
            (property TYPE (string "cpu16controller") (owner "Xilinx"))
            (property BUS_INFO (string "3:INPUT:SW<2:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:LED<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:SA<3:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "cpu16controller_cpu16controller") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename cpu1_register1_Mram_registers11 "cpu1/register1/Mram_registers11")
              (viewRef view_1 (cellRef RAM32M (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRA<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRB<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRC<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRD<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DID<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOD<1:0>") (owner "Xilinx"))
              (property INIT_A (string "00000000E4E4A4E4") (owner "Xilinx"))
              (property INIT_B (string "0000000055009500") (owner "Xilinx"))
              (property INIT_C (string "0000000000000000") (owner "Xilinx"))
              (property INIT_D (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename cpu1_register1_Mram_registers1 "cpu1/register1/Mram_registers1")
              (viewRef view_1 (cellRef RAM32M (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRA<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRB<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRC<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRD<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DID<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOD<1:0>") (owner "Xilinx"))
              (property INIT_A (string "00000000E4E4A4E4") (owner "Xilinx"))
              (property INIT_B (string "0000000055009500") (owner "Xilinx"))
              (property INIT_C (string "0000000000000000") (owner "Xilinx"))
              (property INIT_D (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename cpu1_PC_1 "cpu1/PC_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename cpu1_PC_2 "cpu1/PC_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename cpu1_PC_3 "cpu1/PC_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename cpu1_PC_4 "cpu1/PC_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename cpu1_PC_5 "cpu1/PC_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename cpu1_Maccum_PC_cy_1__ "cpu1/Maccum_PC_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename cpu1_Maccum_PC_xor_1__ "cpu1/Maccum_PC_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename cpu1_Maccum_PC_cy_2__ "cpu1/Maccum_PC_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename cpu1_Maccum_PC_xor_2__ "cpu1/Maccum_PC_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename cpu1_Maccum_PC_cy_3__ "cpu1/Maccum_PC_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename cpu1_Maccum_PC_xor_3__ "cpu1/Maccum_PC_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename cpu1_Maccum_PC_cy_4__ "cpu1/Maccum_PC_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename cpu1_Maccum_PC_xor_4__ "cpu1/Maccum_PC_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename cpu1_Maccum_PC_xor_5__ "cpu1/Maccum_PC_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename myled7seg_LED_5_11 "myled7seg/LED<5>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "DFFF") (owner "Xilinx"))
            )
            (instance (rename myled7seg_tmp1 "myled7seg/tmp1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___myled7seg/tmp1") (owner "Xilinx"))
              (property INIT (string "0404AE04") (owner "Xilinx"))
            )
            (instance (rename myled7seg_LED_2_1 "myled7seg/LED<2>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___myled7seg/tmp1") (owner "Xilinx"))
              (property INIT (string "0404AE04") (owner "Xilinx"))
            )
            (instance (rename myled7seg_LED_5_1_renamed_0 "myled7seg/LED<5>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename SW_2_IBUF_renamed_1 "SW_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename SW_1_IBUF_renamed_2 "SW_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename SW_0_IBUF_renamed_3 "SW_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename LED_7_OBUF_renamed_4 "LED_7_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance LED_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename LED_5_OBUF_renamed_5 "LED_5_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename LED_4_OBUF_renamed_6 "LED_4_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance LED_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename LED_2_OBUF_renamed_7 "LED_2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance LED_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename LED_0_OBUF_renamed_8 "LED_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SA_3_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SA_2_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SA_1_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SA_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename cpu1_Maccum_PC_cy_2__rt_renamed_9 "cpu1/Maccum_PC_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename cpu1_Maccum_PC_cy_3__rt_renamed_10 "cpu1/Maccum_PC_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename cpu1_Maccum_PC_cy_4__rt_renamed_11 "cpu1/Maccum_PC_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename cpu1_decoder1_IsSUB_5_1_SW0 "cpu1/decoder1/IsSUB<5>1_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___cpu1/decoder1/IsSUB<5>1_SW0") (owner "Xilinx"))
              (property INIT (string "EA80") (owner "Xilinx"))
            )
            (instance (rename cpu1_decoder1_IsSUB_5_1_SW1 "cpu1/decoder1/IsSUB<5>1_SW1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___cpu1/decoder1/IsSUB<5>1_SW0") (owner "Xilinx"))
              (property INIT (string "F571") (owner "Xilinx"))
            )
            (instance (rename cpu1_alu1_my_alu0_R1 "cpu1/alu1/my_alu0/R1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E8006060") (owner "Xilinx"))
            )
            (instance (rename cpu1_alu1_my_alu1_R1_SW0 "cpu1/alu1/my_alu1/R1_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___cpu1/alu1/my_alu1/R1_SW0") (owner "Xilinx"))
              (property INIT (string "9") (owner "Xilinx"))
            )
            (instance (rename cpu1_alu1_my_alu1_R1 "cpu1/alu1/my_alu1/R1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4004044004040404") (owner "Xilinx"))
            )
            (instance (rename cpu1_Mmux_RegIn13 "cpu1/Mmux_RegIn13")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFBFFFFF00800000") (owner "Xilinx"))
            )
            (instance (rename cpu1_Mmux_RegIn113 "cpu1/Mmux_RegIn113")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCAACACA00000000") (owner "Xilinx"))
            )
            (instance (rename cpu1_Mmux_RegIn124_SW0 "cpu1/Mmux_RegIn124_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EE080000AA00AA00") (owner "Xilinx"))
            )
            (instance (rename cpu1_Mmux_RegIn124_SW1 "cpu1/Mmux_RegIn124_SW1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EE08000055005500") (owner "Xilinx"))
            )
            (instance (rename cpu1_alu1_my_alu1_R2_SW0 "cpu1/alu1/my_alu1/R2_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___cpu1/alu1/my_alu1/R1_SW0") (owner "Xilinx"))
              (property INIT (string "88808000") (owner "Xilinx"))
            )
            (instance (rename cpu1_Mmux_RegIn113_SW0 "cpu1/Mmux_RegIn113_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E800A0A0") (owner "Xilinx"))
            )
            (instance (rename cpu1_Mmux_RegIn113_SW1 "cpu1/Mmux_RegIn113_SW1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E8005050") (owner "Xilinx"))
            )
            (instance (rename cpu1_alu1_my_alu1_R1_SW1 "cpu1/alu1/my_alu1/R1_SW1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___cpu1/alu1/my_alu1/R1_SW1") (owner "Xilinx"))
              (property INIT (string "FFFF82FF") (owner "Xilinx"))
            )
            (instance (rename cpu1_alu1_my_alu1_R1_SW2 "cpu1/alu1/my_alu1/R1_SW2")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___cpu1/alu1/my_alu1/R1_SW1") (owner "Xilinx"))
              (property INIT (string "FFFF7FF7") (owner "Xilinx"))
            )
            (instance (rename cpu1_Mmux_RegIn105_SW0_SW0 "cpu1/Mmux_RegIn105_SW0_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000017771777FFFF") (owner "Xilinx"))
            )
            (instance (rename cpu1_Mmux_RegIn105_SW0_SW1 "cpu1/Mmux_RegIn105_SW0_SW1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "08088A08AEAEEFAE") (owner "Xilinx"))
            )
            (instance (rename cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW2_SW0 "cpu1/alu1/my_alu3/my_fas/my_fa/Cout1_SW2_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1117177717177777") (owner "Xilinx"))
            )
            (instance (rename cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW2_SW1 "cpu1/alu1/my_alu3/my_fas/my_fa/Cout1_SW2_SW1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "DDDD4D4D4DDD444D") (owner "Xilinx"))
            )
            (instance (rename cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW3_SW0 "cpu1/alu1/my_alu3/my_fas/my_fa/Cout1_SW3_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEEEEE88EEE8E888") (owner "Xilinx"))
            )
            (instance (rename cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW3_SW1 "cpu1/alu1/my_alu3/my_fas/my_fa/Cout1_SW3_SW1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "B2BB22B2BBBB22BB") (owner "Xilinx"))
            )
            (instance (rename cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW0_SW0 "cpu1/alu1/my_alu3/my_fas/my_fa/Cout1_SW0_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1777") (owner "Xilinx"))
            )
            (instance (rename cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW0_SW1 "cpu1/alu1/my_alu3/my_fas/my_fa/Cout1_SW0_SW1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "22B2") (owner "Xilinx"))
            )
            (instance (rename cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW0 "cpu1/alu1/my_alu3/my_fas/my_fa/Cout1_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAA5555AAA65955") (owner "Xilinx"))
            )
            (instance (rename cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW1_SW0 "cpu1/alu1/my_alu3/my_fas/my_fa/Cout1_SW1_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1117") (owner "Xilinx"))
            )
            (instance (rename cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW1_SW1 "cpu1/alu1/my_alu3/my_fas/my_fa/Cout1_SW1_SW1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "22B2") (owner "Xilinx"))
            )
            (instance (rename cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW1 "cpu1/alu1/my_alu3/my_fas/my_fa/Cout1_SW1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A5A5A5A5A565A5A9") (owner "Xilinx"))
            )
            (instance (rename cpu1_Mmux_RegIn124_SW2 "cpu1/Mmux_RegIn124_SW2")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0F2F0F0D") (owner "Xilinx"))
            )
            (instance (rename cpu1_Mmux_RegIn124_SW3 "cpu1/Mmux_RegIn124_SW3")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00FF20FD") (owner "Xilinx"))
            )
            (instance (rename cpu1_Mmux_RegIn124 "cpu1/Mmux_RegIn124")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4E4D8D8D8E4D8E4") (owner "Xilinx"))
            )
            (instance (rename cpu1_alu1_my_alu1_R2 "cpu1/alu1/my_alu1/R2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF88808000") (owner "Xilinx"))
            )
            (instance I21
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2202200077577555") (owner "Xilinx"))
            )
            (instance (rename cpu1_Mmux_RegIn105 "cpu1/Mmux_RegIn105")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename cpu1_Mmux_RegIn105_F "cpu1/Mmux_RegIn105_F")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00008000") (owner "Xilinx"))
            )
            (instance (rename cpu1_Mmux_RegIn105_G "cpu1/Mmux_RegIn105_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AA886C93AA8839C6") (owner "Xilinx"))
            )
            (instance (rename cpu1_Mmux_RegIn93 "cpu1/Mmux_RegIn93")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename cpu1_Mmux_RegIn93_F "cpu1/Mmux_RegIn93_F")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8808800080008000") (owner "Xilinx"))
            )
            (instance (rename cpu1_Mmux_RegIn93_G "cpu1/Mmux_RegIn93_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A9A3868CACA68389") (owner "Xilinx"))
            )
            (instance (rename cpu1_Mmux_RegIn21 "cpu1/Mmux_RegIn21")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename cpu1_Mmux_RegIn21_F "cpu1/Mmux_RegIn21_F")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "82282222") (owner "Xilinx"))
            )
            (instance (rename cpu1_Mmux_RegIn21_G "cpu1/Mmux_RegIn21_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAA2A8808880A880") (owner "Xilinx"))
            )
            (instance (rename cpu1_alu1_my_alu1_my_fas_my_fa_Cout1 "cpu1/alu1/my_alu1/my_fas/my_fa/Cout1")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename cpu1_alu1_my_alu1_my_fas_my_fa_Cout1_F "cpu1/alu1/my_alu1/my_fas/my_fa/Cout1_F")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EA80A2FBEA80EA80") (owner "Xilinx"))
            )
            (instance (rename cpu1_alu1_my_alu1_my_fas_my_fa_Cout1_G "cpu1/alu1/my_alu1/my_fas/my_fa/Cout1_G")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EA80") (owner "Xilinx"))
            )
            (instance (rename Clk_BUFGP_renamed_12 "Clk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename cpu1_Maccum_PC_lut_1__INV_0 "cpu1/Maccum_PC_lut<1>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Clk_INV_40_o1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance inst_LPM_MUX1311
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance inst_LPM_MUX811
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00010100") (owner "Xilinx"))
            )
            (instance inst_LPM_MUX711
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000013") (owner "Xilinx"))
            )
            (instance inst_LPM_MUX511
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000010") (owner "Xilinx"))
            )
            (instance (rename cpu1_IR_0_1 "cpu1/IR<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (net SW_2_IBUF
              (joined
                (portRef O (instanceRef SW_2_IBUF_renamed_1))
                (portRef I3 (instanceRef cpu1_Mmux_RegIn93_F))
              )
            )
            (net SW_1_IBUF
              (joined
                (portRef I2 (instanceRef myled7seg_tmp1))
                (portRef I1 (instanceRef myled7seg_LED_2_1))
                (portRef O (instanceRef SW_1_IBUF_renamed_2))
                (portRef I5 (instanceRef I21))
                (portRef I5 (instanceRef cpu1_Mmux_RegIn21_G))
              )
            )
            (net SW_0_IBUF
              (joined
                (portRef I1 (instanceRef myled7seg_tmp1))
                (portRef I2 (instanceRef myled7seg_LED_2_1))
                (portRef O (instanceRef SW_0_IBUF_renamed_3))
                (portRef I0 (instanceRef cpu1_Mmux_RegIn13))
              )
            )
            (net Clk_BUFGP
              (joined
                (portRef O (instanceRef Clk_BUFGP_renamed_12))
                (portRef I (instanceRef Clk_INV_40_o1_INV_0))
              )
            )
            (net (rename OUT_1_ "OUT<1>")
              (joined
                (portRef DIA_1_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef DIA_1_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef I1 (instanceRef myled7seg_LED_5_1_renamed_0))
                (portRef O (instanceRef cpu1_Mmux_RegIn21))
              )
            )
            (net Clk_INV_40_o
              (joined
                (portRef WCLK (instanceRef cpu1_register1_Mram_registers11))
                (portRef WCLK (instanceRef cpu1_register1_Mram_registers1))
                (portRef C (instanceRef cpu1_PC_1))
                (portRef C (instanceRef cpu1_PC_2))
                (portRef C (instanceRef cpu1_PC_3))
                (portRef C (instanceRef cpu1_PC_4))
                (portRef C (instanceRef cpu1_PC_5))
                (portRef O (instanceRef Clk_INV_40_o1_INV_0))
              )
            )
            (net I2
              (joined
                (portRef I (instanceRef LED_6_OBUF))
                (portRef O (instanceRef I21))
              )
            )
            (net LED_5_OBUF
              (joined
                (portRef O (instanceRef myled7seg_LED_5_1_renamed_0))
                (portRef I (instanceRef LED_5_OBUF_renamed_5))
              )
            )
            (net LED_4_OBUF
              (joined
                (portRef DIA_0_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef DIA_0_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef I0 (instanceRef myled7seg_LED_5_1_renamed_0))
                (portRef I (instanceRef LED_4_OBUF_renamed_6))
                (portRef O (instanceRef cpu1_Mmux_RegIn13))
              )
            )
            (net LED_2_OBUF
              (joined
                (portRef O (instanceRef myled7seg_LED_2_1))
                (portRef I (instanceRef LED_2_OBUF_renamed_7))
              )
            )
            (net LED_0_OBUF
              (joined
                (portRef O (instanceRef myled7seg_tmp1))
                (portRef I (instanceRef LED_3_OBUF))
                (portRef I (instanceRef LED_0_OBUF_renamed_8))
              )
            )
            (net (rename SA_3_ "SA<3>")
              (joined
                (portRef (member SA 0))
                (portRef O (instanceRef SA_3_OBUFT))
              )
            )
            (net (rename SA_2_ "SA<2>")
              (joined
                (portRef (member SA 1))
                (portRef O (instanceRef SA_2_OBUFT))
              )
            )
            (net (rename SA_1_ "SA<1>")
              (joined
                (portRef (member SA 2))
                (portRef O (instanceRef SA_1_OBUFT))
              )
            )
            (net LED_7_OBUF
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef WE (instanceRef cpu1_register1_Mram_registers11))
                (portRef WE (instanceRef cpu1_register1_Mram_registers1))
                (portRef DI (instanceRef cpu1_Maccum_PC_cy_1__))
                (portRef I (instanceRef LED_7_OBUF_renamed_4))
                (portRef T (instanceRef SA_3_OBUFT))
                (portRef T (instanceRef SA_2_OBUFT))
                (portRef T (instanceRef SA_1_OBUFT))
              )
            )
            (net (rename cpu1_IsNOT "cpu1/IsNOT")
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef ADDRA_4_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef ADDRB_4_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef ADDRC_4_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef ADDRD_4_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef DID_0_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef DID_1_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef ADDRA_4_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef ADDRB_4_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef ADDRC_4_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef ADDRD_4_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef DID_0_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef DID_1_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef CI (instanceRef cpu1_Maccum_PC_cy_1__))
                (portRef CI (instanceRef cpu1_Maccum_PC_xor_1__))
                (portRef DI (instanceRef cpu1_Maccum_PC_cy_2__))
                (portRef DI (instanceRef cpu1_Maccum_PC_cy_3__))
                (portRef DI (instanceRef cpu1_Maccum_PC_cy_4__))
                (portRef I (instanceRef LED_1_OBUF))
                (portRef I (instanceRef SA_3_OBUFT))
                (portRef I (instanceRef SA_2_OBUFT))
                (portRef I (instanceRef SA_1_OBUFT))
                (portRef I (instanceRef SA_0_OBUF))
                (portRef ADDRD_2_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef ADDRA_2_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef ADDRB_2_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef ADDRC_2_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef ADDRD_2_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef ADDRD_3_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef ADDRA_3_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef ADDRB_3_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef ADDRC_3_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef ADDRD_3_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef ADDRD_1_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef ADDRA_1_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef ADDRB_1_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef ADDRC_1_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef ADDRD_1_ (instanceRef cpu1_register1_Mram_registers1))
              )
            )
            (net (rename cpu1_IR_5__ "cpu1/IR<5>")
              (joined
                (portRef I1 (instanceRef myled7seg_LED_5_11))
                (portRef I1 (instanceRef cpu1_alu1_my_alu1_R1))
                (portRef I2 (instanceRef cpu1_alu1_my_alu1_R2_SW0))
                (portRef I2 (instanceRef cpu1_Mmux_RegIn113_SW1))
                (portRef I3 (instanceRef cpu1_alu1_my_alu1_R1_SW1))
                (portRef I0 (instanceRef cpu1_alu1_my_alu1_R1_SW2))
                (portRef I2 (instanceRef cpu1_alu1_my_alu1_R2))
                (portRef S (instanceRef cpu1_Mmux_RegIn105))
                (portRef S (instanceRef cpu1_Mmux_RegIn93))
                (portRef I0 (instanceRef cpu1_Mmux_RegIn21_F))
                (portRef I1 (instanceRef cpu1_Mmux_RegIn21_G))
                (portRef I5 (instanceRef cpu1_alu1_my_alu1_my_fas_my_fa_Cout1_F))
                (portRef O (instanceRef inst_LPM_MUX511))
                (portRef I2 (instanceRef cpu1_alu1_my_alu0_R1))
                (portRef I3 (instanceRef cpu1_Mmux_RegIn13))
                (portRef I3 (instanceRef cpu1_Mmux_RegIn124_SW0))
                (portRef I3 (instanceRef cpu1_Mmux_RegIn124_SW1))
                (portRef I2 (instanceRef cpu1_Mmux_RegIn113_SW0))
                (portRef I1 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW0))
                (portRef I1 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW1))
                (portRef I0 (instanceRef cpu1_Mmux_RegIn124_SW2))
                (portRef I0 (instanceRef cpu1_Mmux_RegIn124_SW3))
              )
            )
            (net (rename cpu1_IR_7__ "cpu1/IR<7>")
              (joined
                (portRef I2 (instanceRef myled7seg_LED_5_11))
                (portRef I3 (instanceRef cpu1_alu1_my_alu1_R1))
                (portRef I0 (instanceRef cpu1_alu1_my_alu1_R2_SW0))
                (portRef I2 (instanceRef cpu1_alu1_my_alu1_R1_SW1))
                (portRef I2 (instanceRef cpu1_alu1_my_alu1_R1_SW2))
                (portRef I1 (instanceRef cpu1_Mmux_RegIn124_SW2))
                (portRef I1 (instanceRef cpu1_Mmux_RegIn124_SW3))
                (portRef I0 (instanceRef cpu1_alu1_my_alu1_R2))
                (portRef I0 (instanceRef cpu1_Mmux_RegIn105_F))
                (portRef I0 (instanceRef cpu1_Mmux_RegIn105_G))
                (portRef I1 (instanceRef cpu1_Mmux_RegIn93_F))
                (portRef I0 (instanceRef cpu1_Mmux_RegIn93_G))
                (portRef I2 (instanceRef cpu1_Mmux_RegIn21_F))
                (portRef I0 (instanceRef cpu1_Mmux_RegIn21_G))
                (portRef S (instanceRef cpu1_alu1_my_alu1_my_fas_my_fa_Cout1))
                (portRef O (instanceRef inst_LPM_MUX711))
                (portRef I3 (instanceRef cpu1_alu1_my_alu0_R1))
                (portRef I2 (instanceRef cpu1_Mmux_RegIn13))
                (portRef I4 (instanceRef cpu1_Mmux_RegIn124_SW0))
                (portRef I4 (instanceRef cpu1_Mmux_RegIn124_SW1))
                (portRef I3 (instanceRef cpu1_Mmux_RegIn113_SW0))
                (portRef I3 (instanceRef cpu1_Mmux_RegIn113_SW1))
                (portRef I2 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW0))
                (portRef I3 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW1))
              )
            )
            (net (rename cpu1_IR_13__ "cpu1/IR<13>")
              (joined
                (portRef I4 (instanceRef cpu1_Mmux_RegIn105_F))
                (portRef I2 (instanceRef cpu1_Mmux_RegIn93_F))
                (portRef I4 (instanceRef cpu1_Mmux_RegIn21_G))
                (portRef O (instanceRef inst_LPM_MUX1311))
                (portRef I0 (instanceRef myled7seg_LED_5_11))
                (portRef I1 (instanceRef cpu1_Mmux_RegIn13))
                (portRef I2 (instanceRef cpu1_Mmux_RegIn124_SW0))
                (portRef I2 (instanceRef cpu1_Mmux_RegIn124_SW1))
              )
            )
            (net (rename cpu1_IR_0__ "cpu1/IR<0>")
              (joined
                (portRef ADDRA_0_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef ADDRB_0_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef ADDRC_0_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef ADDRA_1_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef ADDRB_1_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef ADDRC_1_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef ADDRA_2_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef ADDRB_2_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef ADDRC_2_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef ADDRA_3_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef ADDRB_3_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef ADDRC_3_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef I0 (instanceRef cpu1_alu1_my_alu1_R1))
                (portRef I1 (instanceRef cpu1_alu1_my_alu1_R2_SW0))
                (portRef I4 (instanceRef cpu1_alu1_my_alu1_R1_SW1))
                (portRef I4 (instanceRef cpu1_alu1_my_alu1_R1_SW2))
                (portRef I1 (instanceRef cpu1_alu1_my_alu1_R2))
                (portRef I1 (instanceRef cpu1_Mmux_RegIn105_F))
                (portRef I4 (instanceRef cpu1_Mmux_RegIn105_G))
                (portRef I0 (instanceRef cpu1_Mmux_RegIn93_F))
                (portRef I2 (instanceRef cpu1_Mmux_RegIn93_G))
                (portRef S (instanceRef cpu1_Mmux_RegIn21))
                (portRef I4 (instanceRef cpu1_alu1_my_alu1_my_fas_my_fa_Cout1_F))
                (portRef O (instanceRef cpu1_IR_0_1))
                (portRef I3 (instanceRef myled7seg_LED_5_11))
                (portRef I4 (instanceRef cpu1_alu1_my_alu0_R1))
                (portRef I4 (instanceRef cpu1_Mmux_RegIn13))
                (portRef I5 (instanceRef cpu1_Mmux_RegIn124_SW0))
                (portRef I5 (instanceRef cpu1_Mmux_RegIn124_SW1))
                (portRef I4 (instanceRef cpu1_Mmux_RegIn113_SW0))
                (portRef I4 (instanceRef cpu1_Mmux_RegIn113_SW1))
                (portRef I5 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW0))
                (portRef I5 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW1))
                (portRef I3 (instanceRef cpu1_Mmux_RegIn124_SW2))
                (portRef I4 (instanceRef cpu1_Mmux_RegIn124_SW3))
              )
            )
            (net (rename cpu1_IR_8__ "cpu1/IR<8>")
              (joined
                (portRef ADDRD_0_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef ADDRA_0_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef ADDRB_0_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef ADDRC_0_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef ADDRD_0_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef O (instanceRef inst_LPM_MUX811))
              )
            )
            (net (rename cpu1_R_0_ "cpu1/R<0>")
              (joined
                (portRef I3 (instanceRef myled7seg_tmp1))
                (portRef I4 (instanceRef myled7seg_LED_2_1))
                (portRef O (instanceRef cpu1_alu1_my_alu0_R1))
                (portRef I5 (instanceRef cpu1_Mmux_RegIn13))
              )
            )
            (net (rename cpu1_R_1_ "cpu1/R<1>")
              (joined
                (portRef I4 (instanceRef myled7seg_tmp1))
                (portRef I3 (instanceRef myled7seg_LED_2_1))
                (portRef O (instanceRef cpu1_alu1_my_alu1_R2))
              )
            )
            (net (rename cpu1_RegIn_2_ "cpu1/RegIn<2>")
              (joined
                (portRef DIB_0_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef DIB_0_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef O (instanceRef cpu1_Mmux_RegIn93))
              )
            )
            (net (rename cpu1_RegIn_3_ "cpu1/RegIn<3>")
              (joined
                (portRef DIB_1_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef DIB_1_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef O (instanceRef cpu1_Mmux_RegIn105))
              )
            )
            (net (rename cpu1_RegIn_4_ "cpu1/RegIn<4>")
              (joined
                (portRef DIC_0_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef DIC_0_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef O (instanceRef cpu1_Mmux_RegIn113))
              )
            )
            (net (rename cpu1_RegIn_5_ "cpu1/RegIn<5>")
              (joined
                (portRef DIC_1_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef DIC_1_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef O (instanceRef cpu1_Mmux_RegIn124))
              )
            )
            (net (rename cpu1_PC_1_ "cpu1/PC<1>")
              (joined
                (portRef Q (instanceRef cpu1_PC_1))
                (portRef I (instanceRef cpu1_Maccum_PC_lut_1__INV_0))
                (portRef I3 (instanceRef inst_LPM_MUX811))
                (portRef I0 (instanceRef inst_LPM_MUX711))
                (portRef I0 (instanceRef inst_LPM_MUX511))
              )
            )
            (net (rename cpu1_PC_2_ "cpu1/PC<2>")
              (joined
                (portRef Q (instanceRef cpu1_PC_2))
                (portRef I0 (instanceRef cpu1_Maccum_PC_cy_2__rt_renamed_9))
                (portRef I4 (instanceRef inst_LPM_MUX811))
                (portRef I3 (instanceRef inst_LPM_MUX1311))
                (portRef I3 (instanceRef cpu1_IR_0_1))
                (portRef I2 (instanceRef inst_LPM_MUX711))
                (portRef I2 (instanceRef inst_LPM_MUX511))
              )
            )
            (net (rename cpu1_PC_3_ "cpu1/PC<3>")
              (joined
                (portRef Q (instanceRef cpu1_PC_3))
                (portRef I0 (instanceRef cpu1_Maccum_PC_cy_3__rt_renamed_10))
                (portRef I2 (instanceRef inst_LPM_MUX811))
                (portRef I2 (instanceRef inst_LPM_MUX1311))
                (portRef I2 (instanceRef cpu1_IR_0_1))
                (portRef I3 (instanceRef inst_LPM_MUX711))
                (portRef I3 (instanceRef inst_LPM_MUX511))
              )
            )
            (net (rename cpu1_PC_4_ "cpu1/PC<4>")
              (joined
                (portRef Q (instanceRef cpu1_PC_4))
                (portRef I0 (instanceRef cpu1_Maccum_PC_cy_4__rt_renamed_11))
                (portRef I1 (instanceRef inst_LPM_MUX811))
                (portRef I1 (instanceRef inst_LPM_MUX1311))
                (portRef I1 (instanceRef cpu1_IR_0_1))
                (portRef I4 (instanceRef inst_LPM_MUX711))
                (portRef I4 (instanceRef inst_LPM_MUX511))
              )
            )
            (net (rename cpu1_PC_5_ "cpu1/PC<5>")
              (joined
                (portRef Q (instanceRef cpu1_PC_5))
                (portRef LI (instanceRef cpu1_Maccum_PC_xor_5__))
                (portRef I0 (instanceRef inst_LPM_MUX811))
                (portRef I0 (instanceRef inst_LPM_MUX1311))
                (portRef I0 (instanceRef cpu1_IR_0_1))
                (portRef I1 (instanceRef inst_LPM_MUX711))
                (portRef I1 (instanceRef inst_LPM_MUX511))
              )
            )
            (net (rename cpu1_B_0_ "cpu1/B<0>")
              (joined
                (portRef DOA_0_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef I1 (instanceRef cpu1_decoder1_IsSUB_5_1_SW0))
                (portRef I1 (instanceRef cpu1_decoder1_IsSUB_5_1_SW1))
                (portRef I5 (instanceRef cpu1_alu1_my_alu1_R1))
                (portRef I0 (instanceRef cpu1_alu1_my_alu1_R1_SW1))
                (portRef I1 (instanceRef cpu1_alu1_my_alu1_R1_SW2))
                (portRef I3 (instanceRef cpu1_Mmux_RegIn105_SW0_SW1))
                (portRef I4 (instanceRef cpu1_Mmux_RegIn21_F))
                (portRef I1 (instanceRef cpu1_alu1_my_alu1_my_fas_my_fa_Cout1_F))
                (portRef I1 (instanceRef cpu1_alu1_my_alu1_my_fas_my_fa_Cout1_G))
                (portRef I1 (instanceRef cpu1_alu1_my_alu0_R1))
                (portRef I2 (instanceRef cpu1_Mmux_RegIn105_SW0_SW0))
              )
            )
            (net (rename cpu1_B_1_ "cpu1/B<1>")
              (joined
                (portRef DOA_1_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef I3 (instanceRef cpu1_decoder1_IsSUB_5_1_SW0))
                (portRef I0 (instanceRef cpu1_decoder1_IsSUB_5_1_SW1))
                (portRef I0 (instanceRef cpu1_alu1_my_alu1_R1_SW0))
                (portRef I3 (instanceRef cpu1_alu1_my_alu1_R2_SW0))
                (portRef I1 (instanceRef cpu1_Mmux_RegIn105_SW0_SW1))
                (portRef I4 (instanceRef cpu1_alu1_my_alu1_R2))
                (portRef I3 (instanceRef cpu1_Mmux_RegIn21_G))
                (portRef I3 (instanceRef cpu1_alu1_my_alu1_my_fas_my_fa_Cout1_F))
                (portRef I3 (instanceRef cpu1_alu1_my_alu1_my_fas_my_fa_Cout1_G))
                (portRef I0 (instanceRef cpu1_Mmux_RegIn105_SW0_SW0))
              )
            )
            (net (rename cpu1_B_2_ "cpu1/B<2>")
              (joined
                (portRef DOB_0_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef I0 (instanceRef cpu1_Mmux_RegIn105_SW0_SW1))
                (portRef I2 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW1_SW0))
                (portRef I2 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW1_SW1))
                (portRef I4 (instanceRef cpu1_Mmux_RegIn93_F))
                (portRef I4 (instanceRef cpu1_Mmux_RegIn93_G))
                (portRef I5 (instanceRef cpu1_Mmux_RegIn105_SW0_SW0))
                (portRef I5 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW2_SW0))
                (portRef I5 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW2_SW1))
                (portRef I5 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW3_SW0))
                (portRef I5 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW3_SW1))
                (portRef I3 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW0_SW0))
                (portRef I3 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW0_SW1))
              )
            )
            (net (rename cpu1_B_3_ "cpu1/B<3>")
              (joined
                (portRef DOB_1_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef I3 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW3_SW1))
                (portRef I0 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW1_SW0))
                (portRef I3 (instanceRef cpu1_Mmux_RegIn105_F))
                (portRef I1 (instanceRef cpu1_Mmux_RegIn105_G))
                (portRef I2 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW2_SW0))
                (portRef I4 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW2_SW1))
                (portRef I3 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW3_SW0))
                (portRef I1 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW0_SW0))
                (portRef I1 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW0_SW1))
                (portRef I0 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW1_SW1))
              )
            )
            (net (rename cpu1_B_4_ "cpu1/B<4>")
              (joined
                (portRef DOC_0_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef I1 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW2_SW1))
                (portRef I1 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW3_SW0))
                (portRef I1 (instanceRef cpu1_Mmux_RegIn113_SW0))
                (portRef I1 (instanceRef cpu1_Mmux_RegIn113_SW1))
                (portRef I1 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW2_SW0))
                (portRef I1 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW3_SW1))
                (portRef I0 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW0))
                (portRef I0 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW1))
              )
            )
            (net (rename cpu1_B_5_ "cpu1/B<5>")
              (joined
                (portRef DOC_1_ (instanceRef cpu1_register1_Mram_registers11))
                (portRef I1 (instanceRef cpu1_Mmux_RegIn124_SW0))
                (portRef I1 (instanceRef cpu1_Mmux_RegIn124_SW1))
                (portRef I0 (instanceRef cpu1_Mmux_RegIn124))
              )
            )
            (net (rename cpu1_A_0_ "cpu1/A<0>")
              (joined
                (portRef DOA_0_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef I2 (instanceRef cpu1_decoder1_IsSUB_5_1_SW0))
                (portRef I3 (instanceRef cpu1_decoder1_IsSUB_5_1_SW1))
                (portRef I4 (instanceRef cpu1_alu1_my_alu1_R1))
                (portRef I1 (instanceRef cpu1_alu1_my_alu1_R1_SW1))
                (portRef I3 (instanceRef cpu1_alu1_my_alu1_R1_SW2))
                (portRef I4 (instanceRef cpu1_Mmux_RegIn105_SW0_SW1))
                (portRef I3 (instanceRef cpu1_Mmux_RegIn21_F))
                (portRef I2 (instanceRef cpu1_alu1_my_alu1_my_fas_my_fa_Cout1_F))
                (portRef I2 (instanceRef cpu1_alu1_my_alu1_my_fas_my_fa_Cout1_G))
                (portRef I0 (instanceRef cpu1_alu1_my_alu0_R1))
                (portRef I3 (instanceRef cpu1_Mmux_RegIn105_SW0_SW0))
              )
            )
            (net (rename cpu1_A_1_ "cpu1/A<1>")
              (joined
                (portRef DOA_1_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef I0 (instanceRef cpu1_decoder1_IsSUB_5_1_SW0))
                (portRef I2 (instanceRef cpu1_decoder1_IsSUB_5_1_SW1))
                (portRef I1 (instanceRef cpu1_alu1_my_alu1_R1_SW0))
                (portRef I4 (instanceRef cpu1_alu1_my_alu1_R2_SW0))
                (portRef I1 (instanceRef cpu1_Mmux_RegIn105_SW0_SW0))
                (portRef I2 (instanceRef cpu1_Mmux_RegIn105_SW0_SW1))
                (portRef I3 (instanceRef cpu1_alu1_my_alu1_R2))
                (portRef I2 (instanceRef cpu1_Mmux_RegIn21_G))
                (portRef I0 (instanceRef cpu1_alu1_my_alu1_my_fas_my_fa_Cout1_F))
                (portRef I0 (instanceRef cpu1_alu1_my_alu1_my_fas_my_fa_Cout1_G))
              )
            )
            (net (rename cpu1_A_2_ "cpu1/A<2>")
              (joined
                (portRef DOB_0_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef I5 (instanceRef cpu1_Mmux_RegIn105_SW0_SW1))
                (portRef I2 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW0_SW1))
                (portRef I3 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW1_SW0))
                (portRef I5 (instanceRef cpu1_Mmux_RegIn93_F))
                (portRef I1 (instanceRef cpu1_Mmux_RegIn93_G))
                (portRef I4 (instanceRef cpu1_Mmux_RegIn105_SW0_SW0))
                (portRef I3 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW2_SW0))
                (portRef I3 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW2_SW1))
                (portRef I2 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW3_SW0))
                (portRef I2 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW3_SW1))
                (portRef I2 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW0_SW0))
                (portRef I3 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW1_SW1))
              )
            )
            (net (rename cpu1_A_3_ "cpu1/A<3>")
              (joined
                (portRef DOB_1_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef I1 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW1_SW0))
                (portRef I2 (instanceRef cpu1_Mmux_RegIn105_F))
                (portRef I3 (instanceRef cpu1_Mmux_RegIn105_G))
                (portRef I4 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW2_SW0))
                (portRef I2 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW2_SW1))
                (portRef I4 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW3_SW0))
                (portRef I4 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW3_SW1))
                (portRef I0 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW0_SW0))
                (portRef I0 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW0_SW1))
                (portRef I1 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW1_SW1))
              )
            )
            (net (rename cpu1_A_4_ "cpu1/A<4>")
              (joined
                (portRef DOC_0_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef I0 (instanceRef cpu1_Mmux_RegIn113_SW0))
                (portRef I0 (instanceRef cpu1_Mmux_RegIn113_SW1))
                (portRef I0 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW2_SW0))
                (portRef I0 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW2_SW1))
                (portRef I0 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW3_SW0))
                (portRef I0 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW3_SW1))
              )
            )
            (net (rename cpu1_A_5_ "cpu1/A<5>")
              (joined
                (portRef DOC_1_ (instanceRef cpu1_register1_Mram_registers1))
                (portRef I0 (instanceRef cpu1_Mmux_RegIn124_SW0))
                (portRef I0 (instanceRef cpu1_Mmux_RegIn124_SW1))
              )
            )
            (net (rename Result_1_ "Result<1>")
              (joined
                (portRef D (instanceRef cpu1_PC_1))
                (portRef O (instanceRef cpu1_Maccum_PC_xor_1__))
              )
            )
            (net (rename Result_2_ "Result<2>")
              (joined
                (portRef D (instanceRef cpu1_PC_2))
                (portRef O (instanceRef cpu1_Maccum_PC_xor_2__))
              )
            )
            (net (rename Result_3_ "Result<3>")
              (joined
                (portRef D (instanceRef cpu1_PC_3))
                (portRef O (instanceRef cpu1_Maccum_PC_xor_3__))
              )
            )
            (net (rename Result_4_ "Result<4>")
              (joined
                (portRef D (instanceRef cpu1_PC_4))
                (portRef O (instanceRef cpu1_Maccum_PC_xor_4__))
              )
            )
            (net (rename Result_5_ "Result<5>")
              (joined
                (portRef D (instanceRef cpu1_PC_5))
                (portRef O (instanceRef cpu1_Maccum_PC_xor_5__))
              )
            )
            (net (rename cpu1_Maccum_PC_lut_1_ "cpu1/Maccum_PC_lut<1>")
              (joined
                (portRef S (instanceRef cpu1_Maccum_PC_cy_1__))
                (portRef LI (instanceRef cpu1_Maccum_PC_xor_1__))
                (portRef O (instanceRef cpu1_Maccum_PC_lut_1__INV_0))
              )
            )
            (net (rename cpu1_Maccum_PC_cy_1_ "cpu1/Maccum_PC_cy<1>")
              (joined
                (portRef O (instanceRef cpu1_Maccum_PC_cy_1__))
                (portRef CI (instanceRef cpu1_Maccum_PC_cy_2__))
                (portRef CI (instanceRef cpu1_Maccum_PC_xor_2__))
              )
            )
            (net (rename cpu1_Maccum_PC_cy_2_ "cpu1/Maccum_PC_cy<2>")
              (joined
                (portRef O (instanceRef cpu1_Maccum_PC_cy_2__))
                (portRef CI (instanceRef cpu1_Maccum_PC_cy_3__))
                (portRef CI (instanceRef cpu1_Maccum_PC_xor_3__))
              )
            )
            (net (rename cpu1_Maccum_PC_cy_3_ "cpu1/Maccum_PC_cy<3>")
              (joined
                (portRef O (instanceRef cpu1_Maccum_PC_cy_3__))
                (portRef CI (instanceRef cpu1_Maccum_PC_cy_4__))
                (portRef CI (instanceRef cpu1_Maccum_PC_xor_4__))
              )
            )
            (net (rename cpu1_Maccum_PC_cy_4_ "cpu1/Maccum_PC_cy<4>")
              (joined
                (portRef O (instanceRef cpu1_Maccum_PC_cy_4__))
                (portRef CI (instanceRef cpu1_Maccum_PC_xor_5__))
              )
            )
            (net (rename myled7seg_LED_5_1 "myled7seg/LED<5>1")
              (joined
                (portRef O (instanceRef myled7seg_LED_5_11))
                (portRef I0 (instanceRef myled7seg_tmp1))
                (portRef I0 (instanceRef myled7seg_LED_2_1))
                (portRef I0 (instanceRef I21))
                (portRef I5 (instanceRef cpu1_Mmux_RegIn113))
              )
            )
            (net (rename cpu1_alu1_c_1_ "cpu1/alu1/c<1>")
              (joined
                (portRef O (instanceRef cpu1_alu1_my_alu1_my_fas_my_fa_Cout1))
                (portRef I4 (instanceRef cpu1_Mmux_RegIn113))
                (portRef I5 (instanceRef cpu1_Mmux_RegIn124))
              )
            )
            (net (rename cpu1_alu1_my_alu1_R "cpu1/alu1/my_alu1/R")
              (joined
                (portRef O (instanceRef cpu1_alu1_my_alu1_R1))
                (portRef I5 (instanceRef cpu1_alu1_my_alu1_R2))
              )
            )
            (net Clk
              (joined
                (portRef Clk)
                (portRef I (instanceRef Clk_BUFGP_renamed_12))
              )
            )
            (net (rename SW_2_ "SW<2>")
              (joined
                (portRef (member SW 0))
                (portRef I (instanceRef SW_2_IBUF_renamed_1))
              )
            )
            (net (rename SW_1_ "SW<1>")
              (joined
                (portRef (member SW 1))
                (portRef I (instanceRef SW_1_IBUF_renamed_2))
              )
            )
            (net (rename SW_0_ "SW<0>")
              (joined
                (portRef (member SW 2))
                (portRef I (instanceRef SW_0_IBUF_renamed_3))
              )
            )
            (net (rename LED_7_ "LED<7>")
              (joined
                (portRef (member LED 0))
                (portRef O (instanceRef LED_7_OBUF_renamed_4))
              )
            )
            (net (rename LED_6_ "LED<6>")
              (joined
                (portRef (member LED 1))
                (portRef O (instanceRef LED_6_OBUF))
              )
            )
            (net (rename LED_5_ "LED<5>")
              (joined
                (portRef (member LED 2))
                (portRef O (instanceRef LED_5_OBUF_renamed_5))
              )
            )
            (net (rename LED_4_ "LED<4>")
              (joined
                (portRef (member LED 3))
                (portRef O (instanceRef LED_4_OBUF_renamed_6))
              )
            )
            (net (rename LED_3_ "LED<3>")
              (joined
                (portRef (member LED 4))
                (portRef O (instanceRef LED_3_OBUF))
              )
            )
            (net (rename LED_2_ "LED<2>")
              (joined
                (portRef (member LED 5))
                (portRef O (instanceRef LED_2_OBUF_renamed_7))
              )
            )
            (net (rename LED_1_ "LED<1>")
              (joined
                (portRef (member LED 6))
                (portRef O (instanceRef LED_1_OBUF))
              )
            )
            (net (rename LED_0_ "LED<0>")
              (joined
                (portRef (member LED 7))
                (portRef O (instanceRef LED_0_OBUF_renamed_8))
              )
            )
            (net (rename SA_0_ "SA<0>")
              (joined
                (portRef (member SA 3))
                (portRef O (instanceRef SA_0_OBUF))
              )
            )
            (net (rename cpu1_Maccum_PC_cy_2__rt "cpu1/Maccum_PC_cy<2>_rt")
              (joined
                (portRef O (instanceRef cpu1_Maccum_PC_cy_2__rt_renamed_9))
                (portRef S (instanceRef cpu1_Maccum_PC_cy_2__))
                (portRef LI (instanceRef cpu1_Maccum_PC_xor_2__))
              )
            )
            (net (rename cpu1_Maccum_PC_cy_3__rt "cpu1/Maccum_PC_cy<3>_rt")
              (joined
                (portRef O (instanceRef cpu1_Maccum_PC_cy_3__rt_renamed_10))
                (portRef S (instanceRef cpu1_Maccum_PC_cy_3__))
                (portRef LI (instanceRef cpu1_Maccum_PC_xor_3__))
              )
            )
            (net (rename cpu1_Maccum_PC_cy_4__rt "cpu1/Maccum_PC_cy<4>_rt")
              (joined
                (portRef O (instanceRef cpu1_Maccum_PC_cy_4__rt_renamed_11))
                (portRef S (instanceRef cpu1_Maccum_PC_cy_4__))
                (portRef LI (instanceRef cpu1_Maccum_PC_xor_4__))
              )
            )
            (net N0
              (joined
                (portRef O (instanceRef cpu1_Mmux_RegIn124_SW0))
                (portRef I1 (instanceRef cpu1_Mmux_RegIn124))
              )
            )
            (net N11
              (joined
                (portRef O (instanceRef cpu1_Mmux_RegIn124_SW1))
                (portRef I2 (instanceRef cpu1_Mmux_RegIn124))
              )
            )
            (net N3
              (joined
                (portRef O (instanceRef cpu1_Mmux_RegIn113_SW0))
                (portRef I0 (instanceRef cpu1_Mmux_RegIn113))
              )
            )
            (net N4
              (joined
                (portRef I1 (instanceRef cpu1_Mmux_RegIn113))
                (portRef O (instanceRef cpu1_Mmux_RegIn113_SW1))
              )
            )
            (net N6
              (joined
                (portRef O (instanceRef cpu1_decoder1_IsSUB_5_1_SW0))
                (portRef I3 (instanceRef cpu1_Mmux_RegIn93_G))
              )
            )
            (net N7
              (joined
                (portRef O (instanceRef cpu1_decoder1_IsSUB_5_1_SW1))
                (portRef I5 (instanceRef cpu1_Mmux_RegIn93_G))
              )
            )
            (net N111
              (joined
                (portRef O (instanceRef cpu1_alu1_my_alu1_R2_SW0))
                (portRef I1 (instanceRef I21))
              )
            )
            (net N16
              (joined
                (portRef O (instanceRef cpu1_alu1_my_alu1_R1_SW0))
                (portRef I2 (instanceRef cpu1_alu1_my_alu1_R1))
                (portRef I2 (instanceRef I21))
                (portRef I1 (instanceRef cpu1_Mmux_RegIn21_F))
              )
            )
            (net N20
              (joined
                (portRef O (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW0))
                (portRef I2 (instanceRef cpu1_Mmux_RegIn113))
              )
            )
            (net N21
              (joined
                (portRef I3 (instanceRef cpu1_Mmux_RegIn113))
                (portRef O (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW1))
              )
            )
            (net N26
              (joined
                (portRef O (instanceRef cpu1_alu1_my_alu1_R1_SW1))
                (portRef I4 (instanceRef I21))
              )
            )
            (net N27
              (joined
                (portRef O (instanceRef cpu1_alu1_my_alu1_R1_SW2))
                (portRef I3 (instanceRef I21))
              )
            )
            (net N29
              (joined
                (portRef O (instanceRef cpu1_Mmux_RegIn105_SW0_SW0))
                (portRef I2 (instanceRef cpu1_Mmux_RegIn105_G))
              )
            )
            (net N30
              (joined
                (portRef O (instanceRef cpu1_Mmux_RegIn105_SW0_SW1))
                (portRef I5 (instanceRef cpu1_Mmux_RegIn105_G))
              )
            )
            (net N32
              (joined
                (portRef O (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW2_SW0))
                (portRef I2 (instanceRef cpu1_Mmux_RegIn124_SW2))
              )
            )
            (net N33
              (joined
                (portRef O (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW2_SW1))
                (portRef I4 (instanceRef cpu1_Mmux_RegIn124_SW2))
              )
            )
            (net N35
              (joined
                (portRef O (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW3_SW0))
                (portRef I3 (instanceRef cpu1_Mmux_RegIn124_SW3))
              )
            )
            (net N36
              (joined
                (portRef O (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW3_SW1))
                (portRef I2 (instanceRef cpu1_Mmux_RegIn124_SW3))
              )
            )
            (net N38
              (joined
                (portRef O (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW0_SW0))
                (portRef I4 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW0))
              )
            )
            (net N39
              (joined
                (portRef O (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW0_SW1))
                (portRef I3 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW0))
              )
            )
            (net N41
              (joined
                (portRef O (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW1_SW0))
                (portRef I2 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW1))
              )
            )
            (net N42
              (joined
                (portRef O (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW1_SW1))
                (portRef I4 (instanceRef cpu1_alu1_my_alu3_my_fas_my_fa_Cout1_SW1))
              )
            )
            (net N44
              (joined
                (portRef O (instanceRef cpu1_Mmux_RegIn124_SW2))
                (portRef I3 (instanceRef cpu1_Mmux_RegIn124))
              )
            )
            (net N45
              (joined
                (portRef O (instanceRef cpu1_Mmux_RegIn124_SW3))
                (portRef I4 (instanceRef cpu1_Mmux_RegIn124))
              )
            )
            (net N52
              (joined
                (portRef O (instanceRef cpu1_Mmux_RegIn105_F))
                (portRef I0 (instanceRef cpu1_Mmux_RegIn105))
              )
            )
            (net N53
              (joined
                (portRef O (instanceRef cpu1_Mmux_RegIn105_G))
                (portRef I1 (instanceRef cpu1_Mmux_RegIn105))
              )
            )
            (net N54
              (joined
                (portRef O (instanceRef cpu1_Mmux_RegIn93_F))
                (portRef I0 (instanceRef cpu1_Mmux_RegIn93))
              )
            )
            (net N55
              (joined
                (portRef O (instanceRef cpu1_Mmux_RegIn93_G))
                (portRef I1 (instanceRef cpu1_Mmux_RegIn93))
              )
            )
            (net N56
              (joined
                (portRef O (instanceRef cpu1_Mmux_RegIn21_F))
                (portRef I0 (instanceRef cpu1_Mmux_RegIn21))
              )
            )
            (net N57
              (joined
                (portRef O (instanceRef cpu1_Mmux_RegIn21_G))
                (portRef I1 (instanceRef cpu1_Mmux_RegIn21))
              )
            )
            (net N58
              (joined
                (portRef O (instanceRef cpu1_alu1_my_alu1_my_fas_my_fa_Cout1_F))
                (portRef I0 (instanceRef cpu1_alu1_my_alu1_my_fas_my_fa_Cout1))
              )
            )
            (net N59
              (joined
                (portRef O (instanceRef cpu1_alu1_my_alu1_my_fas_my_fa_Cout1_G))
                (portRef I1 (instanceRef cpu1_alu1_my_alu1_my_fas_my_fa_Cout1))
              )
            )
          )
      )
    )
  )

  (design cpu16controller
    (cellRef cpu16controller
      (libraryRef cpu16controller_lib)
    )
    (property PART (string "xc6slx4-3-tqg144") (owner "Xilinx"))
  )
)

