// Seed: 4224919507
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    output supply1 id_2,
    output supply1 id_3,
    input tri1 id_4
    , id_14,
    input wor id_5,
    output tri id_6,
    output tri1 id_7
    , id_15,
    input tri1 id_8,
    output tri1 id_9,
    input tri id_10,
    input supply0 id_11,
    output tri0 id_12
);
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input supply1 id_2,
    output wor id_3
);
  wand id_5;
  assign id_5 = 1 - 1;
  logic [7:0] id_6, id_7;
  assign id_6[1] = id_6;
  module_0(
      id_0, id_3, id_3, id_3, id_2, id_0, id_3, id_3, id_2, id_3, id_0, id_2, id_3
  );
  wire id_8;
  always deassign id_5;
endmodule
