
Microphone_record_play_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000afdc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000498  0800b1b0  0800b1b0  0000c1b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b648  0800b648  0000d214  2**0
                  CONTENTS
  4 .ARM          00000008  0800b648  0800b648  0000c648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b650  0800b650  0000d214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b650  0800b650  0000c650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b654  0800b654  0000c654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000214  20000000  0800b658  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00020728  20000220  0800b86c  0000d220  2**5
                  ALLOC
 10 ._user_heap_stack 00000600  20020948  0800b86c  0000d948  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d214  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013c2f  00000000  00000000  0000d244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003066  00000000  00000000  00020e73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001080  00000000  00000000  00023ee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000caf  00000000  00000000  00024f60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000279c6  00000000  00000000  00025c0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001599f  00000000  00000000  0004d5d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eea8c  00000000  00000000  00062f74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00151a00  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005298  00000000  00000000  00151a44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  00156cdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000220 	.word	0x20000220
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b194 	.word	0x0800b194

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000224 	.word	0x20000224
 800020c:	0800b194 	.word	0x0800b194

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
    // Enable DMA2 clock
    __HAL_RCC_DMA2_CLK_ENABLE();
 8000ede:	4b27      	ldr	r3, [pc, #156]	@ (8000f7c <MX_DMA_Init+0xa4>)
 8000ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee2:	4a26      	ldr	r2, [pc, #152]	@ (8000f7c <MX_DMA_Init+0xa4>)
 8000ee4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ee8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eea:	4b24      	ldr	r3, [pc, #144]	@ (8000f7c <MX_DMA_Init+0xa4>)
 8000eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000ef2:	607b      	str	r3, [r7, #4]
 8000ef4:	687b      	ldr	r3, [r7, #4]

    // Configure the DMA handle for SAI
    hdma_sai1_a.Instance = DMA2_Stream1;
 8000ef6:	4b22      	ldr	r3, [pc, #136]	@ (8000f80 <MX_DMA_Init+0xa8>)
 8000ef8:	4a22      	ldr	r2, [pc, #136]	@ (8000f84 <MX_DMA_Init+0xac>)
 8000efa:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Channel = DMA_CHANNEL_0; // Adjust according to your SAI
 8000efc:	4b20      	ldr	r3, [pc, #128]	@ (8000f80 <MX_DMA_Init+0xa8>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_PERIPH_TO_MEMORY; // Adjust as needed
 8000f02:	4b1f      	ldr	r3, [pc, #124]	@ (8000f80 <MX_DMA_Init+0xa8>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f08:	4b1d      	ldr	r3, [pc, #116]	@ (8000f80 <MX_DMA_Init+0xa8>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8000f0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000f80 <MX_DMA_Init+0xa8>)
 8000f10:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f14:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000f16:	4b1a      	ldr	r3, [pc, #104]	@ (8000f80 <MX_DMA_Init+0xa8>)
 8000f18:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000f1c:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000f1e:	4b18      	ldr	r3, [pc, #96]	@ (8000f80 <MX_DMA_Init+0xa8>)
 8000f20:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f24:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8000f26:	4b16      	ldr	r3, [pc, #88]	@ (8000f80 <MX_DMA_Init+0xa8>)
 8000f28:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f2c:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 8000f2e:	4b14      	ldr	r3, [pc, #80]	@ (8000f80 <MX_DMA_Init+0xa8>)
 8000f30:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000f34:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f36:	4b12      	ldr	r3, [pc, #72]	@ (8000f80 <MX_DMA_Init+0xa8>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	625a      	str	r2, [r3, #36]	@ 0x24

    // Initialize the DMA
    HAL_DMA_Init(&hdma_sai1_a);
 8000f3c:	4810      	ldr	r0, [pc, #64]	@ (8000f80 <MX_DMA_Init+0xa8>)
 8000f3e:	f003 fa95 	bl	800446c <HAL_DMA_Init>

    // Enable DMA interrupts for half and complete transfers
    __HAL_DMA_ENABLE_IT(&hdma_sai1_a, DMA_IT_HT);
 8000f42:	4b0f      	ldr	r3, [pc, #60]	@ (8000f80 <MX_DMA_Init+0xa8>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	681a      	ldr	r2, [r3, #0]
 8000f48:	4b0d      	ldr	r3, [pc, #52]	@ (8000f80 <MX_DMA_Init+0xa8>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	f042 0208 	orr.w	r2, r2, #8
 8000f50:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(&hdma_sai1_a, DMA_IT_TC);
 8000f52:	4b0b      	ldr	r3, [pc, #44]	@ (8000f80 <MX_DMA_Init+0xa8>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	681a      	ldr	r2, [r3, #0]
 8000f58:	4b09      	ldr	r3, [pc, #36]	@ (8000f80 <MX_DMA_Init+0xa8>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f042 0210 	orr.w	r2, r2, #16
 8000f60:	601a      	str	r2, [r3, #0]

    // Set interrupt priority
    HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8000f62:	2200      	movs	r2, #0
 8000f64:	2100      	movs	r1, #0
 8000f66:	2039      	movs	r0, #57	@ 0x39
 8000f68:	f003 fa49 	bl	80043fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000f6c:	2039      	movs	r0, #57	@ 0x39
 8000f6e:	f003 fa62 	bl	8004436 <HAL_NVIC_EnableIRQ>
}
 8000f72:	bf00      	nop
 8000f74:	3708      	adds	r7, #8
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	40023800 	.word	0x40023800
 8000f80:	200204e0 	.word	0x200204e0
 8000f84:	40026428 	.word	0x40026428

08000f88 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b090      	sub	sp, #64	@ 0x40
 8000f8c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f8e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f92:	2200      	movs	r2, #0
 8000f94:	601a      	str	r2, [r3, #0]
 8000f96:	605a      	str	r2, [r3, #4]
 8000f98:	609a      	str	r2, [r3, #8]
 8000f9a:	60da      	str	r2, [r3, #12]
 8000f9c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f9e:	4b96      	ldr	r3, [pc, #600]	@ (80011f8 <MX_GPIO_Init+0x270>)
 8000fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa2:	4a95      	ldr	r2, [pc, #596]	@ (80011f8 <MX_GPIO_Init+0x270>)
 8000fa4:	f043 0310 	orr.w	r3, r3, #16
 8000fa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000faa:	4b93      	ldr	r3, [pc, #588]	@ (80011f8 <MX_GPIO_Init+0x270>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fae:	f003 0310 	and.w	r3, r3, #16
 8000fb2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000fb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000fb6:	4b90      	ldr	r3, [pc, #576]	@ (80011f8 <MX_GPIO_Init+0x270>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fba:	4a8f      	ldr	r2, [pc, #572]	@ (80011f8 <MX_GPIO_Init+0x270>)
 8000fbc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000fc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fc2:	4b8d      	ldr	r3, [pc, #564]	@ (80011f8 <MX_GPIO_Init+0x270>)
 8000fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000fca:	627b      	str	r3, [r7, #36]	@ 0x24
 8000fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fce:	4b8a      	ldr	r3, [pc, #552]	@ (80011f8 <MX_GPIO_Init+0x270>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd2:	4a89      	ldr	r2, [pc, #548]	@ (80011f8 <MX_GPIO_Init+0x270>)
 8000fd4:	f043 0302 	orr.w	r3, r3, #2
 8000fd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fda:	4b87      	ldr	r3, [pc, #540]	@ (80011f8 <MX_GPIO_Init+0x270>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fde:	f003 0302 	and.w	r3, r3, #2
 8000fe2:	623b      	str	r3, [r7, #32]
 8000fe4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fe6:	4b84      	ldr	r3, [pc, #528]	@ (80011f8 <MX_GPIO_Init+0x270>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fea:	4a83      	ldr	r2, [pc, #524]	@ (80011f8 <MX_GPIO_Init+0x270>)
 8000fec:	f043 0308 	orr.w	r3, r3, #8
 8000ff0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ff2:	4b81      	ldr	r3, [pc, #516]	@ (80011f8 <MX_GPIO_Init+0x270>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff6:	f003 0308 	and.w	r3, r3, #8
 8000ffa:	61fb      	str	r3, [r7, #28]
 8000ffc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ffe:	4b7e      	ldr	r3, [pc, #504]	@ (80011f8 <MX_GPIO_Init+0x270>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001002:	4a7d      	ldr	r2, [pc, #500]	@ (80011f8 <MX_GPIO_Init+0x270>)
 8001004:	f043 0304 	orr.w	r3, r3, #4
 8001008:	6313      	str	r3, [r2, #48]	@ 0x30
 800100a:	4b7b      	ldr	r3, [pc, #492]	@ (80011f8 <MX_GPIO_Init+0x270>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100e:	f003 0304 	and.w	r3, r3, #4
 8001012:	61bb      	str	r3, [r7, #24]
 8001014:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001016:	4b78      	ldr	r3, [pc, #480]	@ (80011f8 <MX_GPIO_Init+0x270>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101a:	4a77      	ldr	r2, [pc, #476]	@ (80011f8 <MX_GPIO_Init+0x270>)
 800101c:	f043 0301 	orr.w	r3, r3, #1
 8001020:	6313      	str	r3, [r2, #48]	@ 0x30
 8001022:	4b75      	ldr	r3, [pc, #468]	@ (80011f8 <MX_GPIO_Init+0x270>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001026:	f003 0301 	and.w	r3, r3, #1
 800102a:	617b      	str	r3, [r7, #20]
 800102c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800102e:	4b72      	ldr	r3, [pc, #456]	@ (80011f8 <MX_GPIO_Init+0x270>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001032:	4a71      	ldr	r2, [pc, #452]	@ (80011f8 <MX_GPIO_Init+0x270>)
 8001034:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001038:	6313      	str	r3, [r2, #48]	@ 0x30
 800103a:	4b6f      	ldr	r3, [pc, #444]	@ (80011f8 <MX_GPIO_Init+0x270>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001042:	613b      	str	r3, [r7, #16]
 8001044:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001046:	4b6c      	ldr	r3, [pc, #432]	@ (80011f8 <MX_GPIO_Init+0x270>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104a:	4a6b      	ldr	r2, [pc, #428]	@ (80011f8 <MX_GPIO_Init+0x270>)
 800104c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001050:	6313      	str	r3, [r2, #48]	@ 0x30
 8001052:	4b69      	ldr	r3, [pc, #420]	@ (80011f8 <MX_GPIO_Init+0x270>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001056:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800105a:	60fb      	str	r3, [r7, #12]
 800105c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800105e:	4b66      	ldr	r3, [pc, #408]	@ (80011f8 <MX_GPIO_Init+0x270>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001062:	4a65      	ldr	r2, [pc, #404]	@ (80011f8 <MX_GPIO_Init+0x270>)
 8001064:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001068:	6313      	str	r3, [r2, #48]	@ 0x30
 800106a:	4b63      	ldr	r3, [pc, #396]	@ (80011f8 <MX_GPIO_Init+0x270>)
 800106c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001072:	60bb      	str	r3, [r7, #8]
 8001074:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001076:	4b60      	ldr	r3, [pc, #384]	@ (80011f8 <MX_GPIO_Init+0x270>)
 8001078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800107a:	4a5f      	ldr	r2, [pc, #380]	@ (80011f8 <MX_GPIO_Init+0x270>)
 800107c:	f043 0320 	orr.w	r3, r3, #32
 8001080:	6313      	str	r3, [r2, #48]	@ 0x30
 8001082:	4b5d      	ldr	r3, [pc, #372]	@ (80011f8 <MX_GPIO_Init+0x270>)
 8001084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001086:	f003 0320 	and.w	r3, r3, #32
 800108a:	607b      	str	r3, [r7, #4]
 800108c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800108e:	4b5a      	ldr	r3, [pc, #360]	@ (80011f8 <MX_GPIO_Init+0x270>)
 8001090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001092:	4a59      	ldr	r2, [pc, #356]	@ (80011f8 <MX_GPIO_Init+0x270>)
 8001094:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001098:	6313      	str	r3, [r2, #48]	@ 0x30
 800109a:	4b57      	ldr	r3, [pc, #348]	@ (80011f8 <MX_GPIO_Init+0x270>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010a2:	603b      	str	r3, [r7, #0]
 80010a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PE3 PE2 PE1 PE0
                           PE8 PE9 PE11 PE14
                           PE7 PE10 PE12 PE15
                           PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_0
 80010a6:	f64f 738f 	movw	r3, #65423	@ 0xff8f
 80010aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_14
                          |GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15
                          |GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010ac:	2303      	movs	r3, #3
 80010ae:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b0:	2300      	movs	r3, #0
 80010b2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010b4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010b8:	4619      	mov	r1, r3
 80010ba:	4850      	ldr	r0, [pc, #320]	@ (80011fc <MX_GPIO_Init+0x274>)
 80010bc:	f003 fe1c 	bl	8004cf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG14 PG13 PG15 PG11
                           PG12 PG10 PG9 PG8
                           PG7 PG6 PG1 PG3
                           PG2 PG0 PG5 PG4 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_11
 80010c0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_12|GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_8
                          |GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_1|GPIO_PIN_3
                          |GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010c6:	2303      	movs	r3, #3
 80010c8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ca:	2300      	movs	r3, #0
 80010cc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80010ce:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010d2:	4619      	mov	r1, r3
 80010d4:	484a      	ldr	r0, [pc, #296]	@ (8001200 <MX_GPIO_Init+0x278>)
 80010d6:	f003 fe0f 	bl	8004cf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB5 PB4 PB3
                           PB9 PB6 PB13 PB12
                           PB2 PB10 PB1 PB0
                           PB11 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3
 80010da:	f64f 737f 	movw	r3, #65407	@ 0xff7f
 80010de:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_13|GPIO_PIN_12
                          |GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_1|GPIO_PIN_0
                          |GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010e0:	2303      	movs	r3, #3
 80010e2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e4:	2300      	movs	r3, #0
 80010e6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010e8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010ec:	4619      	mov	r1, r3
 80010ee:	4845      	ldr	r0, [pc, #276]	@ (8001204 <MX_GPIO_Init+0x27c>)
 80010f0:	f003 fe02 	bl	8004cf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD7 PD6 PD0 PD5
                           PD3 PD1 PD4 PD2
                           PD15 PD10 PD14 PD9
                           PD8 PD12 PD13 PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_0|GPIO_PIN_5
 80010f4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_2
                          |GPIO_PIN_15|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_9
                          |GPIO_PIN_8|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010fa:	2303      	movs	r3, #3
 80010fc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fe:	2300      	movs	r3, #0
 8001100:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001102:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001106:	4619      	mov	r1, r3
 8001108:	483f      	ldr	r0, [pc, #252]	@ (8001208 <MX_GPIO_Init+0x280>)
 800110a:	f003 fdf5 	bl	8004cf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC12 PC11 PC10 PC13
                           PC14 PC15 PC9 PC8
                           PC7 PC6 PC3 PC0
                           PC1 PC2 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_13
 800110e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001112:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_9|GPIO_PIN_8
                          |GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_3|GPIO_PIN_0
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001114:	2303      	movs	r3, #3
 8001116:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001118:	2300      	movs	r3, #0
 800111a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800111c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001120:	4619      	mov	r1, r3
 8001122:	483a      	ldr	r0, [pc, #232]	@ (800120c <MX_GPIO_Init+0x284>)
 8001124:	f003 fde8 	bl	8004cf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA15 PA12 PA11 PA10
                           PA8 PA1 PA0 PA4
                           PA2 PA6 PA5 PA3
                           PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10
 8001128:	f649 53ff 	movw	r3, #40447	@ 0x9dff
 800112c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_4
                          |GPIO_PIN_2|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_3
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800112e:	2303      	movs	r3, #3
 8001130:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001132:	2300      	movs	r3, #0
 8001134:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001136:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800113a:	4619      	mov	r1, r3
 800113c:	4834      	ldr	r0, [pc, #208]	@ (8001210 <MX_GPIO_Init+0x288>)
 800113e:	f003 fddb 	bl	8004cf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PJ13 PJ12 PJ14 PJ15
                           PJ11 PJ8 PJ10 PJ7
                           PJ9 PJ6 PJ4 PJ5
                           PJ3 PJ2 PJ0 PJ1 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
 8001142:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001146:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_7
                          |GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001148:	2303      	movs	r3, #3
 800114a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114c:	2300      	movs	r3, #0
 800114e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8001150:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001154:	4619      	mov	r1, r3
 8001156:	482f      	ldr	r0, [pc, #188]	@ (8001214 <MX_GPIO_Init+0x28c>)
 8001158:	f003 fdce 	bl	8004cf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI8 PI4 PI3 PI2
                           PI5 PI7 PI10 PI6
                           PI1 PI12 PI9 PI0
                           PI13 PI15 PI14 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2
 800115c:	f24f 73ff 	movw	r3, #63487	@ 0xf7ff
 8001160:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_6
                          |GPIO_PIN_1|GPIO_PIN_12|GPIO_PIN_9|GPIO_PIN_0
                          |GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001162:	2303      	movs	r3, #3
 8001164:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001166:	2300      	movs	r3, #0
 8001168:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800116a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800116e:	4619      	mov	r1, r3
 8001170:	4829      	ldr	r0, [pc, #164]	@ (8001218 <MX_GPIO_Init+0x290>)
 8001172:	f003 fdc1 	bl	8004cf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PK7 PK6 PK5 PK4
                           PK3 PK1 PK2 PK0 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4
 8001176:	23ff      	movs	r3, #255	@ 0xff
 8001178:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800117a:	2303      	movs	r3, #3
 800117c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117e:	2300      	movs	r3, #0
 8001180:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8001182:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001186:	4619      	mov	r1, r3
 8001188:	4824      	ldr	r0, [pc, #144]	@ (800121c <MX_GPIO_Init+0x294>)
 800118a:	f003 fdb5 	bl	8004cf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 PF3
                           PF4 PF7 PF6 PF5
                           PF10 PF9 PF8 PF12
                           PF15 PF13 PF14 PF11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800118e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001192:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5
                          |GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_8|GPIO_PIN_12
                          |GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001194:	2303      	movs	r3, #3
 8001196:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001198:	2300      	movs	r3, #0
 800119a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800119c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80011a0:	4619      	mov	r1, r3
 80011a2:	481f      	ldr	r0, [pc, #124]	@ (8001220 <MX_GPIO_Init+0x298>)
 80011a4:	f003 fda8 	bl	8004cf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH15 PH13 PH14 PH4
                           PH5 PH3 PH2 PH12
                           PH7 PH9 PH11 PH6
                           PH8 PH10 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_4
 80011a8:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80011ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_12
                          |GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_6
                          |GPIO_PIN_8|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011ae:	2303      	movs	r3, #3
 80011b0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	2300      	movs	r3, #0
 80011b4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80011b6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80011ba:	4619      	mov	r1, r3
 80011bc:	4819      	ldr	r0, [pc, #100]	@ (8001224 <MX_GPIO_Init+0x29c>)
 80011be:	f003 fd9b 	bl	8004cf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button_user_Pin;
 80011c2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80011c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011c8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80011cc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ce:	2300      	movs	r3, #0
 80011d0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Button_user_GPIO_Port, &GPIO_InitStruct);
 80011d2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80011d6:	4619      	mov	r1, r3
 80011d8:	480f      	ldr	r0, [pc, #60]	@ (8001218 <MX_GPIO_Init+0x290>)
 80011da:	f003 fd8d 	bl	8004cf8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80011de:	2200      	movs	r2, #0
 80011e0:	2100      	movs	r1, #0
 80011e2:	2028      	movs	r0, #40	@ 0x28
 80011e4:	f003 f90b 	bl	80043fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80011e8:	2028      	movs	r0, #40	@ 0x28
 80011ea:	f003 f924 	bl	8004436 <HAL_NVIC_EnableIRQ>

}
 80011ee:	bf00      	nop
 80011f0:	3740      	adds	r7, #64	@ 0x40
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	40023800 	.word	0x40023800
 80011fc:	40021000 	.word	0x40021000
 8001200:	40021800 	.word	0x40021800
 8001204:	40020400 	.word	0x40020400
 8001208:	40020c00 	.word	0x40020c00
 800120c:	40020800 	.word	0x40020800
 8001210:	40020000 	.word	0x40020000
 8001214:	40022400 	.word	0x40022400
 8001218:	40022000 	.word	0x40022000
 800121c:	40022800 	.word	0x40022800
 8001220:	40021400 	.word	0x40021400
 8001224:	40021c00 	.word	0x40021c00

08001228 <SCB_CleanDCache_by_Addr>:
  \details Cleans D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 8001228:	b480      	push	{r7}
 800122a:	b087      	sub	sp, #28
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
 8001230:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t) addr;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 800123a:	2320      	movs	r3, #32
 800123c:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800123e:	f3bf 8f4f 	dsb	sy
}
 8001242:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 8001244:	e00b      	b.n	800125e <SCB_CleanDCache_by_Addr+0x36>
      SCB->DCCMVAC = op_addr;
 8001246:	4a0d      	ldr	r2, [pc, #52]	@ (800127c <SCB_CleanDCache_by_Addr+0x54>)
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
      op_addr += (uint32_t)linesize;
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	693a      	ldr	r2, [r7, #16]
 8001252:	4413      	add	r3, r2
 8001254:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 8001256:	697a      	ldr	r2, [r7, #20]
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	2b00      	cmp	r3, #0
 8001262:	dcf0      	bgt.n	8001246 <SCB_CleanDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 8001264:	f3bf 8f4f 	dsb	sy
}
 8001268:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800126a:	f3bf 8f6f 	isb	sy
}
 800126e:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 8001270:	bf00      	nop
 8001272:	371c      	adds	r7, #28
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr
 800127c:	e000ed00 	.word	0xe000ed00

08001280 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001286:	f002 ff5d 	bl	8004144 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800128a:	f000 f8b9 	bl	8001400 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800128e:	f7ff fe7b 	bl	8000f88 <MX_GPIO_Init>
  MX_DMA_Init();
 8001292:	f7ff fe21 	bl	8000ed8 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001296:	f000 fc8b 	bl	8001bb0 <MX_USART1_UART_Init>
  MX_SAI1_Init();
 800129a:	f000 fa25 	bl	80016e8 <MX_SAI1_Init>
  /* USER CODE BEGIN 2 */

  /* Initialize Audio Recorder */
	if (BSP_AUDIO_IN_Init(DEFAULT_AUDIO_IN_FREQ, DEFAULT_AUDIO_IN_BIT_RESOLUTION, DEFAULT_AUDIO_IN_CHANNEL_NBR) == AUDIO_OK)
 800129e:	2202      	movs	r2, #2
 80012a0:	2110      	movs	r1, #16
 80012a2:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 80012a6:	f002 fd03 	bl	8003cb0 <BSP_AUDIO_IN_Init>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d102      	bne.n	80012b6 <main+0x36>
	{
		printf("Audio input setup OK\r\n");
 80012b0:	4846      	ldr	r0, [pc, #280]	@ (80013cc <main+0x14c>)
 80012b2:	f008 f801 	bl	80092b8 <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  check_button_release();
 80012b6:	f000 f9fd 	bl	80016b4 <check_button_release>
	  printf("Waiting for input to record...\r\n");
 80012ba:	4845      	ldr	r0, [pc, #276]	@ (80013d0 <main+0x150>)
 80012bc:	f007 fffc 	bl	80092b8 <puts>
	  HAL_Delay(1000);
 80012c0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012c4:	f002 ff9c 	bl	8004200 <HAL_Delay>
	  if (button_pressed == 1)
 80012c8:	4b42      	ldr	r3, [pc, #264]	@ (80013d4 <main+0x154>)
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	b2db      	uxtb	r3, r3
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d1f1      	bne.n	80012b6 <main+0x36>
	  {
		  button_pressed = 0;
 80012d2:	4b40      	ldr	r3, [pc, #256]	@ (80013d4 <main+0x154>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	701a      	strb	r2, [r3, #0]
		  printf("recording...\r\n");
 80012d8:	483f      	ldr	r0, [pc, #252]	@ (80013d8 <main+0x158>)
 80012da:	f007 ffed 	bl	80092b8 <puts>
		  /* Start Recording */
		  BSP_AUDIO_IN_Record(internal_buffer, AUDIO_BLOCK_SIZE);
 80012de:	f64f 71fe 	movw	r1, #65534	@ 0xfffe
 80012e2:	483e      	ldr	r0, [pc, #248]	@ (80013dc <main+0x15c>)
 80012e4:	f002 fd62 	bl	8003dac <BSP_AUDIO_IN_Record>
		  for (block_number = 0; block_number < AUDIO_NB_BLOCKS; block_number++)
 80012e8:	2300      	movs	r3, #0
 80012ea:	607b      	str	r3, [r7, #4]
 80012ec:	e048      	b.n	8001380 <main+0x100>
		  {
		    /* Wait end of half block recording */
		    while(audio_rec_buffer_state != BUFFER_OFFSET_HALF)
		    {
		      printf("Waiting for BUFFER_OFFSET_HALF...\r\n");
 80012ee:	483c      	ldr	r0, [pc, #240]	@ (80013e0 <main+0x160>)
 80012f0:	f007 ffe2 	bl	80092b8 <puts>
		      if (button_pressed == 1)
 80012f4:	4b37      	ldr	r3, [pc, #220]	@ (80013d4 <main+0x154>)
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	2b01      	cmp	r3, #1
 80012fc:	d106      	bne.n	800130c <main+0x8c>
		      {
		    	button_pressed = 0;
 80012fe:	4b35      	ldr	r3, [pc, #212]	@ (80013d4 <main+0x154>)
 8001300:	2200      	movs	r2, #0
 8001302:	701a      	strb	r2, [r3, #0]
		        /* Stop Player before close Test */
		        BSP_AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8001304:	2002      	movs	r0, #2
 8001306:	f002 fac1 	bl	800388c <BSP_AUDIO_OUT_Stop>
		        return;
 800130a:	e05b      	b.n	80013c4 <main+0x144>
		    while(audio_rec_buffer_state != BUFFER_OFFSET_HALF)
 800130c:	4b35      	ldr	r3, [pc, #212]	@ (80013e4 <main+0x164>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	2b01      	cmp	r3, #1
 8001312:	d1ec      	bne.n	80012ee <main+0x6e>
		      }
		    }

		    audio_rec_buffer_state = BUFFER_OFFSET_NONE;
 8001314:	4b33      	ldr	r3, [pc, #204]	@ (80013e4 <main+0x164>)
 8001316:	2200      	movs	r2, #0
 8001318:	601a      	str	r2, [r3, #0]

		    /* Copy recorded 1st half block in SDRAM */

		    memcpy((uint32_t *)(AUDIO_REC_START_ADDR + (block_number * AUDIO_BLOCK_SIZE * 2)),
 800131a:	687a      	ldr	r2, [r7, #4]
 800131c:	4613      	mov	r3, r2
 800131e:	03db      	lsls	r3, r3, #15
 8001320:	1a9b      	subs	r3, r3, r2
 8001322:	009b      	lsls	r3, r3, #2
 8001324:	461a      	mov	r2, r3
 8001326:	4b30      	ldr	r3, [pc, #192]	@ (80013e8 <main+0x168>)
 8001328:	4413      	add	r3, r2
 800132a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800132e:	492b      	ldr	r1, [pc, #172]	@ (80013dc <main+0x15c>)
 8001330:	4618      	mov	r0, r3
 8001332:	f008 f920 	bl	8009576 <memcpy>
		           internal_buffer,
		           AUDIO_BLOCK_SIZE);


		    /* Wait end of one block recording */
		    while(audio_rec_buffer_state != BUFFER_OFFSET_FULL)
 8001336:	e00b      	b.n	8001350 <main+0xd0>
		    {
		      if (button_pressed == 1)
 8001338:	4b26      	ldr	r3, [pc, #152]	@ (80013d4 <main+0x154>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	b2db      	uxtb	r3, r3
 800133e:	2b01      	cmp	r3, #1
 8001340:	d106      	bne.n	8001350 <main+0xd0>
		      {
		    	button_pressed = 0;
 8001342:	4b24      	ldr	r3, [pc, #144]	@ (80013d4 <main+0x154>)
 8001344:	2200      	movs	r2, #0
 8001346:	701a      	strb	r2, [r3, #0]
		        /* Stop Player before close Test */
		        BSP_AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8001348:	2002      	movs	r0, #2
 800134a:	f002 fa9f 	bl	800388c <BSP_AUDIO_OUT_Stop>
		        return;
 800134e:	e039      	b.n	80013c4 <main+0x144>
		    while(audio_rec_buffer_state != BUFFER_OFFSET_FULL)
 8001350:	4b24      	ldr	r3, [pc, #144]	@ (80013e4 <main+0x164>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	2b02      	cmp	r3, #2
 8001356:	d1ef      	bne.n	8001338 <main+0xb8>
		      }
		    }
		    audio_rec_buffer_state = BUFFER_OFFSET_NONE;
 8001358:	4b22      	ldr	r3, [pc, #136]	@ (80013e4 <main+0x164>)
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]
		    /* Copy recorded 2nd half block in SDRAM */

		    memcpy((uint32_t *)(AUDIO_REC_START_ADDR + (block_number * AUDIO_BLOCK_SIZE * 2) + (AUDIO_BLOCK_SIZE)),
 800135e:	687a      	ldr	r2, [r7, #4]
 8001360:	4613      	mov	r3, r2
 8001362:	03db      	lsls	r3, r3, #15
 8001364:	1a9b      	subs	r3, r3, r2
 8001366:	009b      	lsls	r3, r3, #2
 8001368:	461a      	mov	r2, r3
 800136a:	4b20      	ldr	r3, [pc, #128]	@ (80013ec <main+0x16c>)
 800136c:	4413      	add	r3, r2
 800136e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001372:	491f      	ldr	r1, [pc, #124]	@ (80013f0 <main+0x170>)
 8001374:	4618      	mov	r0, r3
 8001376:	f008 f8fe 	bl	8009576 <memcpy>
		  for (block_number = 0; block_number < AUDIO_NB_BLOCKS; block_number++)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	3301      	adds	r3, #1
 800137e:	607b      	str	r3, [r7, #4]
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2b03      	cmp	r3, #3
 8001384:	d9c2      	bls.n	800130c <main+0x8c>
		           (uint16_t *)(&internal_buffer[AUDIO_BLOCK_SIZE/2]),
		           AUDIO_BLOCK_SIZE);

		  }
		  printf("stopped recording\r\n");
 8001386:	481b      	ldr	r0, [pc, #108]	@ (80013f4 <main+0x174>)
 8001388:	f007 ff96 	bl	80092b8 <puts>
		  BSP_AUDIO_IN_Stop(CODEC_PDWN_SW);
 800138c:	2002      	movs	r0, #2
 800138e:	f002 fd25 	bl	8003ddc <BSP_AUDIO_IN_Stop>

		  if(button_pressed == 1)
 8001392:	4b10      	ldr	r3, [pc, #64]	@ (80013d4 <main+0x154>)
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	b2db      	uxtb	r3, r3
 8001398:	2b01      	cmp	r3, #1
 800139a:	d18c      	bne.n	80012b6 <main+0x36>
		  {
			button_pressed = 0;
 800139c:	4b0d      	ldr	r3, [pc, #52]	@ (80013d4 <main+0x154>)
 800139e:	2200      	movs	r2, #0
 80013a0:	701a      	strb	r2, [r3, #0]
			printf("playing recording...\r\n");
 80013a2:	4815      	ldr	r0, [pc, #84]	@ (80013f8 <main+0x178>)
 80013a4:	f007 ff88 	bl	80092b8 <puts>
			/* -----------Start Playback -------------- */
			/* Initialize audio IN at REC_FREQ*/
			BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE, 70, DEFAULT_AUDIO_IN_FREQ);
 80013a8:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 80013ac:	2146      	movs	r1, #70	@ 0x46
 80013ae:	2002      	movs	r0, #2
 80013b0:	f002 f9f0 	bl	8003794 <BSP_AUDIO_OUT_Init>
			BSP_AUDIO_OUT_SetAudioFrameSlot(CODEC_AUDIOFRAME_SLOT_02);
 80013b4:	2005      	movs	r0, #5
 80013b6:	f002 fa8b 	bl	80038d0 <BSP_AUDIO_OUT_SetAudioFrameSlot>

			/* Play the recorded buffer*/
			AUDIO_Start(AUDIO_REC_START_ADDR, AUDIO_BLOCK_SIZE * AUDIO_NB_BLOCKS * 2);  /* Use Audio play demo to playback sound */
 80013ba:	4910      	ldr	r1, [pc, #64]	@ (80013fc <main+0x17c>)
 80013bc:	480a      	ldr	r0, [pc, #40]	@ (80013e8 <main+0x168>)
 80013be:	f000 f89f 	bl	8001500 <AUDIO_Start>
  {
 80013c2:	e778      	b.n	80012b6 <main+0x36>
		  }
	  }
  }
  /* USER CODE END 3 */
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3708      	adds	r7, #8
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	0800b1b0 	.word	0x0800b1b0
 80013d0:	0800b1c8 	.word	0x0800b1c8
 80013d4:	20020458 	.word	0x20020458
 80013d8:	0800b1e8 	.word	0x0800b1e8
 80013dc:	2000023c 	.word	0x2000023c
 80013e0:	0800b1f8 	.word	0x0800b1f8
 80013e4:	20020454 	.word	0x20020454
 80013e8:	c0115800 	.word	0xc0115800
 80013ec:	c01257fe 	.word	0xc01257fe
 80013f0:	2001023a 	.word	0x2001023a
 80013f4:	0800b21c 	.word	0x0800b21c
 80013f8:	0800b230 	.word	0x0800b230
 80013fc:	0007fff0 	.word	0x0007fff0

08001400 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b094      	sub	sp, #80	@ 0x50
 8001404:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001406:	f107 0320 	add.w	r3, r7, #32
 800140a:	2230      	movs	r2, #48	@ 0x30
 800140c:	2100      	movs	r1, #0
 800140e:	4618      	mov	r0, r3
 8001410:	f008 f832 	bl	8009478 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001414:	f107 030c 	add.w	r3, r7, #12
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	605a      	str	r2, [r3, #4]
 800141e:	609a      	str	r2, [r3, #8]
 8001420:	60da      	str	r2, [r3, #12]
 8001422:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001424:	4b2b      	ldr	r3, [pc, #172]	@ (80014d4 <SystemClock_Config+0xd4>)
 8001426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001428:	4a2a      	ldr	r2, [pc, #168]	@ (80014d4 <SystemClock_Config+0xd4>)
 800142a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800142e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001430:	4b28      	ldr	r3, [pc, #160]	@ (80014d4 <SystemClock_Config+0xd4>)
 8001432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001434:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001438:	60bb      	str	r3, [r7, #8]
 800143a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800143c:	4b26      	ldr	r3, [pc, #152]	@ (80014d8 <SystemClock_Config+0xd8>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a25      	ldr	r2, [pc, #148]	@ (80014d8 <SystemClock_Config+0xd8>)
 8001442:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001446:	6013      	str	r3, [r2, #0]
 8001448:	4b23      	ldr	r3, [pc, #140]	@ (80014d8 <SystemClock_Config+0xd8>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001450:	607b      	str	r3, [r7, #4]
 8001452:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001454:	2301      	movs	r3, #1
 8001456:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001458:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800145c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800145e:	2302      	movs	r3, #2
 8001460:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001462:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001466:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001468:	2319      	movs	r3, #25
 800146a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 800146c:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8001470:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001472:	2302      	movs	r3, #2
 8001474:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8001476:	2309      	movs	r3, #9
 8001478:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800147a:	f107 0320 	add.w	r3, r7, #32
 800147e:	4618      	mov	r0, r3
 8001480:	f004 fd50 	bl	8005f24 <HAL_RCC_OscConfig>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800148a:	f000 f927 	bl	80016dc <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800148e:	f004 fcf9 	bl	8005e84 <HAL_PWREx_EnableOverDrive>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001498:	f000 f920 	bl	80016dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800149c:	230f      	movs	r3, #15
 800149e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014a0:	2302      	movs	r3, #2
 80014a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014a4:	2300      	movs	r3, #0
 80014a6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80014a8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80014ac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80014ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014b2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 80014b4:	f107 030c 	add.w	r3, r7, #12
 80014b8:	2106      	movs	r1, #6
 80014ba:	4618      	mov	r0, r3
 80014bc:	f004 ffd6 	bl	800646c <HAL_RCC_ClockConfig>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <SystemClock_Config+0xca>
  {
    Error_Handler();
 80014c6:	f000 f909 	bl	80016dc <Error_Handler>
  }
}
 80014ca:	bf00      	nop
 80014cc:	3750      	adds	r7, #80	@ 0x50
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	40023800 	.word	0x40023800
 80014d8:	40007000 	.word	0x40007000

080014dc <__io_putchar>:

/* USER CODE BEGIN 4 */

PUTCHAR_PROTOTYPE
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
/* Place your implementation of fputc here */
/* e.g. write a character to the USART2 and Loop until the end
of transmission */
HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 100);
 80014e4:	1d39      	adds	r1, r7, #4
 80014e6:	2364      	movs	r3, #100	@ 0x64
 80014e8:	2201      	movs	r2, #1
 80014ea:	4804      	ldr	r0, [pc, #16]	@ (80014fc <__io_putchar+0x20>)
 80014ec:	f006 fcbd 	bl	8007e6a <HAL_UART_Transmit>
return ch;
 80014f0:	687b      	ldr	r3, [r7, #4]
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3708      	adds	r7, #8
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	20020548 	.word	0x20020548

08001500 <AUDIO_Start>:

AUDIO_ErrorTypeDef AUDIO_Start(uint32_t audio_start_address, uint32_t audio_file_size)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	6039      	str	r1, [r7, #0]
  uint32_t bytesread;

  buffer_ctl.state = BUFFER_OFFSET_NONE;
 800150a:	4b17      	ldr	r3, [pc, #92]	@ (8001568 <AUDIO_Start+0x68>)
 800150c:	2200      	movs	r2, #0
 800150e:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
  AudioStartAddress = audio_start_address;
 8001512:	4a16      	ldr	r2, [pc, #88]	@ (800156c <AUDIO_Start+0x6c>)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6013      	str	r3, [r2, #0]
  AudioFileSize = audio_file_size;
 8001518:	4a15      	ldr	r2, [pc, #84]	@ (8001570 <AUDIO_Start+0x70>)
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	6013      	str	r3, [r2, #0]
  bytesread = GetData( (void *)AudioStartAddress,
 800151e:	4b13      	ldr	r3, [pc, #76]	@ (800156c <AUDIO_Start+0x6c>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4618      	mov	r0, r3
 8001524:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001528:	4a0f      	ldr	r2, [pc, #60]	@ (8001568 <AUDIO_Start+0x68>)
 800152a:	2100      	movs	r1, #0
 800152c:	f000 f824 	bl	8001578 <GetData>
 8001530:	60f8      	str	r0, [r7, #12]
                      0,
                      &buffer_ctl.buff[0],
                      AUDIO_BUFFER_SIZE);
  if(bytesread > 0)
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d012      	beq.n	800155e <AUDIO_Start+0x5e>
  {
    /* Clean Data Cache to update the content of the SRAM */
    SCB_CleanDCache_by_Addr((uint32_t*)&buffer_ctl.buff[0], AUDIO_BUFFER_SIZE/2);
 8001538:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800153c:	480a      	ldr	r0, [pc, #40]	@ (8001568 <AUDIO_Start+0x68>)
 800153e:	f7ff fe73 	bl	8001228 <SCB_CleanDCache_by_Addr>

    BSP_AUDIO_OUT_Play((uint16_t*)&buffer_ctl.buff[0], AUDIO_BUFFER_SIZE);
 8001542:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001546:	4808      	ldr	r0, [pc, #32]	@ (8001568 <AUDIO_Start+0x68>)
 8001548:	f002 f976 	bl	8003838 <BSP_AUDIO_OUT_Play>
    audio_state = AUDIO_STATE_PLAYING;
 800154c:	4b09      	ldr	r3, [pc, #36]	@ (8001574 <AUDIO_Start+0x74>)
 800154e:	2202      	movs	r2, #2
 8001550:	701a      	strb	r2, [r3, #0]
    buffer_ctl.fptr = bytesread;
 8001552:	4a05      	ldr	r2, [pc, #20]	@ (8001568 <AUDIO_Start+0x68>)
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200
    return AUDIO_ERROR_NONE;
 800155a:	2300      	movs	r3, #0
 800155c:	e000      	b.n	8001560 <AUDIO_Start+0x60>
  }
  return AUDIO_ERROR_IO;
 800155e:	2302      	movs	r3, #2
}
 8001560:	4618      	mov	r0, r3
 8001562:	3710      	adds	r7, #16
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	20020240 	.word	0x20020240
 800156c:	2002044c 	.word	0x2002044c
 8001570:	20020450 	.word	0x20020450
 8001574:	20020448 	.word	0x20020448

08001578 <GetData>:

static uint32_t GetData(void *pdata, uint32_t offset, uint8_t *pbuf, uint32_t NbrOfData)
{
 8001578:	b480      	push	{r7}
 800157a:	b087      	sub	sp, #28
 800157c:	af00      	add	r7, sp, #0
 800157e:	60f8      	str	r0, [r7, #12]
 8001580:	60b9      	str	r1, [r7, #8]
 8001582:	607a      	str	r2, [r7, #4]
 8001584:	603b      	str	r3, [r7, #0]
  uint8_t *lptr = pdata;
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	613b      	str	r3, [r7, #16]
  uint32_t ReadDataNbr;

  ReadDataNbr = 0;
 800158a:	2300      	movs	r3, #0
 800158c:	617b      	str	r3, [r7, #20]
  while(((offset + ReadDataNbr) < AudioFileSize) && (ReadDataNbr < NbrOfData))
 800158e:	e00c      	b.n	80015aa <GetData+0x32>
  {
    pbuf[ReadDataNbr]= lptr [offset + ReadDataNbr];
 8001590:	68ba      	ldr	r2, [r7, #8]
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	4413      	add	r3, r2
 8001596:	693a      	ldr	r2, [r7, #16]
 8001598:	441a      	add	r2, r3
 800159a:	6879      	ldr	r1, [r7, #4]
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	440b      	add	r3, r1
 80015a0:	7812      	ldrb	r2, [r2, #0]
 80015a2:	701a      	strb	r2, [r3, #0]
    ReadDataNbr++;
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	3301      	adds	r3, #1
 80015a8:	617b      	str	r3, [r7, #20]
  while(((offset + ReadDataNbr) < AudioFileSize) && (ReadDataNbr < NbrOfData))
 80015aa:	68ba      	ldr	r2, [r7, #8]
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	441a      	add	r2, r3
 80015b0:	4b07      	ldr	r3, [pc, #28]	@ (80015d0 <GetData+0x58>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	429a      	cmp	r2, r3
 80015b6:	d203      	bcs.n	80015c0 <GetData+0x48>
 80015b8:	697a      	ldr	r2, [r7, #20]
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	429a      	cmp	r2, r3
 80015be:	d3e7      	bcc.n	8001590 <GetData+0x18>
  }
  return ReadDataNbr;
 80015c0:	697b      	ldr	r3, [r7, #20]
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	371c      	adds	r7, #28
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	20020450 	.word	0x20020450

080015d4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
 80015da:	4603      	mov	r3, r0
 80015dc:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);

  if (GPIO_Pin == Button_user_Pin && button_pressed == 0)
 80015de:	88fb      	ldrh	r3, [r7, #6]
 80015e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80015e4:	d10a      	bne.n	80015fc <HAL_GPIO_EXTI_Callback+0x28>
 80015e6:	4b07      	ldr	r3, [pc, #28]	@ (8001604 <HAL_GPIO_EXTI_Callback+0x30>)
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d105      	bne.n	80015fc <HAL_GPIO_EXTI_Callback+0x28>
      {
	  	  button_pressed = 1;
 80015f0:	4b04      	ldr	r3, [pc, #16]	@ (8001604 <HAL_GPIO_EXTI_Callback+0x30>)
 80015f2:	2201      	movs	r2, #1
 80015f4:	701a      	strb	r2, [r3, #0]
	  	  printf("Button pressed...\r\n");
 80015f6:	4804      	ldr	r0, [pc, #16]	@ (8001608 <HAL_GPIO_EXTI_Callback+0x34>)
 80015f8:	f007 fe5e 	bl	80092b8 <puts>
      }

}
 80015fc:	bf00      	nop
 80015fe:	3708      	adds	r7, #8
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	20020458 	.word	0x20020458
 8001608:	0800b248 	.word	0x0800b248

0800160c <BSP_AUDIO_OUT_TransferComplete_CallBack>:

void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  if(audio_state == AUDIO_STATE_PLAYING)
 8001610:	4b06      	ldr	r3, [pc, #24]	@ (800162c <BSP_AUDIO_OUT_TransferComplete_CallBack+0x20>)
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	2b02      	cmp	r3, #2
 8001616:	d103      	bne.n	8001620 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x14>
  {
    /* allows AUDIO_Process() to refill 2nd part of the buffer  */
    buffer_ctl.state = BUFFER_OFFSET_FULL;
 8001618:	4b05      	ldr	r3, [pc, #20]	@ (8001630 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x24>)
 800161a:	2202      	movs	r2, #2
 800161c:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
  }
}
 8001620:	bf00      	nop
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	20020448 	.word	0x20020448
 8001630:	20020240 	.word	0x20020240

08001634 <BSP_AUDIO_OUT_HalfTransfer_CallBack>:

void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  if(audio_state == AUDIO_STATE_PLAYING)
 8001638:	4b06      	ldr	r3, [pc, #24]	@ (8001654 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x20>)
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	2b02      	cmp	r3, #2
 800163e:	d103      	bne.n	8001648 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x14>
  {
    /* allows AUDIO_Process() to refill 1st part of the buffer  */
    buffer_ctl.state = BUFFER_OFFSET_HALF;
 8001640:	4b05      	ldr	r3, [pc, #20]	@ (8001658 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x24>)
 8001642:	2201      	movs	r2, #1
 8001644:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
  }
}
 8001648:	bf00      	nop
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	20020448 	.word	0x20020448
 8001658:	20020240 	.word	0x20020240

0800165c <BSP_AUDIO_IN_TransferComplete_CallBack>:

void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
  printf("Full Transfer Callback triggered.\r\n");
 8001660:	4803      	ldr	r0, [pc, #12]	@ (8001670 <BSP_AUDIO_IN_TransferComplete_CallBack+0x14>)
 8001662:	f007 fe29 	bl	80092b8 <puts>
  audio_rec_buffer_state = BUFFER_OFFSET_FULL;
 8001666:	4b03      	ldr	r3, [pc, #12]	@ (8001674 <BSP_AUDIO_IN_TransferComplete_CallBack+0x18>)
 8001668:	2202      	movs	r2, #2
 800166a:	601a      	str	r2, [r3, #0]
  return;
 800166c:	bf00      	nop
}
 800166e:	bd80      	pop	{r7, pc}
 8001670:	0800b25c 	.word	0x0800b25c
 8001674:	20020454 	.word	0x20020454

08001678 <BSP_AUDIO_IN_HalfTransfer_CallBack>:

void BSP_AUDIO_IN_HalfTransfer_CallBack(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
  printf("Half Transfer Callback triggered.\r\n");
 800167c:	4803      	ldr	r0, [pc, #12]	@ (800168c <BSP_AUDIO_IN_HalfTransfer_CallBack+0x14>)
 800167e:	f007 fe1b 	bl	80092b8 <puts>
  audio_rec_buffer_state = BUFFER_OFFSET_HALF;
 8001682:	4b03      	ldr	r3, [pc, #12]	@ (8001690 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x18>)
 8001684:	2201      	movs	r2, #1
 8001686:	601a      	str	r2, [r3, #0]
  return;
 8001688:	bf00      	nop
}
 800168a:	bd80      	pop	{r7, pc}
 800168c:	0800b280 	.word	0x0800b280
 8001690:	20020454 	.word	0x20020454

08001694 <BSP_AUDIO_IN_Error_CallBack>:

void BSP_AUDIO_IN_Error_CallBack(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
  /* Display message on the LCD screen */
  printf("DMA ERROR\r\n");
 8001698:	4805      	ldr	r0, [pc, #20]	@ (80016b0 <BSP_AUDIO_IN_Error_CallBack+0x1c>)
 800169a:	f007 fe0d 	bl	80092b8 <puts>

  /* Stop the program with an infinite loop */
  while (BSP_PB_GetState(BUTTON_KEY) != RESET)
 800169e:	bf00      	nop
 80016a0:	2002      	movs	r0, #2
 80016a2:	f001 fe93 	bl	80033cc <BSP_PB_GetState>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
  {
    return;
 80016aa:	bf00      	nop
  }
  /* could also generate a system reset to recover from the error */
  /* .... */
}
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	0800b2a4 	.word	0x0800b2a4

080016b4 <check_button_release>:


void check_button_release()
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
    if (HAL_GPIO_ReadPin(GPIOI, Button_user_Pin) == GPIO_PIN_RESET) button_pressed = 0;
 80016b8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80016bc:	4805      	ldr	r0, [pc, #20]	@ (80016d4 <check_button_release+0x20>)
 80016be:	f003 fdd3 	bl	8005268 <HAL_GPIO_ReadPin>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d102      	bne.n	80016ce <check_button_release+0x1a>
 80016c8:	4b03      	ldr	r3, [pc, #12]	@ (80016d8 <check_button_release+0x24>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	701a      	strb	r2, [r3, #0]
}
 80016ce:	bf00      	nop
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	40022000 	.word	0x40022000
 80016d8:	20020458 	.word	0x20020458

080016dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80016e0:	b672      	cpsid	i
}
 80016e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016e4:	bf00      	nop
 80016e6:	e7fd      	b.n	80016e4 <Error_Handler+0x8>

080016e8 <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
DMA_HandleTypeDef hdma_sai1_a;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 80016ec:	4b27      	ldr	r3, [pc, #156]	@ (800178c <MX_SAI1_Init+0xa4>)
 80016ee:	4a28      	ldr	r2, [pc, #160]	@ (8001790 <MX_SAI1_Init+0xa8>)
 80016f0:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 80016f2:	4b26      	ldr	r3, [pc, #152]	@ (800178c <MX_SAI1_Init+0xa4>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_RX;
 80016f8:	4b24      	ldr	r3, [pc, #144]	@ (800178c <MX_SAI1_Init+0xa4>)
 80016fa:	2201      	movs	r2, #1
 80016fc:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 80016fe:	4b23      	ldr	r3, [pc, #140]	@ (800178c <MX_SAI1_Init+0xa4>)
 8001700:	2240      	movs	r2, #64	@ 0x40
 8001702:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001704:	4b21      	ldr	r3, [pc, #132]	@ (800178c <MX_SAI1_Init+0xa4>)
 8001706:	2200      	movs	r2, #0
 8001708:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800170a:	4b20      	ldr	r3, [pc, #128]	@ (800178c <MX_SAI1_Init+0xa4>)
 800170c:	2200      	movs	r2, #0
 800170e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8001710:	4b1e      	ldr	r3, [pc, #120]	@ (800178c <MX_SAI1_Init+0xa4>)
 8001712:	2200      	movs	r2, #0
 8001714:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001716:	4b1d      	ldr	r3, [pc, #116]	@ (800178c <MX_SAI1_Init+0xa4>)
 8001718:	2200      	movs	r2, #0
 800171a:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 800171c:	4b1b      	ldr	r3, [pc, #108]	@ (800178c <MX_SAI1_Init+0xa4>)
 800171e:	2200      	movs	r2, #0
 8001720:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001722:	4b1a      	ldr	r3, [pc, #104]	@ (800178c <MX_SAI1_Init+0xa4>)
 8001724:	2200      	movs	r2, #0
 8001726:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_44K;
 8001728:	4b18      	ldr	r3, [pc, #96]	@ (800178c <MX_SAI1_Init+0xa4>)
 800172a:	f64a 4244 	movw	r2, #44100	@ 0xac44
 800172e:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001730:	4b16      	ldr	r3, [pc, #88]	@ (800178c <MX_SAI1_Init+0xa4>)
 8001732:	2200      	movs	r2, #0
 8001734:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001736:	4b15      	ldr	r3, [pc, #84]	@ (800178c <MX_SAI1_Init+0xa4>)
 8001738:	2200      	movs	r2, #0
 800173a:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 800173c:	4b13      	ldr	r3, [pc, #76]	@ (800178c <MX_SAI1_Init+0xa4>)
 800173e:	2200      	movs	r2, #0
 8001740:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.FrameInit.FrameLength = 8;
 8001742:	4b12      	ldr	r3, [pc, #72]	@ (800178c <MX_SAI1_Init+0xa4>)
 8001744:	2208      	movs	r2, #8
 8001746:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8001748:	4b10      	ldr	r3, [pc, #64]	@ (800178c <MX_SAI1_Init+0xa4>)
 800174a:	2201      	movs	r2, #1
 800174c:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800174e:	4b0f      	ldr	r3, [pc, #60]	@ (800178c <MX_SAI1_Init+0xa4>)
 8001750:	2200      	movs	r2, #0
 8001752:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001754:	4b0d      	ldr	r3, [pc, #52]	@ (800178c <MX_SAI1_Init+0xa4>)
 8001756:	2200      	movs	r2, #0
 8001758:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 800175a:	4b0c      	ldr	r3, [pc, #48]	@ (800178c <MX_SAI1_Init+0xa4>)
 800175c:	2200      	movs	r2, #0
 800175e:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8001760:	4b0a      	ldr	r3, [pc, #40]	@ (800178c <MX_SAI1_Init+0xa4>)
 8001762:	2200      	movs	r2, #0
 8001764:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8001766:	4b09      	ldr	r3, [pc, #36]	@ (800178c <MX_SAI1_Init+0xa4>)
 8001768:	2200      	movs	r2, #0
 800176a:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 800176c:	4b07      	ldr	r3, [pc, #28]	@ (800178c <MX_SAI1_Init+0xa4>)
 800176e:	2201      	movs	r2, #1
 8001770:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8001772:	4b06      	ldr	r3, [pc, #24]	@ (800178c <MX_SAI1_Init+0xa4>)
 8001774:	2200      	movs	r2, #0
 8001776:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8001778:	4804      	ldr	r0, [pc, #16]	@ (800178c <MX_SAI1_Init+0xa4>)
 800177a:	f005 fe99 	bl	80074b0 <HAL_SAI_Init>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <MX_SAI1_Init+0xa0>
  {
    Error_Handler();
 8001784:	f7ff ffaa 	bl	80016dc <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8001788:	bf00      	nop
 800178a:	bd80      	pop	{r7, pc}
 800178c:	2002045c 	.word	0x2002045c
 8001790:	40015804 	.word	0x40015804

08001794 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b0aa      	sub	sp, #168	@ 0xa8
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800179c:	f107 0310 	add.w	r3, r7, #16
 80017a0:	2284      	movs	r2, #132	@ 0x84
 80017a2:	2100      	movs	r1, #0
 80017a4:	4618      	mov	r0, r3
 80017a6:	f007 fe67 	bl	8009478 <memset>
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a42      	ldr	r2, [pc, #264]	@ (80018b8 <HAL_SAI_MspInit+0x124>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d17d      	bne.n	80018b0 <HAL_SAI_MspInit+0x11c>
    {
    /* SAI1 clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 80017b4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80017b8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 80017ba:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80017be:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 80017c0:	2305      	movs	r3, #5
 80017c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80017c4:	2302      	movs	r3, #2
 80017c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 80017c8:	2303      	movs	r3, #3
 80017ca:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 80017cc:	2301      	movs	r3, #1
 80017ce:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80017d0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80017d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI;
 80017d6:	2300      	movs	r3, #0
 80017d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017da:	f107 0310 	add.w	r3, r7, #16
 80017de:	4618      	mov	r0, r3
 80017e0:	f005 f82a 	bl	8006838 <HAL_RCCEx_PeriphCLKConfig>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <HAL_SAI_MspInit+0x5a>
    {
      Error_Handler();
 80017ea:	f7ff ff77 	bl	80016dc <Error_Handler>
    }

    if (SAI1_client == 0)
 80017ee:	4b33      	ldr	r3, [pc, #204]	@ (80018bc <HAL_SAI_MspInit+0x128>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d10b      	bne.n	800180e <HAL_SAI_MspInit+0x7a>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80017f6:	4b32      	ldr	r3, [pc, #200]	@ (80018c0 <HAL_SAI_MspInit+0x12c>)
 80017f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017fa:	4a31      	ldr	r2, [pc, #196]	@ (80018c0 <HAL_SAI_MspInit+0x12c>)
 80017fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001800:	6453      	str	r3, [r2, #68]	@ 0x44
 8001802:	4b2f      	ldr	r3, [pc, #188]	@ (80018c0 <HAL_SAI_MspInit+0x12c>)
 8001804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001806:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800180a:	60fb      	str	r3, [r7, #12]
 800180c:	68fb      	ldr	r3, [r7, #12]
    }
    SAI1_client ++;
 800180e:	4b2b      	ldr	r3, [pc, #172]	@ (80018bc <HAL_SAI_MspInit+0x128>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	3301      	adds	r3, #1
 8001814:	4a29      	ldr	r2, [pc, #164]	@ (80018bc <HAL_SAI_MspInit+0x128>)
 8001816:	6013      	str	r3, [r2, #0]
    /**SAI1_A_Block_A GPIO Configuration
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001818:	2370      	movs	r3, #112	@ 0x70
 800181a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800181e:	2302      	movs	r3, #2
 8001820:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001824:	2300      	movs	r3, #0
 8001826:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800182a:	2300      	movs	r3, #0
 800182c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8001830:	2306      	movs	r3, #6
 8001832:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001836:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800183a:	4619      	mov	r1, r3
 800183c:	4821      	ldr	r0, [pc, #132]	@ (80018c4 <HAL_SAI_MspInit+0x130>)
 800183e:	f003 fa5b 	bl	8004cf8 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA2_Stream1;
 8001842:	4b21      	ldr	r3, [pc, #132]	@ (80018c8 <HAL_SAI_MspInit+0x134>)
 8001844:	4a21      	ldr	r2, [pc, #132]	@ (80018cc <HAL_SAI_MspInit+0x138>)
 8001846:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Channel = DMA_CHANNEL_0;
 8001848:	4b1f      	ldr	r3, [pc, #124]	@ (80018c8 <HAL_SAI_MspInit+0x134>)
 800184a:	2200      	movs	r2, #0
 800184c:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800184e:	4b1e      	ldr	r3, [pc, #120]	@ (80018c8 <HAL_SAI_MspInit+0x134>)
 8001850:	2200      	movs	r2, #0
 8001852:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8001854:	4b1c      	ldr	r3, [pc, #112]	@ (80018c8 <HAL_SAI_MspInit+0x134>)
 8001856:	2200      	movs	r2, #0
 8001858:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 800185a:	4b1b      	ldr	r3, [pc, #108]	@ (80018c8 <HAL_SAI_MspInit+0x134>)
 800185c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001860:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001862:	4b19      	ldr	r3, [pc, #100]	@ (80018c8 <HAL_SAI_MspInit+0x134>)
 8001864:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001868:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800186a:	4b17      	ldr	r3, [pc, #92]	@ (80018c8 <HAL_SAI_MspInit+0x134>)
 800186c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001870:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8001872:	4b15      	ldr	r3, [pc, #84]	@ (80018c8 <HAL_SAI_MspInit+0x134>)
 8001874:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001878:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 800187a:	4b13      	ldr	r3, [pc, #76]	@ (80018c8 <HAL_SAI_MspInit+0x134>)
 800187c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001880:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001882:	4b11      	ldr	r3, [pc, #68]	@ (80018c8 <HAL_SAI_MspInit+0x134>)
 8001884:	2200      	movs	r2, #0
 8001886:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8001888:	480f      	ldr	r0, [pc, #60]	@ (80018c8 <HAL_SAI_MspInit+0x134>)
 800188a:	f002 fdef 	bl	800446c <HAL_DMA_Init>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <HAL_SAI_MspInit+0x104>
    {
      Error_Handler();
 8001894:	f7ff ff22 	bl	80016dc <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	4a0b      	ldr	r2, [pc, #44]	@ (80018c8 <HAL_SAI_MspInit+0x134>)
 800189c:	671a      	str	r2, [r3, #112]	@ 0x70
 800189e:	4a0a      	ldr	r2, [pc, #40]	@ (80018c8 <HAL_SAI_MspInit+0x134>)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	4a08      	ldr	r2, [pc, #32]	@ (80018c8 <HAL_SAI_MspInit+0x134>)
 80018a8:	66da      	str	r2, [r3, #108]	@ 0x6c
 80018aa:	4a07      	ldr	r2, [pc, #28]	@ (80018c8 <HAL_SAI_MspInit+0x134>)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 80018b0:	bf00      	nop
 80018b2:	37a8      	adds	r7, #168	@ 0xa8
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	40015804 	.word	0x40015804
 80018bc:	20020540 	.word	0x20020540
 80018c0:	40023800 	.word	0x40023800
 80018c4:	40021000 	.word	0x40021000
 80018c8:	200204e0 	.word	0x200204e0
 80018cc:	40026428 	.word	0x40026428

080018d0 <HAL_SAI_MspDeInit>:

void HAL_SAI_MspDeInit(SAI_HandleTypeDef* saiHandle)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]

/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a11      	ldr	r2, [pc, #68]	@ (8001924 <HAL_SAI_MspDeInit+0x54>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d11c      	bne.n	800191c <HAL_SAI_MspDeInit+0x4c>
    {
    SAI1_client --;
 80018e2:	4b11      	ldr	r3, [pc, #68]	@ (8001928 <HAL_SAI_MspDeInit+0x58>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	3b01      	subs	r3, #1
 80018e8:	4a0f      	ldr	r2, [pc, #60]	@ (8001928 <HAL_SAI_MspDeInit+0x58>)
 80018ea:	6013      	str	r3, [r2, #0]
    if (SAI1_client == 0)
 80018ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001928 <HAL_SAI_MspDeInit+0x58>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d105      	bne.n	8001900 <HAL_SAI_MspDeInit+0x30>
      {
      /* Peripheral clock disable */
       __HAL_RCC_SAI1_CLK_DISABLE();
 80018f4:	4b0d      	ldr	r3, [pc, #52]	@ (800192c <HAL_SAI_MspDeInit+0x5c>)
 80018f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018f8:	4a0c      	ldr	r2, [pc, #48]	@ (800192c <HAL_SAI_MspDeInit+0x5c>)
 80018fa:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80018fe:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SAI1_A_Block_A GPIO Configuration
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6);
 8001900:	2170      	movs	r1, #112	@ 0x70
 8001902:	480b      	ldr	r0, [pc, #44]	@ (8001930 <HAL_SAI_MspDeInit+0x60>)
 8001904:	f003 fba4 	bl	8005050 <HAL_GPIO_DeInit>

    HAL_DMA_DeInit(saiHandle->hdmarx);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800190c:	4618      	mov	r0, r3
 800190e:	f002 fe5b 	bl	80045c8 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(saiHandle->hdmatx);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001916:	4618      	mov	r0, r3
 8001918:	f002 fe56 	bl	80045c8 <HAL_DMA_DeInit>
    }
}
 800191c:	bf00      	nop
 800191e:	3708      	adds	r7, #8
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	40015804 	.word	0x40015804
 8001928:	20020540 	.word	0x20020540
 800192c:	40023800 	.word	0x40023800
 8001930:	40021000 	.word	0x40021000

08001934 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001934:	b480      	push	{r7}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800193a:	4b0f      	ldr	r3, [pc, #60]	@ (8001978 <HAL_MspInit+0x44>)
 800193c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800193e:	4a0e      	ldr	r2, [pc, #56]	@ (8001978 <HAL_MspInit+0x44>)
 8001940:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001944:	6413      	str	r3, [r2, #64]	@ 0x40
 8001946:	4b0c      	ldr	r3, [pc, #48]	@ (8001978 <HAL_MspInit+0x44>)
 8001948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800194a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800194e:	607b      	str	r3, [r7, #4]
 8001950:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001952:	4b09      	ldr	r3, [pc, #36]	@ (8001978 <HAL_MspInit+0x44>)
 8001954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001956:	4a08      	ldr	r2, [pc, #32]	@ (8001978 <HAL_MspInit+0x44>)
 8001958:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800195c:	6453      	str	r3, [r2, #68]	@ 0x44
 800195e:	4b06      	ldr	r3, [pc, #24]	@ (8001978 <HAL_MspInit+0x44>)
 8001960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001962:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001966:	603b      	str	r3, [r7, #0]
 8001968:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800196a:	bf00      	nop
 800196c:	370c      	adds	r7, #12
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr
 8001976:	bf00      	nop
 8001978:	40023800 	.word	0x40023800

0800197c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001980:	bf00      	nop
 8001982:	e7fd      	b.n	8001980 <NMI_Handler+0x4>

08001984 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001988:	bf00      	nop
 800198a:	e7fd      	b.n	8001988 <HardFault_Handler+0x4>

0800198c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001990:	bf00      	nop
 8001992:	e7fd      	b.n	8001990 <MemManage_Handler+0x4>

08001994 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001998:	bf00      	nop
 800199a:	e7fd      	b.n	8001998 <BusFault_Handler+0x4>

0800199c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019a0:	bf00      	nop
 80019a2:	e7fd      	b.n	80019a0 <UsageFault_Handler+0x4>

080019a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019a8:	bf00      	nop
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr

080019b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019b2:	b480      	push	{r7}
 80019b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019b6:	bf00      	nop
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr

080019c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019c4:	bf00      	nop
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr

080019ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019ce:	b580      	push	{r7, lr}
 80019d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019d2:	f002 fbf5 	bl	80041c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019d6:	bf00      	nop
 80019d8:	bd80      	pop	{r7, pc}

080019da <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80019da:	b580      	push	{r7, lr}
 80019dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_user_Pin);
 80019de:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80019e2:	f003 fc59 	bl	8005298 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
	...

080019ec <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 80019f0:	4802      	ldr	r0, [pc, #8]	@ (80019fc <DMA2_Stream1_IRQHandler+0x10>)
 80019f2:	f002 ff17 	bl	8004824 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80019f6:	bf00      	nop
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	200204e0 	.word	0x200204e0

08001a00 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  return 1;
 8001a04:	2301      	movs	r3, #1
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr

08001a10 <_kill>:

int _kill(int pid, int sig)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a1a:	f007 fd7f 	bl	800951c <__errno>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2216      	movs	r2, #22
 8001a22:	601a      	str	r2, [r3, #0]
  return -1;
 8001a24:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3708      	adds	r7, #8
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}

08001a30 <_exit>:

void _exit (int status)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a38:	f04f 31ff 	mov.w	r1, #4294967295
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	f7ff ffe7 	bl	8001a10 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a42:	bf00      	nop
 8001a44:	e7fd      	b.n	8001a42 <_exit+0x12>

08001a46 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a46:	b580      	push	{r7, lr}
 8001a48:	b086      	sub	sp, #24
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	60f8      	str	r0, [r7, #12]
 8001a4e:	60b9      	str	r1, [r7, #8]
 8001a50:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a52:	2300      	movs	r3, #0
 8001a54:	617b      	str	r3, [r7, #20]
 8001a56:	e00a      	b.n	8001a6e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a58:	f3af 8000 	nop.w
 8001a5c:	4601      	mov	r1, r0
 8001a5e:	68bb      	ldr	r3, [r7, #8]
 8001a60:	1c5a      	adds	r2, r3, #1
 8001a62:	60ba      	str	r2, [r7, #8]
 8001a64:	b2ca      	uxtb	r2, r1
 8001a66:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	617b      	str	r3, [r7, #20]
 8001a6e:	697a      	ldr	r2, [r7, #20]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	429a      	cmp	r2, r3
 8001a74:	dbf0      	blt.n	8001a58 <_read+0x12>
  }

  return len;
 8001a76:	687b      	ldr	r3, [r7, #4]
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3718      	adds	r7, #24
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}

08001a80 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b086      	sub	sp, #24
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	60f8      	str	r0, [r7, #12]
 8001a88:	60b9      	str	r1, [r7, #8]
 8001a8a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	617b      	str	r3, [r7, #20]
 8001a90:	e009      	b.n	8001aa6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	1c5a      	adds	r2, r3, #1
 8001a96:	60ba      	str	r2, [r7, #8]
 8001a98:	781b      	ldrb	r3, [r3, #0]
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f7ff fd1e 	bl	80014dc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	617b      	str	r3, [r7, #20]
 8001aa6:	697a      	ldr	r2, [r7, #20]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	dbf1      	blt.n	8001a92 <_write+0x12>
  }
  return len;
 8001aae:	687b      	ldr	r3, [r7, #4]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3718      	adds	r7, #24
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <_close>:

int _close(int file)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ac0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	370c      	adds	r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ae0:	605a      	str	r2, [r3, #4]
  return 0;
 8001ae2:	2300      	movs	r3, #0
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	370c      	adds	r7, #12
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr

08001af0 <_isatty>:

int _isatty(int file)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001af8:	2301      	movs	r3, #1
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr

08001b06 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b06:	b480      	push	{r7}
 8001b08:	b085      	sub	sp, #20
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	60f8      	str	r0, [r7, #12]
 8001b0e:	60b9      	str	r1, [r7, #8]
 8001b10:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b12:	2300      	movs	r3, #0
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3714      	adds	r7, #20
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr

08001b20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b086      	sub	sp, #24
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b28:	4a14      	ldr	r2, [pc, #80]	@ (8001b7c <_sbrk+0x5c>)
 8001b2a:	4b15      	ldr	r3, [pc, #84]	@ (8001b80 <_sbrk+0x60>)
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b34:	4b13      	ldr	r3, [pc, #76]	@ (8001b84 <_sbrk+0x64>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d102      	bne.n	8001b42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b3c:	4b11      	ldr	r3, [pc, #68]	@ (8001b84 <_sbrk+0x64>)
 8001b3e:	4a12      	ldr	r2, [pc, #72]	@ (8001b88 <_sbrk+0x68>)
 8001b40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b42:	4b10      	ldr	r3, [pc, #64]	@ (8001b84 <_sbrk+0x64>)
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4413      	add	r3, r2
 8001b4a:	693a      	ldr	r2, [r7, #16]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d207      	bcs.n	8001b60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b50:	f007 fce4 	bl	800951c <__errno>
 8001b54:	4603      	mov	r3, r0
 8001b56:	220c      	movs	r2, #12
 8001b58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b5e:	e009      	b.n	8001b74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b60:	4b08      	ldr	r3, [pc, #32]	@ (8001b84 <_sbrk+0x64>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b66:	4b07      	ldr	r3, [pc, #28]	@ (8001b84 <_sbrk+0x64>)
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	4413      	add	r3, r2
 8001b6e:	4a05      	ldr	r2, [pc, #20]	@ (8001b84 <_sbrk+0x64>)
 8001b70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b72:	68fb      	ldr	r3, [r7, #12]
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	3718      	adds	r7, #24
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	20050000 	.word	0x20050000
 8001b80:	00000400 	.word	0x00000400
 8001b84:	20020544 	.word	0x20020544
 8001b88:	20020948 	.word	0x20020948

08001b8c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b90:	4b06      	ldr	r3, [pc, #24]	@ (8001bac <SystemInit+0x20>)
 8001b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b96:	4a05      	ldr	r2, [pc, #20]	@ (8001bac <SystemInit+0x20>)
 8001b98:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b9c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ba0:	bf00      	nop
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	e000ed00 	.word	0xe000ed00

08001bb0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001bb4:	4b14      	ldr	r3, [pc, #80]	@ (8001c08 <MX_USART1_UART_Init+0x58>)
 8001bb6:	4a15      	ldr	r2, [pc, #84]	@ (8001c0c <MX_USART1_UART_Init+0x5c>)
 8001bb8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001bba:	4b13      	ldr	r3, [pc, #76]	@ (8001c08 <MX_USART1_UART_Init+0x58>)
 8001bbc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001bc0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001bc2:	4b11      	ldr	r3, [pc, #68]	@ (8001c08 <MX_USART1_UART_Init+0x58>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001bc8:	4b0f      	ldr	r3, [pc, #60]	@ (8001c08 <MX_USART1_UART_Init+0x58>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001bce:	4b0e      	ldr	r3, [pc, #56]	@ (8001c08 <MX_USART1_UART_Init+0x58>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001bd4:	4b0c      	ldr	r3, [pc, #48]	@ (8001c08 <MX_USART1_UART_Init+0x58>)
 8001bd6:	220c      	movs	r2, #12
 8001bd8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bda:	4b0b      	ldr	r3, [pc, #44]	@ (8001c08 <MX_USART1_UART_Init+0x58>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001be0:	4b09      	ldr	r3, [pc, #36]	@ (8001c08 <MX_USART1_UART_Init+0x58>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001be6:	4b08      	ldr	r3, [pc, #32]	@ (8001c08 <MX_USART1_UART_Init+0x58>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bec:	4b06      	ldr	r3, [pc, #24]	@ (8001c08 <MX_USART1_UART_Init+0x58>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001bf2:	4805      	ldr	r0, [pc, #20]	@ (8001c08 <MX_USART1_UART_Init+0x58>)
 8001bf4:	f006 f8eb 	bl	8007dce <HAL_UART_Init>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001bfe:	f7ff fd6d 	bl	80016dc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001c02:	bf00      	nop
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	20020548 	.word	0x20020548
 8001c0c:	40011000 	.word	0x40011000

08001c10 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b0ac      	sub	sp, #176	@ 0xb0
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c18:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	605a      	str	r2, [r3, #4]
 8001c22:	609a      	str	r2, [r3, #8]
 8001c24:	60da      	str	r2, [r3, #12]
 8001c26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c28:	f107 0318 	add.w	r3, r7, #24
 8001c2c:	2284      	movs	r2, #132	@ 0x84
 8001c2e:	2100      	movs	r1, #0
 8001c30:	4618      	mov	r0, r3
 8001c32:	f007 fc21 	bl	8009478 <memset>
  if(uartHandle->Instance==USART1)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a32      	ldr	r2, [pc, #200]	@ (8001d04 <HAL_UART_MspInit+0xf4>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d15c      	bne.n	8001cfa <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001c40:	2340      	movs	r3, #64	@ 0x40
 8001c42:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001c44:	2300      	movs	r3, #0
 8001c46:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c48:	f107 0318 	add.w	r3, r7, #24
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f004 fdf3 	bl	8006838 <HAL_RCCEx_PeriphCLKConfig>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001c58:	f7ff fd40 	bl	80016dc <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c5c:	4b2a      	ldr	r3, [pc, #168]	@ (8001d08 <HAL_UART_MspInit+0xf8>)
 8001c5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c60:	4a29      	ldr	r2, [pc, #164]	@ (8001d08 <HAL_UART_MspInit+0xf8>)
 8001c62:	f043 0310 	orr.w	r3, r3, #16
 8001c66:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c68:	4b27      	ldr	r3, [pc, #156]	@ (8001d08 <HAL_UART_MspInit+0xf8>)
 8001c6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c6c:	f003 0310 	and.w	r3, r3, #16
 8001c70:	617b      	str	r3, [r7, #20]
 8001c72:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c74:	4b24      	ldr	r3, [pc, #144]	@ (8001d08 <HAL_UART_MspInit+0xf8>)
 8001c76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c78:	4a23      	ldr	r2, [pc, #140]	@ (8001d08 <HAL_UART_MspInit+0xf8>)
 8001c7a:	f043 0302 	orr.w	r3, r3, #2
 8001c7e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c80:	4b21      	ldr	r3, [pc, #132]	@ (8001d08 <HAL_UART_MspInit+0xf8>)
 8001c82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c84:	f003 0302 	and.w	r3, r3, #2
 8001c88:	613b      	str	r3, [r7, #16]
 8001c8a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c8c:	4b1e      	ldr	r3, [pc, #120]	@ (8001d08 <HAL_UART_MspInit+0xf8>)
 8001c8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c90:	4a1d      	ldr	r2, [pc, #116]	@ (8001d08 <HAL_UART_MspInit+0xf8>)
 8001c92:	f043 0301 	orr.w	r3, r3, #1
 8001c96:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c98:	4b1b      	ldr	r3, [pc, #108]	@ (8001d08 <HAL_UART_MspInit+0xf8>)
 8001c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9c:	f003 0301 	and.w	r3, r3, #1
 8001ca0:	60fb      	str	r3, [r7, #12]
 8001ca2:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001ca4:	2380      	movs	r3, #128	@ 0x80
 8001ca6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001caa:	2302      	movs	r3, #2
 8001cac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001cbc:	2307      	movs	r3, #7
 8001cbe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cc2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	4810      	ldr	r0, [pc, #64]	@ (8001d0c <HAL_UART_MspInit+0xfc>)
 8001cca:	f003 f815 	bl	8004cf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001cce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001cd2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ce8:	2307      	movs	r3, #7
 8001cea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cee:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4806      	ldr	r0, [pc, #24]	@ (8001d10 <HAL_UART_MspInit+0x100>)
 8001cf6:	f002 ffff 	bl	8004cf8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001cfa:	bf00      	nop
 8001cfc:	37b0      	adds	r7, #176	@ 0xb0
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	40011000 	.word	0x40011000
 8001d08:	40023800 	.word	0x40023800
 8001d0c:	40020400 	.word	0x40020400
 8001d10:	40020000 	.word	0x40020000

08001d14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001d14:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d4c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d18:	f7ff ff38 	bl	8001b8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d1c:	480c      	ldr	r0, [pc, #48]	@ (8001d50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d1e:	490d      	ldr	r1, [pc, #52]	@ (8001d54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d20:	4a0d      	ldr	r2, [pc, #52]	@ (8001d58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d24:	e002      	b.n	8001d2c <LoopCopyDataInit>

08001d26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d2a:	3304      	adds	r3, #4

08001d2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d30:	d3f9      	bcc.n	8001d26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d32:	4a0a      	ldr	r2, [pc, #40]	@ (8001d5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d34:	4c0a      	ldr	r4, [pc, #40]	@ (8001d60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d38:	e001      	b.n	8001d3e <LoopFillZerobss>

08001d3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d3c:	3204      	adds	r2, #4

08001d3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d40:	d3fb      	bcc.n	8001d3a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001d42:	f007 fbf1 	bl	8009528 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d46:	f7ff fa9b 	bl	8001280 <main>
  bx  lr    
 8001d4a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d4c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001d50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d54:	20000214 	.word	0x20000214
  ldr r2, =_sidata
 8001d58:	0800b658 	.word	0x0800b658
  ldr r2, =_sbss
 8001d5c:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 8001d60:	20020948 	.word	0x20020948

08001d64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d64:	e7fe      	b.n	8001d64 <ADC_IRQHandler>
	...

08001d68 <wm8994_Init>:
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param AudioFreq: Audio Frequency 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Init(uint16_t DeviceAddr, uint16_t OutputInputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b088      	sub	sp, #32
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	607b      	str	r3, [r7, #4]
 8001d70:	4603      	mov	r3, r0
 8001d72:	81fb      	strh	r3, [r7, #14]
 8001d74:	460b      	mov	r3, r1
 8001d76:	81bb      	strh	r3, [r7, #12]
 8001d78:	4613      	mov	r3, r2
 8001d7a:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	61fb      	str	r3, [r7, #28]
  uint16_t output_device = OutputInputDevice & 0xFF;
 8001d80:	89bb      	ldrh	r3, [r7, #12]
 8001d82:	b2db      	uxtb	r3, r3
 8001d84:	833b      	strh	r3, [r7, #24]
  uint16_t input_device = OutputInputDevice & 0xFF00;
 8001d86:	89bb      	ldrh	r3, [r7, #12]
 8001d88:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001d8c:	82fb      	strh	r3, [r7, #22]
  uint16_t power_mgnt_reg_1 = 0;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	837b      	strh	r3, [r7, #26]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8001d92:	f001 fc8b 	bl	80036ac <AUDIO_IO_Init>
  /* wm8994 Errata Work-Arounds */
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0003);
 8001d96:	89fb      	ldrh	r3, [r7, #14]
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	2203      	movs	r2, #3
 8001d9c:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8001da0:	4618      	mov	r0, r3
 8001da2:	f001 fafb 	bl	800339c <CODEC_IO_Write>
 8001da6:	4603      	mov	r3, r0
 8001da8:	461a      	mov	r2, r3
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	4413      	add	r3, r2
 8001dae:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x817, 0x0000);
 8001db0:	89fb      	ldrh	r3, [r7, #14]
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	2200      	movs	r2, #0
 8001db6:	f640 0117 	movw	r1, #2071	@ 0x817
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f001 faee 	bl	800339c <CODEC_IO_Write>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	4413      	add	r3, r2
 8001dc8:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0000);
 8001dca:	89fb      	ldrh	r3, [r7, #14]
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	2200      	movs	r2, #0
 8001dd0:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f001 fae1 	bl	800339c <CODEC_IO_Write>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	461a      	mov	r2, r3
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	4413      	add	r3, r2
 8001de2:	61fb      	str	r3, [r7, #28]

  /* Enable VMID soft start (fast), Start-up Bias Current Enabled */
  counter += CODEC_IO_Write(DeviceAddr, 0x39, 0x006C);
 8001de4:	89fb      	ldrh	r3, [r7, #14]
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	226c      	movs	r2, #108	@ 0x6c
 8001dea:	2139      	movs	r1, #57	@ 0x39
 8001dec:	4618      	mov	r0, r3
 8001dee:	f001 fad5 	bl	800339c <CODEC_IO_Write>
 8001df2:	4603      	mov	r3, r0
 8001df4:	461a      	mov	r2, r3
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	4413      	add	r3, r2
 8001dfa:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID */
  if (input_device > 0)
 8001dfc:	8afb      	ldrh	r3, [r7, #22]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d00c      	beq.n	8001e1c <wm8994_Init+0xb4>
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0013);
 8001e02:	89fb      	ldrh	r3, [r7, #14]
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	2213      	movs	r2, #19
 8001e08:	2101      	movs	r1, #1
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f001 fac6 	bl	800339c <CODEC_IO_Write>
 8001e10:	4603      	mov	r3, r0
 8001e12:	461a      	mov	r2, r3
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	4413      	add	r3, r2
 8001e18:	61fb      	str	r3, [r7, #28]
 8001e1a:	e00b      	b.n	8001e34 <wm8994_Init+0xcc>
  }
  else
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0003);
 8001e1c:	89fb      	ldrh	r3, [r7, #14]
 8001e1e:	b2db      	uxtb	r3, r3
 8001e20:	2203      	movs	r2, #3
 8001e22:	2101      	movs	r1, #1
 8001e24:	4618      	mov	r0, r3
 8001e26:	f001 fab9 	bl	800339c <CODEC_IO_Write>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	461a      	mov	r2, r3
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	4413      	add	r3, r2
 8001e32:	61fb      	str	r3, [r7, #28]
  }

  /* Add Delay */
  AUDIO_IO_Delay(50);
 8001e34:	2032      	movs	r0, #50	@ 0x32
 8001e36:	f001 fca1 	bl	800377c <AUDIO_IO_Delay>

  /* Path Configurations for output */
  if (output_device > 0)
 8001e3a:	8b3b      	ldrh	r3, [r7, #24]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	f000 815f 	beq.w	8002100 <wm8994_Init+0x398>
  {
    outputEnabled = 1;
 8001e42:	4bae      	ldr	r3, [pc, #696]	@ (80020fc <wm8994_Init+0x394>)
 8001e44:	2201      	movs	r2, #1
 8001e46:	601a      	str	r2, [r3, #0]

    switch (output_device)
 8001e48:	8b3b      	ldrh	r3, [r7, #24]
 8001e4a:	2b03      	cmp	r3, #3
 8001e4c:	f000 808c 	beq.w	8001f68 <wm8994_Init+0x200>
 8001e50:	2b03      	cmp	r3, #3
 8001e52:	f300 8111 	bgt.w	8002078 <wm8994_Init+0x310>
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d002      	beq.n	8001e60 <wm8994_Init+0xf8>
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	d042      	beq.n	8001ee4 <wm8994_Init+0x17c>
 8001e5e:	e10b      	b.n	8002078 <wm8994_Init+0x310>
    {
    case OUTPUT_DEVICE_SPEAKER:
      /* Enable DAC1 (Left), Enable DAC1 (Right),
      Disable DAC2 (Left), Disable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8001e60:	89fb      	ldrh	r3, [r7, #14]
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	f640 420c 	movw	r2, #3084	@ 0xc0c
 8001e68:	2105      	movs	r1, #5
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f001 fa96 	bl	800339c <CODEC_IO_Write>
 8001e70:	4603      	mov	r3, r0
 8001e72:	461a      	mov	r2, r3
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	4413      	add	r3, r2
 8001e78:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 8001e7a:	89fb      	ldrh	r3, [r7, #14]
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	2200      	movs	r2, #0
 8001e80:	f240 6101 	movw	r1, #1537	@ 0x601
 8001e84:	4618      	mov	r0, r3
 8001e86:	f001 fa89 	bl	800339c <CODEC_IO_Write>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	69fb      	ldr	r3, [r7, #28]
 8001e90:	4413      	add	r3, r2
 8001e92:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8001e94:	89fb      	ldrh	r3, [r7, #14]
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	2200      	movs	r2, #0
 8001e9a:	f240 6102 	movw	r1, #1538	@ 0x602
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f001 fa7c 	bl	800339c <CODEC_IO_Write>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	461a      	mov	r2, r3
 8001ea8:	69fb      	ldr	r3, [r7, #28]
 8001eaa:	4413      	add	r3, r2
 8001eac:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8001eae:	89fb      	ldrh	r3, [r7, #14]
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	2202      	movs	r2, #2
 8001eb4:	f240 6104 	movw	r1, #1540	@ 0x604
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f001 fa6f 	bl	800339c <CODEC_IO_Write>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	461a      	mov	r2, r3
 8001ec2:	69fb      	ldr	r3, [r7, #28]
 8001ec4:	4413      	add	r3, r2
 8001ec6:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8001ec8:	89fb      	ldrh	r3, [r7, #14]
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	2202      	movs	r2, #2
 8001ece:	f240 6105 	movw	r1, #1541	@ 0x605
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f001 fa62 	bl	800339c <CODEC_IO_Write>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	461a      	mov	r2, r3
 8001edc:	69fb      	ldr	r3, [r7, #28]
 8001ede:	4413      	add	r3, r2
 8001ee0:	61fb      	str	r3, [r7, #28]
      break;
 8001ee2:	e110      	b.n	8002106 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_HEADPHONE:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8001ee4:	89fb      	ldrh	r3, [r7, #14]
 8001ee6:	b2db      	uxtb	r3, r3
 8001ee8:	f240 3203 	movw	r2, #771	@ 0x303
 8001eec:	2105      	movs	r1, #5
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f001 fa54 	bl	800339c <CODEC_IO_Write>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	69fb      	ldr	r3, [r7, #28]
 8001efa:	4413      	add	r3, r2
 8001efc:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8001efe:	89fb      	ldrh	r3, [r7, #14]
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	2201      	movs	r2, #1
 8001f04:	f240 6101 	movw	r1, #1537	@ 0x601
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f001 fa47 	bl	800339c <CODEC_IO_Write>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	461a      	mov	r2, r3
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	4413      	add	r3, r2
 8001f16:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8001f18:	89fb      	ldrh	r3, [r7, #14]
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	f240 6102 	movw	r1, #1538	@ 0x602
 8001f22:	4618      	mov	r0, r3
 8001f24:	f001 fa3a 	bl	800339c <CODEC_IO_Write>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	461a      	mov	r2, r3
 8001f2c:	69fb      	ldr	r3, [r7, #28]
 8001f2e:	4413      	add	r3, r2
 8001f30:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8001f32:	89fb      	ldrh	r3, [r7, #14]
 8001f34:	b2db      	uxtb	r3, r3
 8001f36:	2200      	movs	r2, #0
 8001f38:	f240 6104 	movw	r1, #1540	@ 0x604
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f001 fa2d 	bl	800339c <CODEC_IO_Write>
 8001f42:	4603      	mov	r3, r0
 8001f44:	461a      	mov	r2, r3
 8001f46:	69fb      	ldr	r3, [r7, #28]
 8001f48:	4413      	add	r3, r2
 8001f4a:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8001f4c:	89fb      	ldrh	r3, [r7, #14]
 8001f4e:	b2db      	uxtb	r3, r3
 8001f50:	2200      	movs	r2, #0
 8001f52:	f240 6105 	movw	r1, #1541	@ 0x605
 8001f56:	4618      	mov	r0, r3
 8001f58:	f001 fa20 	bl	800339c <CODEC_IO_Write>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	461a      	mov	r2, r3
 8001f60:	69fb      	ldr	r3, [r7, #28]
 8001f62:	4413      	add	r3, r2
 8001f64:	61fb      	str	r3, [r7, #28]
      break;
 8001f66:	e0ce      	b.n	8002106 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_BOTH:
      if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8001f68:	8afb      	ldrh	r3, [r7, #22]
 8001f6a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001f6e:	d141      	bne.n	8001ff4 <wm8994_Init+0x28c>
      {
        /* Enable DAC1 (Left), Enable DAC1 (Right),
        also Enable DAC2 (Left), Enable DAC2 (Right)*/
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8001f70:	89fb      	ldrh	r3, [r7, #14]
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8001f78:	2105      	movs	r1, #5
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f001 fa0e 	bl	800339c <CODEC_IO_Write>
 8001f80:	4603      	mov	r3, r0
 8001f82:	461a      	mov	r2, r3
 8001f84:	69fb      	ldr	r3, [r7, #28]
 8001f86:	4413      	add	r3, r2
 8001f88:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 1 (Left) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0003);
 8001f8a:	89fb      	ldrh	r3, [r7, #14]
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	2203      	movs	r2, #3
 8001f90:	f240 6101 	movw	r1, #1537	@ 0x601
 8001f94:	4618      	mov	r0, r3
 8001f96:	f001 fa01 	bl	800339c <CODEC_IO_Write>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	4413      	add	r3, r2
 8001fa2:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 1 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0003);
 8001fa4:	89fb      	ldrh	r3, [r7, #14]
 8001fa6:	b2db      	uxtb	r3, r3
 8001fa8:	2203      	movs	r2, #3
 8001faa:	f240 6102 	movw	r1, #1538	@ 0x602
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f001 f9f4 	bl	800339c <CODEC_IO_Write>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	69fb      	ldr	r3, [r7, #28]
 8001fba:	4413      	add	r3, r2
 8001fbc:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 2 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path  */
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0003);
 8001fbe:	89fb      	ldrh	r3, [r7, #14]
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	2203      	movs	r2, #3
 8001fc4:	f240 6104 	movw	r1, #1540	@ 0x604
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f001 f9e7 	bl	800339c <CODEC_IO_Write>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	4413      	add	r3, r2
 8001fd6:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 2 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0003);
 8001fd8:	89fb      	ldrh	r3, [r7, #14]
 8001fda:	b2db      	uxtb	r3, r3
 8001fdc:	2203      	movs	r2, #3
 8001fde:	f240 6105 	movw	r1, #1541	@ 0x605
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f001 f9da 	bl	800339c <CODEC_IO_Write>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	461a      	mov	r2, r3
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	4413      	add	r3, r2
 8001ff0:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
        
        /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
      }
      break;
 8001ff2:	e088      	b.n	8002106 <wm8994_Init+0x39e>
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8001ff4:	89fb      	ldrh	r3, [r7, #14]
 8001ff6:	b2db      	uxtb	r3, r3
 8001ff8:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8001ffc:	2105      	movs	r1, #5
 8001ffe:	4618      	mov	r0, r3
 8002000:	f001 f9cc 	bl	800339c <CODEC_IO_Write>
 8002004:	4603      	mov	r3, r0
 8002006:	461a      	mov	r2, r3
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	4413      	add	r3, r2
 800200c:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800200e:	89fb      	ldrh	r3, [r7, #14]
 8002010:	b2db      	uxtb	r3, r3
 8002012:	2201      	movs	r2, #1
 8002014:	f240 6101 	movw	r1, #1537	@ 0x601
 8002018:	4618      	mov	r0, r3
 800201a:	f001 f9bf 	bl	800339c <CODEC_IO_Write>
 800201e:	4603      	mov	r3, r0
 8002020:	461a      	mov	r2, r3
 8002022:	69fb      	ldr	r3, [r7, #28]
 8002024:	4413      	add	r3, r2
 8002026:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8002028:	89fb      	ldrh	r3, [r7, #14]
 800202a:	b2db      	uxtb	r3, r3
 800202c:	2201      	movs	r2, #1
 800202e:	f240 6102 	movw	r1, #1538	@ 0x602
 8002032:	4618      	mov	r0, r3
 8002034:	f001 f9b2 	bl	800339c <CODEC_IO_Write>
 8002038:	4603      	mov	r3, r0
 800203a:	461a      	mov	r2, r3
 800203c:	69fb      	ldr	r3, [r7, #28]
 800203e:	4413      	add	r3, r2
 8002040:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8002042:	89fb      	ldrh	r3, [r7, #14]
 8002044:	b2db      	uxtb	r3, r3
 8002046:	2202      	movs	r2, #2
 8002048:	f240 6104 	movw	r1, #1540	@ 0x604
 800204c:	4618      	mov	r0, r3
 800204e:	f001 f9a5 	bl	800339c <CODEC_IO_Write>
 8002052:	4603      	mov	r3, r0
 8002054:	461a      	mov	r2, r3
 8002056:	69fb      	ldr	r3, [r7, #28]
 8002058:	4413      	add	r3, r2
 800205a:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
 800205c:	89fb      	ldrh	r3, [r7, #14]
 800205e:	b2db      	uxtb	r3, r3
 8002060:	2202      	movs	r2, #2
 8002062:	f240 6105 	movw	r1, #1541	@ 0x605
 8002066:	4618      	mov	r0, r3
 8002068:	f001 f998 	bl	800339c <CODEC_IO_Write>
 800206c:	4603      	mov	r3, r0
 800206e:	461a      	mov	r2, r3
 8002070:	69fb      	ldr	r3, [r7, #28]
 8002072:	4413      	add	r3, r2
 8002074:	61fb      	str	r3, [r7, #28]
      break;
 8002076:	e046      	b.n	8002106 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_AUTO :
    default:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8002078:	89fb      	ldrh	r3, [r7, #14]
 800207a:	b2db      	uxtb	r3, r3
 800207c:	f240 3203 	movw	r2, #771	@ 0x303
 8002080:	2105      	movs	r1, #5
 8002082:	4618      	mov	r0, r3
 8002084:	f001 f98a 	bl	800339c <CODEC_IO_Write>
 8002088:	4603      	mov	r3, r0
 800208a:	461a      	mov	r2, r3
 800208c:	69fb      	ldr	r3, [r7, #28]
 800208e:	4413      	add	r3, r2
 8002090:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8002092:	89fb      	ldrh	r3, [r7, #14]
 8002094:	b2db      	uxtb	r3, r3
 8002096:	2201      	movs	r2, #1
 8002098:	f240 6101 	movw	r1, #1537	@ 0x601
 800209c:	4618      	mov	r0, r3
 800209e:	f001 f97d 	bl	800339c <CODEC_IO_Write>
 80020a2:	4603      	mov	r3, r0
 80020a4:	461a      	mov	r2, r3
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	4413      	add	r3, r2
 80020aa:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80020ac:	89fb      	ldrh	r3, [r7, #14]
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	2201      	movs	r2, #1
 80020b2:	f240 6102 	movw	r1, #1538	@ 0x602
 80020b6:	4618      	mov	r0, r3
 80020b8:	f001 f970 	bl	800339c <CODEC_IO_Write>
 80020bc:	4603      	mov	r3, r0
 80020be:	461a      	mov	r2, r3
 80020c0:	69fb      	ldr	r3, [r7, #28]
 80020c2:	4413      	add	r3, r2
 80020c4:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80020c6:	89fb      	ldrh	r3, [r7, #14]
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	2200      	movs	r2, #0
 80020cc:	f240 6104 	movw	r1, #1540	@ 0x604
 80020d0:	4618      	mov	r0, r3
 80020d2:	f001 f963 	bl	800339c <CODEC_IO_Write>
 80020d6:	4603      	mov	r3, r0
 80020d8:	461a      	mov	r2, r3
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	4413      	add	r3, r2
 80020de:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 80020e0:	89fb      	ldrh	r3, [r7, #14]
 80020e2:	b2db      	uxtb	r3, r3
 80020e4:	2200      	movs	r2, #0
 80020e6:	f240 6105 	movw	r1, #1541	@ 0x605
 80020ea:	4618      	mov	r0, r3
 80020ec:	f001 f956 	bl	800339c <CODEC_IO_Write>
 80020f0:	4603      	mov	r3, r0
 80020f2:	461a      	mov	r2, r3
 80020f4:	69fb      	ldr	r3, [r7, #28]
 80020f6:	4413      	add	r3, r2
 80020f8:	61fb      	str	r3, [r7, #28]
      break;
 80020fa:	e004      	b.n	8002106 <wm8994_Init+0x39e>
 80020fc:	200205d0 	.word	0x200205d0
    }
  }
  else
  {
    outputEnabled = 0;
 8002100:	4b99      	ldr	r3, [pc, #612]	@ (8002368 <wm8994_Init+0x600>)
 8002102:	2200      	movs	r2, #0
 8002104:	601a      	str	r2, [r3, #0]
  }

  /* Path Configurations for input */
  if (input_device > 0)
 8002106:	8afb      	ldrh	r3, [r7, #22]
 8002108:	2b00      	cmp	r3, #0
 800210a:	f000 81ab 	beq.w	8002464 <wm8994_Init+0x6fc>
  {
    inputEnabled = 1;
 800210e:	4b97      	ldr	r3, [pc, #604]	@ (800236c <wm8994_Init+0x604>)
 8002110:	2201      	movs	r2, #1
 8002112:	601a      	str	r2, [r3, #0]
    switch (input_device)
 8002114:	8afb      	ldrh	r3, [r7, #22]
 8002116:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800211a:	f000 8129 	beq.w	8002370 <wm8994_Init+0x608>
 800211e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002122:	f300 819b 	bgt.w	800245c <wm8994_Init+0x6f4>
 8002126:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800212a:	d05a      	beq.n	80021e2 <wm8994_Init+0x47a>
 800212c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002130:	f300 8194 	bgt.w	800245c <wm8994_Init+0x6f4>
 8002134:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002138:	f000 80c6 	beq.w	80022c8 <wm8994_Init+0x560>
 800213c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002140:	f040 818c 	bne.w	800245c <wm8994_Init+0x6f4>
    {
    case INPUT_DEVICE_DIGITAL_MICROPHONE_2 :
      /* Enable AIF1ADC2 (Left), Enable AIF1ADC2 (Right)
       * Enable DMICDAT2 (Left), Enable DMICDAT2 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0C30);
 8002144:	89fb      	ldrh	r3, [r7, #14]
 8002146:	b2db      	uxtb	r3, r3
 8002148:	f44f 6243 	mov.w	r2, #3120	@ 0xc30
 800214c:	2104      	movs	r1, #4
 800214e:	4618      	mov	r0, r3
 8002150:	f001 f924 	bl	800339c <CODEC_IO_Write>
 8002154:	4603      	mov	r3, r0
 8002156:	461a      	mov	r2, r3
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	4413      	add	r3, r2
 800215c:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 800215e:	89fb      	ldrh	r3, [r7, #14]
 8002160:	b2db      	uxtb	r3, r3
 8002162:	22db      	movs	r2, #219	@ 0xdb
 8002164:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 8002168:	4618      	mov	r0, r3
 800216a:	f001 f917 	bl	800339c <CODEC_IO_Write>
 800216e:	4603      	mov	r3, r0
 8002170:	461a      	mov	r2, r3
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	4413      	add	r3, r2
 8002176:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6000);
 8002178:	89fb      	ldrh	r3, [r7, #14]
 800217a:	b2db      	uxtb	r3, r3
 800217c:	f44f 42c0 	mov.w	r2, #24576	@ 0x6000
 8002180:	2102      	movs	r1, #2
 8002182:	4618      	mov	r0, r3
 8002184:	f001 f90a 	bl	800339c <CODEC_IO_Write>
 8002188:	4603      	mov	r3, r0
 800218a:	461a      	mov	r2, r3
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	4413      	add	r3, r2
 8002190:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 8002192:	89fb      	ldrh	r3, [r7, #14]
 8002194:	b2db      	uxtb	r3, r3
 8002196:	2202      	movs	r2, #2
 8002198:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 800219c:	4618      	mov	r0, r3
 800219e:	f001 f8fd 	bl	800339c <CODEC_IO_Write>
 80021a2:	4603      	mov	r3, r0
 80021a4:	461a      	mov	r2, r3
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	4413      	add	r3, r2
 80021aa:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 80021ac:	89fb      	ldrh	r3, [r7, #14]
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	2202      	movs	r2, #2
 80021b2:	f240 6109 	movw	r1, #1545	@ 0x609
 80021b6:	4618      	mov	r0, r3
 80021b8:	f001 f8f0 	bl	800339c <CODEC_IO_Write>
 80021bc:	4603      	mov	r3, r0
 80021be:	461a      	mov	r2, r3
 80021c0:	69fb      	ldr	r3, [r7, #28]
 80021c2:	4413      	add	r3, r2
 80021c4:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC2 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000E);
 80021c6:	89fb      	ldrh	r3, [r7, #14]
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	220e      	movs	r2, #14
 80021cc:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80021d0:	4618      	mov	r0, r3
 80021d2:	f001 f8e3 	bl	800339c <CODEC_IO_Write>
 80021d6:	4603      	mov	r3, r0
 80021d8:	461a      	mov	r2, r3
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	4413      	add	r3, r2
 80021de:	61fb      	str	r3, [r7, #28]
      break;
 80021e0:	e143      	b.n	800246a <wm8994_Init+0x702>

    case INPUT_DEVICE_INPUT_LINE_1 :
      /* IN1LN_TO_IN1L, IN1LP_TO_VMID, IN1RN_TO_IN1R, IN1RP_TO_VMID */
      counter += CODEC_IO_Write(DeviceAddr, 0x28, 0x0011);
 80021e2:	89fb      	ldrh	r3, [r7, #14]
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	2211      	movs	r2, #17
 80021e8:	2128      	movs	r1, #40	@ 0x28
 80021ea:	4618      	mov	r0, r3
 80021ec:	f001 f8d6 	bl	800339c <CODEC_IO_Write>
 80021f0:	4603      	mov	r3, r0
 80021f2:	461a      	mov	r2, r3
 80021f4:	69fb      	ldr	r3, [r7, #28]
 80021f6:	4413      	add	r3, r2
 80021f8:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1L_TO_MIXINL and +30dB on IN1L PGA output */
      counter += CODEC_IO_Write(DeviceAddr, 0x29, 0x0035);
 80021fa:	89fb      	ldrh	r3, [r7, #14]
 80021fc:	b2db      	uxtb	r3, r3
 80021fe:	2235      	movs	r2, #53	@ 0x35
 8002200:	2129      	movs	r1, #41	@ 0x29
 8002202:	4618      	mov	r0, r3
 8002204:	f001 f8ca 	bl	800339c <CODEC_IO_Write>
 8002208:	4603      	mov	r3, r0
 800220a:	461a      	mov	r2, r3
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	4413      	add	r3, r2
 8002210:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R_TO_MIXINL, Gain = +30dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x2A, 0x0035);
 8002212:	89fb      	ldrh	r3, [r7, #14]
 8002214:	b2db      	uxtb	r3, r3
 8002216:	2235      	movs	r2, #53	@ 0x35
 8002218:	212a      	movs	r1, #42	@ 0x2a
 800221a:	4618      	mov	r0, r3
 800221c:	f001 f8be 	bl	800339c <CODEC_IO_Write>
 8002220:	4603      	mov	r3, r0
 8002222:	461a      	mov	r2, r3
 8002224:	69fb      	ldr	r3, [r7, #28]
 8002226:	4413      	add	r3, r2
 8002228:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0303);
 800222a:	89fb      	ldrh	r3, [r7, #14]
 800222c:	b2db      	uxtb	r3, r3
 800222e:	f240 3203 	movw	r2, #771	@ 0x303
 8002232:	2104      	movs	r1, #4
 8002234:	4618      	mov	r0, r3
 8002236:	f001 f8b1 	bl	800339c <CODEC_IO_Write>
 800223a:	4603      	mov	r3, r0
 800223c:	461a      	mov	r2, r3
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	4413      	add	r3, r2
 8002242:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC1 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8002244:	89fb      	ldrh	r3, [r7, #14]
 8002246:	b2db      	uxtb	r3, r3
 8002248:	22db      	movs	r2, #219	@ 0xdb
 800224a:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 800224e:	4618      	mov	r0, r3
 8002250:	f001 f8a4 	bl	800339c <CODEC_IO_Write>
 8002254:	4603      	mov	r3, r0
 8002256:	461a      	mov	r2, r3
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	4413      	add	r3, r2
 800225c:	61fb      	str	r3, [r7, #28]

      /* Enable IN1L and IN1R, Disable IN2L and IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 800225e:	89fb      	ldrh	r3, [r7, #14]
 8002260:	b2db      	uxtb	r3, r3
 8002262:	f246 3250 	movw	r2, #25424	@ 0x6350
 8002266:	2102      	movs	r1, #2
 8002268:	4618      	mov	r0, r3
 800226a:	f001 f897 	bl	800339c <CODEC_IO_Write>
 800226e:	4603      	mov	r3, r0
 8002270:	461a      	mov	r2, r3
 8002272:	69fb      	ldr	r3, [r7, #28]
 8002274:	4413      	add	r3, r2
 8002276:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCL(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8002278:	89fb      	ldrh	r3, [r7, #14]
 800227a:	b2db      	uxtb	r3, r3
 800227c:	2202      	movs	r2, #2
 800227e:	f240 6106 	movw	r1, #1542	@ 0x606
 8002282:	4618      	mov	r0, r3
 8002284:	f001 f88a 	bl	800339c <CODEC_IO_Write>
 8002288:	4603      	mov	r3, r0
 800228a:	461a      	mov	r2, r3
 800228c:	69fb      	ldr	r3, [r7, #28]
 800228e:	4413      	add	r3, r2
 8002290:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCR(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8002292:	89fb      	ldrh	r3, [r7, #14]
 8002294:	b2db      	uxtb	r3, r3
 8002296:	2202      	movs	r2, #2
 8002298:	f240 6107 	movw	r1, #1543	@ 0x607
 800229c:	4618      	mov	r0, r3
 800229e:	f001 f87d 	bl	800339c <CODEC_IO_Write>
 80022a2:	4603      	mov	r3, r0
 80022a4:	461a      	mov	r2, r3
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	4413      	add	r3, r2
 80022aa:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 80022ac:	89fb      	ldrh	r3, [r7, #14]
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	220d      	movs	r2, #13
 80022b2:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80022b6:	4618      	mov	r0, r3
 80022b8:	f001 f870 	bl	800339c <CODEC_IO_Write>
 80022bc:	4603      	mov	r3, r0
 80022be:	461a      	mov	r2, r3
 80022c0:	69fb      	ldr	r3, [r7, #28]
 80022c2:	4413      	add	r3, r2
 80022c4:	61fb      	str	r3, [r7, #28]
      break;
 80022c6:	e0d0      	b.n	800246a <wm8994_Init+0x702>

    case INPUT_DEVICE_DIGITAL_MICROPHONE_1 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x030C);
 80022c8:	89fb      	ldrh	r3, [r7, #14]
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	f44f 7243 	mov.w	r2, #780	@ 0x30c
 80022d0:	2104      	movs	r1, #4
 80022d2:	4618      	mov	r0, r3
 80022d4:	f001 f862 	bl	800339c <CODEC_IO_Write>
 80022d8:	4603      	mov	r3, r0
 80022da:	461a      	mov	r2, r3
 80022dc:	69fb      	ldr	r3, [r7, #28]
 80022de:	4413      	add	r3, r2
 80022e0:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 80022e2:	89fb      	ldrh	r3, [r7, #14]
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	22db      	movs	r2, #219	@ 0xdb
 80022e8:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 80022ec:	4618      	mov	r0, r3
 80022ee:	f001 f855 	bl	800339c <CODEC_IO_Write>
 80022f2:	4603      	mov	r3, r0
 80022f4:	461a      	mov	r2, r3
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	4413      	add	r3, r2
 80022fa:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 80022fc:	89fb      	ldrh	r3, [r7, #14]
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	f246 3250 	movw	r2, #25424	@ 0x6350
 8002304:	2102      	movs	r1, #2
 8002306:	4618      	mov	r0, r3
 8002308:	f001 f848 	bl	800339c <CODEC_IO_Write>
 800230c:	4603      	mov	r3, r0
 800230e:	461a      	mov	r2, r3
 8002310:	69fb      	ldr	r3, [r7, #28]
 8002312:	4413      	add	r3, r2
 8002314:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8002316:	89fb      	ldrh	r3, [r7, #14]
 8002318:	b2db      	uxtb	r3, r3
 800231a:	2202      	movs	r2, #2
 800231c:	f240 6106 	movw	r1, #1542	@ 0x606
 8002320:	4618      	mov	r0, r3
 8002322:	f001 f83b 	bl	800339c <CODEC_IO_Write>
 8002326:	4603      	mov	r3, r0
 8002328:	461a      	mov	r2, r3
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	4413      	add	r3, r2
 800232e:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8002330:	89fb      	ldrh	r3, [r7, #14]
 8002332:	b2db      	uxtb	r3, r3
 8002334:	2202      	movs	r2, #2
 8002336:	f240 6107 	movw	r1, #1543	@ 0x607
 800233a:	4618      	mov	r0, r3
 800233c:	f001 f82e 	bl	800339c <CODEC_IO_Write>
 8002340:	4603      	mov	r3, r0
 8002342:	461a      	mov	r2, r3
 8002344:	69fb      	ldr	r3, [r7, #28]
 8002346:	4413      	add	r3, r2
 8002348:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 800234a:	89fb      	ldrh	r3, [r7, #14]
 800234c:	b2db      	uxtb	r3, r3
 800234e:	220d      	movs	r2, #13
 8002350:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8002354:	4618      	mov	r0, r3
 8002356:	f001 f821 	bl	800339c <CODEC_IO_Write>
 800235a:	4603      	mov	r3, r0
 800235c:	461a      	mov	r2, r3
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	4413      	add	r3, r2
 8002362:	61fb      	str	r3, [r7, #28]
      break; 
 8002364:	e081      	b.n	800246a <wm8994_Init+0x702>
 8002366:	bf00      	nop
 8002368:	200205d0 	.word	0x200205d0
 800236c:	200205d4 	.word	0x200205d4
    case INPUT_DEVICE_DIGITAL_MIC1_MIC2 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0F3C);
 8002370:	89fb      	ldrh	r3, [r7, #14]
 8002372:	b2db      	uxtb	r3, r3
 8002374:	f640 723c 	movw	r2, #3900	@ 0xf3c
 8002378:	2104      	movs	r1, #4
 800237a:	4618      	mov	r0, r3
 800237c:	f001 f80e 	bl	800339c <CODEC_IO_Write>
 8002380:	4603      	mov	r3, r0
 8002382:	461a      	mov	r2, r3
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	4413      	add	r3, r2
 8002388:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 800238a:	89fb      	ldrh	r3, [r7, #14]
 800238c:	b2db      	uxtb	r3, r3
 800238e:	22db      	movs	r2, #219	@ 0xdb
 8002390:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 8002394:	4618      	mov	r0, r3
 8002396:	f001 f801 	bl	800339c <CODEC_IO_Write>
 800239a:	4603      	mov	r3, r0
 800239c:	461a      	mov	r2, r3
 800239e:	69fb      	ldr	r3, [r7, #28]
 80023a0:	4413      	add	r3, r2
 80023a2:	61fb      	str	r3, [r7, #28]
      
      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 80023a4:	89fb      	ldrh	r3, [r7, #14]
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	22db      	movs	r2, #219	@ 0xdb
 80023aa:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 80023ae:	4618      	mov	r0, r3
 80023b0:	f000 fff4 	bl	800339c <CODEC_IO_Write>
 80023b4:	4603      	mov	r3, r0
 80023b6:	461a      	mov	r2, r3
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	4413      	add	r3, r2
 80023bc:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, Enable IN2L, IN2R, Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x63A0);
 80023be:	89fb      	ldrh	r3, [r7, #14]
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	f246 32a0 	movw	r2, #25504	@ 0x63a0
 80023c6:	2102      	movs	r1, #2
 80023c8:	4618      	mov	r0, r3
 80023ca:	f000 ffe7 	bl	800339c <CODEC_IO_Write>
 80023ce:	4603      	mov	r3, r0
 80023d0:	461a      	mov	r2, r3
 80023d2:	69fb      	ldr	r3, [r7, #28]
 80023d4:	4413      	add	r3, r2
 80023d6:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 80023d8:	89fb      	ldrh	r3, [r7, #14]
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	2202      	movs	r2, #2
 80023de:	f240 6106 	movw	r1, #1542	@ 0x606
 80023e2:	4618      	mov	r0, r3
 80023e4:	f000 ffda 	bl	800339c <CODEC_IO_Write>
 80023e8:	4603      	mov	r3, r0
 80023ea:	461a      	mov	r2, r3
 80023ec:	69fb      	ldr	r3, [r7, #28]
 80023ee:	4413      	add	r3, r2
 80023f0:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 80023f2:	89fb      	ldrh	r3, [r7, #14]
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	2202      	movs	r2, #2
 80023f8:	f240 6107 	movw	r1, #1543	@ 0x607
 80023fc:	4618      	mov	r0, r3
 80023fe:	f000 ffcd 	bl	800339c <CODEC_IO_Write>
 8002402:	4603      	mov	r3, r0
 8002404:	461a      	mov	r2, r3
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	4413      	add	r3, r2
 800240a:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 800240c:	89fb      	ldrh	r3, [r7, #14]
 800240e:	b2db      	uxtb	r3, r3
 8002410:	2202      	movs	r2, #2
 8002412:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 8002416:	4618      	mov	r0, r3
 8002418:	f000 ffc0 	bl	800339c <CODEC_IO_Write>
 800241c:	4603      	mov	r3, r0
 800241e:	461a      	mov	r2, r3
 8002420:	69fb      	ldr	r3, [r7, #28]
 8002422:	4413      	add	r3, r2
 8002424:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 8002426:	89fb      	ldrh	r3, [r7, #14]
 8002428:	b2db      	uxtb	r3, r3
 800242a:	2202      	movs	r2, #2
 800242c:	f240 6109 	movw	r1, #1545	@ 0x609
 8002430:	4618      	mov	r0, r3
 8002432:	f000 ffb3 	bl	800339c <CODEC_IO_Write>
 8002436:	4603      	mov	r3, r0
 8002438:	461a      	mov	r2, r3
 800243a:	69fb      	ldr	r3, [r7, #28]
 800243c:	4413      	add	r3, r2
 800243e:	61fb      	str	r3, [r7, #28]
      
      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8002440:	89fb      	ldrh	r3, [r7, #14]
 8002442:	b2db      	uxtb	r3, r3
 8002444:	220d      	movs	r2, #13
 8002446:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 800244a:	4618      	mov	r0, r3
 800244c:	f000 ffa6 	bl	800339c <CODEC_IO_Write>
 8002450:	4603      	mov	r3, r0
 8002452:	461a      	mov	r2, r3
 8002454:	69fb      	ldr	r3, [r7, #28]
 8002456:	4413      	add	r3, r2
 8002458:	61fb      	str	r3, [r7, #28]
      break;    
 800245a:	e006      	b.n	800246a <wm8994_Init+0x702>
    case INPUT_DEVICE_INPUT_LINE_2 :
    default:
      /* Actually, no other input devices supported */
      counter++;
 800245c:	69fb      	ldr	r3, [r7, #28]
 800245e:	3301      	adds	r3, #1
 8002460:	61fb      	str	r3, [r7, #28]
      break;
 8002462:	e002      	b.n	800246a <wm8994_Init+0x702>
    }
  }
  else
  {
    inputEnabled = 0;
 8002464:	4ba4      	ldr	r3, [pc, #656]	@ (80026f8 <wm8994_Init+0x990>)
 8002466:	2200      	movs	r2, #0
 8002468:	601a      	str	r2, [r3, #0]
  }
  
  /*  Clock Configurations */
  switch (AudioFreq)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4aa3      	ldr	r2, [pc, #652]	@ (80026fc <wm8994_Init+0x994>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d079      	beq.n	8002566 <wm8994_Init+0x7fe>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4aa1      	ldr	r2, [pc, #644]	@ (80026fc <wm8994_Init+0x994>)
 8002476:	4293      	cmp	r3, r2
 8002478:	f200 80ad 	bhi.w	80025d6 <wm8994_Init+0x86e>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8002482:	4293      	cmp	r3, r2
 8002484:	d061      	beq.n	800254a <wm8994_Init+0x7e2>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800248c:	4293      	cmp	r3, r2
 800248e:	f200 80a2 	bhi.w	80025d6 <wm8994_Init+0x86e>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8002498:	4293      	cmp	r3, r2
 800249a:	f000 808e 	beq.w	80025ba <wm8994_Init+0x852>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80024a4:	4293      	cmp	r3, r2
 80024a6:	f200 8096 	bhi.w	80025d6 <wm8994_Init+0x86e>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 80024b0:	d03d      	beq.n	800252e <wm8994_Init+0x7c6>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 80024b8:	f200 808d 	bhi.w	80025d6 <wm8994_Init+0x86e>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f245 6222 	movw	r2, #22050	@ 0x5622
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d06b      	beq.n	800259e <wm8994_Init+0x836>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	f245 6222 	movw	r2, #22050	@ 0x5622
 80024cc:	4293      	cmp	r3, r2
 80024ce:	f200 8082 	bhi.w	80025d6 <wm8994_Init+0x86e>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80024d8:	d01b      	beq.n	8002512 <wm8994_Init+0x7aa>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80024e0:	d879      	bhi.n	80025d6 <wm8994_Init+0x86e>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80024e8:	d005      	beq.n	80024f6 <wm8994_Init+0x78e>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	f642 3211 	movw	r2, #11025	@ 0x2b11
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d046      	beq.n	8002582 <wm8994_Init+0x81a>
 80024f4:	e06f      	b.n	80025d6 <wm8994_Init+0x86e>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 80024f6:	89fb      	ldrh	r3, [r7, #14]
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	2203      	movs	r2, #3
 80024fc:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8002500:	4618      	mov	r0, r3
 8002502:	f000 ff4b 	bl	800339c <CODEC_IO_Write>
 8002506:	4603      	mov	r3, r0
 8002508:	461a      	mov	r2, r3
 800250a:	69fb      	ldr	r3, [r7, #28]
 800250c:	4413      	add	r3, r2
 800250e:	61fb      	str	r3, [r7, #28]
    break;
 8002510:	e06f      	b.n	80025f2 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 8002512:	89fb      	ldrh	r3, [r7, #14]
 8002514:	b2db      	uxtb	r3, r3
 8002516:	2233      	movs	r2, #51	@ 0x33
 8002518:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800251c:	4618      	mov	r0, r3
 800251e:	f000 ff3d 	bl	800339c <CODEC_IO_Write>
 8002522:	4603      	mov	r3, r0
 8002524:	461a      	mov	r2, r3
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	4413      	add	r3, r2
 800252a:	61fb      	str	r3, [r7, #28]
    break;
 800252c:	e061      	b.n	80025f2 <wm8994_Init+0x88a>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 800252e:	89fb      	ldrh	r3, [r7, #14]
 8002530:	b2db      	uxtb	r3, r3
 8002532:	2263      	movs	r2, #99	@ 0x63
 8002534:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8002538:	4618      	mov	r0, r3
 800253a:	f000 ff2f 	bl	800339c <CODEC_IO_Write>
 800253e:	4603      	mov	r3, r0
 8002540:	461a      	mov	r2, r3
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	4413      	add	r3, r2
 8002546:	61fb      	str	r3, [r7, #28]
    break;
 8002548:	e053      	b.n	80025f2 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 800254a:	89fb      	ldrh	r3, [r7, #14]
 800254c:	b2db      	uxtb	r3, r3
 800254e:	2283      	movs	r2, #131	@ 0x83
 8002550:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8002554:	4618      	mov	r0, r3
 8002556:	f000 ff21 	bl	800339c <CODEC_IO_Write>
 800255a:	4603      	mov	r3, r0
 800255c:	461a      	mov	r2, r3
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	4413      	add	r3, r2
 8002562:	61fb      	str	r3, [r7, #28]
    break;
 8002564:	e045      	b.n	80025f2 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 8002566:	89fb      	ldrh	r3, [r7, #14]
 8002568:	b2db      	uxtb	r3, r3
 800256a:	22a3      	movs	r2, #163	@ 0xa3
 800256c:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8002570:	4618      	mov	r0, r3
 8002572:	f000 ff13 	bl	800339c <CODEC_IO_Write>
 8002576:	4603      	mov	r3, r0
 8002578:	461a      	mov	r2, r3
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	4413      	add	r3, r2
 800257e:	61fb      	str	r3, [r7, #28]
    break;
 8002580:	e037      	b.n	80025f2 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 8002582:	89fb      	ldrh	r3, [r7, #14]
 8002584:	b2db      	uxtb	r3, r3
 8002586:	2213      	movs	r2, #19
 8002588:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800258c:	4618      	mov	r0, r3
 800258e:	f000 ff05 	bl	800339c <CODEC_IO_Write>
 8002592:	4603      	mov	r3, r0
 8002594:	461a      	mov	r2, r3
 8002596:	69fb      	ldr	r3, [r7, #28]
 8002598:	4413      	add	r3, r2
 800259a:	61fb      	str	r3, [r7, #28]
    break;
 800259c:	e029      	b.n	80025f2 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 800259e:	89fb      	ldrh	r3, [r7, #14]
 80025a0:	b2db      	uxtb	r3, r3
 80025a2:	2243      	movs	r2, #67	@ 0x43
 80025a4:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80025a8:	4618      	mov	r0, r3
 80025aa:	f000 fef7 	bl	800339c <CODEC_IO_Write>
 80025ae:	4603      	mov	r3, r0
 80025b0:	461a      	mov	r2, r3
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	4413      	add	r3, r2
 80025b6:	61fb      	str	r3, [r7, #28]
    break;
 80025b8:	e01b      	b.n	80025f2 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 80025ba:	89fb      	ldrh	r3, [r7, #14]
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	2273      	movs	r2, #115	@ 0x73
 80025c0:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80025c4:	4618      	mov	r0, r3
 80025c6:	f000 fee9 	bl	800339c <CODEC_IO_Write>
 80025ca:	4603      	mov	r3, r0
 80025cc:	461a      	mov	r2, r3
 80025ce:	69fb      	ldr	r3, [r7, #28]
 80025d0:	4413      	add	r3, r2
 80025d2:	61fb      	str	r3, [r7, #28]
    break; 
 80025d4:	e00d      	b.n	80025f2 <wm8994_Init+0x88a>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80025d6:	89fb      	ldrh	r3, [r7, #14]
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	2283      	movs	r2, #131	@ 0x83
 80025dc:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80025e0:	4618      	mov	r0, r3
 80025e2:	f000 fedb 	bl	800339c <CODEC_IO_Write>
 80025e6:	4603      	mov	r3, r0
 80025e8:	461a      	mov	r2, r3
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	4413      	add	r3, r2
 80025ee:	61fb      	str	r3, [r7, #28]
    break; 
 80025f0:	bf00      	nop
  }

  if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 80025f2:	8afb      	ldrh	r3, [r7, #22]
 80025f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80025f8:	d10e      	bne.n	8002618 <wm8994_Init+0x8b0>
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = DSP mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4018);    
 80025fa:	89fb      	ldrh	r3, [r7, #14]
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	f244 0218 	movw	r2, #16408	@ 0x4018
 8002602:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8002606:	4618      	mov	r0, r3
 8002608:	f000 fec8 	bl	800339c <CODEC_IO_Write>
 800260c:	4603      	mov	r3, r0
 800260e:	461a      	mov	r2, r3
 8002610:	69fb      	ldr	r3, [r7, #28]
 8002612:	4413      	add	r3, r2
 8002614:	61fb      	str	r3, [r7, #28]
 8002616:	e00d      	b.n	8002634 <wm8994_Init+0x8cc>
  }
  else
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = I2S (Default Register Value) */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4010);
 8002618:	89fb      	ldrh	r3, [r7, #14]
 800261a:	b2db      	uxtb	r3, r3
 800261c:	f244 0210 	movw	r2, #16400	@ 0x4010
 8002620:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8002624:	4618      	mov	r0, r3
 8002626:	f000 feb9 	bl	800339c <CODEC_IO_Write>
 800262a:	4603      	mov	r3, r0
 800262c:	461a      	mov	r2, r3
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	4413      	add	r3, r2
 8002632:	61fb      	str	r3, [r7, #28]
  }
  
  /* slave mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x302, 0x0000);
 8002634:	89fb      	ldrh	r3, [r7, #14]
 8002636:	b2db      	uxtb	r3, r3
 8002638:	2200      	movs	r2, #0
 800263a:	f240 3102 	movw	r1, #770	@ 0x302
 800263e:	4618      	mov	r0, r3
 8002640:	f000 feac 	bl	800339c <CODEC_IO_Write>
 8002644:	4603      	mov	r3, r0
 8002646:	461a      	mov	r2, r3
 8002648:	69fb      	ldr	r3, [r7, #28]
 800264a:	4413      	add	r3, r2
 800264c:	61fb      	str	r3, [r7, #28]
  
  /* Enable the DSP processing clock for AIF1, Enable the core clock */
  counter += CODEC_IO_Write(DeviceAddr, 0x208, 0x000A);
 800264e:	89fb      	ldrh	r3, [r7, #14]
 8002650:	b2db      	uxtb	r3, r3
 8002652:	220a      	movs	r2, #10
 8002654:	f44f 7102 	mov.w	r1, #520	@ 0x208
 8002658:	4618      	mov	r0, r3
 800265a:	f000 fe9f 	bl	800339c <CODEC_IO_Write>
 800265e:	4603      	mov	r3, r0
 8002660:	461a      	mov	r2, r3
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	4413      	add	r3, r2
 8002666:	61fb      	str	r3, [r7, #28]
  
  /* Enable AIF1 Clock, AIF1 Clock Source = MCLK1 pin */
  counter += CODEC_IO_Write(DeviceAddr, 0x200, 0x0001);
 8002668:	89fb      	ldrh	r3, [r7, #14]
 800266a:	b2db      	uxtb	r3, r3
 800266c:	2201      	movs	r2, #1
 800266e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002672:	4618      	mov	r0, r3
 8002674:	f000 fe92 	bl	800339c <CODEC_IO_Write>
 8002678:	4603      	mov	r3, r0
 800267a:	461a      	mov	r2, r3
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	4413      	add	r3, r2
 8002680:	61fb      	str	r3, [r7, #28]

  if (output_device > 0)  /* Audio output selected */
 8002682:	8b3b      	ldrh	r3, [r7, #24]
 8002684:	2b00      	cmp	r3, #0
 8002686:	f000 817b 	beq.w	8002980 <wm8994_Init+0xc18>
  {
    if (output_device == OUTPUT_DEVICE_HEADPHONE)
 800268a:	8b3b      	ldrh	r3, [r7, #24]
 800268c:	2b02      	cmp	r3, #2
 800268e:	d157      	bne.n	8002740 <wm8994_Init+0x9d8>
    {      
      /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0100);
 8002690:	89fb      	ldrh	r3, [r7, #14]
 8002692:	b2db      	uxtb	r3, r3
 8002694:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002698:	212d      	movs	r1, #45	@ 0x2d
 800269a:	4618      	mov	r0, r3
 800269c:	f000 fe7e 	bl	800339c <CODEC_IO_Write>
 80026a0:	4603      	mov	r3, r0
 80026a2:	461a      	mov	r2, r3
 80026a4:	69fb      	ldr	r3, [r7, #28]
 80026a6:	4413      	add	r3, r2
 80026a8:	61fb      	str	r3, [r7, #28]
      
      /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0100);    
 80026aa:	89fb      	ldrh	r3, [r7, #14]
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80026b2:	212e      	movs	r1, #46	@ 0x2e
 80026b4:	4618      	mov	r0, r3
 80026b6:	f000 fe71 	bl	800339c <CODEC_IO_Write>
 80026ba:	4603      	mov	r3, r0
 80026bc:	461a      	mov	r2, r3
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	4413      	add	r3, r2
 80026c2:	61fb      	str	r3, [r7, #28]
            
      /* Startup sequence for Headphone */
      if(ColdStartup)
 80026c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002700 <wm8994_Init+0x998>)
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d01b      	beq.n	8002704 <wm8994_Init+0x99c>
      {
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8100);
 80026cc:	89fb      	ldrh	r3, [r7, #14]
 80026ce:	b2db      	uxtb	r3, r3
 80026d0:	f44f 4201 	mov.w	r2, #33024	@ 0x8100
 80026d4:	f44f 7188 	mov.w	r1, #272	@ 0x110
 80026d8:	4618      	mov	r0, r3
 80026da:	f000 fe5f 	bl	800339c <CODEC_IO_Write>
 80026de:	4603      	mov	r3, r0
 80026e0:	461a      	mov	r2, r3
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	4413      	add	r3, r2
 80026e6:	61fb      	str	r3, [r7, #28]
        
        ColdStartup=0;
 80026e8:	4b05      	ldr	r3, [pc, #20]	@ (8002700 <wm8994_Init+0x998>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	701a      	strb	r2, [r3, #0]
        /* Add Delay */
        AUDIO_IO_Delay(300);
 80026ee:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80026f2:	f001 f843 	bl	800377c <AUDIO_IO_Delay>
 80026f6:	e016      	b.n	8002726 <wm8994_Init+0x9be>
 80026f8:	200205d4 	.word	0x200205d4
 80026fc:	00017700 	.word	0x00017700
 8002700:	20000034 	.word	0x20000034
      }
      else /* Headphone Warm Start-Up */
      { 
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8108);
 8002704:	89fb      	ldrh	r3, [r7, #14]
 8002706:	b2db      	uxtb	r3, r3
 8002708:	f248 1208 	movw	r2, #33032	@ 0x8108
 800270c:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8002710:	4618      	mov	r0, r3
 8002712:	f000 fe43 	bl	800339c <CODEC_IO_Write>
 8002716:	4603      	mov	r3, r0
 8002718:	461a      	mov	r2, r3
 800271a:	69fb      	ldr	r3, [r7, #28]
 800271c:	4413      	add	r3, r2
 800271e:	61fb      	str	r3, [r7, #28]
        /* Add Delay */
        AUDIO_IO_Delay(50);
 8002720:	2032      	movs	r0, #50	@ 0x32
 8002722:	f001 f82b 	bl	800377c <AUDIO_IO_Delay>
      }

      /* Soft un-Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0000);
 8002726:	89fb      	ldrh	r3, [r7, #14]
 8002728:	b2db      	uxtb	r3, r3
 800272a:	2200      	movs	r2, #0
 800272c:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8002730:	4618      	mov	r0, r3
 8002732:	f000 fe33 	bl	800339c <CODEC_IO_Write>
 8002736:	4603      	mov	r3, r0
 8002738:	461a      	mov	r2, r3
 800273a:	69fb      	ldr	r3, [r7, #28]
 800273c:	4413      	add	r3, r2
 800273e:	61fb      	str	r3, [r7, #28]
    }
    /* Analog Output Configuration */

    /* Enable SPKRVOL PGA, Enable SPKMIXR, Enable SPKLVOL PGA, Enable SPKMIXL */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0300);
 8002740:	89fb      	ldrh	r3, [r7, #14]
 8002742:	b2db      	uxtb	r3, r3
 8002744:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002748:	2103      	movs	r1, #3
 800274a:	4618      	mov	r0, r3
 800274c:	f000 fe26 	bl	800339c <CODEC_IO_Write>
 8002750:	4603      	mov	r3, r0
 8002752:	461a      	mov	r2, r3
 8002754:	69fb      	ldr	r3, [r7, #28]
 8002756:	4413      	add	r3, r2
 8002758:	61fb      	str	r3, [r7, #28]

    /* Left Speaker Mixer Volume = 0dB */
    counter += CODEC_IO_Write(DeviceAddr, 0x22, 0x0000);
 800275a:	89fb      	ldrh	r3, [r7, #14]
 800275c:	b2db      	uxtb	r3, r3
 800275e:	2200      	movs	r2, #0
 8002760:	2122      	movs	r1, #34	@ 0x22
 8002762:	4618      	mov	r0, r3
 8002764:	f000 fe1a 	bl	800339c <CODEC_IO_Write>
 8002768:	4603      	mov	r3, r0
 800276a:	461a      	mov	r2, r3
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	4413      	add	r3, r2
 8002770:	61fb      	str	r3, [r7, #28]

    /* Speaker output mode = Class D, Right Speaker Mixer Volume = 0dB ((0x23, 0x0100) = class AB)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x23, 0x0000);
 8002772:	89fb      	ldrh	r3, [r7, #14]
 8002774:	b2db      	uxtb	r3, r3
 8002776:	2200      	movs	r2, #0
 8002778:	2123      	movs	r1, #35	@ 0x23
 800277a:	4618      	mov	r0, r3
 800277c:	f000 fe0e 	bl	800339c <CODEC_IO_Write>
 8002780:	4603      	mov	r3, r0
 8002782:	461a      	mov	r2, r3
 8002784:	69fb      	ldr	r3, [r7, #28]
 8002786:	4413      	add	r3, r2
 8002788:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC2 (Left) to Left Speaker Mixer (SPKMIXL) path,
    Unmute DAC2 (Right) to Right Speaker Mixer (SPKMIXR) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x36, 0x0300);
 800278a:	89fb      	ldrh	r3, [r7, #14]
 800278c:	b2db      	uxtb	r3, r3
 800278e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002792:	2136      	movs	r1, #54	@ 0x36
 8002794:	4618      	mov	r0, r3
 8002796:	f000 fe01 	bl	800339c <CODEC_IO_Write>
 800279a:	4603      	mov	r3, r0
 800279c:	461a      	mov	r2, r3
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	4413      	add	r3, r2
 80027a2:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID, Enable SPKOUTL, Enable SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x3003);
 80027a4:	89fb      	ldrh	r3, [r7, #14]
 80027a6:	b2db      	uxtb	r3, r3
 80027a8:	f243 0203 	movw	r2, #12291	@ 0x3003
 80027ac:	2101      	movs	r1, #1
 80027ae:	4618      	mov	r0, r3
 80027b0:	f000 fdf4 	bl	800339c <CODEC_IO_Write>
 80027b4:	4603      	mov	r3, r0
 80027b6:	461a      	mov	r2, r3
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	4413      	add	r3, r2
 80027bc:	61fb      	str	r3, [r7, #28]

    /* Headphone/Speaker Enable */

    if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 80027be:	8afb      	ldrh	r3, [r7, #22]
 80027c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80027c4:	d10d      	bne.n	80027e2 <wm8994_Init+0xa7a>
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslots 0 and 1 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0205);
 80027c6:	89fb      	ldrh	r3, [r7, #14]
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	f240 2205 	movw	r2, #517	@ 0x205
 80027ce:	2151      	movs	r1, #81	@ 0x51
 80027d0:	4618      	mov	r0, r3
 80027d2:	f000 fde3 	bl	800339c <CODEC_IO_Write>
 80027d6:	4603      	mov	r3, r0
 80027d8:	461a      	mov	r2, r3
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	4413      	add	r3, r2
 80027de:	61fb      	str	r3, [r7, #28]
 80027e0:	e00b      	b.n	80027fa <wm8994_Init+0xa92>
    }
    else
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslot 0 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0005);      
 80027e2:	89fb      	ldrh	r3, [r7, #14]
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	2205      	movs	r2, #5
 80027e8:	2151      	movs	r1, #81	@ 0x51
 80027ea:	4618      	mov	r0, r3
 80027ec:	f000 fdd6 	bl	800339c <CODEC_IO_Write>
 80027f0:	4603      	mov	r3, r0
 80027f2:	461a      	mov	r2, r3
 80027f4:	69fb      	ldr	r3, [r7, #28]
 80027f6:	4413      	add	r3, r2
 80027f8:	61fb      	str	r3, [r7, #28]
    }

    /* Enable bias generator, Enable VMID, Enable HPOUT1 (Left) and Enable HPOUT1 (Right) input stages */
    /* idem for Speaker */
    power_mgnt_reg_1 |= 0x0303 | 0x3003;
 80027fa:	8b7b      	ldrh	r3, [r7, #26]
 80027fc:	f443 534c 	orr.w	r3, r3, #13056	@ 0x3300
 8002800:	f043 0303 	orr.w	r3, r3, #3
 8002804:	837b      	strh	r3, [r7, #26]
    counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8002806:	89fb      	ldrh	r3, [r7, #14]
 8002808:	b2db      	uxtb	r3, r3
 800280a:	8b7a      	ldrh	r2, [r7, #26]
 800280c:	2101      	movs	r1, #1
 800280e:	4618      	mov	r0, r3
 8002810:	f000 fdc4 	bl	800339c <CODEC_IO_Write>
 8002814:	4603      	mov	r3, r0
 8002816:	461a      	mov	r2, r3
 8002818:	69fb      	ldr	r3, [r7, #28]
 800281a:	4413      	add	r3, r2
 800281c:	61fb      	str	r3, [r7, #28]

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate stages */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x0022);
 800281e:	89fb      	ldrh	r3, [r7, #14]
 8002820:	b2db      	uxtb	r3, r3
 8002822:	2222      	movs	r2, #34	@ 0x22
 8002824:	2160      	movs	r1, #96	@ 0x60
 8002826:	4618      	mov	r0, r3
 8002828:	f000 fdb8 	bl	800339c <CODEC_IO_Write>
 800282c:	4603      	mov	r3, r0
 800282e:	461a      	mov	r2, r3
 8002830:	69fb      	ldr	r3, [r7, #28]
 8002832:	4413      	add	r3, r2
 8002834:	61fb      	str	r3, [r7, #28]

    /* Enable Charge Pump */
    counter += CODEC_IO_Write(DeviceAddr, 0x4C, 0x9F25);
 8002836:	89fb      	ldrh	r3, [r7, #14]
 8002838:	b2db      	uxtb	r3, r3
 800283a:	f649 7225 	movw	r2, #40741	@ 0x9f25
 800283e:	214c      	movs	r1, #76	@ 0x4c
 8002840:	4618      	mov	r0, r3
 8002842:	f000 fdab 	bl	800339c <CODEC_IO_Write>
 8002846:	4603      	mov	r3, r0
 8002848:	461a      	mov	r2, r3
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	4413      	add	r3, r2
 800284e:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(15);
 8002850:	200f      	movs	r0, #15
 8002852:	f000 ff93 	bl	800377c <AUDIO_IO_Delay>

    /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0001);
 8002856:	89fb      	ldrh	r3, [r7, #14]
 8002858:	b2db      	uxtb	r3, r3
 800285a:	2201      	movs	r2, #1
 800285c:	212d      	movs	r1, #45	@ 0x2d
 800285e:	4618      	mov	r0, r3
 8002860:	f000 fd9c 	bl	800339c <CODEC_IO_Write>
 8002864:	4603      	mov	r3, r0
 8002866:	461a      	mov	r2, r3
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	4413      	add	r3, r2
 800286c:	61fb      	str	r3, [r7, #28]

    /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0001);
 800286e:	89fb      	ldrh	r3, [r7, #14]
 8002870:	b2db      	uxtb	r3, r3
 8002872:	2201      	movs	r2, #1
 8002874:	212e      	movs	r1, #46	@ 0x2e
 8002876:	4618      	mov	r0, r3
 8002878:	f000 fd90 	bl	800339c <CODEC_IO_Write>
 800287c:	4603      	mov	r3, r0
 800287e:	461a      	mov	r2, r3
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	4413      	add	r3, r2
 8002884:	61fb      	str	r3, [r7, #28]

    /* Enable Left Output Mixer (MIXOUTL), Enable Right Output Mixer (MIXOUTR) */
    /* idem for SPKOUTL and SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0030 | 0x0300);
 8002886:	89fb      	ldrh	r3, [r7, #14]
 8002888:	b2db      	uxtb	r3, r3
 800288a:	f44f 724c 	mov.w	r2, #816	@ 0x330
 800288e:	2103      	movs	r1, #3
 8002890:	4618      	mov	r0, r3
 8002892:	f000 fd83 	bl	800339c <CODEC_IO_Write>
 8002896:	4603      	mov	r3, r0
 8002898:	461a      	mov	r2, r3
 800289a:	69fb      	ldr	r3, [r7, #28]
 800289c:	4413      	add	r3, r2
 800289e:	61fb      	str	r3, [r7, #28]

    /* Enable DC Servo and trigger start-up mode on left and right channels */
    counter += CODEC_IO_Write(DeviceAddr, 0x54, 0x0033);
 80028a0:	89fb      	ldrh	r3, [r7, #14]
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	2233      	movs	r2, #51	@ 0x33
 80028a6:	2154      	movs	r1, #84	@ 0x54
 80028a8:	4618      	mov	r0, r3
 80028aa:	f000 fd77 	bl	800339c <CODEC_IO_Write>
 80028ae:	4603      	mov	r3, r0
 80028b0:	461a      	mov	r2, r3
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	4413      	add	r3, r2
 80028b6:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(257);
 80028b8:	f240 1001 	movw	r0, #257	@ 0x101
 80028bc:	f000 ff5e 	bl	800377c <AUDIO_IO_Delay>

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate and output stages. Remove clamps */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x00EE);
 80028c0:	89fb      	ldrh	r3, [r7, #14]
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	22ee      	movs	r2, #238	@ 0xee
 80028c6:	2160      	movs	r1, #96	@ 0x60
 80028c8:	4618      	mov	r0, r3
 80028ca:	f000 fd67 	bl	800339c <CODEC_IO_Write>
 80028ce:	4603      	mov	r3, r0
 80028d0:	461a      	mov	r2, r3
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	4413      	add	r3, r2
 80028d6:	61fb      	str	r3, [r7, #28]

    /* Unmutes */

    /* Unmute DAC 1 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x610, 0x00C0);
 80028d8:	89fb      	ldrh	r3, [r7, #14]
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	22c0      	movs	r2, #192	@ 0xc0
 80028de:	f44f 61c2 	mov.w	r1, #1552	@ 0x610
 80028e2:	4618      	mov	r0, r3
 80028e4:	f000 fd5a 	bl	800339c <CODEC_IO_Write>
 80028e8:	4603      	mov	r3, r0
 80028ea:	461a      	mov	r2, r3
 80028ec:	69fb      	ldr	r3, [r7, #28]
 80028ee:	4413      	add	r3, r2
 80028f0:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 1 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x611, 0x00C0);
 80028f2:	89fb      	ldrh	r3, [r7, #14]
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	22c0      	movs	r2, #192	@ 0xc0
 80028f8:	f240 6111 	movw	r1, #1553	@ 0x611
 80028fc:	4618      	mov	r0, r3
 80028fe:	f000 fd4d 	bl	800339c <CODEC_IO_Write>
 8002902:	4603      	mov	r3, r0
 8002904:	461a      	mov	r2, r3
 8002906:	69fb      	ldr	r3, [r7, #28]
 8002908:	4413      	add	r3, r2
 800290a:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 0 DAC path */
    counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 800290c:	89fb      	ldrh	r3, [r7, #14]
 800290e:	b2db      	uxtb	r3, r3
 8002910:	2210      	movs	r2, #16
 8002912:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8002916:	4618      	mov	r0, r3
 8002918:	f000 fd40 	bl	800339c <CODEC_IO_Write>
 800291c:	4603      	mov	r3, r0
 800291e:	461a      	mov	r2, r3
 8002920:	69fb      	ldr	r3, [r7, #28]
 8002922:	4413      	add	r3, r2
 8002924:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x612, 0x00C0);
 8002926:	89fb      	ldrh	r3, [r7, #14]
 8002928:	b2db      	uxtb	r3, r3
 800292a:	22c0      	movs	r2, #192	@ 0xc0
 800292c:	f240 6112 	movw	r1, #1554	@ 0x612
 8002930:	4618      	mov	r0, r3
 8002932:	f000 fd33 	bl	800339c <CODEC_IO_Write>
 8002936:	4603      	mov	r3, r0
 8002938:	461a      	mov	r2, r3
 800293a:	69fb      	ldr	r3, [r7, #28]
 800293c:	4413      	add	r3, r2
 800293e:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x613, 0x00C0);
 8002940:	89fb      	ldrh	r3, [r7, #14]
 8002942:	b2db      	uxtb	r3, r3
 8002944:	22c0      	movs	r2, #192	@ 0xc0
 8002946:	f240 6113 	movw	r1, #1555	@ 0x613
 800294a:	4618      	mov	r0, r3
 800294c:	f000 fd26 	bl	800339c <CODEC_IO_Write>
 8002950:	4603      	mov	r3, r0
 8002952:	461a      	mov	r2, r3
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	4413      	add	r3, r2
 8002958:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 1 DAC2 path */
    counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 800295a:	89fb      	ldrh	r3, [r7, #14]
 800295c:	b2db      	uxtb	r3, r3
 800295e:	2210      	movs	r2, #16
 8002960:	f240 4122 	movw	r1, #1058	@ 0x422
 8002964:	4618      	mov	r0, r3
 8002966:	f000 fd19 	bl	800339c <CODEC_IO_Write>
 800296a:	4603      	mov	r3, r0
 800296c:	461a      	mov	r2, r3
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	4413      	add	r3, r2
 8002972:	61fb      	str	r3, [r7, #28]
    
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8002974:	7afa      	ldrb	r2, [r7, #11]
 8002976:	89fb      	ldrh	r3, [r7, #14]
 8002978:	4611      	mov	r1, r2
 800297a:	4618      	mov	r0, r3
 800297c:	f000 f984 	bl	8002c88 <wm8994_SetVolume>
  }

  if (input_device > 0) /* Audio input selected */
 8002980:	8afb      	ldrh	r3, [r7, #22]
 8002982:	2b00      	cmp	r3, #0
 8002984:	f000 80a6 	beq.w	8002ad4 <wm8994_Init+0xd6c>
  {
    if ((input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_1) || (input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_2))
 8002988:	8afb      	ldrh	r3, [r7, #22]
 800298a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800298e:	d003      	beq.n	8002998 <wm8994_Init+0xc30>
 8002990:	8afb      	ldrh	r3, [r7, #22]
 8002992:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002996:	d12b      	bne.n	80029f0 <wm8994_Init+0xc88>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8002998:	8b7b      	ldrh	r3, [r7, #26]
 800299a:	f043 0313 	orr.w	r3, r3, #19
 800299e:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 80029a0:	89fb      	ldrh	r3, [r7, #14]
 80029a2:	b2db      	uxtb	r3, r3
 80029a4:	8b7a      	ldrh	r2, [r7, #26]
 80029a6:	2101      	movs	r1, #1
 80029a8:	4618      	mov	r0, r3
 80029aa:	f000 fcf7 	bl	800339c <CODEC_IO_Write>
 80029ae:	4603      	mov	r3, r0
 80029b0:	461a      	mov	r2, r3
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	4413      	add	r3, r2
 80029b6:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 80029b8:	89fb      	ldrh	r3, [r7, #14]
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	2202      	movs	r2, #2
 80029be:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 80029c2:	4618      	mov	r0, r3
 80029c4:	f000 fcea 	bl	800339c <CODEC_IO_Write>
 80029c8:	4603      	mov	r3, r0
 80029ca:	461a      	mov	r2, r3
 80029cc:	69fb      	ldr	r3, [r7, #28]
 80029ce:	4413      	add	r3, r2
 80029d0:	61fb      	str	r3, [r7, #28]

      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x3800);
 80029d2:	89fb      	ldrh	r3, [r7, #14]
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80029da:	f240 4111 	movw	r1, #1041	@ 0x411
 80029de:	4618      	mov	r0, r3
 80029e0:	f000 fcdc 	bl	800339c <CODEC_IO_Write>
 80029e4:	4603      	mov	r3, r0
 80029e6:	461a      	mov	r2, r3
 80029e8:	69fb      	ldr	r3, [r7, #28]
 80029ea:	4413      	add	r3, r2
 80029ec:	61fb      	str	r3, [r7, #28]
 80029ee:	e06b      	b.n	8002ac8 <wm8994_Init+0xd60>
    }
    else if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 80029f0:	8afb      	ldrh	r3, [r7, #22]
 80029f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80029f6:	d139      	bne.n	8002a6c <wm8994_Init+0xd04>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 80029f8:	8b7b      	ldrh	r3, [r7, #26]
 80029fa:	f043 0313 	orr.w	r3, r3, #19
 80029fe:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8002a00:	89fb      	ldrh	r3, [r7, #14]
 8002a02:	b2db      	uxtb	r3, r3
 8002a04:	8b7a      	ldrh	r2, [r7, #26]
 8002a06:	2101      	movs	r1, #1
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f000 fcc7 	bl	800339c <CODEC_IO_Write>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	461a      	mov	r2, r3
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	4413      	add	r3, r2
 8002a16:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8002a18:	89fb      	ldrh	r3, [r7, #14]
 8002a1a:	b2db      	uxtb	r3, r3
 8002a1c:	2202      	movs	r2, #2
 8002a1e:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8002a22:	4618      	mov	r0, r3
 8002a24:	f000 fcba 	bl	800339c <CODEC_IO_Write>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	69fb      	ldr	r3, [r7, #28]
 8002a2e:	4413      	add	r3, r2
 8002a30:	61fb      	str	r3, [r7, #28]
    
      /* AIF ADC1 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8002a32:	89fb      	ldrh	r3, [r7, #14]
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8002a3a:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f000 fcac 	bl	800339c <CODEC_IO_Write>
 8002a44:	4603      	mov	r3, r0
 8002a46:	461a      	mov	r2, r3
 8002a48:	69fb      	ldr	r3, [r7, #28]
 8002a4a:	4413      	add	r3, r2
 8002a4c:	61fb      	str	r3, [r7, #28]
      
      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x1800);      
 8002a4e:	89fb      	ldrh	r3, [r7, #14]
 8002a50:	b2db      	uxtb	r3, r3
 8002a52:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8002a56:	f240 4111 	movw	r1, #1041	@ 0x411
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f000 fc9e 	bl	800339c <CODEC_IO_Write>
 8002a60:	4603      	mov	r3, r0
 8002a62:	461a      	mov	r2, r3
 8002a64:	69fb      	ldr	r3, [r7, #28]
 8002a66:	4413      	add	r3, r2
 8002a68:	61fb      	str	r3, [r7, #28]
 8002a6a:	e02d      	b.n	8002ac8 <wm8994_Init+0xd60>
    }    
    else if ((input_device == INPUT_DEVICE_INPUT_LINE_1) || (input_device == INPUT_DEVICE_INPUT_LINE_2))
 8002a6c:	8afb      	ldrh	r3, [r7, #22]
 8002a6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002a72:	d003      	beq.n	8002a7c <wm8994_Init+0xd14>
 8002a74:	8afb      	ldrh	r3, [r7, #22]
 8002a76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a7a:	d125      	bne.n	8002ac8 <wm8994_Init+0xd60>
    {

      /* Disable mute on IN1L, IN1L Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x18, 0x000B);
 8002a7c:	89fb      	ldrh	r3, [r7, #14]
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	220b      	movs	r2, #11
 8002a82:	2118      	movs	r1, #24
 8002a84:	4618      	mov	r0, r3
 8002a86:	f000 fc89 	bl	800339c <CODEC_IO_Write>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	4413      	add	r3, r2
 8002a92:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R, IN1R Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x1A, 0x000B);
 8002a94:	89fb      	ldrh	r3, [r7, #14]
 8002a96:	b2db      	uxtb	r3, r3
 8002a98:	220b      	movs	r2, #11
 8002a9a:	211a      	movs	r1, #26
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f000 fc7d 	bl	800339c <CODEC_IO_Write>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	4413      	add	r3, r2
 8002aaa:	61fb      	str	r3, [r7, #28]

      /* AIF ADC1 HPF enable, HPF cut = hifi mode fc=4Hz at fs=48kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8002aac:	89fb      	ldrh	r3, [r7, #14]
 8002aae:	b2db      	uxtb	r3, r3
 8002ab0:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8002ab4:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f000 fc6f 	bl	800339c <CODEC_IO_Write>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	4413      	add	r3, r2
 8002ac6:	61fb      	str	r3, [r7, #28]
    }
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8002ac8:	7afa      	ldrb	r2, [r7, #11]
 8002aca:	89fb      	ldrh	r3, [r7, #14]
 8002acc:	4611      	mov	r1, r2
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f000 f8da 	bl	8002c88 <wm8994_SetVolume>
  }
  /* Return communication control value */
  return counter;  
 8002ad4:	69fb      	ldr	r3, [r7, #28]
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3720      	adds	r7, #32
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop

08002ae0 <wm8994_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void wm8994_DeInit(void)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8002ae4:	f000 fdec 	bl	80036c0 <AUDIO_IO_DeInit>
}
 8002ae8:	bf00      	nop
 8002aea:	bd80      	pop	{r7, pc}

08002aec <wm8994_ReadID>:
  * @brief  Get the WM8994 ID.
  * @param DeviceAddr: Device address on communication Bus.
  * @retval The WM8994 ID 
  */
uint32_t wm8994_ReadID(uint16_t DeviceAddr)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b082      	sub	sp, #8
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	4603      	mov	r3, r0
 8002af4:	80fb      	strh	r3, [r7, #6]
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8002af6:	f000 fdd9 	bl	80036ac <AUDIO_IO_Init>

  return ((uint32_t)AUDIO_IO_Read(DeviceAddr, WM8994_CHIPID_ADDR));
 8002afa:	88fb      	ldrh	r3, [r7, #6]
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	2100      	movs	r1, #0
 8002b00:	4618      	mov	r0, r3
 8002b02:	f000 fe0f 	bl	8003724 <AUDIO_IO_Read>
 8002b06:	4603      	mov	r3, r0
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3708      	adds	r7, #8
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}

08002b10 <wm8994_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	4603      	mov	r3, r0
 8002b18:	6039      	str	r1, [r7, #0]
 8002b1a:	80fb      	strh	r3, [r7, #6]
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8002b20:	2300      	movs	r3, #0
 8002b22:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8002b24:	88fb      	ldrh	r3, [r7, #6]
 8002b26:	2100      	movs	r1, #0
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f000 f9d1 	bl	8002ed0 <wm8994_SetMute>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	4413      	add	r3, r2
 8002b34:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8002b36:	68fb      	ldr	r3, [r7, #12]
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3710      	adds	r7, #16
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}

08002b40 <wm8994_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Pause(uint16_t DeviceAddr)
{  
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	4603      	mov	r3, r0
 8002b48:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8002b4e:	88fb      	ldrh	r3, [r7, #6]
 8002b50:	2101      	movs	r1, #1
 8002b52:	4618      	mov	r0, r3
 8002b54:	f000 f9bc 	bl	8002ed0 <wm8994_SetMute>
 8002b58:	4602      	mov	r2, r0
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	4413      	add	r3, r2
 8002b5e:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x01);
 8002b60:	88fb      	ldrh	r3, [r7, #6]
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	2201      	movs	r2, #1
 8002b66:	2102      	movs	r1, #2
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f000 fc17 	bl	800339c <CODEC_IO_Write>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	461a      	mov	r2, r3
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	4413      	add	r3, r2
 8002b76:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8002b78:	68fb      	ldr	r3, [r7, #12]
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3710      	adds	r7, #16
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}

08002b82 <wm8994_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Resume(uint16_t DeviceAddr)
{
 8002b82:	b580      	push	{r7, lr}
 8002b84:	b084      	sub	sp, #16
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	4603      	mov	r3, r0
 8002b8a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8002b90:	88fb      	ldrh	r3, [r7, #6]
 8002b92:	2100      	movs	r1, #0
 8002b94:	4618      	mov	r0, r3
 8002b96:	f000 f99b 	bl	8002ed0 <wm8994_SetMute>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	4413      	add	r3, r2
 8002ba0:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3710      	adds	r7, #16
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <wm8994_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	6039      	str	r1, [r7, #0]
 8002bb6:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	60fb      	str	r3, [r7, #12]

  if (outputEnabled != 0)
 8002bbc:	4b31      	ldr	r3, [pc, #196]	@ (8002c84 <wm8994_Stop+0xd8>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d05a      	beq.n	8002c7a <wm8994_Stop+0xce>
  {
    /* Mute the output first */
    counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8002bc4:	88fb      	ldrh	r3, [r7, #6]
 8002bc6:	2101      	movs	r1, #1
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f000 f981 	bl	8002ed0 <wm8994_SetMute>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	4413      	add	r3, r2
 8002bd4:	60fb      	str	r3, [r7, #12]

    if (CodecPdwnMode == CODEC_PDWN_SW)
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	2b02      	cmp	r3, #2
 8002bda:	d04e      	beq.n	8002c7a <wm8994_Stop+0xce>
      /* Only output mute required*/
    }
    else /* CODEC_PDWN_HW */
    {
      /* Mute the AIF1 Timeslot 0 DAC1 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 8002bdc:	88fb      	ldrh	r3, [r7, #6]
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002be4:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8002be8:	4618      	mov	r0, r3
 8002bea:	f000 fbd7 	bl	800339c <CODEC_IO_Write>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	461a      	mov	r2, r3
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	4413      	add	r3, r2
 8002bf6:	60fb      	str	r3, [r7, #12]

      /* Mute the AIF1 Timeslot 1 DAC2 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 8002bf8:	88fb      	ldrh	r3, [r7, #6]
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c00:	f240 4122 	movw	r1, #1058	@ 0x422
 8002c04:	4618      	mov	r0, r3
 8002c06:	f000 fbc9 	bl	800339c <CODEC_IO_Write>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	4413      	add	r3, r2
 8002c12:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1L_TO_HPOUT1L */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0000);
 8002c14:	88fb      	ldrh	r3, [r7, #6]
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	2200      	movs	r2, #0
 8002c1a:	212d      	movs	r1, #45	@ 0x2d
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f000 fbbd 	bl	800339c <CODEC_IO_Write>
 8002c22:	4603      	mov	r3, r0
 8002c24:	461a      	mov	r2, r3
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	4413      	add	r3, r2
 8002c2a:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1R_TO_HPOUT1R */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0000);
 8002c2c:	88fb      	ldrh	r3, [r7, #6]
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	2200      	movs	r2, #0
 8002c32:	212e      	movs	r1, #46	@ 0x2e
 8002c34:	4618      	mov	r0, r3
 8002c36:	f000 fbb1 	bl	800339c <CODEC_IO_Write>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	461a      	mov	r2, r3
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	4413      	add	r3, r2
 8002c42:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1 and DAC2 */
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0000);
 8002c44:	88fb      	ldrh	r3, [r7, #6]
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	2200      	movs	r2, #0
 8002c4a:	2105      	movs	r1, #5
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f000 fba5 	bl	800339c <CODEC_IO_Write>
 8002c52:	4603      	mov	r3, r0
 8002c54:	461a      	mov	r2, r3
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	4413      	add	r3, r2
 8002c5a:	60fb      	str	r3, [r7, #12]

      /* Reset Codec by writing in 0x0000 address register */
      counter += CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 8002c5c:	88fb      	ldrh	r3, [r7, #6]
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	2200      	movs	r2, #0
 8002c62:	2100      	movs	r1, #0
 8002c64:	4618      	mov	r0, r3
 8002c66:	f000 fb99 	bl	800339c <CODEC_IO_Write>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	4413      	add	r3, r2
 8002c72:	60fb      	str	r3, [r7, #12]

      outputEnabled = 0;
 8002c74:	4b03      	ldr	r3, [pc, #12]	@ (8002c84 <wm8994_Stop+0xd8>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	601a      	str	r2, [r3, #0]
    }
  }
  return counter;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	3710      	adds	r7, #16
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	200205d0 	.word	0x200205d0

08002c88 <wm8994_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b084      	sub	sp, #16
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	4603      	mov	r3, r0
 8002c90:	460a      	mov	r2, r1
 8002c92:	80fb      	strh	r3, [r7, #6]
 8002c94:	4613      	mov	r3, r2
 8002c96:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8002c9c:	797b      	ldrb	r3, [r7, #5]
 8002c9e:	2b64      	cmp	r3, #100	@ 0x64
 8002ca0:	d80b      	bhi.n	8002cba <wm8994_SetVolume+0x32>
 8002ca2:	797a      	ldrb	r2, [r7, #5]
 8002ca4:	4613      	mov	r3, r2
 8002ca6:	019b      	lsls	r3, r3, #6
 8002ca8:	1a9b      	subs	r3, r3, r2
 8002caa:	4a86      	ldr	r2, [pc, #536]	@ (8002ec4 <wm8994_SetVolume+0x23c>)
 8002cac:	fb82 1203 	smull	r1, r2, r2, r3
 8002cb0:	1152      	asrs	r2, r2, #5
 8002cb2:	17db      	asrs	r3, r3, #31
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	e000      	b.n	8002cbc <wm8994_SetVolume+0x34>
 8002cba:	2364      	movs	r3, #100	@ 0x64
 8002cbc:	72fb      	strb	r3, [r7, #11]

  /* Output volume */
  if (outputEnabled != 0)
 8002cbe:	4b82      	ldr	r3, [pc, #520]	@ (8002ec8 <wm8994_SetVolume+0x240>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	f000 809b 	beq.w	8002dfe <wm8994_SetVolume+0x176>
  {
    if(convertedvol > 0x3E)
 8002cc8:	7afb      	ldrb	r3, [r7, #11]
 8002cca:	2b3e      	cmp	r3, #62	@ 0x3e
 8002ccc:	d93d      	bls.n	8002d4a <wm8994_SetVolume+0xc2>
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8002cce:	88fb      	ldrh	r3, [r7, #6]
 8002cd0:	2100      	movs	r1, #0
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f000 f8fc 	bl	8002ed0 <wm8994_SetMute>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	4413      	add	r3, r2
 8002cde:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, 0x3F | 0x140);
 8002ce0:	88fb      	ldrh	r3, [r7, #6]
 8002ce2:	b2db      	uxtb	r3, r3
 8002ce4:	f240 127f 	movw	r2, #383	@ 0x17f
 8002ce8:	211c      	movs	r1, #28
 8002cea:	4618      	mov	r0, r3
 8002cec:	f000 fb56 	bl	800339c <CODEC_IO_Write>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	461a      	mov	r2, r3
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	4413      	add	r3, r2
 8002cf8:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, 0x3F | 0x140);
 8002cfa:	88fb      	ldrh	r3, [r7, #6]
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	f240 127f 	movw	r2, #383	@ 0x17f
 8002d02:	211d      	movs	r1, #29
 8002d04:	4618      	mov	r0, r3
 8002d06:	f000 fb49 	bl	800339c <CODEC_IO_Write>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	4413      	add	r3, r2
 8002d12:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, 0x3F | 0x140);
 8002d14:	88fb      	ldrh	r3, [r7, #6]
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	f240 127f 	movw	r2, #383	@ 0x17f
 8002d1c:	2126      	movs	r1, #38	@ 0x26
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f000 fb3c 	bl	800339c <CODEC_IO_Write>
 8002d24:	4603      	mov	r3, r0
 8002d26:	461a      	mov	r2, r3
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	4413      	add	r3, r2
 8002d2c:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, 0x3F | 0x140);
 8002d2e:	88fb      	ldrh	r3, [r7, #6]
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	f240 127f 	movw	r2, #383	@ 0x17f
 8002d36:	2127      	movs	r1, #39	@ 0x27
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f000 fb2f 	bl	800339c <CODEC_IO_Write>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	461a      	mov	r2, r3
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	4413      	add	r3, r2
 8002d46:	60fb      	str	r3, [r7, #12]
 8002d48:	e059      	b.n	8002dfe <wm8994_SetVolume+0x176>
    }
    else if (Volume == 0)
 8002d4a:	797b      	ldrb	r3, [r7, #5]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d109      	bne.n	8002d64 <wm8994_SetVolume+0xdc>
    {
      /* Mute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8002d50:	88fb      	ldrh	r3, [r7, #6]
 8002d52:	2101      	movs	r1, #1
 8002d54:	4618      	mov	r0, r3
 8002d56:	f000 f8bb 	bl	8002ed0 <wm8994_SetMute>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	4413      	add	r3, r2
 8002d60:	60fb      	str	r3, [r7, #12]
 8002d62:	e04c      	b.n	8002dfe <wm8994_SetVolume+0x176>
    }
    else
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8002d64:	88fb      	ldrh	r3, [r7, #6]
 8002d66:	2100      	movs	r1, #0
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f000 f8b1 	bl	8002ed0 <wm8994_SetMute>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	4413      	add	r3, r2
 8002d74:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, convertedvol | 0x140);
 8002d76:	88fb      	ldrh	r3, [r7, #6]
 8002d78:	b2d8      	uxtb	r0, r3
 8002d7a:	7afb      	ldrb	r3, [r7, #11]
 8002d7c:	b21b      	sxth	r3, r3
 8002d7e:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8002d82:	b21b      	sxth	r3, r3
 8002d84:	b29b      	uxth	r3, r3
 8002d86:	461a      	mov	r2, r3
 8002d88:	211c      	movs	r1, #28
 8002d8a:	f000 fb07 	bl	800339c <CODEC_IO_Write>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	461a      	mov	r2, r3
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	4413      	add	r3, r2
 8002d96:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, convertedvol | 0x140);
 8002d98:	88fb      	ldrh	r3, [r7, #6]
 8002d9a:	b2d8      	uxtb	r0, r3
 8002d9c:	7afb      	ldrb	r3, [r7, #11]
 8002d9e:	b21b      	sxth	r3, r3
 8002da0:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8002da4:	b21b      	sxth	r3, r3
 8002da6:	b29b      	uxth	r3, r3
 8002da8:	461a      	mov	r2, r3
 8002daa:	211d      	movs	r1, #29
 8002dac:	f000 faf6 	bl	800339c <CODEC_IO_Write>
 8002db0:	4603      	mov	r3, r0
 8002db2:	461a      	mov	r2, r3
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	4413      	add	r3, r2
 8002db8:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, convertedvol | 0x140);
 8002dba:	88fb      	ldrh	r3, [r7, #6]
 8002dbc:	b2d8      	uxtb	r0, r3
 8002dbe:	7afb      	ldrb	r3, [r7, #11]
 8002dc0:	b21b      	sxth	r3, r3
 8002dc2:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8002dc6:	b21b      	sxth	r3, r3
 8002dc8:	b29b      	uxth	r3, r3
 8002dca:	461a      	mov	r2, r3
 8002dcc:	2126      	movs	r1, #38	@ 0x26
 8002dce:	f000 fae5 	bl	800339c <CODEC_IO_Write>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	461a      	mov	r2, r3
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	4413      	add	r3, r2
 8002dda:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, convertedvol | 0x140);
 8002ddc:	88fb      	ldrh	r3, [r7, #6]
 8002dde:	b2d8      	uxtb	r0, r3
 8002de0:	7afb      	ldrb	r3, [r7, #11]
 8002de2:	b21b      	sxth	r3, r3
 8002de4:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8002de8:	b21b      	sxth	r3, r3
 8002dea:	b29b      	uxth	r3, r3
 8002dec:	461a      	mov	r2, r3
 8002dee:	2127      	movs	r1, #39	@ 0x27
 8002df0:	f000 fad4 	bl	800339c <CODEC_IO_Write>
 8002df4:	4603      	mov	r3, r0
 8002df6:	461a      	mov	r2, r3
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	4413      	add	r3, r2
 8002dfc:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Input volume */
  if (inputEnabled != 0)
 8002dfe:	4b33      	ldr	r3, [pc, #204]	@ (8002ecc <wm8994_SetVolume+0x244>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d059      	beq.n	8002eba <wm8994_SetVolume+0x232>
  {
    convertedvol = VOLUME_IN_CONVERT(Volume);
 8002e06:	797b      	ldrb	r3, [r7, #5]
 8002e08:	2b63      	cmp	r3, #99	@ 0x63
 8002e0a:	d80c      	bhi.n	8002e26 <wm8994_SetVolume+0x19e>
 8002e0c:	797a      	ldrb	r2, [r7, #5]
 8002e0e:	4613      	mov	r3, r2
 8002e10:	011b      	lsls	r3, r3, #4
 8002e12:	1a9b      	subs	r3, r3, r2
 8002e14:	011b      	lsls	r3, r3, #4
 8002e16:	4a2b      	ldr	r2, [pc, #172]	@ (8002ec4 <wm8994_SetVolume+0x23c>)
 8002e18:	fb82 1203 	smull	r1, r2, r2, r3
 8002e1c:	1152      	asrs	r2, r2, #5
 8002e1e:	17db      	asrs	r3, r3, #31
 8002e20:	1ad3      	subs	r3, r2, r3
 8002e22:	b2db      	uxtb	r3, r3
 8002e24:	e000      	b.n	8002e28 <wm8994_SetVolume+0x1a0>
 8002e26:	23ef      	movs	r3, #239	@ 0xef
 8002e28:	72fb      	strb	r3, [r7, #11]

    /* Left AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x400, convertedvol | 0x100);
 8002e2a:	88fb      	ldrh	r3, [r7, #6]
 8002e2c:	b2d8      	uxtb	r0, r3
 8002e2e:	7afb      	ldrb	r3, [r7, #11]
 8002e30:	b21b      	sxth	r3, r3
 8002e32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e36:	b21b      	sxth	r3, r3
 8002e38:	b29b      	uxth	r3, r3
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002e40:	f000 faac 	bl	800339c <CODEC_IO_Write>
 8002e44:	4603      	mov	r3, r0
 8002e46:	461a      	mov	r2, r3
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	4413      	add	r3, r2
 8002e4c:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x401, convertedvol | 0x100);
 8002e4e:	88fb      	ldrh	r3, [r7, #6]
 8002e50:	b2d8      	uxtb	r0, r3
 8002e52:	7afb      	ldrb	r3, [r7, #11]
 8002e54:	b21b      	sxth	r3, r3
 8002e56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e5a:	b21b      	sxth	r3, r3
 8002e5c:	b29b      	uxth	r3, r3
 8002e5e:	461a      	mov	r2, r3
 8002e60:	f240 4101 	movw	r1, #1025	@ 0x401
 8002e64:	f000 fa9a 	bl	800339c <CODEC_IO_Write>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	461a      	mov	r2, r3
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	4413      	add	r3, r2
 8002e70:	60fb      	str	r3, [r7, #12]

    /* Left AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x404, convertedvol | 0x100);
 8002e72:	88fb      	ldrh	r3, [r7, #6]
 8002e74:	b2d8      	uxtb	r0, r3
 8002e76:	7afb      	ldrb	r3, [r7, #11]
 8002e78:	b21b      	sxth	r3, r3
 8002e7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e7e:	b21b      	sxth	r3, r3
 8002e80:	b29b      	uxth	r3, r3
 8002e82:	461a      	mov	r2, r3
 8002e84:	f240 4104 	movw	r1, #1028	@ 0x404
 8002e88:	f000 fa88 	bl	800339c <CODEC_IO_Write>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	461a      	mov	r2, r3
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	4413      	add	r3, r2
 8002e94:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x405, convertedvol | 0x100);
 8002e96:	88fb      	ldrh	r3, [r7, #6]
 8002e98:	b2d8      	uxtb	r0, r3
 8002e9a:	7afb      	ldrb	r3, [r7, #11]
 8002e9c:	b21b      	sxth	r3, r3
 8002e9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ea2:	b21b      	sxth	r3, r3
 8002ea4:	b29b      	uxth	r3, r3
 8002ea6:	461a      	mov	r2, r3
 8002ea8:	f240 4105 	movw	r1, #1029	@ 0x405
 8002eac:	f000 fa76 	bl	800339c <CODEC_IO_Write>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	461a      	mov	r2, r3
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	4413      	add	r3, r2
 8002eb8:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8002eba:	68fb      	ldr	r3, [r7, #12]
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3710      	adds	r7, #16
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}
 8002ec4:	51eb851f 	.word	0x51eb851f
 8002ec8:	200205d0 	.word	0x200205d0
 8002ecc:	200205d4 	.word	0x200205d4

08002ed0 <wm8994_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	6039      	str	r1, [r7, #0]
 8002eda:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8002edc:	2300      	movs	r3, #0
 8002ede:	60fb      	str	r3, [r7, #12]
  
  if (outputEnabled != 0)
 8002ee0:	4b21      	ldr	r3, [pc, #132]	@ (8002f68 <wm8994_SetMute+0x98>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d039      	beq.n	8002f5c <wm8994_SetMute+0x8c>
  {
    /* Set the Mute mode */
    if(Cmd == AUDIO_MUTE_ON)
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d11c      	bne.n	8002f28 <wm8994_SetMute+0x58>
    {
      /* Soft Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 8002eee:	88fb      	ldrh	r3, [r7, #6]
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ef6:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8002efa:	4618      	mov	r0, r3
 8002efc:	f000 fa4e 	bl	800339c <CODEC_IO_Write>
 8002f00:	4603      	mov	r3, r0
 8002f02:	461a      	mov	r2, r3
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	4413      	add	r3, r2
 8002f08:	60fb      	str	r3, [r7, #12]

      /* Soft Mute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 8002f0a:	88fb      	ldrh	r3, [r7, #6]
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f12:	f240 4122 	movw	r1, #1058	@ 0x422
 8002f16:	4618      	mov	r0, r3
 8002f18:	f000 fa40 	bl	800339c <CODEC_IO_Write>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	461a      	mov	r2, r3
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	4413      	add	r3, r2
 8002f24:	60fb      	str	r3, [r7, #12]
 8002f26:	e019      	b.n	8002f5c <wm8994_SetMute+0x8c>
    }
    else /* AUDIO_MUTE_OFF Disable the Mute */
    {
      /* Unmute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8002f28:	88fb      	ldrh	r3, [r7, #6]
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	2210      	movs	r2, #16
 8002f2e:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8002f32:	4618      	mov	r0, r3
 8002f34:	f000 fa32 	bl	800339c <CODEC_IO_Write>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	461a      	mov	r2, r3
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	4413      	add	r3, r2
 8002f40:	60fb      	str	r3, [r7, #12]

      /* Unmute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 8002f42:	88fb      	ldrh	r3, [r7, #6]
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	2210      	movs	r2, #16
 8002f48:	f240 4122 	movw	r1, #1058	@ 0x422
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f000 fa25 	bl	800339c <CODEC_IO_Write>
 8002f52:	4603      	mov	r3, r0
 8002f54:	461a      	mov	r2, r3
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	4413      	add	r3, r2
 8002f5a:	60fb      	str	r3, [r7, #12]
    }
  }
  return counter;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	3710      	adds	r7, #16
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	200205d0 	.word	0x200205d0

08002f6c <wm8994_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b084      	sub	sp, #16
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	4603      	mov	r3, r0
 8002f74:	460a      	mov	r2, r1
 8002f76:	80fb      	strh	r3, [r7, #6]
 8002f78:	4613      	mov	r3, r2
 8002f7a:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8002f80:	797b      	ldrb	r3, [r7, #5]
 8002f82:	2b03      	cmp	r3, #3
 8002f84:	f000 808c 	beq.w	80030a0 <wm8994_SetOutputMode+0x134>
 8002f88:	2b03      	cmp	r3, #3
 8002f8a:	f300 80cb 	bgt.w	8003124 <wm8994_SetOutputMode+0x1b8>
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d002      	beq.n	8002f98 <wm8994_SetOutputMode+0x2c>
 8002f92:	2b02      	cmp	r3, #2
 8002f94:	d042      	beq.n	800301c <wm8994_SetOutputMode+0xb0>
 8002f96:	e0c5      	b.n	8003124 <wm8994_SetOutputMode+0x1b8>
  {
  case OUTPUT_DEVICE_SPEAKER:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    Disable DAC2 (Left), Disable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8002f98:	88fb      	ldrh	r3, [r7, #6]
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	f640 420c 	movw	r2, #3084	@ 0xc0c
 8002fa0:	2105      	movs	r1, #5
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f000 f9fa 	bl	800339c <CODEC_IO_Write>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	461a      	mov	r2, r3
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	4413      	add	r3, r2
 8002fb0:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 8002fb2:	88fb      	ldrh	r3, [r7, #6]
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	f240 6101 	movw	r1, #1537	@ 0x601
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f000 f9ed 	bl	800339c <CODEC_IO_Write>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	4413      	add	r3, r2
 8002fca:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8002fcc:	88fb      	ldrh	r3, [r7, #6]
 8002fce:	b2db      	uxtb	r3, r3
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f240 6102 	movw	r1, #1538	@ 0x602
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f000 f9e0 	bl	800339c <CODEC_IO_Write>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	461a      	mov	r2, r3
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	4413      	add	r3, r2
 8002fe4:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8002fe6:	88fb      	ldrh	r3, [r7, #6]
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	2202      	movs	r2, #2
 8002fec:	f240 6104 	movw	r1, #1540	@ 0x604
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f000 f9d3 	bl	800339c <CODEC_IO_Write>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	461a      	mov	r2, r3
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	4413      	add	r3, r2
 8002ffe:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8003000:	88fb      	ldrh	r3, [r7, #6]
 8003002:	b2db      	uxtb	r3, r3
 8003004:	2202      	movs	r2, #2
 8003006:	f240 6105 	movw	r1, #1541	@ 0x605
 800300a:	4618      	mov	r0, r3
 800300c:	f000 f9c6 	bl	800339c <CODEC_IO_Write>
 8003010:	4603      	mov	r3, r0
 8003012:	461a      	mov	r2, r3
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	4413      	add	r3, r2
 8003018:	60fb      	str	r3, [r7, #12]
    break;
 800301a:	e0c5      	b.n	80031a8 <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 800301c:	88fb      	ldrh	r3, [r7, #6]
 800301e:	b2db      	uxtb	r3, r3
 8003020:	f240 3203 	movw	r2, #771	@ 0x303
 8003024:	2105      	movs	r1, #5
 8003026:	4618      	mov	r0, r3
 8003028:	f000 f9b8 	bl	800339c <CODEC_IO_Write>
 800302c:	4603      	mov	r3, r0
 800302e:	461a      	mov	r2, r3
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	4413      	add	r3, r2
 8003034:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8003036:	88fb      	ldrh	r3, [r7, #6]
 8003038:	b2db      	uxtb	r3, r3
 800303a:	2201      	movs	r2, #1
 800303c:	f240 6101 	movw	r1, #1537	@ 0x601
 8003040:	4618      	mov	r0, r3
 8003042:	f000 f9ab 	bl	800339c <CODEC_IO_Write>
 8003046:	4603      	mov	r3, r0
 8003048:	461a      	mov	r2, r3
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	4413      	add	r3, r2
 800304e:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003050:	88fb      	ldrh	r3, [r7, #6]
 8003052:	b2db      	uxtb	r3, r3
 8003054:	2201      	movs	r2, #1
 8003056:	f240 6102 	movw	r1, #1538	@ 0x602
 800305a:	4618      	mov	r0, r3
 800305c:	f000 f99e 	bl	800339c <CODEC_IO_Write>
 8003060:	4603      	mov	r3, r0
 8003062:	461a      	mov	r2, r3
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	4413      	add	r3, r2
 8003068:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 800306a:	88fb      	ldrh	r3, [r7, #6]
 800306c:	b2db      	uxtb	r3, r3
 800306e:	2200      	movs	r2, #0
 8003070:	f240 6104 	movw	r1, #1540	@ 0x604
 8003074:	4618      	mov	r0, r3
 8003076:	f000 f991 	bl	800339c <CODEC_IO_Write>
 800307a:	4603      	mov	r3, r0
 800307c:	461a      	mov	r2, r3
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	4413      	add	r3, r2
 8003082:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8003084:	88fb      	ldrh	r3, [r7, #6]
 8003086:	b2db      	uxtb	r3, r3
 8003088:	2200      	movs	r2, #0
 800308a:	f240 6105 	movw	r1, #1541	@ 0x605
 800308e:	4618      	mov	r0, r3
 8003090:	f000 f984 	bl	800339c <CODEC_IO_Write>
 8003094:	4603      	mov	r3, r0
 8003096:	461a      	mov	r2, r3
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	4413      	add	r3, r2
 800309c:	60fb      	str	r3, [r7, #12]
    break;
 800309e:	e083      	b.n	80031a8 <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_BOTH:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    also Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 80030a0:	88fb      	ldrh	r3, [r7, #6]
 80030a2:	b2db      	uxtb	r3, r3
 80030a4:	f640 720f 	movw	r2, #3855	@ 0xf0f
 80030a8:	2105      	movs	r1, #5
 80030aa:	4618      	mov	r0, r3
 80030ac:	f000 f976 	bl	800339c <CODEC_IO_Write>
 80030b0:	4603      	mov	r3, r0
 80030b2:	461a      	mov	r2, r3
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	4413      	add	r3, r2
 80030b8:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80030ba:	88fb      	ldrh	r3, [r7, #6]
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	2201      	movs	r2, #1
 80030c0:	f240 6101 	movw	r1, #1537	@ 0x601
 80030c4:	4618      	mov	r0, r3
 80030c6:	f000 f969 	bl	800339c <CODEC_IO_Write>
 80030ca:	4603      	mov	r3, r0
 80030cc:	461a      	mov	r2, r3
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	4413      	add	r3, r2
 80030d2:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80030d4:	88fb      	ldrh	r3, [r7, #6]
 80030d6:	b2db      	uxtb	r3, r3
 80030d8:	2201      	movs	r2, #1
 80030da:	f240 6102 	movw	r1, #1538	@ 0x602
 80030de:	4618      	mov	r0, r3
 80030e0:	f000 f95c 	bl	800339c <CODEC_IO_Write>
 80030e4:	4603      	mov	r3, r0
 80030e6:	461a      	mov	r2, r3
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	4413      	add	r3, r2
 80030ec:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 80030ee:	88fb      	ldrh	r3, [r7, #6]
 80030f0:	b2db      	uxtb	r3, r3
 80030f2:	2202      	movs	r2, #2
 80030f4:	f240 6104 	movw	r1, #1540	@ 0x604
 80030f8:	4618      	mov	r0, r3
 80030fa:	f000 f94f 	bl	800339c <CODEC_IO_Write>
 80030fe:	4603      	mov	r3, r0
 8003100:	461a      	mov	r2, r3
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	4413      	add	r3, r2
 8003106:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8003108:	88fb      	ldrh	r3, [r7, #6]
 800310a:	b2db      	uxtb	r3, r3
 800310c:	2202      	movs	r2, #2
 800310e:	f240 6105 	movw	r1, #1541	@ 0x605
 8003112:	4618      	mov	r0, r3
 8003114:	f000 f942 	bl	800339c <CODEC_IO_Write>
 8003118:	4603      	mov	r3, r0
 800311a:	461a      	mov	r2, r3
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	4413      	add	r3, r2
 8003120:	60fb      	str	r3, [r7, #12]
    break;
 8003122:	e041      	b.n	80031a8 <wm8994_SetOutputMode+0x23c>
    
  default:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8003124:	88fb      	ldrh	r3, [r7, #6]
 8003126:	b2db      	uxtb	r3, r3
 8003128:	f240 3203 	movw	r2, #771	@ 0x303
 800312c:	2105      	movs	r1, #5
 800312e:	4618      	mov	r0, r3
 8003130:	f000 f934 	bl	800339c <CODEC_IO_Write>
 8003134:	4603      	mov	r3, r0
 8003136:	461a      	mov	r2, r3
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	4413      	add	r3, r2
 800313c:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800313e:	88fb      	ldrh	r3, [r7, #6]
 8003140:	b2db      	uxtb	r3, r3
 8003142:	2201      	movs	r2, #1
 8003144:	f240 6101 	movw	r1, #1537	@ 0x601
 8003148:	4618      	mov	r0, r3
 800314a:	f000 f927 	bl	800339c <CODEC_IO_Write>
 800314e:	4603      	mov	r3, r0
 8003150:	461a      	mov	r2, r3
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	4413      	add	r3, r2
 8003156:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003158:	88fb      	ldrh	r3, [r7, #6]
 800315a:	b2db      	uxtb	r3, r3
 800315c:	2201      	movs	r2, #1
 800315e:	f240 6102 	movw	r1, #1538	@ 0x602
 8003162:	4618      	mov	r0, r3
 8003164:	f000 f91a 	bl	800339c <CODEC_IO_Write>
 8003168:	4603      	mov	r3, r0
 800316a:	461a      	mov	r2, r3
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	4413      	add	r3, r2
 8003170:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8003172:	88fb      	ldrh	r3, [r7, #6]
 8003174:	b2db      	uxtb	r3, r3
 8003176:	2200      	movs	r2, #0
 8003178:	f240 6104 	movw	r1, #1540	@ 0x604
 800317c:	4618      	mov	r0, r3
 800317e:	f000 f90d 	bl	800339c <CODEC_IO_Write>
 8003182:	4603      	mov	r3, r0
 8003184:	461a      	mov	r2, r3
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	4413      	add	r3, r2
 800318a:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 800318c:	88fb      	ldrh	r3, [r7, #6]
 800318e:	b2db      	uxtb	r3, r3
 8003190:	2200      	movs	r2, #0
 8003192:	f240 6105 	movw	r1, #1541	@ 0x605
 8003196:	4618      	mov	r0, r3
 8003198:	f000 f900 	bl	800339c <CODEC_IO_Write>
 800319c:	4603      	mov	r3, r0
 800319e:	461a      	mov	r2, r3
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	4413      	add	r3, r2
 80031a4:	60fb      	str	r3, [r7, #12]
    break;    
 80031a6:	bf00      	nop
  }  
  return counter;
 80031a8:	68fb      	ldr	r3, [r7, #12]
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3710      	adds	r7, #16
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}
	...

080031b4 <wm8994_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	4603      	mov	r3, r0
 80031bc:	6039      	str	r1, [r7, #0]
 80031be:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80031c0:	2300      	movs	r3, #0
 80031c2:	60fb      	str	r3, [r7, #12]
 
  /*  Clock Configurations */
  switch (AudioFreq)
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	4a64      	ldr	r2, [pc, #400]	@ (8003358 <wm8994_SetFrequency+0x1a4>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d079      	beq.n	80032c0 <wm8994_SetFrequency+0x10c>
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	4a62      	ldr	r2, [pc, #392]	@ (8003358 <wm8994_SetFrequency+0x1a4>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	f200 80ad 	bhi.w	8003330 <wm8994_SetFrequency+0x17c>
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80031dc:	4293      	cmp	r3, r2
 80031de:	d061      	beq.n	80032a4 <wm8994_SetFrequency+0xf0>
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80031e6:	4293      	cmp	r3, r2
 80031e8:	f200 80a2 	bhi.w	8003330 <wm8994_SetFrequency+0x17c>
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80031f2:	4293      	cmp	r3, r2
 80031f4:	f000 808e 	beq.w	8003314 <wm8994_SetFrequency+0x160>
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80031fe:	4293      	cmp	r3, r2
 8003200:	f200 8096 	bhi.w	8003330 <wm8994_SetFrequency+0x17c>
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 800320a:	d03d      	beq.n	8003288 <wm8994_SetFrequency+0xd4>
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8003212:	f200 808d 	bhi.w	8003330 <wm8994_SetFrequency+0x17c>
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	f245 6222 	movw	r2, #22050	@ 0x5622
 800321c:	4293      	cmp	r3, r2
 800321e:	d06b      	beq.n	80032f8 <wm8994_SetFrequency+0x144>
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	f245 6222 	movw	r2, #22050	@ 0x5622
 8003226:	4293      	cmp	r3, r2
 8003228:	f200 8082 	bhi.w	8003330 <wm8994_SetFrequency+0x17c>
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8003232:	d01b      	beq.n	800326c <wm8994_SetFrequency+0xb8>
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800323a:	d879      	bhi.n	8003330 <wm8994_SetFrequency+0x17c>
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8003242:	d005      	beq.n	8003250 <wm8994_SetFrequency+0x9c>
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	f642 3211 	movw	r2, #11025	@ 0x2b11
 800324a:	4293      	cmp	r3, r2
 800324c:	d046      	beq.n	80032dc <wm8994_SetFrequency+0x128>
 800324e:	e06f      	b.n	8003330 <wm8994_SetFrequency+0x17c>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 8003250:	88fb      	ldrh	r3, [r7, #6]
 8003252:	b2db      	uxtb	r3, r3
 8003254:	2203      	movs	r2, #3
 8003256:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800325a:	4618      	mov	r0, r3
 800325c:	f000 f89e 	bl	800339c <CODEC_IO_Write>
 8003260:	4603      	mov	r3, r0
 8003262:	461a      	mov	r2, r3
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	4413      	add	r3, r2
 8003268:	60fb      	str	r3, [r7, #12]
    break;
 800326a:	e06f      	b.n	800334c <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 800326c:	88fb      	ldrh	r3, [r7, #6]
 800326e:	b2db      	uxtb	r3, r3
 8003270:	2233      	movs	r2, #51	@ 0x33
 8003272:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003276:	4618      	mov	r0, r3
 8003278:	f000 f890 	bl	800339c <CODEC_IO_Write>
 800327c:	4603      	mov	r3, r0
 800327e:	461a      	mov	r2, r3
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	4413      	add	r3, r2
 8003284:	60fb      	str	r3, [r7, #12]
    break;
 8003286:	e061      	b.n	800334c <wm8994_SetFrequency+0x198>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 8003288:	88fb      	ldrh	r3, [r7, #6]
 800328a:	b2db      	uxtb	r3, r3
 800328c:	2263      	movs	r2, #99	@ 0x63
 800328e:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003292:	4618      	mov	r0, r3
 8003294:	f000 f882 	bl	800339c <CODEC_IO_Write>
 8003298:	4603      	mov	r3, r0
 800329a:	461a      	mov	r2, r3
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	4413      	add	r3, r2
 80032a0:	60fb      	str	r3, [r7, #12]
    break;
 80032a2:	e053      	b.n	800334c <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80032a4:	88fb      	ldrh	r3, [r7, #6]
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	2283      	movs	r2, #131	@ 0x83
 80032aa:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80032ae:	4618      	mov	r0, r3
 80032b0:	f000 f874 	bl	800339c <CODEC_IO_Write>
 80032b4:	4603      	mov	r3, r0
 80032b6:	461a      	mov	r2, r3
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	4413      	add	r3, r2
 80032bc:	60fb      	str	r3, [r7, #12]
    break;
 80032be:	e045      	b.n	800334c <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 80032c0:	88fb      	ldrh	r3, [r7, #6]
 80032c2:	b2db      	uxtb	r3, r3
 80032c4:	22a3      	movs	r2, #163	@ 0xa3
 80032c6:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80032ca:	4618      	mov	r0, r3
 80032cc:	f000 f866 	bl	800339c <CODEC_IO_Write>
 80032d0:	4603      	mov	r3, r0
 80032d2:	461a      	mov	r2, r3
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	4413      	add	r3, r2
 80032d8:	60fb      	str	r3, [r7, #12]
    break;
 80032da:	e037      	b.n	800334c <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 80032dc:	88fb      	ldrh	r3, [r7, #6]
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	2213      	movs	r2, #19
 80032e2:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80032e6:	4618      	mov	r0, r3
 80032e8:	f000 f858 	bl	800339c <CODEC_IO_Write>
 80032ec:	4603      	mov	r3, r0
 80032ee:	461a      	mov	r2, r3
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	4413      	add	r3, r2
 80032f4:	60fb      	str	r3, [r7, #12]
    break;
 80032f6:	e029      	b.n	800334c <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 80032f8:	88fb      	ldrh	r3, [r7, #6]
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	2243      	movs	r2, #67	@ 0x43
 80032fe:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003302:	4618      	mov	r0, r3
 8003304:	f000 f84a 	bl	800339c <CODEC_IO_Write>
 8003308:	4603      	mov	r3, r0
 800330a:	461a      	mov	r2, r3
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	4413      	add	r3, r2
 8003310:	60fb      	str	r3, [r7, #12]
    break;
 8003312:	e01b      	b.n	800334c <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8003314:	88fb      	ldrh	r3, [r7, #6]
 8003316:	b2db      	uxtb	r3, r3
 8003318:	2273      	movs	r2, #115	@ 0x73
 800331a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800331e:	4618      	mov	r0, r3
 8003320:	f000 f83c 	bl	800339c <CODEC_IO_Write>
 8003324:	4603      	mov	r3, r0
 8003326:	461a      	mov	r2, r3
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	4413      	add	r3, r2
 800332c:	60fb      	str	r3, [r7, #12]
    break; 
 800332e:	e00d      	b.n	800334c <wm8994_SetFrequency+0x198>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8003330:	88fb      	ldrh	r3, [r7, #6]
 8003332:	b2db      	uxtb	r3, r3
 8003334:	2283      	movs	r2, #131	@ 0x83
 8003336:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800333a:	4618      	mov	r0, r3
 800333c:	f000 f82e 	bl	800339c <CODEC_IO_Write>
 8003340:	4603      	mov	r3, r0
 8003342:	461a      	mov	r2, r3
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	4413      	add	r3, r2
 8003348:	60fb      	str	r3, [r7, #12]
    break; 
 800334a:	bf00      	nop
  }
  return counter;
 800334c:	68fb      	ldr	r3, [r7, #12]
}
 800334e:	4618      	mov	r0, r3
 8003350:	3710      	adds	r7, #16
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
 8003356:	bf00      	nop
 8003358:	00017700 	.word	0x00017700

0800335c <wm8994_Reset>:
  * @brief Resets wm8994 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Reset(uint16_t DeviceAddr)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b084      	sub	sp, #16
 8003360:	af00      	add	r7, sp, #0
 8003362:	4603      	mov	r3, r0
 8003364:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8003366:	2300      	movs	r3, #0
 8003368:	60fb      	str	r3, [r7, #12]
  
  /* Reset Codec by writing in 0x0000 address register */
  counter = CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 800336a:	88fb      	ldrh	r3, [r7, #6]
 800336c:	b2db      	uxtb	r3, r3
 800336e:	2200      	movs	r2, #0
 8003370:	2100      	movs	r1, #0
 8003372:	4618      	mov	r0, r3
 8003374:	f000 f812 	bl	800339c <CODEC_IO_Write>
 8003378:	4603      	mov	r3, r0
 800337a:	60fb      	str	r3, [r7, #12]
  outputEnabled = 0;
 800337c:	4b05      	ldr	r3, [pc, #20]	@ (8003394 <wm8994_Reset+0x38>)
 800337e:	2200      	movs	r2, #0
 8003380:	601a      	str	r2, [r3, #0]
  inputEnabled=0;
 8003382:	4b05      	ldr	r3, [pc, #20]	@ (8003398 <wm8994_Reset+0x3c>)
 8003384:	2200      	movs	r2, #0
 8003386:	601a      	str	r2, [r3, #0]

  return counter;
 8003388:	68fb      	ldr	r3, [r7, #12]
}
 800338a:	4618      	mov	r0, r3
 800338c:	3710      	adds	r7, #16
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	200205d0 	.word	0x200205d0
 8003398:	200205d4 	.word	0x200205d4

0800339c <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b084      	sub	sp, #16
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	4603      	mov	r3, r0
 80033a4:	71fb      	strb	r3, [r7, #7]
 80033a6:	460b      	mov	r3, r1
 80033a8:	80bb      	strh	r3, [r7, #4]
 80033aa:	4613      	mov	r3, r2
 80033ac:	807b      	strh	r3, [r7, #2]
  uint32_t result = 0;
 80033ae:	2300      	movs	r3, #0
 80033b0:	60fb      	str	r3, [r7, #12]
  
 AUDIO_IO_Write(Addr, Reg, Value);
 80033b2:	887a      	ldrh	r2, [r7, #2]
 80033b4:	88b9      	ldrh	r1, [r7, #4]
 80033b6:	79fb      	ldrb	r3, [r7, #7]
 80033b8:	4618      	mov	r0, r3
 80033ba:	f000 f989 	bl	80036d0 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	b2db      	uxtb	r3, r3
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	3710      	adds	r7, #16
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
	...

080033cc <BSP_PB_GetState>:
  *       are mapped on the same push button named "User"
  *       on the board serigraphy.
  * @retval The Button GPIO pin value
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b082      	sub	sp, #8
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	4603      	mov	r3, r0
 80033d4:	71fb      	strb	r3, [r7, #7]
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 80033d6:	79fb      	ldrb	r3, [r7, #7]
 80033d8:	4a07      	ldr	r2, [pc, #28]	@ (80033f8 <BSP_PB_GetState+0x2c>)
 80033da:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80033de:	79fb      	ldrb	r3, [r7, #7]
 80033e0:	4906      	ldr	r1, [pc, #24]	@ (80033fc <BSP_PB_GetState+0x30>)
 80033e2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80033e6:	4619      	mov	r1, r3
 80033e8:	4610      	mov	r0, r2
 80033ea:	f001 ff3d 	bl	8005268 <HAL_GPIO_ReadPin>
 80033ee:	4603      	mov	r3, r0
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3708      	adds	r7, #8
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	20000038 	.word	0x20000038
 80033fc:	0800b2c8 	.word	0x0800b2c8

08003400 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b08c      	sub	sp, #48	@ 0x30
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	4a51      	ldr	r2, [pc, #324]	@ (8003550 <I2Cx_MspInit+0x150>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d14d      	bne.n	80034ac <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8003410:	4b50      	ldr	r3, [pc, #320]	@ (8003554 <I2Cx_MspInit+0x154>)
 8003412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003414:	4a4f      	ldr	r2, [pc, #316]	@ (8003554 <I2Cx_MspInit+0x154>)
 8003416:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800341a:	6313      	str	r3, [r2, #48]	@ 0x30
 800341c:	4b4d      	ldr	r3, [pc, #308]	@ (8003554 <I2Cx_MspInit+0x154>)
 800341e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003420:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003424:	61bb      	str	r3, [r7, #24]
 8003426:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8003428:	2380      	movs	r3, #128	@ 0x80
 800342a:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800342c:	2312      	movs	r3, #18
 800342e:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8003430:	2300      	movs	r3, #0
 8003432:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8003434:	2302      	movs	r3, #2
 8003436:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8003438:	2304      	movs	r3, #4
 800343a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800343c:	f107 031c 	add.w	r3, r7, #28
 8003440:	4619      	mov	r1, r3
 8003442:	4845      	ldr	r0, [pc, #276]	@ (8003558 <I2Cx_MspInit+0x158>)
 8003444:	f001 fc58 	bl	8004cf8 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8003448:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800344c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800344e:	f107 031c 	add.w	r3, r7, #28
 8003452:	4619      	mov	r1, r3
 8003454:	4840      	ldr	r0, [pc, #256]	@ (8003558 <I2Cx_MspInit+0x158>)
 8003456:	f001 fc4f 	bl	8004cf8 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 800345a:	4b3e      	ldr	r3, [pc, #248]	@ (8003554 <I2Cx_MspInit+0x154>)
 800345c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800345e:	4a3d      	ldr	r2, [pc, #244]	@ (8003554 <I2Cx_MspInit+0x154>)
 8003460:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003464:	6413      	str	r3, [r2, #64]	@ 0x40
 8003466:	4b3b      	ldr	r3, [pc, #236]	@ (8003554 <I2Cx_MspInit+0x154>)
 8003468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800346a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800346e:	617b      	str	r3, [r7, #20]
 8003470:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8003472:	4b38      	ldr	r3, [pc, #224]	@ (8003554 <I2Cx_MspInit+0x154>)
 8003474:	6a1b      	ldr	r3, [r3, #32]
 8003476:	4a37      	ldr	r2, [pc, #220]	@ (8003554 <I2Cx_MspInit+0x154>)
 8003478:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800347c:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 800347e:	4b35      	ldr	r3, [pc, #212]	@ (8003554 <I2Cx_MspInit+0x154>)
 8003480:	6a1b      	ldr	r3, [r3, #32]
 8003482:	4a34      	ldr	r2, [pc, #208]	@ (8003554 <I2Cx_MspInit+0x154>)
 8003484:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003488:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 800348a:	2200      	movs	r2, #0
 800348c:	210f      	movs	r1, #15
 800348e:	2048      	movs	r0, #72	@ 0x48
 8003490:	f000 ffb5 	bl	80043fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8003494:	2048      	movs	r0, #72	@ 0x48
 8003496:	f000 ffce 	bl	8004436 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 800349a:	2200      	movs	r2, #0
 800349c:	210f      	movs	r1, #15
 800349e:	2049      	movs	r0, #73	@ 0x49
 80034a0:	f000 ffad 	bl	80043fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 80034a4:	2049      	movs	r0, #73	@ 0x49
 80034a6:	f000 ffc6 	bl	8004436 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 80034aa:	e04d      	b.n	8003548 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80034ac:	4b29      	ldr	r3, [pc, #164]	@ (8003554 <I2Cx_MspInit+0x154>)
 80034ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034b0:	4a28      	ldr	r2, [pc, #160]	@ (8003554 <I2Cx_MspInit+0x154>)
 80034b2:	f043 0302 	orr.w	r3, r3, #2
 80034b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80034b8:	4b26      	ldr	r3, [pc, #152]	@ (8003554 <I2Cx_MspInit+0x154>)
 80034ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034bc:	f003 0302 	and.w	r3, r3, #2
 80034c0:	613b      	str	r3, [r7, #16]
 80034c2:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 80034c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80034c8:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80034ca:	2312      	movs	r3, #18
 80034cc:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 80034ce:	2300      	movs	r3, #0
 80034d0:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80034d2:	2302      	movs	r3, #2
 80034d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 80034d6:	2304      	movs	r3, #4
 80034d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80034da:	f107 031c 	add.w	r3, r7, #28
 80034de:	4619      	mov	r1, r3
 80034e0:	481e      	ldr	r0, [pc, #120]	@ (800355c <I2Cx_MspInit+0x15c>)
 80034e2:	f001 fc09 	bl	8004cf8 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 80034e6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80034ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80034ec:	f107 031c 	add.w	r3, r7, #28
 80034f0:	4619      	mov	r1, r3
 80034f2:	481a      	ldr	r0, [pc, #104]	@ (800355c <I2Cx_MspInit+0x15c>)
 80034f4:	f001 fc00 	bl	8004cf8 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 80034f8:	4b16      	ldr	r3, [pc, #88]	@ (8003554 <I2Cx_MspInit+0x154>)
 80034fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034fc:	4a15      	ldr	r2, [pc, #84]	@ (8003554 <I2Cx_MspInit+0x154>)
 80034fe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003502:	6413      	str	r3, [r2, #64]	@ 0x40
 8003504:	4b13      	ldr	r3, [pc, #76]	@ (8003554 <I2Cx_MspInit+0x154>)
 8003506:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003508:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800350c:	60fb      	str	r3, [r7, #12]
 800350e:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8003510:	4b10      	ldr	r3, [pc, #64]	@ (8003554 <I2Cx_MspInit+0x154>)
 8003512:	6a1b      	ldr	r3, [r3, #32]
 8003514:	4a0f      	ldr	r2, [pc, #60]	@ (8003554 <I2Cx_MspInit+0x154>)
 8003516:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800351a:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 800351c:	4b0d      	ldr	r3, [pc, #52]	@ (8003554 <I2Cx_MspInit+0x154>)
 800351e:	6a1b      	ldr	r3, [r3, #32]
 8003520:	4a0c      	ldr	r2, [pc, #48]	@ (8003554 <I2Cx_MspInit+0x154>)
 8003522:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003526:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8003528:	2200      	movs	r2, #0
 800352a:	210f      	movs	r1, #15
 800352c:	201f      	movs	r0, #31
 800352e:	f000 ff66 	bl	80043fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8003532:	201f      	movs	r0, #31
 8003534:	f000 ff7f 	bl	8004436 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8003538:	2200      	movs	r2, #0
 800353a:	210f      	movs	r1, #15
 800353c:	2020      	movs	r0, #32
 800353e:	f000 ff5e 	bl	80043fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8003542:	2020      	movs	r0, #32
 8003544:	f000 ff77 	bl	8004436 <HAL_NVIC_EnableIRQ>
}
 8003548:	bf00      	nop
 800354a:	3730      	adds	r7, #48	@ 0x30
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	200205d8 	.word	0x200205d8
 8003554:	40023800 	.word	0x40023800
 8003558:	40021c00 	.word	0x40021c00
 800355c:	40020400 	.word	0x40020400

08003560 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b082      	sub	sp, #8
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	f002 f9bb 	bl	80058e4 <HAL_I2C_GetState>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d125      	bne.n	80035c0 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	4a14      	ldr	r2, [pc, #80]	@ (80035c8 <I2Cx_Init+0x68>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d103      	bne.n	8003584 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	4a13      	ldr	r2, [pc, #76]	@ (80035cc <I2Cx_Init+0x6c>)
 8003580:	601a      	str	r2, [r3, #0]
 8003582:	e002      	b.n	800358a <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	4a12      	ldr	r2, [pc, #72]	@ (80035d0 <I2Cx_Init+0x70>)
 8003588:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	4a11      	ldr	r2, [pc, #68]	@ (80035d4 <I2Cx_Init+0x74>)
 800358e:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2200      	movs	r2, #0
 8003594:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2201      	movs	r2, #1
 800359a:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2200      	movs	r2, #0
 80035a0:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2200      	movs	r2, #0
 80035a6:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2200      	movs	r2, #0
 80035ac:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2200      	movs	r2, #0
 80035b2:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f7ff ff23 	bl	8003400 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f001 fe84 	bl	80052c8 <HAL_I2C_Init>
  }
}
 80035c0:	bf00      	nop
 80035c2:	3708      	adds	r7, #8
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}
 80035c8:	200205d8 	.word	0x200205d8
 80035cc:	40005c00 	.word	0x40005c00
 80035d0:	40005400 	.word	0x40005400
 80035d4:	40912732 	.word	0x40912732

080035d8 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b08a      	sub	sp, #40	@ 0x28
 80035dc:	af04      	add	r7, sp, #16
 80035de:	60f8      	str	r0, [r7, #12]
 80035e0:	4608      	mov	r0, r1
 80035e2:	4611      	mov	r1, r2
 80035e4:	461a      	mov	r2, r3
 80035e6:	4603      	mov	r3, r0
 80035e8:	72fb      	strb	r3, [r7, #11]
 80035ea:	460b      	mov	r3, r1
 80035ec:	813b      	strh	r3, [r7, #8]
 80035ee:	4613      	mov	r3, r2
 80035f0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80035f2:	2300      	movs	r3, #0
 80035f4:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80035f6:	7afb      	ldrb	r3, [r7, #11]
 80035f8:	b299      	uxth	r1, r3
 80035fa:	88f8      	ldrh	r0, [r7, #6]
 80035fc:	893a      	ldrh	r2, [r7, #8]
 80035fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003602:	9302      	str	r3, [sp, #8]
 8003604:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003606:	9301      	str	r3, [sp, #4]
 8003608:	6a3b      	ldr	r3, [r7, #32]
 800360a:	9300      	str	r3, [sp, #0]
 800360c:	4603      	mov	r3, r0
 800360e:	68f8      	ldr	r0, [r7, #12]
 8003610:	f002 f84e 	bl	80056b0 <HAL_I2C_Mem_Read>
 8003614:	4603      	mov	r3, r0
 8003616:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8003618:	7dfb      	ldrb	r3, [r7, #23]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d004      	beq.n	8003628 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 800361e:	7afb      	ldrb	r3, [r7, #11]
 8003620:	4619      	mov	r1, r3
 8003622:	68f8      	ldr	r0, [r7, #12]
 8003624:	f000 f832 	bl	800368c <I2Cx_Error>
  }
  return status;    
 8003628:	7dfb      	ldrb	r3, [r7, #23]
}
 800362a:	4618      	mov	r0, r3
 800362c:	3718      	adds	r7, #24
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}

08003632 <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8003632:	b580      	push	{r7, lr}
 8003634:	b08a      	sub	sp, #40	@ 0x28
 8003636:	af04      	add	r7, sp, #16
 8003638:	60f8      	str	r0, [r7, #12]
 800363a:	4608      	mov	r0, r1
 800363c:	4611      	mov	r1, r2
 800363e:	461a      	mov	r2, r3
 8003640:	4603      	mov	r3, r0
 8003642:	72fb      	strb	r3, [r7, #11]
 8003644:	460b      	mov	r3, r1
 8003646:	813b      	strh	r3, [r7, #8]
 8003648:	4613      	mov	r3, r2
 800364a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800364c:	2300      	movs	r3, #0
 800364e:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8003650:	7afb      	ldrb	r3, [r7, #11]
 8003652:	b299      	uxth	r1, r3
 8003654:	88f8      	ldrh	r0, [r7, #6]
 8003656:	893a      	ldrh	r2, [r7, #8]
 8003658:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800365c:	9302      	str	r3, [sp, #8]
 800365e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003660:	9301      	str	r3, [sp, #4]
 8003662:	6a3b      	ldr	r3, [r7, #32]
 8003664:	9300      	str	r3, [sp, #0]
 8003666:	4603      	mov	r3, r0
 8003668:	68f8      	ldr	r0, [r7, #12]
 800366a:	f001 ff0d 	bl	8005488 <HAL_I2C_Mem_Write>
 800366e:	4603      	mov	r3, r0
 8003670:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8003672:	7dfb      	ldrb	r3, [r7, #23]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d004      	beq.n	8003682 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8003678:	7afb      	ldrb	r3, [r7, #11]
 800367a:	4619      	mov	r1, r3
 800367c:	68f8      	ldr	r0, [r7, #12]
 800367e:	f000 f805 	bl	800368c <I2Cx_Error>
  }
  return status;
 8003682:	7dfb      	ldrb	r3, [r7, #23]
}
 8003684:	4618      	mov	r0, r3
 8003686:	3718      	adds	r7, #24
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}

0800368c <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b082      	sub	sp, #8
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	460b      	mov	r3, r1
 8003696:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	f001 feb1 	bl	8005400 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	f7ff ff5e 	bl	8003560 <I2Cx_Init>
}
 80036a4:	bf00      	nop
 80036a6:	3708      	adds	r7, #8
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}

080036ac <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void) 
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 80036b0:	4802      	ldr	r0, [pc, #8]	@ (80036bc <AUDIO_IO_Init+0x10>)
 80036b2:	f7ff ff55 	bl	8003560 <I2Cx_Init>
}
 80036b6:	bf00      	nop
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	200205d8 	.word	0x200205d8

080036c0 <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)
{
 80036c0:	b480      	push	{r7}
 80036c2:	af00      	add	r7, sp, #0
}
 80036c4:	bf00      	nop
 80036c6:	46bd      	mov	sp, r7
 80036c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036cc:	4770      	bx	lr
	...

080036d0 <AUDIO_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b086      	sub	sp, #24
 80036d4:	af02      	add	r7, sp, #8
 80036d6:	4603      	mov	r3, r0
 80036d8:	71fb      	strb	r3, [r7, #7]
 80036da:	460b      	mov	r3, r1
 80036dc:	80bb      	strh	r3, [r7, #4]
 80036de:	4613      	mov	r3, r2
 80036e0:	807b      	strh	r3, [r7, #2]
  uint16_t tmp = Value;
 80036e2:	887b      	ldrh	r3, [r7, #2]
 80036e4:	81fb      	strh	r3, [r7, #14]
  
  Value = ((uint16_t)(tmp >> 8) & 0x00FF);
 80036e6:	89fb      	ldrh	r3, [r7, #14]
 80036e8:	0a1b      	lsrs	r3, r3, #8
 80036ea:	b29b      	uxth	r3, r3
 80036ec:	807b      	strh	r3, [r7, #2]
  
  Value |= ((uint16_t)(tmp << 8)& 0xFF00);
 80036ee:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80036f2:	021b      	lsls	r3, r3, #8
 80036f4:	b21a      	sxth	r2, r3
 80036f6:	887b      	ldrh	r3, [r7, #2]
 80036f8:	b21b      	sxth	r3, r3
 80036fa:	4313      	orrs	r3, r2
 80036fc:	b21b      	sxth	r3, r3
 80036fe:	b29b      	uxth	r3, r3
 8003700:	807b      	strh	r3, [r7, #2]
  
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT,(uint8_t*)&Value, 2);
 8003702:	88ba      	ldrh	r2, [r7, #4]
 8003704:	79f9      	ldrb	r1, [r7, #7]
 8003706:	2302      	movs	r3, #2
 8003708:	9301      	str	r3, [sp, #4]
 800370a:	1cbb      	adds	r3, r7, #2
 800370c:	9300      	str	r3, [sp, #0]
 800370e:	2302      	movs	r3, #2
 8003710:	4803      	ldr	r0, [pc, #12]	@ (8003720 <AUDIO_IO_Write+0x50>)
 8003712:	f7ff ff8e 	bl	8003632 <I2Cx_WriteMultiple>
}
 8003716:	bf00      	nop
 8003718:	3710      	adds	r7, #16
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	200205d8 	.word	0x200205d8

08003724 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint16_t AUDIO_IO_Read(uint8_t Addr, uint16_t Reg)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b086      	sub	sp, #24
 8003728:	af02      	add	r7, sp, #8
 800372a:	4603      	mov	r3, r0
 800372c:	460a      	mov	r2, r1
 800372e:	71fb      	strb	r3, [r7, #7]
 8003730:	4613      	mov	r3, r2
 8003732:	80bb      	strh	r3, [r7, #4]
  uint16_t read_value = 0, tmp = 0;
 8003734:	2300      	movs	r3, #0
 8003736:	81bb      	strh	r3, [r7, #12]
 8003738:	2300      	movs	r3, #0
 800373a:	81fb      	strh	r3, [r7, #14]
  
  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&read_value, 2);
 800373c:	88ba      	ldrh	r2, [r7, #4]
 800373e:	79f9      	ldrb	r1, [r7, #7]
 8003740:	2302      	movs	r3, #2
 8003742:	9301      	str	r3, [sp, #4]
 8003744:	f107 030c 	add.w	r3, r7, #12
 8003748:	9300      	str	r3, [sp, #0]
 800374a:	2302      	movs	r3, #2
 800374c:	480a      	ldr	r0, [pc, #40]	@ (8003778 <AUDIO_IO_Read+0x54>)
 800374e:	f7ff ff43 	bl	80035d8 <I2Cx_ReadMultiple>
  
  tmp = ((uint16_t)(read_value >> 8) & 0x00FF);
 8003752:	89bb      	ldrh	r3, [r7, #12]
 8003754:	0a1b      	lsrs	r3, r3, #8
 8003756:	81fb      	strh	r3, [r7, #14]
  
  tmp |= ((uint16_t)(read_value << 8)& 0xFF00);
 8003758:	89bb      	ldrh	r3, [r7, #12]
 800375a:	b21b      	sxth	r3, r3
 800375c:	021b      	lsls	r3, r3, #8
 800375e:	b21a      	sxth	r2, r3
 8003760:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003764:	4313      	orrs	r3, r2
 8003766:	b21b      	sxth	r3, r3
 8003768:	81fb      	strh	r3, [r7, #14]
  
  read_value = tmp;
 800376a:	89fb      	ldrh	r3, [r7, #14]
 800376c:	81bb      	strh	r3, [r7, #12]
  
  return read_value;
 800376e:	89bb      	ldrh	r3, [r7, #12]
}
 8003770:	4618      	mov	r0, r3
 8003772:	3710      	adds	r7, #16
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}
 8003778:	200205d8 	.word	0x200205d8

0800377c <AUDIO_IO_Delay>:
  * @brief  AUDIO Codec delay 
  * @param  Delay: Delay in ms
  * @retval None
  */
void AUDIO_IO_Delay(uint32_t Delay)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b082      	sub	sp, #8
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8003784:	6878      	ldr	r0, [r7, #4]
 8003786:	f000 fd3b 	bl	8004200 <HAL_Delay>
}
 800378a:	bf00      	nop
 800378c:	3708      	adds	r7, #8
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
	...

08003794 <BSP_AUDIO_OUT_Init>:
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @note   The I2S PLL input clock must be done in the user application.  
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{ 
 8003794:	b590      	push	{r4, r7, lr}
 8003796:	b085      	sub	sp, #20
 8003798:	af00      	add	r7, sp, #0
 800379a:	4603      	mov	r3, r0
 800379c:	603a      	str	r2, [r7, #0]
 800379e:	80fb      	strh	r3, [r7, #6]
 80037a0:	460b      	mov	r3, r1
 80037a2:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	73fb      	strb	r3, [r7, #15]
  uint32_t deviceid = 0x00;
 80037a8:	2300      	movs	r3, #0
 80037aa:	60bb      	str	r3, [r7, #8]

  /* Disable SAI */
  SAIx_Out_DeInit();
 80037ac:	f000 fa6a 	bl	8003c84 <SAIx_Out_DeInit>

  /* PLL clock is set depending on the AudioFreq (44.1khz vs 48khz groups) */
  BSP_AUDIO_OUT_ClockConfig(&haudio_out_sai, AudioFreq, NULL);
 80037b0:	2200      	movs	r2, #0
 80037b2:	6839      	ldr	r1, [r7, #0]
 80037b4:	481c      	ldr	r0, [pc, #112]	@ (8003828 <BSP_AUDIO_OUT_Init+0x94>)
 80037b6:	f000 f9c3 	bl	8003b40 <BSP_AUDIO_OUT_ClockConfig>
 
  /* SAI data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to SAI peripheral */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 80037ba:	4b1b      	ldr	r3, [pc, #108]	@ (8003828 <BSP_AUDIO_OUT_Init+0x94>)
 80037bc:	4a1b      	ldr	r2, [pc, #108]	@ (800382c <BSP_AUDIO_OUT_Init+0x98>)
 80037be:	601a      	str	r2, [r3, #0]
  if(HAL_SAI_GetState(&haudio_out_sai) == HAL_SAI_STATE_RESET)
 80037c0:	4819      	ldr	r0, [pc, #100]	@ (8003828 <BSP_AUDIO_OUT_Init+0x94>)
 80037c2:	f004 f9d9 	bl	8007b78 <HAL_SAI_GetState>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d103      	bne.n	80037d4 <BSP_AUDIO_OUT_Init+0x40>
  {
    /* Init the SAI MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&haudio_out_sai, NULL);
 80037cc:	2100      	movs	r1, #0
 80037ce:	4816      	ldr	r0, [pc, #88]	@ (8003828 <BSP_AUDIO_OUT_Init+0x94>)
 80037d0:	f000 f8e0 	bl	8003994 <BSP_AUDIO_OUT_MspInit>
  }
  SAIx_Out_Init(AudioFreq);
 80037d4:	6838      	ldr	r0, [r7, #0]
 80037d6:	f000 f9f7 	bl	8003bc8 <SAIx_Out_Init>

  /* wm8994 codec initialization */
  deviceid = wm8994_drv.ReadID(AUDIO_I2C_ADDRESS);
 80037da:	4b15      	ldr	r3, [pc, #84]	@ (8003830 <BSP_AUDIO_OUT_Init+0x9c>)
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	2034      	movs	r0, #52	@ 0x34
 80037e0:	4798      	blx	r3
 80037e2:	60b8      	str	r0, [r7, #8]
  
  if((deviceid) == WM8994_ID)
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	f648 1294 	movw	r2, #35220	@ 0x8994
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d109      	bne.n	8003802 <BSP_AUDIO_OUT_Init+0x6e>
  {  
    /* Reset the Codec Registers */
    wm8994_drv.Reset(AUDIO_I2C_ADDRESS);
 80037ee:	4b10      	ldr	r3, [pc, #64]	@ (8003830 <BSP_AUDIO_OUT_Init+0x9c>)
 80037f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037f2:	2034      	movs	r0, #52	@ 0x34
 80037f4:	4798      	blx	r3
    /* Initialize the audio driver structure */
    audio_drv = &wm8994_drv; 
 80037f6:	4b0f      	ldr	r3, [pc, #60]	@ (8003834 <BSP_AUDIO_OUT_Init+0xa0>)
 80037f8:	4a0d      	ldr	r2, [pc, #52]	@ (8003830 <BSP_AUDIO_OUT_Init+0x9c>)
 80037fa:	601a      	str	r2, [r3, #0]
    ret = AUDIO_OK;
 80037fc:	2300      	movs	r3, #0
 80037fe:	73fb      	strb	r3, [r7, #15]
 8003800:	e001      	b.n	8003806 <BSP_AUDIO_OUT_Init+0x72>
  }
  else
  {
    ret = AUDIO_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == AUDIO_OK)
 8003806:	7bfb      	ldrb	r3, [r7, #15]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d107      	bne.n	800381c <BSP_AUDIO_OUT_Init+0x88>
  {
    /* Initialize the codec internal registers */
    audio_drv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 800380c:	4b09      	ldr	r3, [pc, #36]	@ (8003834 <BSP_AUDIO_OUT_Init+0xa0>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681c      	ldr	r4, [r3, #0]
 8003812:	797a      	ldrb	r2, [r7, #5]
 8003814:	88f9      	ldrh	r1, [r7, #6]
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	2034      	movs	r0, #52	@ 0x34
 800381a:	47a0      	blx	r4
  }
 
  return ret;
 800381c:	7bfb      	ldrb	r3, [r7, #15]
}
 800381e:	4618      	mov	r0, r3
 8003820:	3714      	adds	r7, #20
 8003822:	46bd      	mov	sp, r7
 8003824:	bd90      	pop	{r4, r7, pc}
 8003826:	bf00      	nop
 8003828:	20020630 	.word	0x20020630
 800382c:	40015c04 	.word	0x40015c04
 8003830:	20000004 	.word	0x20000004
 8003834:	2002062c 	.word	0x2002062c

08003838 <BSP_AUDIO_OUT_Play>:
  * @param  Size: Number of audio data in BYTES unit.
  *         In memory, first element is for left channel, second element is for right channel
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b082      	sub	sp, #8
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
 8003840:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(audio_drv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 8003842:	4b10      	ldr	r3, [pc, #64]	@ (8003884 <BSP_AUDIO_OUT_Play+0x4c>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	68db      	ldr	r3, [r3, #12]
 8003848:	683a      	ldr	r2, [r7, #0]
 800384a:	b292      	uxth	r2, r2
 800384c:	6879      	ldr	r1, [r7, #4]
 800384e:	2034      	movs	r0, #52	@ 0x34
 8003850:	4798      	blx	r3
 8003852:	4603      	mov	r3, r0
 8003854:	2b00      	cmp	r3, #0
 8003856:	d001      	beq.n	800385c <BSP_AUDIO_OUT_Play+0x24>
  {  
    return AUDIO_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	e00f      	b.n	800387c <BSP_AUDIO_OUT_Play+0x44>
  }
  else
  {
    /* Update the Media layer and enable it for play */  
    HAL_SAI_Transmit_DMA(&haudio_out_sai, (uint8_t*) pBuffer, DMA_MAX(Size / AUDIODATA_SIZE));
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003862:	d203      	bcs.n	800386c <BSP_AUDIO_OUT_Play+0x34>
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	085b      	lsrs	r3, r3, #1
 8003868:	b29b      	uxth	r3, r3
 800386a:	e001      	b.n	8003870 <BSP_AUDIO_OUT_Play+0x38>
 800386c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003870:	461a      	mov	r2, r3
 8003872:	6879      	ldr	r1, [r7, #4]
 8003874:	4804      	ldr	r0, [pc, #16]	@ (8003888 <BSP_AUDIO_OUT_Play+0x50>)
 8003876:	f004 f841 	bl	80078fc <HAL_SAI_Transmit_DMA>
    
    return AUDIO_OK;
 800387a:	2300      	movs	r3, #0
  }
}
 800387c:	4618      	mov	r0, r3
 800387e:	3708      	adds	r7, #8
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}
 8003884:	2002062c 	.word	0x2002062c
 8003888:	20020630 	.word	0x20020630

0800388c <BSP_AUDIO_OUT_Stop>:
  *           - CODEC_PDWN_HW: completely shut down the codec (physically). 
  *                            Then need to reconfigure the Codec after power on.  
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Stop(uint32_t Option)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  /* Call the Media layer stop function */
  HAL_SAI_DMAStop(&haudio_out_sai);
 8003894:	480c      	ldr	r0, [pc, #48]	@ (80038c8 <BSP_AUDIO_OUT_Stop+0x3c>)
 8003896:	f003 ffbe 	bl	8007816 <HAL_SAI_DMAStop>
  
  /* Call Audio Codec Stop function */
  if(audio_drv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 800389a:	4b0c      	ldr	r3, [pc, #48]	@ (80038cc <BSP_AUDIO_OUT_Stop+0x40>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	699b      	ldr	r3, [r3, #24]
 80038a0:	6879      	ldr	r1, [r7, #4]
 80038a2:	2034      	movs	r0, #52	@ 0x34
 80038a4:	4798      	blx	r3
 80038a6:	4603      	mov	r3, r0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d001      	beq.n	80038b0 <BSP_AUDIO_OUT_Stop+0x24>
  {
    return AUDIO_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e006      	b.n	80038be <BSP_AUDIO_OUT_Stop+0x32>
  }
  else
  {
    if(Option == CODEC_PDWN_HW)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2b01      	cmp	r3, #1
 80038b4:	d102      	bne.n	80038bc <BSP_AUDIO_OUT_Stop+0x30>
    { 
      /* Wait at least 100us */
      HAL_Delay(1);
 80038b6:	2001      	movs	r0, #1
 80038b8:	f000 fca2 	bl	8004200 <HAL_Delay>
    }
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80038bc:	2300      	movs	r3, #0
  }
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3708      	adds	r7, #8
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	20020630 	.word	0x20020630
 80038cc:	2002062c 	.word	0x2002062c

080038d0 <BSP_AUDIO_OUT_SetAudioFrameSlot>:
  * @note   This API should be called after the BSP_AUDIO_OUT_Init() to adjust the
  *         audio frame slot.
  * @retval None
  */
void BSP_AUDIO_OUT_SetAudioFrameSlot(uint32_t AudioFrameSlot)
{ 
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b082      	sub	sp, #8
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 80038d8:	4b0c      	ldr	r3, [pc, #48]	@ (800390c <BSP_AUDIO_OUT_SetAudioFrameSlot+0x3c>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	4b0b      	ldr	r3, [pc, #44]	@ (800390c <BSP_AUDIO_OUT_SetAudioFrameSlot+0x3c>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80038e6:	601a      	str	r2, [r3, #0]
  
  /* Update the SAI audio frame slot configuration */
  haudio_out_sai.SlotInit.SlotActive = AudioFrameSlot;
 80038e8:	4a08      	ldr	r2, [pc, #32]	@ (800390c <BSP_AUDIO_OUT_SetAudioFrameSlot+0x3c>)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6613      	str	r3, [r2, #96]	@ 0x60
  HAL_SAI_Init(&haudio_out_sai);
 80038ee:	4807      	ldr	r0, [pc, #28]	@ (800390c <BSP_AUDIO_OUT_SetAudioFrameSlot+0x3c>)
 80038f0:	f003 fdde 	bl	80074b0 <HAL_SAI_Init>
  
  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&haudio_out_sai);
 80038f4:	4b05      	ldr	r3, [pc, #20]	@ (800390c <BSP_AUDIO_OUT_SetAudioFrameSlot+0x3c>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	4b04      	ldr	r3, [pc, #16]	@ (800390c <BSP_AUDIO_OUT_SetAudioFrameSlot+0x3c>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003902:	601a      	str	r2, [r3, #0]
}
 8003904:	bf00      	nop
 8003906:	3708      	adds	r7, #8
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}
 800390c:	20020630 	.word	0x20020630

08003910 <HAL_SAI_TxCpltCallback>:
  * @brief  Tx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b082      	sub	sp, #8
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_OUT_TransferComplete_CallBack();
 8003918:	f7fd fe78 	bl	800160c <BSP_AUDIO_OUT_TransferComplete_CallBack>
}
 800391c:	bf00      	nop
 800391e:	3708      	adds	r7, #8
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}

08003924 <HAL_SAI_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b082      	sub	sp, #8
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_OUT_HalfTransfer_CallBack();
 800392c:	f7fd fe82 	bl	8001634 <BSP_AUDIO_OUT_HalfTransfer_CallBack>
}
 8003930:	bf00      	nop
 8003932:	3708      	adds	r7, #8
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}

08003938 <HAL_SAI_ErrorCallback>:
  * @brief  SAI error callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b084      	sub	sp, #16
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  HAL_SAI_StateTypeDef audio_out_state;
  HAL_SAI_StateTypeDef audio_in_state;

  audio_out_state = HAL_SAI_GetState(&haudio_out_sai);
 8003940:	480e      	ldr	r0, [pc, #56]	@ (800397c <HAL_SAI_ErrorCallback+0x44>)
 8003942:	f004 f919 	bl	8007b78 <HAL_SAI_GetState>
 8003946:	4603      	mov	r3, r0
 8003948:	73fb      	strb	r3, [r7, #15]
  audio_in_state = HAL_SAI_GetState(&haudio_in_sai);
 800394a:	480d      	ldr	r0, [pc, #52]	@ (8003980 <HAL_SAI_ErrorCallback+0x48>)
 800394c:	f004 f914 	bl	8007b78 <HAL_SAI_GetState>
 8003950:	4603      	mov	r3, r0
 8003952:	73bb      	strb	r3, [r7, #14]

  /* Determines if it is an audio out or audio in error */
  if ((audio_out_state == HAL_SAI_STATE_BUSY) || (audio_out_state == HAL_SAI_STATE_BUSY_TX))
 8003954:	7bfb      	ldrb	r3, [r7, #15]
 8003956:	2b02      	cmp	r3, #2
 8003958:	d002      	beq.n	8003960 <HAL_SAI_ErrorCallback+0x28>
 800395a:	7bfb      	ldrb	r3, [r7, #15]
 800395c:	2b12      	cmp	r3, #18
 800395e:	d101      	bne.n	8003964 <HAL_SAI_ErrorCallback+0x2c>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8003960:	f000 f810 	bl	8003984 <BSP_AUDIO_OUT_Error_CallBack>
  }

  if ((audio_in_state == HAL_SAI_STATE_BUSY) || (audio_in_state == HAL_SAI_STATE_BUSY_RX))
 8003964:	7bbb      	ldrb	r3, [r7, #14]
 8003966:	2b02      	cmp	r3, #2
 8003968:	d002      	beq.n	8003970 <HAL_SAI_ErrorCallback+0x38>
 800396a:	7bbb      	ldrb	r3, [r7, #14]
 800396c:	2b22      	cmp	r3, #34	@ 0x22
 800396e:	d101      	bne.n	8003974 <HAL_SAI_ErrorCallback+0x3c>
  {
    BSP_AUDIO_IN_Error_CallBack();
 8003970:	f7fd fe90 	bl	8001694 <BSP_AUDIO_IN_Error_CallBack>
  }
}
 8003974:	bf00      	nop
 8003976:	3710      	adds	r7, #16
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}
 800397c:	20020630 	.word	0x20020630
 8003980:	200206b4 	.word	0x200206b4

08003984 <BSP_AUDIO_OUT_Error_CallBack>:
/**
  * @brief  Manages the DMA FIFO error event.
  * @retval None
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8003984:	b480      	push	{r7}
 8003986:	af00      	add	r7, sp, #0
}
 8003988:	bf00      	nop
 800398a:	46bd      	mov	sp, r7
 800398c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003990:	4770      	bx	lr
	...

08003994 <BSP_AUDIO_OUT_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_OUT_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{ 
 8003994:	b580      	push	{r7, lr}
 8003996:	b08c      	sub	sp, #48	@ 0x30
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
 800399c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_tx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_OUT_SAIx_CLK_ENABLE();
 800399e:	4b63      	ldr	r3, [pc, #396]	@ (8003b2c <BSP_AUDIO_OUT_MspInit+0x198>)
 80039a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039a2:	4a62      	ldr	r2, [pc, #392]	@ (8003b2c <BSP_AUDIO_OUT_MspInit+0x198>)
 80039a4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80039a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80039aa:	4b60      	ldr	r3, [pc, #384]	@ (8003b2c <BSP_AUDIO_OUT_MspInit+0x198>)
 80039ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80039b2:	61bb      	str	r3, [r7, #24]
 80039b4:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable GPIO clock */
  AUDIO_OUT_SAIx_MCLK_ENABLE();
 80039b6:	4b5d      	ldr	r3, [pc, #372]	@ (8003b2c <BSP_AUDIO_OUT_MspInit+0x198>)
 80039b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ba:	4a5c      	ldr	r2, [pc, #368]	@ (8003b2c <BSP_AUDIO_OUT_MspInit+0x198>)
 80039bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80039c2:	4b5a      	ldr	r3, [pc, #360]	@ (8003b2c <BSP_AUDIO_OUT_MspInit+0x198>)
 80039c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039ca:	617b      	str	r3, [r7, #20]
 80039cc:	697b      	ldr	r3, [r7, #20]
  AUDIO_OUT_SAIx_SCK_SD_ENABLE();
 80039ce:	4b57      	ldr	r3, [pc, #348]	@ (8003b2c <BSP_AUDIO_OUT_MspInit+0x198>)
 80039d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039d2:	4a56      	ldr	r2, [pc, #344]	@ (8003b2c <BSP_AUDIO_OUT_MspInit+0x198>)
 80039d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80039da:	4b54      	ldr	r3, [pc, #336]	@ (8003b2c <BSP_AUDIO_OUT_MspInit+0x198>)
 80039dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039e2:	613b      	str	r3, [r7, #16]
 80039e4:	693b      	ldr	r3, [r7, #16]
  AUDIO_OUT_SAIx_FS_ENABLE();
 80039e6:	4b51      	ldr	r3, [pc, #324]	@ (8003b2c <BSP_AUDIO_OUT_MspInit+0x198>)
 80039e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ea:	4a50      	ldr	r2, [pc, #320]	@ (8003b2c <BSP_AUDIO_OUT_MspInit+0x198>)
 80039ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80039f2:	4b4e      	ldr	r3, [pc, #312]	@ (8003b2c <BSP_AUDIO_OUT_MspInit+0x198>)
 80039f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039fa:	60fb      	str	r3, [r7, #12]
 80039fc:	68fb      	ldr	r3, [r7, #12]
  /* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
  gpio_init_structure.Pin = AUDIO_OUT_SAIx_FS_PIN;
 80039fe:	2380      	movs	r3, #128	@ 0x80
 8003a00:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8003a02:	2302      	movs	r3, #2
 8003a04:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8003a06:	2300      	movs	r3, #0
 8003a08:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8003a0a:	2303      	movs	r3, #3
 8003a0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8003a0e:	230a      	movs	r3, #10
 8003a10:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_FS_GPIO_PORT, &gpio_init_structure);
 8003a12:	f107 031c 	add.w	r3, r7, #28
 8003a16:	4619      	mov	r1, r3
 8003a18:	4845      	ldr	r0, [pc, #276]	@ (8003b30 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8003a1a:	f001 f96d 	bl	8004cf8 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_SCK_PIN;
 8003a1e:	2320      	movs	r3, #32
 8003a20:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8003a22:	2302      	movs	r3, #2
 8003a24:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8003a26:	2300      	movs	r3, #0
 8003a28:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_SCK_AF;
 8003a2e:	230a      	movs	r3, #10
 8003a30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 8003a32:	f107 031c 	add.w	r3, r7, #28
 8003a36:	4619      	mov	r1, r3
 8003a38:	483d      	ldr	r0, [pc, #244]	@ (8003b30 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8003a3a:	f001 f95d 	bl	8004cf8 <HAL_GPIO_Init>

  gpio_init_structure.Pin =  AUDIO_OUT_SAIx_SD_PIN;
 8003a3e:	2340      	movs	r3, #64	@ 0x40
 8003a40:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8003a42:	2302      	movs	r3, #2
 8003a44:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8003a46:	2300      	movs	r3, #0
 8003a48:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8003a4a:	2303      	movs	r3, #3
 8003a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8003a4e:	230a      	movs	r3, #10
 8003a50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 8003a52:	f107 031c 	add.w	r3, r7, #28
 8003a56:	4619      	mov	r1, r3
 8003a58:	4835      	ldr	r0, [pc, #212]	@ (8003b30 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8003a5a:	f001 f94d 	bl	8004cf8 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_MCLK_PIN;
 8003a5e:	2310      	movs	r3, #16
 8003a60:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8003a62:	2302      	movs	r3, #2
 8003a64:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8003a66:	2300      	movs	r3, #0
 8003a68:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8003a6e:	230a      	movs	r3, #10
 8003a70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_MCLK_GPIO_PORT, &gpio_init_structure);
 8003a72:	f107 031c 	add.w	r3, r7, #28
 8003a76:	4619      	mov	r1, r3
 8003a78:	482d      	ldr	r0, [pc, #180]	@ (8003b30 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8003a7a:	f001 f93d 	bl	8004cf8 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_OUT_SAIx_DMAx_CLK_ENABLE();
 8003a7e:	4b2b      	ldr	r3, [pc, #172]	@ (8003b2c <BSP_AUDIO_OUT_MspInit+0x198>)
 8003a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a82:	4a2a      	ldr	r2, [pc, #168]	@ (8003b2c <BSP_AUDIO_OUT_MspInit+0x198>)
 8003a84:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003a88:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a8a:	4b28      	ldr	r3, [pc, #160]	@ (8003b2c <BSP_AUDIO_OUT_MspInit+0x198>)
 8003a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a92:	60bb      	str	r3, [r7, #8]
 8003a94:	68bb      	ldr	r3, [r7, #8]
    
  if(hsai->Instance == AUDIO_OUT_SAIx)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a26      	ldr	r2, [pc, #152]	@ (8003b34 <BSP_AUDIO_OUT_MspInit+0x1a0>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d138      	bne.n	8003b12 <BSP_AUDIO_OUT_MspInit+0x17e>
  {
    /* Configure the hdma_saiTx handle parameters */   
    hdma_sai_tx.Init.Channel             = AUDIO_OUT_SAIx_DMAx_CHANNEL;
 8003aa0:	4b25      	ldr	r3, [pc, #148]	@ (8003b38 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003aa2:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8003aa6:	605a      	str	r2, [r3, #4]
    hdma_sai_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8003aa8:	4b23      	ldr	r3, [pc, #140]	@ (8003b38 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003aaa:	2240      	movs	r2, #64	@ 0x40
 8003aac:	609a      	str	r2, [r3, #8]
    hdma_sai_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8003aae:	4b22      	ldr	r3, [pc, #136]	@ (8003b38 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	60da      	str	r2, [r3, #12]
    hdma_sai_tx.Init.MemInc              = DMA_MINC_ENABLE;
 8003ab4:	4b20      	ldr	r3, [pc, #128]	@ (8003b38 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003ab6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003aba:	611a      	str	r2, [r3, #16]
    hdma_sai_tx.Init.PeriphDataAlignment = AUDIO_OUT_SAIx_DMAx_PERIPH_DATA_SIZE;
 8003abc:	4b1e      	ldr	r3, [pc, #120]	@ (8003b38 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003abe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003ac2:	615a      	str	r2, [r3, #20]
    hdma_sai_tx.Init.MemDataAlignment    = AUDIO_OUT_SAIx_DMAx_MEM_DATA_SIZE;
 8003ac4:	4b1c      	ldr	r3, [pc, #112]	@ (8003b38 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003ac6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003aca:	619a      	str	r2, [r3, #24]
    hdma_sai_tx.Init.Mode                = DMA_CIRCULAR;
 8003acc:	4b1a      	ldr	r3, [pc, #104]	@ (8003b38 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003ace:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003ad2:	61da      	str	r2, [r3, #28]
    hdma_sai_tx.Init.Priority            = DMA_PRIORITY_HIGH;
 8003ad4:	4b18      	ldr	r3, [pc, #96]	@ (8003b38 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003ad6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003ada:	621a      	str	r2, [r3, #32]
    hdma_sai_tx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8003adc:	4b16      	ldr	r3, [pc, #88]	@ (8003b38 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003ade:	2204      	movs	r2, #4
 8003ae0:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_tx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003ae2:	4b15      	ldr	r3, [pc, #84]	@ (8003b38 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003ae4:	2203      	movs	r2, #3
 8003ae6:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_tx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003ae8:	4b13      	ldr	r3, [pc, #76]	@ (8003b38 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003aea:	2200      	movs	r2, #0
 8003aec:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_tx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8003aee:	4b12      	ldr	r3, [pc, #72]	@ (8003b38 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_tx.Instance = AUDIO_OUT_SAIx_DMAx_STREAM;
 8003af4:	4b10      	ldr	r3, [pc, #64]	@ (8003b38 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003af6:	4a11      	ldr	r2, [pc, #68]	@ (8003b3c <BSP_AUDIO_OUT_MspInit+0x1a8>)
 8003af8:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmatx, hdma_sai_tx);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4a0e      	ldr	r2, [pc, #56]	@ (8003b38 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003afe:	66da      	str	r2, [r3, #108]	@ 0x6c
 8003b00:	4a0d      	ldr	r2, [pc, #52]	@ (8003b38 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_tx);
 8003b06:	480c      	ldr	r0, [pc, #48]	@ (8003b38 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003b08:	f000 fd5e 	bl	80045c8 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_tx);      
 8003b0c:	480a      	ldr	r0, [pc, #40]	@ (8003b38 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003b0e:	f000 fcad 	bl	800446c <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_OUT_SAIx_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8003b12:	2200      	movs	r2, #0
 8003b14:	210e      	movs	r1, #14
 8003b16:	203c      	movs	r0, #60	@ 0x3c
 8003b18:	f000 fc71 	bl	80043fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_OUT_SAIx_DMAx_IRQ); 
 8003b1c:	203c      	movs	r0, #60	@ 0x3c
 8003b1e:	f000 fc8a 	bl	8004436 <HAL_NVIC_EnableIRQ>
}
 8003b22:	bf00      	nop
 8003b24:	3730      	adds	r7, #48	@ 0x30
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	bf00      	nop
 8003b2c:	40023800 	.word	0x40023800
 8003b30:	40022000 	.word	0x40022000
 8003b34:	40015c04 	.word	0x40015c04
 8003b38:	20020738 	.word	0x20020738
 8003b3c:	40026470 	.word	0x40026470

08003b40 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @retval None
  */
__weak void BSP_AUDIO_OUT_ClockConfig(SAI_HandleTypeDef *hsai, uint32_t AudioFreq, void *Params)
{ 
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b0a6      	sub	sp, #152	@ 0x98
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	60f8      	str	r0, [r7, #12]
 8003b48:	60b9      	str	r1, [r7, #8]
 8003b4a:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;

  HAL_RCCEx_GetPeriphCLKConfig(&rcc_ex_clk_init_struct);
 8003b4c:	f107 0314 	add.w	r3, r7, #20
 8003b50:	4618      	mov	r0, r3
 8003b52:	f003 fa61 	bl	8007018 <HAL_RCCEx_GetPeriphCLKConfig>
  
  /* Set the PLL configuration according to the audio frequency */
  if((AudioFreq == AUDIO_FREQUENCY_11K) || (AudioFreq == AUDIO_FREQUENCY_22K) || (AudioFreq == AUDIO_FREQUENCY_44K))
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d009      	beq.n	8003b74 <BSP_AUDIO_OUT_ClockConfig+0x34>
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	f245 6222 	movw	r2, #22050	@ 0x5622
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d004      	beq.n	8003b74 <BSP_AUDIO_OUT_ClockConfig+0x34>
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d112      	bne.n	8003b9a <BSP_AUDIO_OUT_ClockConfig+0x5a>
  {
    /* Configure PLLI2S prescalers */
    /* PLLI2S_VCO: VCO_429M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 429/2 = 214.5 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 214.5/19 = 11.289 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8003b74:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003b78:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8003b7a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003b7e:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 429;
 8003b80:	f240 13ad 	movw	r3, #429	@ 0x1ad
 8003b84:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 2;
 8003b86:	2302      	movs	r3, #2
 8003b88:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 19;
 8003b8a:	2313      	movs	r3, #19
 8003b8c:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8003b8e:	f107 0314 	add.w	r3, r7, #20
 8003b92:	4618      	mov	r0, r3
 8003b94:	f002 fe50 	bl	8006838 <HAL_RCCEx_PeriphCLKConfig>
 8003b98:	e012      	b.n	8003bc0 <BSP_AUDIO_OUT_ClockConfig+0x80>
  {
    /* I2S clock config
    PLLI2S_VCO: VCO_344M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 344/7 = 49.142 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 49.142/1 = 49.142 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8003b9a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003b9e:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8003ba0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003ba4:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 344;
 8003ba6:	f44f 73ac 	mov.w	r3, #344	@ 0x158
 8003baa:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 7;
 8003bac:	2307      	movs	r3, #7
 8003bae:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 1;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8003bb4:	f107 0314 	add.w	r3, r7, #20
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f002 fe3d 	bl	8006838 <HAL_RCCEx_PeriphCLKConfig>
  }
}
 8003bbe:	bf00      	nop
 8003bc0:	bf00      	nop
 8003bc2:	3798      	adds	r7, #152	@ 0x98
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}

08003bc8 <SAIx_Out_Init>:
  * @note   The default SlotActive configuration is set to CODEC_AUDIOFRAME_SLOT_0123 
  *         and user can update this configuration using 
  * @retval None
  */
static void SAIx_Out_Init(uint32_t AudioFreq)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b082      	sub	sp, #8
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8003bd0:	4b2a      	ldr	r3, [pc, #168]	@ (8003c7c <SAIx_Out_Init+0xb4>)
 8003bd2:	4a2b      	ldr	r2, [pc, #172]	@ (8003c80 <SAIx_Out_Init+0xb8>)
 8003bd4:	601a      	str	r2, [r3, #0]
  
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 8003bd6:	4b29      	ldr	r3, [pc, #164]	@ (8003c7c <SAIx_Out_Init+0xb4>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	4b27      	ldr	r3, [pc, #156]	@ (8003c7c <SAIx_Out_Init+0xb4>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003be4:	601a      	str	r2, [r3, #0]
  
  /* Configure SAI_Block_x 
  LSBFirst: Disabled 
  DataSize: 16 */
  haudio_out_sai.Init.AudioFrequency = AudioFreq;
 8003be6:	4a25      	ldr	r2, [pc, #148]	@ (8003c7c <SAIx_Out_Init+0xb4>)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	61d3      	str	r3, [r2, #28]
  haudio_out_sai.Init.AudioMode = SAI_MODEMASTER_TX;
 8003bec:	4b23      	ldr	r3, [pc, #140]	@ (8003c7c <SAIx_Out_Init+0xb4>)
 8003bee:	2200      	movs	r2, #0
 8003bf0:	605a      	str	r2, [r3, #4]
  haudio_out_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 8003bf2:	4b22      	ldr	r3, [pc, #136]	@ (8003c7c <SAIx_Out_Init+0xb4>)
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	615a      	str	r2, [r3, #20]
  haudio_out_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 8003bf8:	4b20      	ldr	r3, [pc, #128]	@ (8003c7c <SAIx_Out_Init+0xb4>)
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_out_sai.Init.DataSize = SAI_DATASIZE_16;
 8003bfe:	4b1f      	ldr	r3, [pc, #124]	@ (8003c7c <SAIx_Out_Init+0xb4>)
 8003c00:	2280      	movs	r2, #128	@ 0x80
 8003c02:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_out_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8003c04:	4b1d      	ldr	r3, [pc, #116]	@ (8003c7c <SAIx_Out_Init+0xb4>)
 8003c06:	2200      	movs	r2, #0
 8003c08:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_out_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8003c0a:	4b1c      	ldr	r3, [pc, #112]	@ (8003c7c <SAIx_Out_Init+0xb4>)
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_out_sai.Init.Synchro = SAI_ASYNCHRONOUS;
 8003c10:	4b1a      	ldr	r3, [pc, #104]	@ (8003c7c <SAIx_Out_Init+0xb4>)
 8003c12:	2200      	movs	r2, #0
 8003c14:	609a      	str	r2, [r3, #8]
  haudio_out_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLED;
 8003c16:	4b19      	ldr	r3, [pc, #100]	@ (8003c7c <SAIx_Out_Init+0xb4>)
 8003c18:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003c1c:	611a      	str	r2, [r3, #16]
  haudio_out_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8003c1e:	4b17      	ldr	r3, [pc, #92]	@ (8003c7c <SAIx_Out_Init+0xb4>)
 8003c20:	2201      	movs	r2, #1
 8003c22:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */ 
  haudio_out_sai.FrameInit.FrameLength = 64; 
 8003c24:	4b15      	ldr	r3, [pc, #84]	@ (8003c7c <SAIx_Out_Init+0xb4>)
 8003c26:	2240      	movs	r2, #64	@ 0x40
 8003c28:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_out_sai.FrameInit.ActiveFrameLength = 32;
 8003c2a:	4b14      	ldr	r3, [pc, #80]	@ (8003c7c <SAIx_Out_Init+0xb4>)
 8003c2c:	2220      	movs	r2, #32
 8003c2e:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_out_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8003c30:	4b12      	ldr	r3, [pc, #72]	@ (8003c7c <SAIx_Out_Init+0xb4>)
 8003c32:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003c36:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_out_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8003c38:	4b10      	ldr	r3, [pc, #64]	@ (8003c7c <SAIx_Out_Init+0xb4>)
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_out_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8003c3e:	4b0f      	ldr	r3, [pc, #60]	@ (8003c7c <SAIx_Out_Init+0xb4>)
 8003c40:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8003c44:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot 
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot actives */
  haudio_out_sai.SlotInit.FirstBitOffset = 0;
 8003c46:	4b0d      	ldr	r3, [pc, #52]	@ (8003c7c <SAIx_Out_Init+0xb4>)
 8003c48:	2200      	movs	r2, #0
 8003c4a:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_out_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8003c4c:	4b0b      	ldr	r3, [pc, #44]	@ (8003c7c <SAIx_Out_Init+0xb4>)
 8003c4e:	2200      	movs	r2, #0
 8003c50:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_out_sai.SlotInit.SlotNumber = 4; 
 8003c52:	4b0a      	ldr	r3, [pc, #40]	@ (8003c7c <SAIx_Out_Init+0xb4>)
 8003c54:	2204      	movs	r2, #4
 8003c56:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_out_sai.SlotInit.SlotActive = CODEC_AUDIOFRAME_SLOT_0123;
 8003c58:	4b08      	ldr	r3, [pc, #32]	@ (8003c7c <SAIx_Out_Init+0xb4>)
 8003c5a:	220f      	movs	r2, #15
 8003c5c:	661a      	str	r2, [r3, #96]	@ 0x60

  HAL_SAI_Init(&haudio_out_sai);
 8003c5e:	4807      	ldr	r0, [pc, #28]	@ (8003c7c <SAIx_Out_Init+0xb4>)
 8003c60:	f003 fc26 	bl	80074b0 <HAL_SAI_Init>
  
  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&haudio_out_sai);
 8003c64:	4b05      	ldr	r3, [pc, #20]	@ (8003c7c <SAIx_Out_Init+0xb4>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	4b04      	ldr	r3, [pc, #16]	@ (8003c7c <SAIx_Out_Init+0xb4>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003c72:	601a      	str	r2, [r3, #0]
}
 8003c74:	bf00      	nop
 8003c76:	3708      	adds	r7, #8
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}
 8003c7c:	20020630 	.word	0x20020630
 8003c80:	40015c04 	.word	0x40015c04

08003c84 <SAIx_Out_DeInit>:
/**
  * @brief  Deinitializes the output Audio Codec audio interface (SAI).
  * @retval None
  */
static void SAIx_Out_DeInit(void)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	af00      	add	r7, sp, #0
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8003c88:	4b07      	ldr	r3, [pc, #28]	@ (8003ca8 <SAIx_Out_DeInit+0x24>)
 8003c8a:	4a08      	ldr	r2, [pc, #32]	@ (8003cac <SAIx_Out_DeInit+0x28>)
 8003c8c:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 8003c8e:	4b06      	ldr	r3, [pc, #24]	@ (8003ca8 <SAIx_Out_DeInit+0x24>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	4b04      	ldr	r3, [pc, #16]	@ (8003ca8 <SAIx_Out_DeInit+0x24>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003c9c:	601a      	str	r2, [r3, #0]

  HAL_SAI_DeInit(&haudio_out_sai);
 8003c9e:	4802      	ldr	r0, [pc, #8]	@ (8003ca8 <SAIx_Out_DeInit+0x24>)
 8003ca0:	f003 fd84 	bl	80077ac <HAL_SAI_DeInit>
}
 8003ca4:	bf00      	nop
 8003ca6:	bd80      	pop	{r7, pc}
 8003ca8:	20020630 	.word	0x20020630
 8003cac:	40015c04 	.word	0x40015c04

08003cb0 <BSP_AUDIO_IN_Init>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Init(uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b084      	sub	sp, #16
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	607a      	str	r2, [r7, #4]
  return BSP_AUDIO_IN_InitEx(INPUT_DEVICE_DIGITAL_MICROPHONE_2, AudioFreq, BitRes, ChnlNbr); 
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	68ba      	ldr	r2, [r7, #8]
 8003cc0:	68f9      	ldr	r1, [r7, #12]
 8003cc2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8003cc6:	f000 f805 	bl	8003cd4 <BSP_AUDIO_IN_InitEx>
 8003cca:	4603      	mov	r3, r0
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3710      	adds	r7, #16
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}

08003cd4 <BSP_AUDIO_IN_InitEx>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_InitEx(uint16_t InputDevice, uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8003cd4:	b590      	push	{r4, r7, lr}
 8003cd6:	b089      	sub	sp, #36	@ 0x24
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	60b9      	str	r1, [r7, #8]
 8003cdc:	607a      	str	r2, [r7, #4]
 8003cde:	603b      	str	r3, [r7, #0]
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = AUDIO_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	77fb      	strb	r3, [r7, #31]
  uint32_t deviceid = 0x00;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	617b      	str	r3, [r7, #20]
  uint32_t slot_active;

  if ((InputDevice != INPUT_DEVICE_INPUT_LINE_1) &&       /* Only INPUT_LINE_1 and MICROPHONE_2 inputs supported */
 8003cec:	89fb      	ldrh	r3, [r7, #14]
 8003cee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003cf2:	d006      	beq.n	8003d02 <BSP_AUDIO_IN_InitEx+0x2e>
 8003cf4:	89fb      	ldrh	r3, [r7, #14]
 8003cf6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cfa:	d002      	beq.n	8003d02 <BSP_AUDIO_IN_InitEx+0x2e>
      (InputDevice != INPUT_DEVICE_DIGITAL_MICROPHONE_2))
  {
    ret = AUDIO_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	77fb      	strb	r3, [r7, #31]
 8003d00:	e046      	b.n	8003d90 <BSP_AUDIO_IN_InitEx+0xbc>
  }
  else
  {
    /* Disable SAI */
    SAIx_In_DeInit();
 8003d02:	f000 fa09 	bl	8004118 <SAIx_In_DeInit>

    /* PLL clock is set depending on the AudioFreq (44.1khz vs 48khz groups) */
    BSP_AUDIO_OUT_ClockConfig(&haudio_in_sai, AudioFreq, NULL); /* Clock config is shared between AUDIO IN and OUT */
 8003d06:	2200      	movs	r2, #0
 8003d08:	68b9      	ldr	r1, [r7, #8]
 8003d0a:	4824      	ldr	r0, [pc, #144]	@ (8003d9c <BSP_AUDIO_IN_InitEx+0xc8>)
 8003d0c:	f7ff ff18 	bl	8003b40 <BSP_AUDIO_OUT_ClockConfig>

    /* SAI data transfer preparation:
    Prepare the Media to be used for the audio transfer from SAI peripheral to memory */
    haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8003d10:	4b22      	ldr	r3, [pc, #136]	@ (8003d9c <BSP_AUDIO_IN_InitEx+0xc8>)
 8003d12:	4a23      	ldr	r2, [pc, #140]	@ (8003da0 <BSP_AUDIO_IN_InitEx+0xcc>)
 8003d14:	601a      	str	r2, [r3, #0]
    if(HAL_SAI_GetState(&haudio_in_sai) == HAL_SAI_STATE_RESET)
 8003d16:	4821      	ldr	r0, [pc, #132]	@ (8003d9c <BSP_AUDIO_IN_InitEx+0xc8>)
 8003d18:	f003 ff2e 	bl	8007b78 <HAL_SAI_GetState>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d107      	bne.n	8003d32 <BSP_AUDIO_IN_InitEx+0x5e>
    {
      /* Init the SAI MSP: this __weak function can be redefined by the application*/
      BSP_AUDIO_OUT_MspInit(&haudio_in_sai, NULL);  /* Initialize GPIOs for SAI2 block A Master signals */
 8003d22:	2100      	movs	r1, #0
 8003d24:	481d      	ldr	r0, [pc, #116]	@ (8003d9c <BSP_AUDIO_IN_InitEx+0xc8>)
 8003d26:	f7ff fe35 	bl	8003994 <BSP_AUDIO_OUT_MspInit>
      BSP_AUDIO_IN_MspInit(&haudio_in_sai, NULL);
 8003d2a:	2100      	movs	r1, #0
 8003d2c:	481b      	ldr	r0, [pc, #108]	@ (8003d9c <BSP_AUDIO_IN_InitEx+0xc8>)
 8003d2e:	f000 f88b 	bl	8003e48 <BSP_AUDIO_IN_MspInit>

    /* Configure SAI in master RX mode :
     *   - SAI2_block_A in master RX mode
     *   - SAI2_block_B in slave RX mode synchronous from SAI2_block_A
     */
    if (InputDevice == INPUT_DEVICE_DIGITAL_MICROPHONE_2)
 8003d32:	89fb      	ldrh	r3, [r7, #14]
 8003d34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d38:	d102      	bne.n	8003d40 <BSP_AUDIO_IN_InitEx+0x6c>
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_13;
 8003d3a:	230a      	movs	r3, #10
 8003d3c:	61bb      	str	r3, [r7, #24]
 8003d3e:	e001      	b.n	8003d44 <BSP_AUDIO_IN_InitEx+0x70>
    }
    else
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_02;
 8003d40:	2305      	movs	r3, #5
 8003d42:	61bb      	str	r3, [r7, #24]
    }
    SAIx_In_Init(SAI_MODEMASTER_RX, slot_active, AudioFreq);
 8003d44:	68ba      	ldr	r2, [r7, #8]
 8003d46:	69b9      	ldr	r1, [r7, #24]
 8003d48:	2001      	movs	r0, #1
 8003d4a:	f000 f92f 	bl	8003fac <SAIx_In_Init>

    /* wm8994 codec initialization */
    deviceid = wm8994_drv.ReadID(AUDIO_I2C_ADDRESS);
 8003d4e:	4b15      	ldr	r3, [pc, #84]	@ (8003da4 <BSP_AUDIO_IN_InitEx+0xd0>)
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	2034      	movs	r0, #52	@ 0x34
 8003d54:	4798      	blx	r3
 8003d56:	6178      	str	r0, [r7, #20]

    if((deviceid) == WM8994_ID)
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	f648 1294 	movw	r2, #35220	@ 0x8994
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d109      	bne.n	8003d76 <BSP_AUDIO_IN_InitEx+0xa2>
    {
      /* Reset the Codec Registers */
      wm8994_drv.Reset(AUDIO_I2C_ADDRESS);
 8003d62:	4b10      	ldr	r3, [pc, #64]	@ (8003da4 <BSP_AUDIO_IN_InitEx+0xd0>)
 8003d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d66:	2034      	movs	r0, #52	@ 0x34
 8003d68:	4798      	blx	r3
      /* Initialize the audio driver structure */
      audio_drv = &wm8994_drv;
 8003d6a:	4b0f      	ldr	r3, [pc, #60]	@ (8003da8 <BSP_AUDIO_IN_InitEx+0xd4>)
 8003d6c:	4a0d      	ldr	r2, [pc, #52]	@ (8003da4 <BSP_AUDIO_IN_InitEx+0xd0>)
 8003d6e:	601a      	str	r2, [r3, #0]
      ret = AUDIO_OK;
 8003d70:	2300      	movs	r3, #0
 8003d72:	77fb      	strb	r3, [r7, #31]
 8003d74:	e001      	b.n	8003d7a <BSP_AUDIO_IN_InitEx+0xa6>
    }
    else
    {
      ret = AUDIO_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	77fb      	strb	r3, [r7, #31]
    }

    if(ret == AUDIO_OK)
 8003d7a:	7ffb      	ldrb	r3, [r7, #31]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d107      	bne.n	8003d90 <BSP_AUDIO_IN_InitEx+0xbc>
    {
      /* Initialize the codec internal registers */
      audio_drv->Init(AUDIO_I2C_ADDRESS, InputDevice, 100, AudioFreq);
 8003d80:	4b09      	ldr	r3, [pc, #36]	@ (8003da8 <BSP_AUDIO_IN_InitEx+0xd4>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	681c      	ldr	r4, [r3, #0]
 8003d86:	89f9      	ldrh	r1, [r7, #14]
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	2264      	movs	r2, #100	@ 0x64
 8003d8c:	2034      	movs	r0, #52	@ 0x34
 8003d8e:	47a0      	blx	r4
    }
  }
  return ret;
 8003d90:	7ffb      	ldrb	r3, [r7, #31]
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	3724      	adds	r7, #36	@ 0x24
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd90      	pop	{r4, r7, pc}
 8003d9a:	bf00      	nop
 8003d9c:	200206b4 	.word	0x200206b4
 8003da0:	40015c24 	.word	0x40015c24
 8003da4:	20000004 	.word	0x20000004
 8003da8:	2002062c 	.word	0x2002062c

08003dac <BSP_AUDIO_IN_Record>:
  * @param  size: size of the recorded buffer in number of elements (typically number of half-words)
  *               Be careful that it is not the same unit than BSP_AUDIO_OUT_Play function
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t  BSP_AUDIO_IN_Record(uint16_t* pbuf, uint32_t size)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b084      	sub	sp, #16
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
 8003db4:	6039      	str	r1, [r7, #0]
  uint32_t ret = AUDIO_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	60fb      	str	r3, [r7, #12]
  
  /* Start the process receive DMA */
  HAL_SAI_Receive_DMA(&haudio_in_sai, (uint8_t*)pbuf, size);
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	b29b      	uxth	r3, r3
 8003dbe:	461a      	mov	r2, r3
 8003dc0:	6879      	ldr	r1, [r7, #4]
 8003dc2:	4805      	ldr	r0, [pc, #20]	@ (8003dd8 <BSP_AUDIO_IN_Record+0x2c>)
 8003dc4:	f003 fe4a 	bl	8007a5c <HAL_SAI_Receive_DMA>
  
  /* Return AUDIO_OK when all operations are correctly done */
  ret = AUDIO_OK;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	60fb      	str	r3, [r7, #12]
  
  return ret;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	b2db      	uxtb	r3, r3
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3710      	adds	r7, #16
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}
 8003dd8:	200206b4 	.word	0x200206b4

08003ddc <BSP_AUDIO_IN_Stop>:
  *           - CODEC_PDWN_HW: completely shut down the codec (physically).
  *                            Then need to reconfigure the Codec after power on.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Stop(uint32_t Option)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b082      	sub	sp, #8
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  /* Call the Media layer stop function */
  HAL_SAI_DMAStop(&haudio_in_sai);
 8003de4:	480c      	ldr	r0, [pc, #48]	@ (8003e18 <BSP_AUDIO_IN_Stop+0x3c>)
 8003de6:	f003 fd16 	bl	8007816 <HAL_SAI_DMAStop>
  
  /* Call Audio Codec Stop function */
  if(audio_drv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 8003dea:	4b0c      	ldr	r3, [pc, #48]	@ (8003e1c <BSP_AUDIO_IN_Stop+0x40>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	699b      	ldr	r3, [r3, #24]
 8003df0:	6879      	ldr	r1, [r7, #4]
 8003df2:	2034      	movs	r0, #52	@ 0x34
 8003df4:	4798      	blx	r3
 8003df6:	4603      	mov	r3, r0
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d001      	beq.n	8003e00 <BSP_AUDIO_IN_Stop+0x24>
  {
    return AUDIO_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e006      	b.n	8003e0e <BSP_AUDIO_IN_Stop+0x32>
  }
  else
  {
    if(Option == CODEC_PDWN_HW)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	d102      	bne.n	8003e0c <BSP_AUDIO_IN_Stop+0x30>
    {
      /* Wait at least 100us */
      HAL_Delay(1);
 8003e06:	2001      	movs	r0, #1
 8003e08:	f000 f9fa 	bl	8004200 <HAL_Delay>
    }
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8003e0c:	2300      	movs	r3, #0
  }
}
 8003e0e:	4618      	mov	r0, r3
 8003e10:	3708      	adds	r7, #8
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}
 8003e16:	bf00      	nop
 8003e18:	200206b4 	.word	0x200206b4
 8003e1c:	2002062c 	.word	0x2002062c

08003e20 <HAL_SAI_RxCpltCallback>:
  * @brief  Rx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b082      	sub	sp, #8
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8003e28:	f7fd fc18 	bl	800165c <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8003e2c:	bf00      	nop
 8003e2e:	3708      	adds	r7, #8
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd80      	pop	{r7, pc}

08003e34 <HAL_SAI_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b082      	sub	sp, #8
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_IN_HalfTransfer_CallBack();
 8003e3c:	f7fd fc1c 	bl	8001678 <BSP_AUDIO_IN_HalfTransfer_CallBack>
}
 8003e40:	bf00      	nop
 8003e42:	3708      	adds	r7, #8
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <BSP_AUDIO_IN_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_IN_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b08c      	sub	sp, #48	@ 0x30
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
 8003e50:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_rx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_IN_SAIx_CLK_ENABLE();
 8003e52:	4b50      	ldr	r3, [pc, #320]	@ (8003f94 <BSP_AUDIO_IN_MspInit+0x14c>)
 8003e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e56:	4a4f      	ldr	r2, [pc, #316]	@ (8003f94 <BSP_AUDIO_IN_MspInit+0x14c>)
 8003e58:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003e5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e5e:	4b4d      	ldr	r3, [pc, #308]	@ (8003f94 <BSP_AUDIO_IN_MspInit+0x14c>)
 8003e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e66:	61bb      	str	r3, [r7, #24]
 8003e68:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable SD GPIO clock */
  AUDIO_IN_SAIx_SD_ENABLE();
 8003e6a:	4b4a      	ldr	r3, [pc, #296]	@ (8003f94 <BSP_AUDIO_IN_MspInit+0x14c>)
 8003e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e6e:	4a49      	ldr	r2, [pc, #292]	@ (8003f94 <BSP_AUDIO_IN_MspInit+0x14c>)
 8003e70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e74:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e76:	4b47      	ldr	r3, [pc, #284]	@ (8003f94 <BSP_AUDIO_IN_MspInit+0x14c>)
 8003e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e7e:	617b      	str	r3, [r7, #20]
 8003e80:	697b      	ldr	r3, [r7, #20]
  /* CODEC_SAI pin configuration: SD pin */
  gpio_init_structure.Pin = AUDIO_IN_SAIx_SD_PIN;
 8003e82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e86:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8003e88:	2302      	movs	r3, #2
 8003e8a:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8003e90:	2302      	movs	r3, #2
 8003e92:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_IN_SAIx_SD_AF;
 8003e94:	230a      	movs	r3, #10
 8003e96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_IN_SAIx_SD_GPIO_PORT, &gpio_init_structure);
 8003e98:	f107 031c 	add.w	r3, r7, #28
 8003e9c:	4619      	mov	r1, r3
 8003e9e:	483e      	ldr	r0, [pc, #248]	@ (8003f98 <BSP_AUDIO_IN_MspInit+0x150>)
 8003ea0:	f000 ff2a 	bl	8004cf8 <HAL_GPIO_Init>

  /* Enable Audio INT GPIO clock */
  AUDIO_IN_INT_GPIO_ENABLE();
 8003ea4:	4b3b      	ldr	r3, [pc, #236]	@ (8003f94 <BSP_AUDIO_IN_MspInit+0x14c>)
 8003ea6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ea8:	4a3a      	ldr	r2, [pc, #232]	@ (8003f94 <BSP_AUDIO_IN_MspInit+0x14c>)
 8003eaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003eae:	6313      	str	r3, [r2, #48]	@ 0x30
 8003eb0:	4b38      	ldr	r3, [pc, #224]	@ (8003f94 <BSP_AUDIO_IN_MspInit+0x14c>)
 8003eb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eb8:	613b      	str	r3, [r7, #16]
 8003eba:	693b      	ldr	r3, [r7, #16]
  /* Audio INT pin configuration: input */
  gpio_init_structure.Pin = AUDIO_IN_INT_GPIO_PIN;
 8003ebc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ec0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8003eca:	2302      	movs	r3, #2
 8003ecc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(AUDIO_IN_INT_GPIO_PORT, &gpio_init_structure);
 8003ece:	f107 031c 	add.w	r3, r7, #28
 8003ed2:	4619      	mov	r1, r3
 8003ed4:	4831      	ldr	r0, [pc, #196]	@ (8003f9c <BSP_AUDIO_IN_MspInit+0x154>)
 8003ed6:	f000 ff0f 	bl	8004cf8 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_IN_SAIx_DMAx_CLK_ENABLE();
 8003eda:	4b2e      	ldr	r3, [pc, #184]	@ (8003f94 <BSP_AUDIO_IN_MspInit+0x14c>)
 8003edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ede:	4a2d      	ldr	r2, [pc, #180]	@ (8003f94 <BSP_AUDIO_IN_MspInit+0x14c>)
 8003ee0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003ee4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ee6:	4b2b      	ldr	r3, [pc, #172]	@ (8003f94 <BSP_AUDIO_IN_MspInit+0x14c>)
 8003ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003eee:	60fb      	str	r3, [r7, #12]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
    
  if(hsai->Instance == AUDIO_IN_SAIx)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a2a      	ldr	r2, [pc, #168]	@ (8003fa0 <BSP_AUDIO_IN_MspInit+0x158>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d137      	bne.n	8003f6c <BSP_AUDIO_IN_MspInit+0x124>
  {
    /* Configure the hdma_sai_rx handle parameters */
    hdma_sai_rx.Init.Channel             = AUDIO_IN_SAIx_DMAx_CHANNEL;
 8003efc:	4b29      	ldr	r3, [pc, #164]	@ (8003fa4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003efe:	2200      	movs	r2, #0
 8003f00:	605a      	str	r2, [r3, #4]
    hdma_sai_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8003f02:	4b28      	ldr	r3, [pc, #160]	@ (8003fa4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003f04:	2200      	movs	r2, #0
 8003f06:	609a      	str	r2, [r3, #8]
    hdma_sai_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8003f08:	4b26      	ldr	r3, [pc, #152]	@ (8003fa4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	60da      	str	r2, [r3, #12]
    hdma_sai_rx.Init.MemInc              = DMA_MINC_ENABLE;
 8003f0e:	4b25      	ldr	r3, [pc, #148]	@ (8003fa4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003f10:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003f14:	611a      	str	r2, [r3, #16]
    hdma_sai_rx.Init.PeriphDataAlignment = AUDIO_IN_SAIx_DMAx_PERIPH_DATA_SIZE;
 8003f16:	4b23      	ldr	r3, [pc, #140]	@ (8003fa4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003f18:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003f1c:	615a      	str	r2, [r3, #20]
    hdma_sai_rx.Init.MemDataAlignment    = AUDIO_IN_SAIx_DMAx_MEM_DATA_SIZE;
 8003f1e:	4b21      	ldr	r3, [pc, #132]	@ (8003fa4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003f20:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003f24:	619a      	str	r2, [r3, #24]
    hdma_sai_rx.Init.Mode                = DMA_CIRCULAR;
 8003f26:	4b1f      	ldr	r3, [pc, #124]	@ (8003fa4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003f28:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003f2c:	61da      	str	r2, [r3, #28]
    hdma_sai_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 8003f2e:	4b1d      	ldr	r3, [pc, #116]	@ (8003fa4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003f30:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003f34:	621a      	str	r2, [r3, #32]
    hdma_sai_rx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8003f36:	4b1b      	ldr	r3, [pc, #108]	@ (8003fa4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003f38:	2200      	movs	r2, #0
 8003f3a:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_rx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003f3c:	4b19      	ldr	r3, [pc, #100]	@ (8003fa4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003f3e:	2203      	movs	r2, #3
 8003f40:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_rx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003f42:	4b18      	ldr	r3, [pc, #96]	@ (8003fa4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003f44:	2200      	movs	r2, #0
 8003f46:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_rx.Init.PeriphBurst         = DMA_MBURST_SINGLE;
 8003f48:	4b16      	ldr	r3, [pc, #88]	@ (8003fa4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_rx.Instance = AUDIO_IN_SAIx_DMAx_STREAM;
 8003f4e:	4b15      	ldr	r3, [pc, #84]	@ (8003fa4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003f50:	4a15      	ldr	r2, [pc, #84]	@ (8003fa8 <BSP_AUDIO_IN_MspInit+0x160>)
 8003f52:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmarx, hdma_sai_rx);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	4a13      	ldr	r2, [pc, #76]	@ (8003fa4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003f58:	671a      	str	r2, [r3, #112]	@ 0x70
 8003f5a:	4a12      	ldr	r2, [pc, #72]	@ (8003fa4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_rx);
 8003f60:	4810      	ldr	r0, [pc, #64]	@ (8003fa4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003f62:	f000 fb31 	bl	80045c8 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_rx);
 8003f66:	480f      	ldr	r0, [pc, #60]	@ (8003fa4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8003f68:	f000 fa80 	bl	800446c <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_SAIx_DMAx_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	210f      	movs	r1, #15
 8003f70:	2046      	movs	r0, #70	@ 0x46
 8003f72:	f000 fa44 	bl	80043fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_SAIx_DMAx_IRQ);
 8003f76:	2046      	movs	r0, #70	@ 0x46
 8003f78:	f000 fa5d 	bl	8004436 <HAL_NVIC_EnableIRQ>

  /* Audio INT IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_INT_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	210f      	movs	r1, #15
 8003f80:	2028      	movs	r0, #40	@ 0x28
 8003f82:	f000 fa3c 	bl	80043fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_INT_IRQ);
 8003f86:	2028      	movs	r0, #40	@ 0x28
 8003f88:	f000 fa55 	bl	8004436 <HAL_NVIC_EnableIRQ>
}
 8003f8c:	bf00      	nop
 8003f8e:	3730      	adds	r7, #48	@ 0x30
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	40023800 	.word	0x40023800
 8003f98:	40021800 	.word	0x40021800
 8003f9c:	40021c00 	.word	0x40021c00
 8003fa0:	40015c24 	.word	0x40015c24
 8003fa4:	20020798 	.word	0x20020798
 8003fa8:	400264b8 	.word	0x400264b8

08003fac <SAIx_In_Init>:
  * @param  SlotActive: CODEC_AUDIOFRAME_SLOT_02 or CODEC_AUDIOFRAME_SLOT_13
  * @param  AudioFreq: Audio frequency to be configured for the SAI peripheral.
  * @retval None
  */
static void SAIx_In_Init(uint32_t SaiOutMode, uint32_t SlotActive, uint32_t AudioFreq)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b084      	sub	sp, #16
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	60f8      	str	r0, [r7, #12]
 8003fb4:	60b9      	str	r1, [r7, #8]
 8003fb6:	607a      	str	r2, [r7, #4]
  /* Initialize SAI2 block A in MASTER RX */
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8003fb8:	4b53      	ldr	r3, [pc, #332]	@ (8004108 <SAIx_In_Init+0x15c>)
 8003fba:	4a54      	ldr	r2, [pc, #336]	@ (800410c <SAIx_In_Init+0x160>)
 8003fbc:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 8003fbe:	4b52      	ldr	r3, [pc, #328]	@ (8004108 <SAIx_In_Init+0x15c>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	4b50      	ldr	r3, [pc, #320]	@ (8004108 <SAIx_In_Init+0x15c>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003fcc:	601a      	str	r2, [r3, #0]

  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_out_sai.Init.AudioFrequency = AudioFreq;
 8003fce:	4a4e      	ldr	r2, [pc, #312]	@ (8004108 <SAIx_In_Init+0x15c>)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	61d3      	str	r3, [r2, #28]
  haudio_out_sai.Init.AudioMode = SaiOutMode;
 8003fd4:	4a4c      	ldr	r2, [pc, #304]	@ (8004108 <SAIx_In_Init+0x15c>)
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6053      	str	r3, [r2, #4]
  haudio_out_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 8003fda:	4b4b      	ldr	r3, [pc, #300]	@ (8004108 <SAIx_In_Init+0x15c>)
 8003fdc:	2200      	movs	r2, #0
 8003fde:	615a      	str	r2, [r3, #20]
  haudio_out_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 8003fe0:	4b49      	ldr	r3, [pc, #292]	@ (8004108 <SAIx_In_Init+0x15c>)
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_out_sai.Init.DataSize = SAI_DATASIZE_16;
 8003fe6:	4b48      	ldr	r3, [pc, #288]	@ (8004108 <SAIx_In_Init+0x15c>)
 8003fe8:	2280      	movs	r2, #128	@ 0x80
 8003fea:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_out_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8003fec:	4b46      	ldr	r3, [pc, #280]	@ (8004108 <SAIx_In_Init+0x15c>)
 8003fee:	2200      	movs	r2, #0
 8003ff0:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_out_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8003ff2:	4b45      	ldr	r3, [pc, #276]	@ (8004108 <SAIx_In_Init+0x15c>)
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_out_sai.Init.Synchro = SAI_ASYNCHRONOUS;
 8003ff8:	4b43      	ldr	r3, [pc, #268]	@ (8004108 <SAIx_In_Init+0x15c>)
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	609a      	str	r2, [r3, #8]
  haudio_out_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLED;
 8003ffe:	4b42      	ldr	r3, [pc, #264]	@ (8004108 <SAIx_In_Init+0x15c>)
 8004000:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004004:	611a      	str	r2, [r3, #16]
  haudio_out_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8004006:	4b40      	ldr	r3, [pc, #256]	@ (8004108 <SAIx_In_Init+0x15c>)
 8004008:	2201      	movs	r2, #1
 800400a:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_out_sai.FrameInit.FrameLength = 64;
 800400c:	4b3e      	ldr	r3, [pc, #248]	@ (8004108 <SAIx_In_Init+0x15c>)
 800400e:	2240      	movs	r2, #64	@ 0x40
 8004010:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_out_sai.FrameInit.ActiveFrameLength = 32;
 8004012:	4b3d      	ldr	r3, [pc, #244]	@ (8004108 <SAIx_In_Init+0x15c>)
 8004014:	2220      	movs	r2, #32
 8004016:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_out_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8004018:	4b3b      	ldr	r3, [pc, #236]	@ (8004108 <SAIx_In_Init+0x15c>)
 800401a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800401e:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_out_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8004020:	4b39      	ldr	r3, [pc, #228]	@ (8004108 <SAIx_In_Init+0x15c>)
 8004022:	2200      	movs	r2, #0
 8004024:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_out_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8004026:	4b38      	ldr	r3, [pc, #224]	@ (8004108 <SAIx_In_Init+0x15c>)
 8004028:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800402c:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot actives */
  haudio_out_sai.SlotInit.FirstBitOffset = 0;
 800402e:	4b36      	ldr	r3, [pc, #216]	@ (8004108 <SAIx_In_Init+0x15c>)
 8004030:	2200      	movs	r2, #0
 8004032:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_out_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8004034:	4b34      	ldr	r3, [pc, #208]	@ (8004108 <SAIx_In_Init+0x15c>)
 8004036:	2200      	movs	r2, #0
 8004038:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_out_sai.SlotInit.SlotNumber = 4;
 800403a:	4b33      	ldr	r3, [pc, #204]	@ (8004108 <SAIx_In_Init+0x15c>)
 800403c:	2204      	movs	r2, #4
 800403e:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_out_sai.SlotInit.SlotActive = SlotActive;
 8004040:	4a31      	ldr	r2, [pc, #196]	@ (8004108 <SAIx_In_Init+0x15c>)
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_out_sai);
 8004046:	4830      	ldr	r0, [pc, #192]	@ (8004108 <SAIx_In_Init+0x15c>)
 8004048:	f003 fa32 	bl	80074b0 <HAL_SAI_Init>

  /* Initialize SAI2 block B in SLAVE RX synchronous from SAI2 block A */
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 800404c:	4b30      	ldr	r3, [pc, #192]	@ (8004110 <SAIx_In_Init+0x164>)
 800404e:	4a31      	ldr	r2, [pc, #196]	@ (8004114 <SAIx_In_Init+0x168>)
 8004050:	601a      	str	r2, [r3, #0]
  
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 8004052:	4b2f      	ldr	r3, [pc, #188]	@ (8004110 <SAIx_In_Init+0x164>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	4b2d      	ldr	r3, [pc, #180]	@ (8004110 <SAIx_In_Init+0x164>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004060:	601a      	str	r2, [r3, #0]
  
  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_in_sai.Init.AudioFrequency = AudioFreq;
 8004062:	4a2b      	ldr	r2, [pc, #172]	@ (8004110 <SAIx_In_Init+0x164>)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	61d3      	str	r3, [r2, #28]
  haudio_in_sai.Init.AudioMode = SAI_MODESLAVE_RX;
 8004068:	4b29      	ldr	r3, [pc, #164]	@ (8004110 <SAIx_In_Init+0x164>)
 800406a:	2203      	movs	r2, #3
 800406c:	605a      	str	r2, [r3, #4]
  haudio_in_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 800406e:	4b28      	ldr	r3, [pc, #160]	@ (8004110 <SAIx_In_Init+0x164>)
 8004070:	2200      	movs	r2, #0
 8004072:	615a      	str	r2, [r3, #20]
  haudio_in_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 8004074:	4b26      	ldr	r3, [pc, #152]	@ (8004110 <SAIx_In_Init+0x164>)
 8004076:	2200      	movs	r2, #0
 8004078:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_in_sai.Init.DataSize = SAI_DATASIZE_16;
 800407a:	4b25      	ldr	r3, [pc, #148]	@ (8004110 <SAIx_In_Init+0x164>)
 800407c:	2280      	movs	r2, #128	@ 0x80
 800407e:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_in_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8004080:	4b23      	ldr	r3, [pc, #140]	@ (8004110 <SAIx_In_Init+0x164>)
 8004082:	2200      	movs	r2, #0
 8004084:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_in_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8004086:	4b22      	ldr	r3, [pc, #136]	@ (8004110 <SAIx_In_Init+0x164>)
 8004088:	2201      	movs	r2, #1
 800408a:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_in_sai.Init.Synchro = SAI_SYNCHRONOUS;
 800408c:	4b20      	ldr	r3, [pc, #128]	@ (8004110 <SAIx_In_Init+0x164>)
 800408e:	2201      	movs	r2, #1
 8004090:	609a      	str	r2, [r3, #8]
  haudio_in_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLED;
 8004092:	4b1f      	ldr	r3, [pc, #124]	@ (8004110 <SAIx_In_Init+0x164>)
 8004094:	2200      	movs	r2, #0
 8004096:	611a      	str	r2, [r3, #16]
  haudio_in_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8004098:	4b1d      	ldr	r3, [pc, #116]	@ (8004110 <SAIx_In_Init+0x164>)
 800409a:	2201      	movs	r2, #1
 800409c:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_in_sai.FrameInit.FrameLength = 64;
 800409e:	4b1c      	ldr	r3, [pc, #112]	@ (8004110 <SAIx_In_Init+0x164>)
 80040a0:	2240      	movs	r2, #64	@ 0x40
 80040a2:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_in_sai.FrameInit.ActiveFrameLength = 32;
 80040a4:	4b1a      	ldr	r3, [pc, #104]	@ (8004110 <SAIx_In_Init+0x164>)
 80040a6:	2220      	movs	r2, #32
 80040a8:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_in_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 80040aa:	4b19      	ldr	r3, [pc, #100]	@ (8004110 <SAIx_In_Init+0x164>)
 80040ac:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80040b0:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_in_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80040b2:	4b17      	ldr	r3, [pc, #92]	@ (8004110 <SAIx_In_Init+0x164>)
 80040b4:	2200      	movs	r2, #0
 80040b6:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_in_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 80040b8:	4b15      	ldr	r3, [pc, #84]	@ (8004110 <SAIx_In_Init+0x164>)
 80040ba:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80040be:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot active */
  haudio_in_sai.SlotInit.FirstBitOffset = 0;
 80040c0:	4b13      	ldr	r3, [pc, #76]	@ (8004110 <SAIx_In_Init+0x164>)
 80040c2:	2200      	movs	r2, #0
 80040c4:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_in_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80040c6:	4b12      	ldr	r3, [pc, #72]	@ (8004110 <SAIx_In_Init+0x164>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_in_sai.SlotInit.SlotNumber = 4;
 80040cc:	4b10      	ldr	r3, [pc, #64]	@ (8004110 <SAIx_In_Init+0x164>)
 80040ce:	2204      	movs	r2, #4
 80040d0:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_in_sai.SlotInit.SlotActive = SlotActive;
 80040d2:	4a0f      	ldr	r2, [pc, #60]	@ (8004110 <SAIx_In_Init+0x164>)
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_in_sai);
 80040d8:	480d      	ldr	r0, [pc, #52]	@ (8004110 <SAIx_In_Init+0x164>)
 80040da:	f003 f9e9 	bl	80074b0 <HAL_SAI_Init>

  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&haudio_out_sai);
 80040de:	4b0a      	ldr	r3, [pc, #40]	@ (8004108 <SAIx_In_Init+0x15c>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	4b08      	ldr	r3, [pc, #32]	@ (8004108 <SAIx_In_Init+0x15c>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80040ec:	601a      	str	r2, [r3, #0]

  /* Enable SAI peripheral */
  __HAL_SAI_ENABLE(&haudio_in_sai);
 80040ee:	4b08      	ldr	r3, [pc, #32]	@ (8004110 <SAIx_In_Init+0x164>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	4b06      	ldr	r3, [pc, #24]	@ (8004110 <SAIx_In_Init+0x164>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80040fc:	601a      	str	r2, [r3, #0]
}
 80040fe:	bf00      	nop
 8004100:	3710      	adds	r7, #16
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
 8004106:	bf00      	nop
 8004108:	20020630 	.word	0x20020630
 800410c:	40015c04 	.word	0x40015c04
 8004110:	200206b4 	.word	0x200206b4
 8004114:	40015c24 	.word	0x40015c24

08004118 <SAIx_In_DeInit>:
/**
  * @brief  Deinitializes the output Audio Codec audio interface (SAI).
  * @retval None
  */
static void SAIx_In_DeInit(void)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	af00      	add	r7, sp, #0
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 800411c:	4b07      	ldr	r3, [pc, #28]	@ (800413c <SAIx_In_DeInit+0x24>)
 800411e:	4a08      	ldr	r2, [pc, #32]	@ (8004140 <SAIx_In_DeInit+0x28>)
 8004120:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 8004122:	4b06      	ldr	r3, [pc, #24]	@ (800413c <SAIx_In_DeInit+0x24>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	4b04      	ldr	r3, [pc, #16]	@ (800413c <SAIx_In_DeInit+0x24>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004130:	601a      	str	r2, [r3, #0]

  HAL_SAI_DeInit(&haudio_in_sai);
 8004132:	4802      	ldr	r0, [pc, #8]	@ (800413c <SAIx_In_DeInit+0x24>)
 8004134:	f003 fb3a 	bl	80077ac <HAL_SAI_DeInit>
}
 8004138:	bf00      	nop
 800413a:	bd80      	pop	{r7, pc}
 800413c:	200206b4 	.word	0x200206b4
 8004140:	40015c24 	.word	0x40015c24

08004144 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004148:	2003      	movs	r0, #3
 800414a:	f000 f94d 	bl	80043e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800414e:	200f      	movs	r0, #15
 8004150:	f000 f806 	bl	8004160 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004154:	f7fd fbee 	bl	8001934 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004158:	2300      	movs	r3, #0
}
 800415a:	4618      	mov	r0, r3
 800415c:	bd80      	pop	{r7, pc}
	...

08004160 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b082      	sub	sp, #8
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004168:	4b12      	ldr	r3, [pc, #72]	@ (80041b4 <HAL_InitTick+0x54>)
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	4b12      	ldr	r3, [pc, #72]	@ (80041b8 <HAL_InitTick+0x58>)
 800416e:	781b      	ldrb	r3, [r3, #0]
 8004170:	4619      	mov	r1, r3
 8004172:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004176:	fbb3 f3f1 	udiv	r3, r3, r1
 800417a:	fbb2 f3f3 	udiv	r3, r2, r3
 800417e:	4618      	mov	r0, r3
 8004180:	f000 f967 	bl	8004452 <HAL_SYSTICK_Config>
 8004184:	4603      	mov	r3, r0
 8004186:	2b00      	cmp	r3, #0
 8004188:	d001      	beq.n	800418e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e00e      	b.n	80041ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2b0f      	cmp	r3, #15
 8004192:	d80a      	bhi.n	80041aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004194:	2200      	movs	r2, #0
 8004196:	6879      	ldr	r1, [r7, #4]
 8004198:	f04f 30ff 	mov.w	r0, #4294967295
 800419c:	f000 f92f 	bl	80043fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80041a0:	4a06      	ldr	r2, [pc, #24]	@ (80041bc <HAL_InitTick+0x5c>)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80041a6:	2300      	movs	r3, #0
 80041a8:	e000      	b.n	80041ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	3708      	adds	r7, #8
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}
 80041b4:	20000000 	.word	0x20000000
 80041b8:	20000048 	.word	0x20000048
 80041bc:	20000044 	.word	0x20000044

080041c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80041c0:	b480      	push	{r7}
 80041c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80041c4:	4b06      	ldr	r3, [pc, #24]	@ (80041e0 <HAL_IncTick+0x20>)
 80041c6:	781b      	ldrb	r3, [r3, #0]
 80041c8:	461a      	mov	r2, r3
 80041ca:	4b06      	ldr	r3, [pc, #24]	@ (80041e4 <HAL_IncTick+0x24>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4413      	add	r3, r2
 80041d0:	4a04      	ldr	r2, [pc, #16]	@ (80041e4 <HAL_IncTick+0x24>)
 80041d2:	6013      	str	r3, [r2, #0]
}
 80041d4:	bf00      	nop
 80041d6:	46bd      	mov	sp, r7
 80041d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041dc:	4770      	bx	lr
 80041de:	bf00      	nop
 80041e0:	20000048 	.word	0x20000048
 80041e4:	200207f8 	.word	0x200207f8

080041e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80041e8:	b480      	push	{r7}
 80041ea:	af00      	add	r7, sp, #0
  return uwTick;
 80041ec:	4b03      	ldr	r3, [pc, #12]	@ (80041fc <HAL_GetTick+0x14>)
 80041ee:	681b      	ldr	r3, [r3, #0]
}
 80041f0:	4618      	mov	r0, r3
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr
 80041fa:	bf00      	nop
 80041fc:	200207f8 	.word	0x200207f8

08004200 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b084      	sub	sp, #16
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004208:	f7ff ffee 	bl	80041e8 <HAL_GetTick>
 800420c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004218:	d005      	beq.n	8004226 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800421a:	4b0a      	ldr	r3, [pc, #40]	@ (8004244 <HAL_Delay+0x44>)
 800421c:	781b      	ldrb	r3, [r3, #0]
 800421e:	461a      	mov	r2, r3
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	4413      	add	r3, r2
 8004224:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004226:	bf00      	nop
 8004228:	f7ff ffde 	bl	80041e8 <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	68fa      	ldr	r2, [r7, #12]
 8004234:	429a      	cmp	r2, r3
 8004236:	d8f7      	bhi.n	8004228 <HAL_Delay+0x28>
  {
  }
}
 8004238:	bf00      	nop
 800423a:	bf00      	nop
 800423c:	3710      	adds	r7, #16
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
 8004242:	bf00      	nop
 8004244:	20000048 	.word	0x20000048

08004248 <__NVIC_SetPriorityGrouping>:
{
 8004248:	b480      	push	{r7}
 800424a:	b085      	sub	sp, #20
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	f003 0307 	and.w	r3, r3, #7
 8004256:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004258:	4b0b      	ldr	r3, [pc, #44]	@ (8004288 <__NVIC_SetPriorityGrouping+0x40>)
 800425a:	68db      	ldr	r3, [r3, #12]
 800425c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800425e:	68ba      	ldr	r2, [r7, #8]
 8004260:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004264:	4013      	ands	r3, r2
 8004266:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004270:	4b06      	ldr	r3, [pc, #24]	@ (800428c <__NVIC_SetPriorityGrouping+0x44>)
 8004272:	4313      	orrs	r3, r2
 8004274:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004276:	4a04      	ldr	r2, [pc, #16]	@ (8004288 <__NVIC_SetPriorityGrouping+0x40>)
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	60d3      	str	r3, [r2, #12]
}
 800427c:	bf00      	nop
 800427e:	3714      	adds	r7, #20
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr
 8004288:	e000ed00 	.word	0xe000ed00
 800428c:	05fa0000 	.word	0x05fa0000

08004290 <__NVIC_GetPriorityGrouping>:
{
 8004290:	b480      	push	{r7}
 8004292:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004294:	4b04      	ldr	r3, [pc, #16]	@ (80042a8 <__NVIC_GetPriorityGrouping+0x18>)
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	0a1b      	lsrs	r3, r3, #8
 800429a:	f003 0307 	and.w	r3, r3, #7
}
 800429e:	4618      	mov	r0, r3
 80042a0:	46bd      	mov	sp, r7
 80042a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a6:	4770      	bx	lr
 80042a8:	e000ed00 	.word	0xe000ed00

080042ac <__NVIC_EnableIRQ>:
{
 80042ac:	b480      	push	{r7}
 80042ae:	b083      	sub	sp, #12
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	4603      	mov	r3, r0
 80042b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	db0b      	blt.n	80042d6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042be:	79fb      	ldrb	r3, [r7, #7]
 80042c0:	f003 021f 	and.w	r2, r3, #31
 80042c4:	4907      	ldr	r1, [pc, #28]	@ (80042e4 <__NVIC_EnableIRQ+0x38>)
 80042c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042ca:	095b      	lsrs	r3, r3, #5
 80042cc:	2001      	movs	r0, #1
 80042ce:	fa00 f202 	lsl.w	r2, r0, r2
 80042d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80042d6:	bf00      	nop
 80042d8:	370c      	adds	r7, #12
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr
 80042e2:	bf00      	nop
 80042e4:	e000e100 	.word	0xe000e100

080042e8 <__NVIC_SetPriority>:
{
 80042e8:	b480      	push	{r7}
 80042ea:	b083      	sub	sp, #12
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	4603      	mov	r3, r0
 80042f0:	6039      	str	r1, [r7, #0]
 80042f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	db0a      	blt.n	8004312 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	b2da      	uxtb	r2, r3
 8004300:	490c      	ldr	r1, [pc, #48]	@ (8004334 <__NVIC_SetPriority+0x4c>)
 8004302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004306:	0112      	lsls	r2, r2, #4
 8004308:	b2d2      	uxtb	r2, r2
 800430a:	440b      	add	r3, r1
 800430c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004310:	e00a      	b.n	8004328 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	b2da      	uxtb	r2, r3
 8004316:	4908      	ldr	r1, [pc, #32]	@ (8004338 <__NVIC_SetPriority+0x50>)
 8004318:	79fb      	ldrb	r3, [r7, #7]
 800431a:	f003 030f 	and.w	r3, r3, #15
 800431e:	3b04      	subs	r3, #4
 8004320:	0112      	lsls	r2, r2, #4
 8004322:	b2d2      	uxtb	r2, r2
 8004324:	440b      	add	r3, r1
 8004326:	761a      	strb	r2, [r3, #24]
}
 8004328:	bf00      	nop
 800432a:	370c      	adds	r7, #12
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr
 8004334:	e000e100 	.word	0xe000e100
 8004338:	e000ed00 	.word	0xe000ed00

0800433c <NVIC_EncodePriority>:
{
 800433c:	b480      	push	{r7}
 800433e:	b089      	sub	sp, #36	@ 0x24
 8004340:	af00      	add	r7, sp, #0
 8004342:	60f8      	str	r0, [r7, #12]
 8004344:	60b9      	str	r1, [r7, #8]
 8004346:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	f003 0307 	and.w	r3, r3, #7
 800434e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004350:	69fb      	ldr	r3, [r7, #28]
 8004352:	f1c3 0307 	rsb	r3, r3, #7
 8004356:	2b04      	cmp	r3, #4
 8004358:	bf28      	it	cs
 800435a:	2304      	movcs	r3, #4
 800435c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800435e:	69fb      	ldr	r3, [r7, #28]
 8004360:	3304      	adds	r3, #4
 8004362:	2b06      	cmp	r3, #6
 8004364:	d902      	bls.n	800436c <NVIC_EncodePriority+0x30>
 8004366:	69fb      	ldr	r3, [r7, #28]
 8004368:	3b03      	subs	r3, #3
 800436a:	e000      	b.n	800436e <NVIC_EncodePriority+0x32>
 800436c:	2300      	movs	r3, #0
 800436e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004370:	f04f 32ff 	mov.w	r2, #4294967295
 8004374:	69bb      	ldr	r3, [r7, #24]
 8004376:	fa02 f303 	lsl.w	r3, r2, r3
 800437a:	43da      	mvns	r2, r3
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	401a      	ands	r2, r3
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004384:	f04f 31ff 	mov.w	r1, #4294967295
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	fa01 f303 	lsl.w	r3, r1, r3
 800438e:	43d9      	mvns	r1, r3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004394:	4313      	orrs	r3, r2
}
 8004396:	4618      	mov	r0, r3
 8004398:	3724      	adds	r7, #36	@ 0x24
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr
	...

080043a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b082      	sub	sp, #8
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	3b01      	subs	r3, #1
 80043b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80043b4:	d301      	bcc.n	80043ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80043b6:	2301      	movs	r3, #1
 80043b8:	e00f      	b.n	80043da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80043ba:	4a0a      	ldr	r2, [pc, #40]	@ (80043e4 <SysTick_Config+0x40>)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	3b01      	subs	r3, #1
 80043c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80043c2:	210f      	movs	r1, #15
 80043c4:	f04f 30ff 	mov.w	r0, #4294967295
 80043c8:	f7ff ff8e 	bl	80042e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80043cc:	4b05      	ldr	r3, [pc, #20]	@ (80043e4 <SysTick_Config+0x40>)
 80043ce:	2200      	movs	r2, #0
 80043d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80043d2:	4b04      	ldr	r3, [pc, #16]	@ (80043e4 <SysTick_Config+0x40>)
 80043d4:	2207      	movs	r2, #7
 80043d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80043d8:	2300      	movs	r3, #0
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3708      	adds	r7, #8
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}
 80043e2:	bf00      	nop
 80043e4:	e000e010 	.word	0xe000e010

080043e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b082      	sub	sp, #8
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f7ff ff29 	bl	8004248 <__NVIC_SetPriorityGrouping>
}
 80043f6:	bf00      	nop
 80043f8:	3708      	adds	r7, #8
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}

080043fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80043fe:	b580      	push	{r7, lr}
 8004400:	b086      	sub	sp, #24
 8004402:	af00      	add	r7, sp, #0
 8004404:	4603      	mov	r3, r0
 8004406:	60b9      	str	r1, [r7, #8]
 8004408:	607a      	str	r2, [r7, #4]
 800440a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800440c:	2300      	movs	r3, #0
 800440e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004410:	f7ff ff3e 	bl	8004290 <__NVIC_GetPriorityGrouping>
 8004414:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004416:	687a      	ldr	r2, [r7, #4]
 8004418:	68b9      	ldr	r1, [r7, #8]
 800441a:	6978      	ldr	r0, [r7, #20]
 800441c:	f7ff ff8e 	bl	800433c <NVIC_EncodePriority>
 8004420:	4602      	mov	r2, r0
 8004422:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004426:	4611      	mov	r1, r2
 8004428:	4618      	mov	r0, r3
 800442a:	f7ff ff5d 	bl	80042e8 <__NVIC_SetPriority>
}
 800442e:	bf00      	nop
 8004430:	3718      	adds	r7, #24
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}

08004436 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004436:	b580      	push	{r7, lr}
 8004438:	b082      	sub	sp, #8
 800443a:	af00      	add	r7, sp, #0
 800443c:	4603      	mov	r3, r0
 800443e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004440:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004444:	4618      	mov	r0, r3
 8004446:	f7ff ff31 	bl	80042ac <__NVIC_EnableIRQ>
}
 800444a:	bf00      	nop
 800444c:	3708      	adds	r7, #8
 800444e:	46bd      	mov	sp, r7
 8004450:	bd80      	pop	{r7, pc}

08004452 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004452:	b580      	push	{r7, lr}
 8004454:	b082      	sub	sp, #8
 8004456:	af00      	add	r7, sp, #0
 8004458:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f7ff ffa2 	bl	80043a4 <SysTick_Config>
 8004460:	4603      	mov	r3, r0
}
 8004462:	4618      	mov	r0, r3
 8004464:	3708      	adds	r7, #8
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}
	...

0800446c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b086      	sub	sp, #24
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004474:	2300      	movs	r3, #0
 8004476:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004478:	f7ff feb6 	bl	80041e8 <HAL_GetTick>
 800447c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d101      	bne.n	8004488 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e099      	b.n	80045bc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2202      	movs	r2, #2
 800448c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2200      	movs	r2, #0
 8004494:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	681a      	ldr	r2, [r3, #0]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f022 0201 	bic.w	r2, r2, #1
 80044a6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80044a8:	e00f      	b.n	80044ca <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80044aa:	f7ff fe9d 	bl	80041e8 <HAL_GetTick>
 80044ae:	4602      	mov	r2, r0
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	1ad3      	subs	r3, r2, r3
 80044b4:	2b05      	cmp	r3, #5
 80044b6:	d908      	bls.n	80044ca <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2220      	movs	r2, #32
 80044bc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2203      	movs	r2, #3
 80044c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e078      	b.n	80045bc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0301 	and.w	r3, r3, #1
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d1e8      	bne.n	80044aa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80044e0:	697a      	ldr	r2, [r7, #20]
 80044e2:	4b38      	ldr	r3, [pc, #224]	@ (80045c4 <HAL_DMA_Init+0x158>)
 80044e4:	4013      	ands	r3, r2
 80044e6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	685a      	ldr	r2, [r3, #4]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80044f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	691b      	ldr	r3, [r3, #16]
 80044fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004502:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	699b      	ldr	r3, [r3, #24]
 8004508:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800450e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6a1b      	ldr	r3, [r3, #32]
 8004514:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004516:	697a      	ldr	r2, [r7, #20]
 8004518:	4313      	orrs	r3, r2
 800451a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004520:	2b04      	cmp	r3, #4
 8004522:	d107      	bne.n	8004534 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800452c:	4313      	orrs	r3, r2
 800452e:	697a      	ldr	r2, [r7, #20]
 8004530:	4313      	orrs	r3, r2
 8004532:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	697a      	ldr	r2, [r7, #20]
 800453a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	695b      	ldr	r3, [r3, #20]
 8004542:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	f023 0307 	bic.w	r3, r3, #7
 800454a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004550:	697a      	ldr	r2, [r7, #20]
 8004552:	4313      	orrs	r3, r2
 8004554:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800455a:	2b04      	cmp	r3, #4
 800455c:	d117      	bne.n	800458e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004562:	697a      	ldr	r2, [r7, #20]
 8004564:	4313      	orrs	r3, r2
 8004566:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800456c:	2b00      	cmp	r3, #0
 800456e:	d00e      	beq.n	800458e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	f000 fb45 	bl	8004c00 <DMA_CheckFifoParam>
 8004576:	4603      	mov	r3, r0
 8004578:	2b00      	cmp	r3, #0
 800457a:	d008      	beq.n	800458e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2240      	movs	r2, #64	@ 0x40
 8004580:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800458a:	2301      	movs	r3, #1
 800458c:	e016      	b.n	80045bc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	697a      	ldr	r2, [r7, #20]
 8004594:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f000 fafc 	bl	8004b94 <DMA_CalcBaseAndBitshift>
 800459c:	4603      	mov	r3, r0
 800459e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045a4:	223f      	movs	r2, #63	@ 0x3f
 80045a6:	409a      	lsls	r2, r3
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2200      	movs	r2, #0
 80045b0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2201      	movs	r2, #1
 80045b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80045ba:	2300      	movs	r3, #0
}
 80045bc:	4618      	mov	r0, r3
 80045be:	3718      	adds	r7, #24
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	f010803f 	.word	0xf010803f

080045c8 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b084      	sub	sp, #16
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d101      	bne.n	80045da <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	e050      	b.n	800467c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	2b02      	cmp	r3, #2
 80045e4:	d101      	bne.n	80045ea <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80045e6:	2302      	movs	r3, #2
 80045e8:	e048      	b.n	800467c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f022 0201 	bic.w	r2, r2, #1
 80045f8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	2200      	movs	r2, #0
 8004600:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	2200      	movs	r2, #0
 8004608:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	2200      	movs	r2, #0
 8004610:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	2200      	movs	r2, #0
 8004618:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	2200      	movs	r2, #0
 8004620:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	2221      	movs	r2, #33	@ 0x21
 8004628:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f000 fab2 	bl	8004b94 <DMA_CalcBaseAndBitshift>
 8004630:	4603      	mov	r3, r0
 8004632:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004638:	223f      	movs	r2, #63	@ 0x3f
 800463a:	409a      	lsls	r2, r3
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2200      	movs	r2, #0
 8004644:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2200      	movs	r2, #0
 8004650:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2200      	movs	r2, #0
 8004656:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2200      	movs	r2, #0
 800465c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2200      	movs	r2, #0
 8004668:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2200      	movs	r2, #0
 800466e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2200      	movs	r2, #0
 8004676:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800467a:	2300      	movs	r3, #0
}
 800467c:	4618      	mov	r0, r3
 800467e:	3710      	adds	r7, #16
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}

08004684 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b086      	sub	sp, #24
 8004688:	af00      	add	r7, sp, #0
 800468a:	60f8      	str	r0, [r7, #12]
 800468c:	60b9      	str	r1, [r7, #8]
 800468e:	607a      	str	r2, [r7, #4]
 8004690:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004692:	2300      	movs	r3, #0
 8004694:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800469a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80046a2:	2b01      	cmp	r3, #1
 80046a4:	d101      	bne.n	80046aa <HAL_DMA_Start_IT+0x26>
 80046a6:	2302      	movs	r3, #2
 80046a8:	e048      	b.n	800473c <HAL_DMA_Start_IT+0xb8>
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2201      	movs	r2, #1
 80046ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80046b8:	b2db      	uxtb	r3, r3
 80046ba:	2b01      	cmp	r3, #1
 80046bc:	d137      	bne.n	800472e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2202      	movs	r2, #2
 80046c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2200      	movs	r2, #0
 80046ca:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	687a      	ldr	r2, [r7, #4]
 80046d0:	68b9      	ldr	r1, [r7, #8]
 80046d2:	68f8      	ldr	r0, [r7, #12]
 80046d4:	f000 fa30 	bl	8004b38 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046dc:	223f      	movs	r2, #63	@ 0x3f
 80046de:	409a      	lsls	r2, r3
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f042 0216 	orr.w	r2, r2, #22
 80046f2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	695a      	ldr	r2, [r3, #20]
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004702:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004708:	2b00      	cmp	r3, #0
 800470a:	d007      	beq.n	800471c <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f042 0208 	orr.w	r2, r2, #8
 800471a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f042 0201 	orr.w	r2, r2, #1
 800472a:	601a      	str	r2, [r3, #0]
 800472c:	e005      	b.n	800473a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2200      	movs	r2, #0
 8004732:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004736:	2302      	movs	r3, #2
 8004738:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800473a:	7dfb      	ldrb	r3, [r7, #23]
}
 800473c:	4618      	mov	r0, r3
 800473e:	3718      	adds	r7, #24
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}

08004744 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b084      	sub	sp, #16
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004750:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004752:	f7ff fd49 	bl	80041e8 <HAL_GetTick>
 8004756:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800475e:	b2db      	uxtb	r3, r3
 8004760:	2b02      	cmp	r3, #2
 8004762:	d008      	beq.n	8004776 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2280      	movs	r2, #128	@ 0x80
 8004768:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e052      	b.n	800481c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f022 0216 	bic.w	r2, r2, #22
 8004784:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	695a      	ldr	r2, [r3, #20]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004794:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800479a:	2b00      	cmp	r3, #0
 800479c:	d103      	bne.n	80047a6 <HAL_DMA_Abort+0x62>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d007      	beq.n	80047b6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	681a      	ldr	r2, [r3, #0]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f022 0208 	bic.w	r2, r2, #8
 80047b4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	681a      	ldr	r2, [r3, #0]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f022 0201 	bic.w	r2, r2, #1
 80047c4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80047c6:	e013      	b.n	80047f0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80047c8:	f7ff fd0e 	bl	80041e8 <HAL_GetTick>
 80047cc:	4602      	mov	r2, r0
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	1ad3      	subs	r3, r2, r3
 80047d2:	2b05      	cmp	r3, #5
 80047d4:	d90c      	bls.n	80047f0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2220      	movs	r2, #32
 80047da:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2203      	movs	r2, #3
 80047e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2200      	movs	r2, #0
 80047e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80047ec:	2303      	movs	r3, #3
 80047ee:	e015      	b.n	800481c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f003 0301 	and.w	r3, r3, #1
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d1e4      	bne.n	80047c8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004802:	223f      	movs	r2, #63	@ 0x3f
 8004804:	409a      	lsls	r2, r3
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2201      	movs	r2, #1
 800480e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2200      	movs	r2, #0
 8004816:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 800481a:	2300      	movs	r3, #0
}
 800481c:	4618      	mov	r0, r3
 800481e:	3710      	adds	r7, #16
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}

08004824 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b086      	sub	sp, #24
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 800482c:	2300      	movs	r3, #0
 800482e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8004830:	4b8e      	ldr	r3, [pc, #568]	@ (8004a6c <HAL_DMA_IRQHandler+0x248>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a8e      	ldr	r2, [pc, #568]	@ (8004a70 <HAL_DMA_IRQHandler+0x24c>)
 8004836:	fba2 2303 	umull	r2, r3, r2, r3
 800483a:	0a9b      	lsrs	r3, r3, #10
 800483c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004842:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800484e:	2208      	movs	r2, #8
 8004850:	409a      	lsls	r2, r3
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	4013      	ands	r3, r2
 8004856:	2b00      	cmp	r3, #0
 8004858:	d01a      	beq.n	8004890 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f003 0304 	and.w	r3, r3, #4
 8004864:	2b00      	cmp	r3, #0
 8004866:	d013      	beq.n	8004890 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f022 0204 	bic.w	r2, r2, #4
 8004876:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800487c:	2208      	movs	r2, #8
 800487e:	409a      	lsls	r2, r3
 8004880:	693b      	ldr	r3, [r7, #16]
 8004882:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004888:	f043 0201 	orr.w	r2, r3, #1
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004894:	2201      	movs	r2, #1
 8004896:	409a      	lsls	r2, r3
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	4013      	ands	r3, r2
 800489c:	2b00      	cmp	r3, #0
 800489e:	d012      	beq.n	80048c6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	695b      	ldr	r3, [r3, #20]
 80048a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d00b      	beq.n	80048c6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048b2:	2201      	movs	r2, #1
 80048b4:	409a      	lsls	r2, r3
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048be:	f043 0202 	orr.w	r2, r3, #2
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048ca:	2204      	movs	r2, #4
 80048cc:	409a      	lsls	r2, r3
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	4013      	ands	r3, r2
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d012      	beq.n	80048fc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f003 0302 	and.w	r3, r3, #2
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d00b      	beq.n	80048fc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048e8:	2204      	movs	r2, #4
 80048ea:	409a      	lsls	r2, r3
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048f4:	f043 0204 	orr.w	r2, r3, #4
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004900:	2210      	movs	r2, #16
 8004902:	409a      	lsls	r2, r3
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	4013      	ands	r3, r2
 8004908:	2b00      	cmp	r3, #0
 800490a:	d043      	beq.n	8004994 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 0308 	and.w	r3, r3, #8
 8004916:	2b00      	cmp	r3, #0
 8004918:	d03c      	beq.n	8004994 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800491e:	2210      	movs	r2, #16
 8004920:	409a      	lsls	r2, r3
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004930:	2b00      	cmp	r3, #0
 8004932:	d018      	beq.n	8004966 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800493e:	2b00      	cmp	r3, #0
 8004940:	d108      	bne.n	8004954 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004946:	2b00      	cmp	r3, #0
 8004948:	d024      	beq.n	8004994 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	4798      	blx	r3
 8004952:	e01f      	b.n	8004994 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004958:	2b00      	cmp	r3, #0
 800495a:	d01b      	beq.n	8004994 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004960:	6878      	ldr	r0, [r7, #4]
 8004962:	4798      	blx	r3
 8004964:	e016      	b.n	8004994 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004970:	2b00      	cmp	r3, #0
 8004972:	d107      	bne.n	8004984 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f022 0208 	bic.w	r2, r2, #8
 8004982:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004988:	2b00      	cmp	r3, #0
 800498a:	d003      	beq.n	8004994 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004990:	6878      	ldr	r0, [r7, #4]
 8004992:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004998:	2220      	movs	r2, #32
 800499a:	409a      	lsls	r2, r3
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	4013      	ands	r3, r2
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	f000 808f 	beq.w	8004ac4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f003 0310 	and.w	r3, r3, #16
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	f000 8087 	beq.w	8004ac4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049ba:	2220      	movs	r2, #32
 80049bc:	409a      	lsls	r2, r3
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	2b05      	cmp	r3, #5
 80049cc:	d136      	bne.n	8004a3c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f022 0216 	bic.w	r2, r2, #22
 80049dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	695a      	ldr	r2, [r3, #20]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80049ec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d103      	bne.n	80049fe <HAL_DMA_IRQHandler+0x1da>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d007      	beq.n	8004a0e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	681a      	ldr	r2, [r3, #0]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f022 0208 	bic.w	r2, r2, #8
 8004a0c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a12:	223f      	movs	r2, #63	@ 0x3f
 8004a14:	409a      	lsls	r2, r3
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d07e      	beq.n	8004b30 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a36:	6878      	ldr	r0, [r7, #4]
 8004a38:	4798      	blx	r3
        }
        return;
 8004a3a:	e079      	b.n	8004b30 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d01d      	beq.n	8004a86 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d10d      	bne.n	8004a74 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d031      	beq.n	8004ac4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a64:	6878      	ldr	r0, [r7, #4]
 8004a66:	4798      	blx	r3
 8004a68:	e02c      	b.n	8004ac4 <HAL_DMA_IRQHandler+0x2a0>
 8004a6a:	bf00      	nop
 8004a6c:	20000000 	.word	0x20000000
 8004a70:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d023      	beq.n	8004ac4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	4798      	blx	r3
 8004a84:	e01e      	b.n	8004ac4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d10f      	bne.n	8004ab4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f022 0210 	bic.w	r2, r2, #16
 8004aa2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d003      	beq.n	8004ac4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d032      	beq.n	8004b32 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ad0:	f003 0301 	and.w	r3, r3, #1
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d022      	beq.n	8004b1e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2205      	movs	r2, #5
 8004adc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f022 0201 	bic.w	r2, r2, #1
 8004aee:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	3301      	adds	r3, #1
 8004af4:	60bb      	str	r3, [r7, #8]
 8004af6:	697a      	ldr	r2, [r7, #20]
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d307      	bcc.n	8004b0c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0301 	and.w	r3, r3, #1
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d1f2      	bne.n	8004af0 <HAL_DMA_IRQHandler+0x2cc>
 8004b0a:	e000      	b.n	8004b0e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004b0c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2201      	movs	r2, #1
 8004b12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d005      	beq.n	8004b32 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	4798      	blx	r3
 8004b2e:	e000      	b.n	8004b32 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004b30:	bf00      	nop
    }
  }
}
 8004b32:	3718      	adds	r7, #24
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}

08004b38 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b085      	sub	sp, #20
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	60f8      	str	r0, [r7, #12]
 8004b40:	60b9      	str	r1, [r7, #8]
 8004b42:	607a      	str	r2, [r7, #4]
 8004b44:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004b54:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	683a      	ldr	r2, [r7, #0]
 8004b5c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	2b40      	cmp	r3, #64	@ 0x40
 8004b64:	d108      	bne.n	8004b78 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	687a      	ldr	r2, [r7, #4]
 8004b6c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	68ba      	ldr	r2, [r7, #8]
 8004b74:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004b76:	e007      	b.n	8004b88 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	68ba      	ldr	r2, [r7, #8]
 8004b7e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	687a      	ldr	r2, [r7, #4]
 8004b86:	60da      	str	r2, [r3, #12]
}
 8004b88:	bf00      	nop
 8004b8a:	3714      	adds	r7, #20
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr

08004b94 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b085      	sub	sp, #20
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	3b10      	subs	r3, #16
 8004ba4:	4a13      	ldr	r2, [pc, #76]	@ (8004bf4 <DMA_CalcBaseAndBitshift+0x60>)
 8004ba6:	fba2 2303 	umull	r2, r3, r2, r3
 8004baa:	091b      	lsrs	r3, r3, #4
 8004bac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004bae:	4a12      	ldr	r2, [pc, #72]	@ (8004bf8 <DMA_CalcBaseAndBitshift+0x64>)
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	4413      	add	r3, r2
 8004bb4:	781b      	ldrb	r3, [r3, #0]
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2b03      	cmp	r3, #3
 8004bc0:	d908      	bls.n	8004bd4 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	461a      	mov	r2, r3
 8004bc8:	4b0c      	ldr	r3, [pc, #48]	@ (8004bfc <DMA_CalcBaseAndBitshift+0x68>)
 8004bca:	4013      	ands	r3, r2
 8004bcc:	1d1a      	adds	r2, r3, #4
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	659a      	str	r2, [r3, #88]	@ 0x58
 8004bd2:	e006      	b.n	8004be2 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	461a      	mov	r2, r3
 8004bda:	4b08      	ldr	r3, [pc, #32]	@ (8004bfc <DMA_CalcBaseAndBitshift+0x68>)
 8004bdc:	4013      	ands	r3, r2
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	3714      	adds	r7, #20
 8004bea:	46bd      	mov	sp, r7
 8004bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf0:	4770      	bx	lr
 8004bf2:	bf00      	nop
 8004bf4:	aaaaaaab 	.word	0xaaaaaaab
 8004bf8:	0800b2d0 	.word	0x0800b2d0
 8004bfc:	fffffc00 	.word	0xfffffc00

08004c00 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b085      	sub	sp, #20
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c08:	2300      	movs	r3, #0
 8004c0a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c10:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	699b      	ldr	r3, [r3, #24]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d11f      	bne.n	8004c5a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	2b03      	cmp	r3, #3
 8004c1e:	d856      	bhi.n	8004cce <DMA_CheckFifoParam+0xce>
 8004c20:	a201      	add	r2, pc, #4	@ (adr r2, 8004c28 <DMA_CheckFifoParam+0x28>)
 8004c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c26:	bf00      	nop
 8004c28:	08004c39 	.word	0x08004c39
 8004c2c:	08004c4b 	.word	0x08004c4b
 8004c30:	08004c39 	.word	0x08004c39
 8004c34:	08004ccf 	.word	0x08004ccf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c3c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d046      	beq.n	8004cd2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c48:	e043      	b.n	8004cd2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c4e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004c52:	d140      	bne.n	8004cd6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004c54:	2301      	movs	r3, #1
 8004c56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c58:	e03d      	b.n	8004cd6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	699b      	ldr	r3, [r3, #24]
 8004c5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c62:	d121      	bne.n	8004ca8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	2b03      	cmp	r3, #3
 8004c68:	d837      	bhi.n	8004cda <DMA_CheckFifoParam+0xda>
 8004c6a:	a201      	add	r2, pc, #4	@ (adr r2, 8004c70 <DMA_CheckFifoParam+0x70>)
 8004c6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c70:	08004c81 	.word	0x08004c81
 8004c74:	08004c87 	.word	0x08004c87
 8004c78:	08004c81 	.word	0x08004c81
 8004c7c:	08004c99 	.word	0x08004c99
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	73fb      	strb	r3, [r7, #15]
      break;
 8004c84:	e030      	b.n	8004ce8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c8a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d025      	beq.n	8004cde <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c96:	e022      	b.n	8004cde <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c9c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004ca0:	d11f      	bne.n	8004ce2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004ca6:	e01c      	b.n	8004ce2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	2b02      	cmp	r3, #2
 8004cac:	d903      	bls.n	8004cb6 <DMA_CheckFifoParam+0xb6>
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	2b03      	cmp	r3, #3
 8004cb2:	d003      	beq.n	8004cbc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004cb4:	e018      	b.n	8004ce8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	73fb      	strb	r3, [r7, #15]
      break;
 8004cba:	e015      	b.n	8004ce8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d00e      	beq.n	8004ce6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	73fb      	strb	r3, [r7, #15]
      break;
 8004ccc:	e00b      	b.n	8004ce6 <DMA_CheckFifoParam+0xe6>
      break;
 8004cce:	bf00      	nop
 8004cd0:	e00a      	b.n	8004ce8 <DMA_CheckFifoParam+0xe8>
      break;
 8004cd2:	bf00      	nop
 8004cd4:	e008      	b.n	8004ce8 <DMA_CheckFifoParam+0xe8>
      break;
 8004cd6:	bf00      	nop
 8004cd8:	e006      	b.n	8004ce8 <DMA_CheckFifoParam+0xe8>
      break;
 8004cda:	bf00      	nop
 8004cdc:	e004      	b.n	8004ce8 <DMA_CheckFifoParam+0xe8>
      break;
 8004cde:	bf00      	nop
 8004ce0:	e002      	b.n	8004ce8 <DMA_CheckFifoParam+0xe8>
      break;   
 8004ce2:	bf00      	nop
 8004ce4:	e000      	b.n	8004ce8 <DMA_CheckFifoParam+0xe8>
      break;
 8004ce6:	bf00      	nop
    }
  } 
  
  return status; 
 8004ce8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3714      	adds	r7, #20
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf4:	4770      	bx	lr
 8004cf6:	bf00      	nop

08004cf8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b089      	sub	sp, #36	@ 0x24
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
 8004d00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004d02:	2300      	movs	r3, #0
 8004d04:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004d06:	2300      	movs	r3, #0
 8004d08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8004d12:	2300      	movs	r3, #0
 8004d14:	61fb      	str	r3, [r7, #28]
 8004d16:	e175      	b.n	8005004 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004d18:	2201      	movs	r2, #1
 8004d1a:	69fb      	ldr	r3, [r7, #28]
 8004d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	697a      	ldr	r2, [r7, #20]
 8004d28:	4013      	ands	r3, r2
 8004d2a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8004d2c:	693a      	ldr	r2, [r7, #16]
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	429a      	cmp	r2, r3
 8004d32:	f040 8164 	bne.w	8004ffe <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	f003 0303 	and.w	r3, r3, #3
 8004d3e:	2b01      	cmp	r3, #1
 8004d40:	d005      	beq.n	8004d4e <HAL_GPIO_Init+0x56>
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	f003 0303 	and.w	r3, r3, #3
 8004d4a:	2b02      	cmp	r3, #2
 8004d4c:	d130      	bne.n	8004db0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004d54:	69fb      	ldr	r3, [r7, #28]
 8004d56:	005b      	lsls	r3, r3, #1
 8004d58:	2203      	movs	r2, #3
 8004d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d5e:	43db      	mvns	r3, r3
 8004d60:	69ba      	ldr	r2, [r7, #24]
 8004d62:	4013      	ands	r3, r2
 8004d64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	68da      	ldr	r2, [r3, #12]
 8004d6a:	69fb      	ldr	r3, [r7, #28]
 8004d6c:	005b      	lsls	r3, r3, #1
 8004d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d72:	69ba      	ldr	r2, [r7, #24]
 8004d74:	4313      	orrs	r3, r2
 8004d76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	69ba      	ldr	r2, [r7, #24]
 8004d7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d84:	2201      	movs	r2, #1
 8004d86:	69fb      	ldr	r3, [r7, #28]
 8004d88:	fa02 f303 	lsl.w	r3, r2, r3
 8004d8c:	43db      	mvns	r3, r3
 8004d8e:	69ba      	ldr	r2, [r7, #24]
 8004d90:	4013      	ands	r3, r2
 8004d92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	091b      	lsrs	r3, r3, #4
 8004d9a:	f003 0201 	and.w	r2, r3, #1
 8004d9e:	69fb      	ldr	r3, [r7, #28]
 8004da0:	fa02 f303 	lsl.w	r3, r2, r3
 8004da4:	69ba      	ldr	r2, [r7, #24]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	69ba      	ldr	r2, [r7, #24]
 8004dae:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	f003 0303 	and.w	r3, r3, #3
 8004db8:	2b03      	cmp	r3, #3
 8004dba:	d017      	beq.n	8004dec <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	68db      	ldr	r3, [r3, #12]
 8004dc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004dc2:	69fb      	ldr	r3, [r7, #28]
 8004dc4:	005b      	lsls	r3, r3, #1
 8004dc6:	2203      	movs	r2, #3
 8004dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dcc:	43db      	mvns	r3, r3
 8004dce:	69ba      	ldr	r2, [r7, #24]
 8004dd0:	4013      	ands	r3, r2
 8004dd2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	689a      	ldr	r2, [r3, #8]
 8004dd8:	69fb      	ldr	r3, [r7, #28]
 8004dda:	005b      	lsls	r3, r3, #1
 8004ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8004de0:	69ba      	ldr	r2, [r7, #24]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	69ba      	ldr	r2, [r7, #24]
 8004dea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	f003 0303 	and.w	r3, r3, #3
 8004df4:	2b02      	cmp	r3, #2
 8004df6:	d123      	bne.n	8004e40 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004df8:	69fb      	ldr	r3, [r7, #28]
 8004dfa:	08da      	lsrs	r2, r3, #3
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	3208      	adds	r2, #8
 8004e00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	f003 0307 	and.w	r3, r3, #7
 8004e0c:	009b      	lsls	r3, r3, #2
 8004e0e:	220f      	movs	r2, #15
 8004e10:	fa02 f303 	lsl.w	r3, r2, r3
 8004e14:	43db      	mvns	r3, r3
 8004e16:	69ba      	ldr	r2, [r7, #24]
 8004e18:	4013      	ands	r3, r2
 8004e1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	691a      	ldr	r2, [r3, #16]
 8004e20:	69fb      	ldr	r3, [r7, #28]
 8004e22:	f003 0307 	and.w	r3, r3, #7
 8004e26:	009b      	lsls	r3, r3, #2
 8004e28:	fa02 f303 	lsl.w	r3, r2, r3
 8004e2c:	69ba      	ldr	r2, [r7, #24]
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004e32:	69fb      	ldr	r3, [r7, #28]
 8004e34:	08da      	lsrs	r2, r3, #3
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	3208      	adds	r2, #8
 8004e3a:	69b9      	ldr	r1, [r7, #24]
 8004e3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004e46:	69fb      	ldr	r3, [r7, #28]
 8004e48:	005b      	lsls	r3, r3, #1
 8004e4a:	2203      	movs	r2, #3
 8004e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e50:	43db      	mvns	r3, r3
 8004e52:	69ba      	ldr	r2, [r7, #24]
 8004e54:	4013      	ands	r3, r2
 8004e56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	f003 0203 	and.w	r2, r3, #3
 8004e60:	69fb      	ldr	r3, [r7, #28]
 8004e62:	005b      	lsls	r3, r3, #1
 8004e64:	fa02 f303 	lsl.w	r3, r2, r3
 8004e68:	69ba      	ldr	r2, [r7, #24]
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	69ba      	ldr	r2, [r7, #24]
 8004e72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	f000 80be 	beq.w	8004ffe <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e82:	4b66      	ldr	r3, [pc, #408]	@ (800501c <HAL_GPIO_Init+0x324>)
 8004e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e86:	4a65      	ldr	r2, [pc, #404]	@ (800501c <HAL_GPIO_Init+0x324>)
 8004e88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004e8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004e8e:	4b63      	ldr	r3, [pc, #396]	@ (800501c <HAL_GPIO_Init+0x324>)
 8004e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e96:	60fb      	str	r3, [r7, #12]
 8004e98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004e9a:	4a61      	ldr	r2, [pc, #388]	@ (8005020 <HAL_GPIO_Init+0x328>)
 8004e9c:	69fb      	ldr	r3, [r7, #28]
 8004e9e:	089b      	lsrs	r3, r3, #2
 8004ea0:	3302      	adds	r3, #2
 8004ea2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ea6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004ea8:	69fb      	ldr	r3, [r7, #28]
 8004eaa:	f003 0303 	and.w	r3, r3, #3
 8004eae:	009b      	lsls	r3, r3, #2
 8004eb0:	220f      	movs	r2, #15
 8004eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb6:	43db      	mvns	r3, r3
 8004eb8:	69ba      	ldr	r2, [r7, #24]
 8004eba:	4013      	ands	r3, r2
 8004ebc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	4a58      	ldr	r2, [pc, #352]	@ (8005024 <HAL_GPIO_Init+0x32c>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d037      	beq.n	8004f36 <HAL_GPIO_Init+0x23e>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4a57      	ldr	r2, [pc, #348]	@ (8005028 <HAL_GPIO_Init+0x330>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d031      	beq.n	8004f32 <HAL_GPIO_Init+0x23a>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	4a56      	ldr	r2, [pc, #344]	@ (800502c <HAL_GPIO_Init+0x334>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d02b      	beq.n	8004f2e <HAL_GPIO_Init+0x236>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	4a55      	ldr	r2, [pc, #340]	@ (8005030 <HAL_GPIO_Init+0x338>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d025      	beq.n	8004f2a <HAL_GPIO_Init+0x232>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a54      	ldr	r2, [pc, #336]	@ (8005034 <HAL_GPIO_Init+0x33c>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d01f      	beq.n	8004f26 <HAL_GPIO_Init+0x22e>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	4a53      	ldr	r2, [pc, #332]	@ (8005038 <HAL_GPIO_Init+0x340>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d019      	beq.n	8004f22 <HAL_GPIO_Init+0x22a>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	4a52      	ldr	r2, [pc, #328]	@ (800503c <HAL_GPIO_Init+0x344>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d013      	beq.n	8004f1e <HAL_GPIO_Init+0x226>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	4a51      	ldr	r2, [pc, #324]	@ (8005040 <HAL_GPIO_Init+0x348>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d00d      	beq.n	8004f1a <HAL_GPIO_Init+0x222>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4a50      	ldr	r2, [pc, #320]	@ (8005044 <HAL_GPIO_Init+0x34c>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d007      	beq.n	8004f16 <HAL_GPIO_Init+0x21e>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	4a4f      	ldr	r2, [pc, #316]	@ (8005048 <HAL_GPIO_Init+0x350>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d101      	bne.n	8004f12 <HAL_GPIO_Init+0x21a>
 8004f0e:	2309      	movs	r3, #9
 8004f10:	e012      	b.n	8004f38 <HAL_GPIO_Init+0x240>
 8004f12:	230a      	movs	r3, #10
 8004f14:	e010      	b.n	8004f38 <HAL_GPIO_Init+0x240>
 8004f16:	2308      	movs	r3, #8
 8004f18:	e00e      	b.n	8004f38 <HAL_GPIO_Init+0x240>
 8004f1a:	2307      	movs	r3, #7
 8004f1c:	e00c      	b.n	8004f38 <HAL_GPIO_Init+0x240>
 8004f1e:	2306      	movs	r3, #6
 8004f20:	e00a      	b.n	8004f38 <HAL_GPIO_Init+0x240>
 8004f22:	2305      	movs	r3, #5
 8004f24:	e008      	b.n	8004f38 <HAL_GPIO_Init+0x240>
 8004f26:	2304      	movs	r3, #4
 8004f28:	e006      	b.n	8004f38 <HAL_GPIO_Init+0x240>
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	e004      	b.n	8004f38 <HAL_GPIO_Init+0x240>
 8004f2e:	2302      	movs	r3, #2
 8004f30:	e002      	b.n	8004f38 <HAL_GPIO_Init+0x240>
 8004f32:	2301      	movs	r3, #1
 8004f34:	e000      	b.n	8004f38 <HAL_GPIO_Init+0x240>
 8004f36:	2300      	movs	r3, #0
 8004f38:	69fa      	ldr	r2, [r7, #28]
 8004f3a:	f002 0203 	and.w	r2, r2, #3
 8004f3e:	0092      	lsls	r2, r2, #2
 8004f40:	4093      	lsls	r3, r2
 8004f42:	69ba      	ldr	r2, [r7, #24]
 8004f44:	4313      	orrs	r3, r2
 8004f46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004f48:	4935      	ldr	r1, [pc, #212]	@ (8005020 <HAL_GPIO_Init+0x328>)
 8004f4a:	69fb      	ldr	r3, [r7, #28]
 8004f4c:	089b      	lsrs	r3, r3, #2
 8004f4e:	3302      	adds	r3, #2
 8004f50:	69ba      	ldr	r2, [r7, #24]
 8004f52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004f56:	4b3d      	ldr	r3, [pc, #244]	@ (800504c <HAL_GPIO_Init+0x354>)
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	43db      	mvns	r3, r3
 8004f60:	69ba      	ldr	r2, [r7, #24]
 8004f62:	4013      	ands	r3, r2
 8004f64:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d003      	beq.n	8004f7a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004f72:	69ba      	ldr	r2, [r7, #24]
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004f7a:	4a34      	ldr	r2, [pc, #208]	@ (800504c <HAL_GPIO_Init+0x354>)
 8004f7c:	69bb      	ldr	r3, [r7, #24]
 8004f7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004f80:	4b32      	ldr	r3, [pc, #200]	@ (800504c <HAL_GPIO_Init+0x354>)
 8004f82:	68db      	ldr	r3, [r3, #12]
 8004f84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	43db      	mvns	r3, r3
 8004f8a:	69ba      	ldr	r2, [r7, #24]
 8004f8c:	4013      	ands	r3, r2
 8004f8e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d003      	beq.n	8004fa4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004f9c:	69ba      	ldr	r2, [r7, #24]
 8004f9e:	693b      	ldr	r3, [r7, #16]
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004fa4:	4a29      	ldr	r2, [pc, #164]	@ (800504c <HAL_GPIO_Init+0x354>)
 8004fa6:	69bb      	ldr	r3, [r7, #24]
 8004fa8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004faa:	4b28      	ldr	r3, [pc, #160]	@ (800504c <HAL_GPIO_Init+0x354>)
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	43db      	mvns	r3, r3
 8004fb4:	69ba      	ldr	r2, [r7, #24]
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d003      	beq.n	8004fce <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004fc6:	69ba      	ldr	r2, [r7, #24]
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004fce:	4a1f      	ldr	r2, [pc, #124]	@ (800504c <HAL_GPIO_Init+0x354>)
 8004fd0:	69bb      	ldr	r3, [r7, #24]
 8004fd2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004fd4:	4b1d      	ldr	r3, [pc, #116]	@ (800504c <HAL_GPIO_Init+0x354>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	43db      	mvns	r3, r3
 8004fde:	69ba      	ldr	r2, [r7, #24]
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d003      	beq.n	8004ff8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004ff0:	69ba      	ldr	r2, [r7, #24]
 8004ff2:	693b      	ldr	r3, [r7, #16]
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004ff8:	4a14      	ldr	r2, [pc, #80]	@ (800504c <HAL_GPIO_Init+0x354>)
 8004ffa:	69bb      	ldr	r3, [r7, #24]
 8004ffc:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8004ffe:	69fb      	ldr	r3, [r7, #28]
 8005000:	3301      	adds	r3, #1
 8005002:	61fb      	str	r3, [r7, #28]
 8005004:	69fb      	ldr	r3, [r7, #28]
 8005006:	2b0f      	cmp	r3, #15
 8005008:	f67f ae86 	bls.w	8004d18 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800500c:	bf00      	nop
 800500e:	bf00      	nop
 8005010:	3724      	adds	r7, #36	@ 0x24
 8005012:	46bd      	mov	sp, r7
 8005014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005018:	4770      	bx	lr
 800501a:	bf00      	nop
 800501c:	40023800 	.word	0x40023800
 8005020:	40013800 	.word	0x40013800
 8005024:	40020000 	.word	0x40020000
 8005028:	40020400 	.word	0x40020400
 800502c:	40020800 	.word	0x40020800
 8005030:	40020c00 	.word	0x40020c00
 8005034:	40021000 	.word	0x40021000
 8005038:	40021400 	.word	0x40021400
 800503c:	40021800 	.word	0x40021800
 8005040:	40021c00 	.word	0x40021c00
 8005044:	40022000 	.word	0x40022000
 8005048:	40022400 	.word	0x40022400
 800504c:	40013c00 	.word	0x40013c00

08005050 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005050:	b480      	push	{r7}
 8005052:	b087      	sub	sp, #28
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
 8005058:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 800505a:	2300      	movs	r3, #0
 800505c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 800505e:	2300      	movs	r3, #0
 8005060:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8005062:	2300      	movs	r3, #0
 8005064:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8005066:	2300      	movs	r3, #0
 8005068:	617b      	str	r3, [r7, #20]
 800506a:	e0d9      	b.n	8005220 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800506c:	2201      	movs	r2, #1
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	fa02 f303 	lsl.w	r3, r2, r3
 8005074:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8005076:	683a      	ldr	r2, [r7, #0]
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	4013      	ands	r3, r2
 800507c:	60fb      	str	r3, [r7, #12]

    if (iocurrent == ioposition)
 800507e:	68fa      	ldr	r2, [r7, #12]
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	429a      	cmp	r2, r3
 8005084:	f040 80c9 	bne.w	800521a <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8005088:	4a6b      	ldr	r2, [pc, #428]	@ (8005238 <HAL_GPIO_DeInit+0x1e8>)
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	089b      	lsrs	r3, r3, #2
 800508e:	3302      	adds	r3, #2
 8005090:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005094:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	f003 0303 	and.w	r3, r3, #3
 800509c:	009b      	lsls	r3, r3, #2
 800509e:	220f      	movs	r2, #15
 80050a0:	fa02 f303 	lsl.w	r3, r2, r3
 80050a4:	68ba      	ldr	r2, [r7, #8]
 80050a6:	4013      	ands	r3, r2
 80050a8:	60bb      	str	r3, [r7, #8]
      if (tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a63      	ldr	r2, [pc, #396]	@ (800523c <HAL_GPIO_DeInit+0x1ec>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d037      	beq.n	8005122 <HAL_GPIO_DeInit+0xd2>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	4a62      	ldr	r2, [pc, #392]	@ (8005240 <HAL_GPIO_DeInit+0x1f0>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d031      	beq.n	800511e <HAL_GPIO_DeInit+0xce>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	4a61      	ldr	r2, [pc, #388]	@ (8005244 <HAL_GPIO_DeInit+0x1f4>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d02b      	beq.n	800511a <HAL_GPIO_DeInit+0xca>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	4a60      	ldr	r2, [pc, #384]	@ (8005248 <HAL_GPIO_DeInit+0x1f8>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d025      	beq.n	8005116 <HAL_GPIO_DeInit+0xc6>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	4a5f      	ldr	r2, [pc, #380]	@ (800524c <HAL_GPIO_DeInit+0x1fc>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d01f      	beq.n	8005112 <HAL_GPIO_DeInit+0xc2>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	4a5e      	ldr	r2, [pc, #376]	@ (8005250 <HAL_GPIO_DeInit+0x200>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d019      	beq.n	800510e <HAL_GPIO_DeInit+0xbe>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	4a5d      	ldr	r2, [pc, #372]	@ (8005254 <HAL_GPIO_DeInit+0x204>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d013      	beq.n	800510a <HAL_GPIO_DeInit+0xba>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	4a5c      	ldr	r2, [pc, #368]	@ (8005258 <HAL_GPIO_DeInit+0x208>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d00d      	beq.n	8005106 <HAL_GPIO_DeInit+0xb6>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	4a5b      	ldr	r2, [pc, #364]	@ (800525c <HAL_GPIO_DeInit+0x20c>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d007      	beq.n	8005102 <HAL_GPIO_DeInit+0xb2>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	4a5a      	ldr	r2, [pc, #360]	@ (8005260 <HAL_GPIO_DeInit+0x210>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d101      	bne.n	80050fe <HAL_GPIO_DeInit+0xae>
 80050fa:	2309      	movs	r3, #9
 80050fc:	e012      	b.n	8005124 <HAL_GPIO_DeInit+0xd4>
 80050fe:	230a      	movs	r3, #10
 8005100:	e010      	b.n	8005124 <HAL_GPIO_DeInit+0xd4>
 8005102:	2308      	movs	r3, #8
 8005104:	e00e      	b.n	8005124 <HAL_GPIO_DeInit+0xd4>
 8005106:	2307      	movs	r3, #7
 8005108:	e00c      	b.n	8005124 <HAL_GPIO_DeInit+0xd4>
 800510a:	2306      	movs	r3, #6
 800510c:	e00a      	b.n	8005124 <HAL_GPIO_DeInit+0xd4>
 800510e:	2305      	movs	r3, #5
 8005110:	e008      	b.n	8005124 <HAL_GPIO_DeInit+0xd4>
 8005112:	2304      	movs	r3, #4
 8005114:	e006      	b.n	8005124 <HAL_GPIO_DeInit+0xd4>
 8005116:	2303      	movs	r3, #3
 8005118:	e004      	b.n	8005124 <HAL_GPIO_DeInit+0xd4>
 800511a:	2302      	movs	r3, #2
 800511c:	e002      	b.n	8005124 <HAL_GPIO_DeInit+0xd4>
 800511e:	2301      	movs	r3, #1
 8005120:	e000      	b.n	8005124 <HAL_GPIO_DeInit+0xd4>
 8005122:	2300      	movs	r3, #0
 8005124:	697a      	ldr	r2, [r7, #20]
 8005126:	f002 0203 	and.w	r2, r2, #3
 800512a:	0092      	lsls	r2, r2, #2
 800512c:	4093      	lsls	r3, r2
 800512e:	68ba      	ldr	r2, [r7, #8]
 8005130:	429a      	cmp	r2, r3
 8005132:	d132      	bne.n	800519a <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8005134:	4b4b      	ldr	r3, [pc, #300]	@ (8005264 <HAL_GPIO_DeInit+0x214>)
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	43db      	mvns	r3, r3
 800513c:	4949      	ldr	r1, [pc, #292]	@ (8005264 <HAL_GPIO_DeInit+0x214>)
 800513e:	4013      	ands	r3, r2
 8005140:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8005142:	4b48      	ldr	r3, [pc, #288]	@ (8005264 <HAL_GPIO_DeInit+0x214>)
 8005144:	685a      	ldr	r2, [r3, #4]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	43db      	mvns	r3, r3
 800514a:	4946      	ldr	r1, [pc, #280]	@ (8005264 <HAL_GPIO_DeInit+0x214>)
 800514c:	4013      	ands	r3, r2
 800514e:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8005150:	4b44      	ldr	r3, [pc, #272]	@ (8005264 <HAL_GPIO_DeInit+0x214>)
 8005152:	68da      	ldr	r2, [r3, #12]
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	43db      	mvns	r3, r3
 8005158:	4942      	ldr	r1, [pc, #264]	@ (8005264 <HAL_GPIO_DeInit+0x214>)
 800515a:	4013      	ands	r3, r2
 800515c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800515e:	4b41      	ldr	r3, [pc, #260]	@ (8005264 <HAL_GPIO_DeInit+0x214>)
 8005160:	689a      	ldr	r2, [r3, #8]
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	43db      	mvns	r3, r3
 8005166:	493f      	ldr	r1, [pc, #252]	@ (8005264 <HAL_GPIO_DeInit+0x214>)
 8005168:	4013      	ands	r3, r2
 800516a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	f003 0303 	and.w	r3, r3, #3
 8005172:	009b      	lsls	r3, r3, #2
 8005174:	220f      	movs	r2, #15
 8005176:	fa02 f303 	lsl.w	r3, r2, r3
 800517a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 800517c:	4a2e      	ldr	r2, [pc, #184]	@ (8005238 <HAL_GPIO_DeInit+0x1e8>)
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	089b      	lsrs	r3, r3, #2
 8005182:	3302      	adds	r3, #2
 8005184:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	43da      	mvns	r2, r3
 800518c:	482a      	ldr	r0, [pc, #168]	@ (8005238 <HAL_GPIO_DeInit+0x1e8>)
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	089b      	lsrs	r3, r3, #2
 8005192:	400a      	ands	r2, r1
 8005194:	3302      	adds	r3, #2
 8005196:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	005b      	lsls	r3, r3, #1
 80051a2:	2103      	movs	r1, #3
 80051a4:	fa01 f303 	lsl.w	r3, r1, r3
 80051a8:	43db      	mvns	r3, r3
 80051aa:	401a      	ands	r2, r3
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	08da      	lsrs	r2, r3, #3
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	3208      	adds	r2, #8
 80051b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	f003 0307 	and.w	r3, r3, #7
 80051c2:	009b      	lsls	r3, r3, #2
 80051c4:	220f      	movs	r2, #15
 80051c6:	fa02 f303 	lsl.w	r3, r2, r3
 80051ca:	43db      	mvns	r3, r3
 80051cc:	697a      	ldr	r2, [r7, #20]
 80051ce:	08d2      	lsrs	r2, r2, #3
 80051d0:	4019      	ands	r1, r3
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	3208      	adds	r2, #8
 80051d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	68da      	ldr	r2, [r3, #12]
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	005b      	lsls	r3, r3, #1
 80051e2:	2103      	movs	r1, #3
 80051e4:	fa01 f303 	lsl.w	r3, r1, r3
 80051e8:	43db      	mvns	r3, r3
 80051ea:	401a      	ands	r2, r3
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	685a      	ldr	r2, [r3, #4]
 80051f4:	2101      	movs	r1, #1
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	fa01 f303 	lsl.w	r3, r1, r3
 80051fc:	43db      	mvns	r3, r3
 80051fe:	401a      	ands	r2, r3
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	689a      	ldr	r2, [r3, #8]
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	005b      	lsls	r3, r3, #1
 800520c:	2103      	movs	r1, #3
 800520e:	fa01 f303 	lsl.w	r3, r1, r3
 8005212:	43db      	mvns	r3, r3
 8005214:	401a      	ands	r2, r3
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	609a      	str	r2, [r3, #8]
  for (position = 0; position < GPIO_NUMBER; position++)
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	3301      	adds	r3, #1
 800521e:	617b      	str	r3, [r7, #20]
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	2b0f      	cmp	r3, #15
 8005224:	f67f af22 	bls.w	800506c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8005228:	bf00      	nop
 800522a:	bf00      	nop
 800522c:	371c      	adds	r7, #28
 800522e:	46bd      	mov	sp, r7
 8005230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005234:	4770      	bx	lr
 8005236:	bf00      	nop
 8005238:	40013800 	.word	0x40013800
 800523c:	40020000 	.word	0x40020000
 8005240:	40020400 	.word	0x40020400
 8005244:	40020800 	.word	0x40020800
 8005248:	40020c00 	.word	0x40020c00
 800524c:	40021000 	.word	0x40021000
 8005250:	40021400 	.word	0x40021400
 8005254:	40021800 	.word	0x40021800
 8005258:	40021c00 	.word	0x40021c00
 800525c:	40022000 	.word	0x40022000
 8005260:	40022400 	.word	0x40022400
 8005264:	40013c00 	.word	0x40013c00

08005268 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005268:	b480      	push	{r7}
 800526a:	b085      	sub	sp, #20
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
 8005270:	460b      	mov	r3, r1
 8005272:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	691a      	ldr	r2, [r3, #16]
 8005278:	887b      	ldrh	r3, [r7, #2]
 800527a:	4013      	ands	r3, r2
 800527c:	2b00      	cmp	r3, #0
 800527e:	d002      	beq.n	8005286 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005280:	2301      	movs	r3, #1
 8005282:	73fb      	strb	r3, [r7, #15]
 8005284:	e001      	b.n	800528a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005286:	2300      	movs	r3, #0
 8005288:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800528a:	7bfb      	ldrb	r3, [r7, #15]
}
 800528c:	4618      	mov	r0, r3
 800528e:	3714      	adds	r7, #20
 8005290:	46bd      	mov	sp, r7
 8005292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005296:	4770      	bx	lr

08005298 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b082      	sub	sp, #8
 800529c:	af00      	add	r7, sp, #0
 800529e:	4603      	mov	r3, r0
 80052a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80052a2:	4b08      	ldr	r3, [pc, #32]	@ (80052c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80052a4:	695a      	ldr	r2, [r3, #20]
 80052a6:	88fb      	ldrh	r3, [r7, #6]
 80052a8:	4013      	ands	r3, r2
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d006      	beq.n	80052bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80052ae:	4a05      	ldr	r2, [pc, #20]	@ (80052c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80052b0:	88fb      	ldrh	r3, [r7, #6]
 80052b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80052b4:	88fb      	ldrh	r3, [r7, #6]
 80052b6:	4618      	mov	r0, r3
 80052b8:	f7fc f98c 	bl	80015d4 <HAL_GPIO_EXTI_Callback>
  }
}
 80052bc:	bf00      	nop
 80052be:	3708      	adds	r7, #8
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bd80      	pop	{r7, pc}
 80052c4:	40013c00 	.word	0x40013c00

080052c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b082      	sub	sp, #8
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d101      	bne.n	80052da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	e08b      	b.n	80053f2 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052e0:	b2db      	uxtb	r3, r3
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d106      	bne.n	80052f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2200      	movs	r2, #0
 80052ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f000 f8b5 	bl	800545e <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2224      	movs	r2, #36	@ 0x24
 80052f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	681a      	ldr	r2, [r3, #0]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f022 0201 	bic.w	r2, r2, #1
 800530a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	685a      	ldr	r2, [r3, #4]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005318:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	689a      	ldr	r2, [r3, #8]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005328:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	68db      	ldr	r3, [r3, #12]
 800532e:	2b01      	cmp	r3, #1
 8005330:	d107      	bne.n	8005342 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	689a      	ldr	r2, [r3, #8]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800533e:	609a      	str	r2, [r3, #8]
 8005340:	e006      	b.n	8005350 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	689a      	ldr	r2, [r3, #8]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800534e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	2b02      	cmp	r3, #2
 8005356:	d108      	bne.n	800536a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	685a      	ldr	r2, [r3, #4]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005366:	605a      	str	r2, [r3, #4]
 8005368:	e007      	b.n	800537a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	685a      	ldr	r2, [r3, #4]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005378:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	6859      	ldr	r1, [r3, #4]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681a      	ldr	r2, [r3, #0]
 8005384:	4b1d      	ldr	r3, [pc, #116]	@ (80053fc <HAL_I2C_Init+0x134>)
 8005386:	430b      	orrs	r3, r1
 8005388:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	68da      	ldr	r2, [r3, #12]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005398:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	691a      	ldr	r2, [r3, #16]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	695b      	ldr	r3, [r3, #20]
 80053a2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	699b      	ldr	r3, [r3, #24]
 80053aa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	430a      	orrs	r2, r1
 80053b2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	69d9      	ldr	r1, [r3, #28]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6a1a      	ldr	r2, [r3, #32]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	430a      	orrs	r2, r1
 80053c2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681a      	ldr	r2, [r3, #0]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f042 0201 	orr.w	r2, r2, #1
 80053d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2200      	movs	r2, #0
 80053d8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2220      	movs	r2, #32
 80053de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2200      	movs	r2, #0
 80053e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2200      	movs	r2, #0
 80053ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80053f0:	2300      	movs	r3, #0
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3708      	adds	r7, #8
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	bf00      	nop
 80053fc:	02008000 	.word	0x02008000

08005400 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b082      	sub	sp, #8
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d101      	bne.n	8005412 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e021      	b.n	8005456 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2224      	movs	r2, #36	@ 0x24
 8005416:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	681a      	ldr	r2, [r3, #0]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f022 0201 	bic.w	r2, r2, #1
 8005428:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f000 f821 	bl	8005472 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2200      	movs	r2, #0
 8005434:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2200      	movs	r2, #0
 800543a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2200      	movs	r2, #0
 8005442:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2200      	movs	r2, #0
 8005450:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005454:	2300      	movs	r3, #0
}
 8005456:	4618      	mov	r0, r3
 8005458:	3708      	adds	r7, #8
 800545a:	46bd      	mov	sp, r7
 800545c:	bd80      	pop	{r7, pc}

0800545e <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 800545e:	b480      	push	{r7}
 8005460:	b083      	sub	sp, #12
 8005462:	af00      	add	r7, sp, #0
 8005464:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8005466:	bf00      	nop
 8005468:	370c      	adds	r7, #12
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr

08005472 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8005472:	b480      	push	{r7}
 8005474:	b083      	sub	sp, #12
 8005476:	af00      	add	r7, sp, #0
 8005478:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 800547a:	bf00      	nop
 800547c:	370c      	adds	r7, #12
 800547e:	46bd      	mov	sp, r7
 8005480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005484:	4770      	bx	lr
	...

08005488 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b088      	sub	sp, #32
 800548c:	af02      	add	r7, sp, #8
 800548e:	60f8      	str	r0, [r7, #12]
 8005490:	4608      	mov	r0, r1
 8005492:	4611      	mov	r1, r2
 8005494:	461a      	mov	r2, r3
 8005496:	4603      	mov	r3, r0
 8005498:	817b      	strh	r3, [r7, #10]
 800549a:	460b      	mov	r3, r1
 800549c:	813b      	strh	r3, [r7, #8]
 800549e:	4613      	mov	r3, r2
 80054a0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054a8:	b2db      	uxtb	r3, r3
 80054aa:	2b20      	cmp	r3, #32
 80054ac:	f040 80f9 	bne.w	80056a2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80054b0:	6a3b      	ldr	r3, [r7, #32]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d002      	beq.n	80054bc <HAL_I2C_Mem_Write+0x34>
 80054b6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d105      	bne.n	80054c8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80054c2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	e0ed      	b.n	80056a4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d101      	bne.n	80054d6 <HAL_I2C_Mem_Write+0x4e>
 80054d2:	2302      	movs	r3, #2
 80054d4:	e0e6      	b.n	80056a4 <HAL_I2C_Mem_Write+0x21c>
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2201      	movs	r2, #1
 80054da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80054de:	f7fe fe83 	bl	80041e8 <HAL_GetTick>
 80054e2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	9300      	str	r3, [sp, #0]
 80054e8:	2319      	movs	r3, #25
 80054ea:	2201      	movs	r2, #1
 80054ec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80054f0:	68f8      	ldr	r0, [r7, #12]
 80054f2:	f000 fad1 	bl	8005a98 <I2C_WaitOnFlagUntilTimeout>
 80054f6:	4603      	mov	r3, r0
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d001      	beq.n	8005500 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e0d1      	b.n	80056a4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2221      	movs	r2, #33	@ 0x21
 8005504:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2240      	movs	r2, #64	@ 0x40
 800550c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2200      	movs	r2, #0
 8005514:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	6a3a      	ldr	r2, [r7, #32]
 800551a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005520:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2200      	movs	r2, #0
 8005526:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005528:	88f8      	ldrh	r0, [r7, #6]
 800552a:	893a      	ldrh	r2, [r7, #8]
 800552c:	8979      	ldrh	r1, [r7, #10]
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	9301      	str	r3, [sp, #4]
 8005532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005534:	9300      	str	r3, [sp, #0]
 8005536:	4603      	mov	r3, r0
 8005538:	68f8      	ldr	r0, [r7, #12]
 800553a:	f000 f9e1 	bl	8005900 <I2C_RequestMemoryWrite>
 800553e:	4603      	mov	r3, r0
 8005540:	2b00      	cmp	r3, #0
 8005542:	d005      	beq.n	8005550 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2200      	movs	r2, #0
 8005548:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800554c:	2301      	movs	r3, #1
 800554e:	e0a9      	b.n	80056a4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005554:	b29b      	uxth	r3, r3
 8005556:	2bff      	cmp	r3, #255	@ 0xff
 8005558:	d90e      	bls.n	8005578 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	22ff      	movs	r2, #255	@ 0xff
 800555e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005564:	b2da      	uxtb	r2, r3
 8005566:	8979      	ldrh	r1, [r7, #10]
 8005568:	2300      	movs	r3, #0
 800556a:	9300      	str	r3, [sp, #0]
 800556c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005570:	68f8      	ldr	r0, [r7, #12]
 8005572:	f000 fc55 	bl	8005e20 <I2C_TransferConfig>
 8005576:	e00f      	b.n	8005598 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800557c:	b29a      	uxth	r2, r3
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005586:	b2da      	uxtb	r2, r3
 8005588:	8979      	ldrh	r1, [r7, #10]
 800558a:	2300      	movs	r3, #0
 800558c:	9300      	str	r3, [sp, #0]
 800558e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005592:	68f8      	ldr	r0, [r7, #12]
 8005594:	f000 fc44 	bl	8005e20 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005598:	697a      	ldr	r2, [r7, #20]
 800559a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800559c:	68f8      	ldr	r0, [r7, #12]
 800559e:	f000 fad4 	bl	8005b4a <I2C_WaitOnTXISFlagUntilTimeout>
 80055a2:	4603      	mov	r3, r0
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d001      	beq.n	80055ac <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80055a8:	2301      	movs	r3, #1
 80055aa:	e07b      	b.n	80056a4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055b0:	781a      	ldrb	r2, [r3, #0]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055bc:	1c5a      	adds	r2, r3, #1
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055c6:	b29b      	uxth	r3, r3
 80055c8:	3b01      	subs	r3, #1
 80055ca:	b29a      	uxth	r2, r3
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055d4:	3b01      	subs	r3, #1
 80055d6:	b29a      	uxth	r2, r3
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055e0:	b29b      	uxth	r3, r3
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d034      	beq.n	8005650 <HAL_I2C_Mem_Write+0x1c8>
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d130      	bne.n	8005650 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	9300      	str	r3, [sp, #0]
 80055f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055f4:	2200      	movs	r2, #0
 80055f6:	2180      	movs	r1, #128	@ 0x80
 80055f8:	68f8      	ldr	r0, [r7, #12]
 80055fa:	f000 fa4d 	bl	8005a98 <I2C_WaitOnFlagUntilTimeout>
 80055fe:	4603      	mov	r3, r0
 8005600:	2b00      	cmp	r3, #0
 8005602:	d001      	beq.n	8005608 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005604:	2301      	movs	r3, #1
 8005606:	e04d      	b.n	80056a4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800560c:	b29b      	uxth	r3, r3
 800560e:	2bff      	cmp	r3, #255	@ 0xff
 8005610:	d90e      	bls.n	8005630 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	22ff      	movs	r2, #255	@ 0xff
 8005616:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800561c:	b2da      	uxtb	r2, r3
 800561e:	8979      	ldrh	r1, [r7, #10]
 8005620:	2300      	movs	r3, #0
 8005622:	9300      	str	r3, [sp, #0]
 8005624:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005628:	68f8      	ldr	r0, [r7, #12]
 800562a:	f000 fbf9 	bl	8005e20 <I2C_TransferConfig>
 800562e:	e00f      	b.n	8005650 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005634:	b29a      	uxth	r2, r3
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800563e:	b2da      	uxtb	r2, r3
 8005640:	8979      	ldrh	r1, [r7, #10]
 8005642:	2300      	movs	r3, #0
 8005644:	9300      	str	r3, [sp, #0]
 8005646:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800564a:	68f8      	ldr	r0, [r7, #12]
 800564c:	f000 fbe8 	bl	8005e20 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005654:	b29b      	uxth	r3, r3
 8005656:	2b00      	cmp	r3, #0
 8005658:	d19e      	bne.n	8005598 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800565a:	697a      	ldr	r2, [r7, #20]
 800565c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800565e:	68f8      	ldr	r0, [r7, #12]
 8005660:	f000 faba 	bl	8005bd8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005664:	4603      	mov	r3, r0
 8005666:	2b00      	cmp	r3, #0
 8005668:	d001      	beq.n	800566e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800566a:	2301      	movs	r3, #1
 800566c:	e01a      	b.n	80056a4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	2220      	movs	r2, #32
 8005674:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	6859      	ldr	r1, [r3, #4]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681a      	ldr	r2, [r3, #0]
 8005680:	4b0a      	ldr	r3, [pc, #40]	@ (80056ac <HAL_I2C_Mem_Write+0x224>)
 8005682:	400b      	ands	r3, r1
 8005684:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	2220      	movs	r2, #32
 800568a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	2200      	movs	r2, #0
 8005692:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2200      	movs	r2, #0
 800569a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800569e:	2300      	movs	r3, #0
 80056a0:	e000      	b.n	80056a4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80056a2:	2302      	movs	r3, #2
  }
}
 80056a4:	4618      	mov	r0, r3
 80056a6:	3718      	adds	r7, #24
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bd80      	pop	{r7, pc}
 80056ac:	fe00e800 	.word	0xfe00e800

080056b0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b088      	sub	sp, #32
 80056b4:	af02      	add	r7, sp, #8
 80056b6:	60f8      	str	r0, [r7, #12]
 80056b8:	4608      	mov	r0, r1
 80056ba:	4611      	mov	r1, r2
 80056bc:	461a      	mov	r2, r3
 80056be:	4603      	mov	r3, r0
 80056c0:	817b      	strh	r3, [r7, #10]
 80056c2:	460b      	mov	r3, r1
 80056c4:	813b      	strh	r3, [r7, #8]
 80056c6:	4613      	mov	r3, r2
 80056c8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056d0:	b2db      	uxtb	r3, r3
 80056d2:	2b20      	cmp	r3, #32
 80056d4:	f040 80fd 	bne.w	80058d2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80056d8:	6a3b      	ldr	r3, [r7, #32]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d002      	beq.n	80056e4 <HAL_I2C_Mem_Read+0x34>
 80056de:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d105      	bne.n	80056f0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80056ea:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	e0f1      	b.n	80058d4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80056f6:	2b01      	cmp	r3, #1
 80056f8:	d101      	bne.n	80056fe <HAL_I2C_Mem_Read+0x4e>
 80056fa:	2302      	movs	r3, #2
 80056fc:	e0ea      	b.n	80058d4 <HAL_I2C_Mem_Read+0x224>
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	2201      	movs	r2, #1
 8005702:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005706:	f7fe fd6f 	bl	80041e8 <HAL_GetTick>
 800570a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	9300      	str	r3, [sp, #0]
 8005710:	2319      	movs	r3, #25
 8005712:	2201      	movs	r2, #1
 8005714:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005718:	68f8      	ldr	r0, [r7, #12]
 800571a:	f000 f9bd 	bl	8005a98 <I2C_WaitOnFlagUntilTimeout>
 800571e:	4603      	mov	r3, r0
 8005720:	2b00      	cmp	r3, #0
 8005722:	d001      	beq.n	8005728 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005724:	2301      	movs	r3, #1
 8005726:	e0d5      	b.n	80058d4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2222      	movs	r2, #34	@ 0x22
 800572c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2240      	movs	r2, #64	@ 0x40
 8005734:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2200      	movs	r2, #0
 800573c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	6a3a      	ldr	r2, [r7, #32]
 8005742:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005748:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2200      	movs	r2, #0
 800574e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005750:	88f8      	ldrh	r0, [r7, #6]
 8005752:	893a      	ldrh	r2, [r7, #8]
 8005754:	8979      	ldrh	r1, [r7, #10]
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	9301      	str	r3, [sp, #4]
 800575a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800575c:	9300      	str	r3, [sp, #0]
 800575e:	4603      	mov	r3, r0
 8005760:	68f8      	ldr	r0, [r7, #12]
 8005762:	f000 f921 	bl	80059a8 <I2C_RequestMemoryRead>
 8005766:	4603      	mov	r3, r0
 8005768:	2b00      	cmp	r3, #0
 800576a:	d005      	beq.n	8005778 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2200      	movs	r2, #0
 8005770:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005774:	2301      	movs	r3, #1
 8005776:	e0ad      	b.n	80058d4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800577c:	b29b      	uxth	r3, r3
 800577e:	2bff      	cmp	r3, #255	@ 0xff
 8005780:	d90e      	bls.n	80057a0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2201      	movs	r2, #1
 8005786:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800578c:	b2da      	uxtb	r2, r3
 800578e:	8979      	ldrh	r1, [r7, #10]
 8005790:	4b52      	ldr	r3, [pc, #328]	@ (80058dc <HAL_I2C_Mem_Read+0x22c>)
 8005792:	9300      	str	r3, [sp, #0]
 8005794:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005798:	68f8      	ldr	r0, [r7, #12]
 800579a:	f000 fb41 	bl	8005e20 <I2C_TransferConfig>
 800579e:	e00f      	b.n	80057c0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057a4:	b29a      	uxth	r2, r3
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057ae:	b2da      	uxtb	r2, r3
 80057b0:	8979      	ldrh	r1, [r7, #10]
 80057b2:	4b4a      	ldr	r3, [pc, #296]	@ (80058dc <HAL_I2C_Mem_Read+0x22c>)
 80057b4:	9300      	str	r3, [sp, #0]
 80057b6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80057ba:	68f8      	ldr	r0, [r7, #12]
 80057bc:	f000 fb30 	bl	8005e20 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80057c0:	697b      	ldr	r3, [r7, #20]
 80057c2:	9300      	str	r3, [sp, #0]
 80057c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057c6:	2200      	movs	r2, #0
 80057c8:	2104      	movs	r1, #4
 80057ca:	68f8      	ldr	r0, [r7, #12]
 80057cc:	f000 f964 	bl	8005a98 <I2C_WaitOnFlagUntilTimeout>
 80057d0:	4603      	mov	r3, r0
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d001      	beq.n	80057da <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	e07c      	b.n	80058d4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057e4:	b2d2      	uxtb	r2, r2
 80057e6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ec:	1c5a      	adds	r2, r3, #1
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057f6:	3b01      	subs	r3, #1
 80057f8:	b29a      	uxth	r2, r3
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005802:	b29b      	uxth	r3, r3
 8005804:	3b01      	subs	r3, #1
 8005806:	b29a      	uxth	r2, r3
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005810:	b29b      	uxth	r3, r3
 8005812:	2b00      	cmp	r3, #0
 8005814:	d034      	beq.n	8005880 <HAL_I2C_Mem_Read+0x1d0>
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800581a:	2b00      	cmp	r3, #0
 800581c:	d130      	bne.n	8005880 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	9300      	str	r3, [sp, #0]
 8005822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005824:	2200      	movs	r2, #0
 8005826:	2180      	movs	r1, #128	@ 0x80
 8005828:	68f8      	ldr	r0, [r7, #12]
 800582a:	f000 f935 	bl	8005a98 <I2C_WaitOnFlagUntilTimeout>
 800582e:	4603      	mov	r3, r0
 8005830:	2b00      	cmp	r3, #0
 8005832:	d001      	beq.n	8005838 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005834:	2301      	movs	r3, #1
 8005836:	e04d      	b.n	80058d4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800583c:	b29b      	uxth	r3, r3
 800583e:	2bff      	cmp	r3, #255	@ 0xff
 8005840:	d90e      	bls.n	8005860 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2201      	movs	r2, #1
 8005846:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800584c:	b2da      	uxtb	r2, r3
 800584e:	8979      	ldrh	r1, [r7, #10]
 8005850:	2300      	movs	r3, #0
 8005852:	9300      	str	r3, [sp, #0]
 8005854:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005858:	68f8      	ldr	r0, [r7, #12]
 800585a:	f000 fae1 	bl	8005e20 <I2C_TransferConfig>
 800585e:	e00f      	b.n	8005880 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005864:	b29a      	uxth	r2, r3
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800586e:	b2da      	uxtb	r2, r3
 8005870:	8979      	ldrh	r1, [r7, #10]
 8005872:	2300      	movs	r3, #0
 8005874:	9300      	str	r3, [sp, #0]
 8005876:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800587a:	68f8      	ldr	r0, [r7, #12]
 800587c:	f000 fad0 	bl	8005e20 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005884:	b29b      	uxth	r3, r3
 8005886:	2b00      	cmp	r3, #0
 8005888:	d19a      	bne.n	80057c0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800588a:	697a      	ldr	r2, [r7, #20]
 800588c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800588e:	68f8      	ldr	r0, [r7, #12]
 8005890:	f000 f9a2 	bl	8005bd8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005894:	4603      	mov	r3, r0
 8005896:	2b00      	cmp	r3, #0
 8005898:	d001      	beq.n	800589e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	e01a      	b.n	80058d4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	2220      	movs	r2, #32
 80058a4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	6859      	ldr	r1, [r3, #4]
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681a      	ldr	r2, [r3, #0]
 80058b0:	4b0b      	ldr	r3, [pc, #44]	@ (80058e0 <HAL_I2C_Mem_Read+0x230>)
 80058b2:	400b      	ands	r3, r1
 80058b4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2220      	movs	r2, #32
 80058ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2200      	movs	r2, #0
 80058c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2200      	movs	r2, #0
 80058ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80058ce:	2300      	movs	r3, #0
 80058d0:	e000      	b.n	80058d4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80058d2:	2302      	movs	r3, #2
  }
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	3718      	adds	r7, #24
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}
 80058dc:	80002400 	.word	0x80002400
 80058e0:	fe00e800 	.word	0xfe00e800

080058e4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b083      	sub	sp, #12
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058f2:	b2db      	uxtb	r3, r3
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	370c      	adds	r7, #12
 80058f8:	46bd      	mov	sp, r7
 80058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fe:	4770      	bx	lr

08005900 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b086      	sub	sp, #24
 8005904:	af02      	add	r7, sp, #8
 8005906:	60f8      	str	r0, [r7, #12]
 8005908:	4608      	mov	r0, r1
 800590a:	4611      	mov	r1, r2
 800590c:	461a      	mov	r2, r3
 800590e:	4603      	mov	r3, r0
 8005910:	817b      	strh	r3, [r7, #10]
 8005912:	460b      	mov	r3, r1
 8005914:	813b      	strh	r3, [r7, #8]
 8005916:	4613      	mov	r3, r2
 8005918:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800591a:	88fb      	ldrh	r3, [r7, #6]
 800591c:	b2da      	uxtb	r2, r3
 800591e:	8979      	ldrh	r1, [r7, #10]
 8005920:	4b20      	ldr	r3, [pc, #128]	@ (80059a4 <I2C_RequestMemoryWrite+0xa4>)
 8005922:	9300      	str	r3, [sp, #0]
 8005924:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005928:	68f8      	ldr	r0, [r7, #12]
 800592a:	f000 fa79 	bl	8005e20 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800592e:	69fa      	ldr	r2, [r7, #28]
 8005930:	69b9      	ldr	r1, [r7, #24]
 8005932:	68f8      	ldr	r0, [r7, #12]
 8005934:	f000 f909 	bl	8005b4a <I2C_WaitOnTXISFlagUntilTimeout>
 8005938:	4603      	mov	r3, r0
 800593a:	2b00      	cmp	r3, #0
 800593c:	d001      	beq.n	8005942 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	e02c      	b.n	800599c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005942:	88fb      	ldrh	r3, [r7, #6]
 8005944:	2b01      	cmp	r3, #1
 8005946:	d105      	bne.n	8005954 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005948:	893b      	ldrh	r3, [r7, #8]
 800594a:	b2da      	uxtb	r2, r3
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	629a      	str	r2, [r3, #40]	@ 0x28
 8005952:	e015      	b.n	8005980 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005954:	893b      	ldrh	r3, [r7, #8]
 8005956:	0a1b      	lsrs	r3, r3, #8
 8005958:	b29b      	uxth	r3, r3
 800595a:	b2da      	uxtb	r2, r3
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005962:	69fa      	ldr	r2, [r7, #28]
 8005964:	69b9      	ldr	r1, [r7, #24]
 8005966:	68f8      	ldr	r0, [r7, #12]
 8005968:	f000 f8ef 	bl	8005b4a <I2C_WaitOnTXISFlagUntilTimeout>
 800596c:	4603      	mov	r3, r0
 800596e:	2b00      	cmp	r3, #0
 8005970:	d001      	beq.n	8005976 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005972:	2301      	movs	r3, #1
 8005974:	e012      	b.n	800599c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005976:	893b      	ldrh	r3, [r7, #8]
 8005978:	b2da      	uxtb	r2, r3
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005980:	69fb      	ldr	r3, [r7, #28]
 8005982:	9300      	str	r3, [sp, #0]
 8005984:	69bb      	ldr	r3, [r7, #24]
 8005986:	2200      	movs	r2, #0
 8005988:	2180      	movs	r1, #128	@ 0x80
 800598a:	68f8      	ldr	r0, [r7, #12]
 800598c:	f000 f884 	bl	8005a98 <I2C_WaitOnFlagUntilTimeout>
 8005990:	4603      	mov	r3, r0
 8005992:	2b00      	cmp	r3, #0
 8005994:	d001      	beq.n	800599a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	e000      	b.n	800599c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800599a:	2300      	movs	r3, #0
}
 800599c:	4618      	mov	r0, r3
 800599e:	3710      	adds	r7, #16
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bd80      	pop	{r7, pc}
 80059a4:	80002000 	.word	0x80002000

080059a8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b086      	sub	sp, #24
 80059ac:	af02      	add	r7, sp, #8
 80059ae:	60f8      	str	r0, [r7, #12]
 80059b0:	4608      	mov	r0, r1
 80059b2:	4611      	mov	r1, r2
 80059b4:	461a      	mov	r2, r3
 80059b6:	4603      	mov	r3, r0
 80059b8:	817b      	strh	r3, [r7, #10]
 80059ba:	460b      	mov	r3, r1
 80059bc:	813b      	strh	r3, [r7, #8]
 80059be:	4613      	mov	r3, r2
 80059c0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80059c2:	88fb      	ldrh	r3, [r7, #6]
 80059c4:	b2da      	uxtb	r2, r3
 80059c6:	8979      	ldrh	r1, [r7, #10]
 80059c8:	4b20      	ldr	r3, [pc, #128]	@ (8005a4c <I2C_RequestMemoryRead+0xa4>)
 80059ca:	9300      	str	r3, [sp, #0]
 80059cc:	2300      	movs	r3, #0
 80059ce:	68f8      	ldr	r0, [r7, #12]
 80059d0:	f000 fa26 	bl	8005e20 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059d4:	69fa      	ldr	r2, [r7, #28]
 80059d6:	69b9      	ldr	r1, [r7, #24]
 80059d8:	68f8      	ldr	r0, [r7, #12]
 80059da:	f000 f8b6 	bl	8005b4a <I2C_WaitOnTXISFlagUntilTimeout>
 80059de:	4603      	mov	r3, r0
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d001      	beq.n	80059e8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	e02c      	b.n	8005a42 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80059e8:	88fb      	ldrh	r3, [r7, #6]
 80059ea:	2b01      	cmp	r3, #1
 80059ec:	d105      	bne.n	80059fa <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80059ee:	893b      	ldrh	r3, [r7, #8]
 80059f0:	b2da      	uxtb	r2, r3
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	629a      	str	r2, [r3, #40]	@ 0x28
 80059f8:	e015      	b.n	8005a26 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80059fa:	893b      	ldrh	r3, [r7, #8]
 80059fc:	0a1b      	lsrs	r3, r3, #8
 80059fe:	b29b      	uxth	r3, r3
 8005a00:	b2da      	uxtb	r2, r3
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a08:	69fa      	ldr	r2, [r7, #28]
 8005a0a:	69b9      	ldr	r1, [r7, #24]
 8005a0c:	68f8      	ldr	r0, [r7, #12]
 8005a0e:	f000 f89c 	bl	8005b4a <I2C_WaitOnTXISFlagUntilTimeout>
 8005a12:	4603      	mov	r3, r0
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d001      	beq.n	8005a1c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	e012      	b.n	8005a42 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005a1c:	893b      	ldrh	r3, [r7, #8]
 8005a1e:	b2da      	uxtb	r2, r3
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005a26:	69fb      	ldr	r3, [r7, #28]
 8005a28:	9300      	str	r3, [sp, #0]
 8005a2a:	69bb      	ldr	r3, [r7, #24]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	2140      	movs	r1, #64	@ 0x40
 8005a30:	68f8      	ldr	r0, [r7, #12]
 8005a32:	f000 f831 	bl	8005a98 <I2C_WaitOnFlagUntilTimeout>
 8005a36:	4603      	mov	r3, r0
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d001      	beq.n	8005a40 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	e000      	b.n	8005a42 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005a40:	2300      	movs	r3, #0
}
 8005a42:	4618      	mov	r0, r3
 8005a44:	3710      	adds	r7, #16
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bd80      	pop	{r7, pc}
 8005a4a:	bf00      	nop
 8005a4c:	80002000 	.word	0x80002000

08005a50 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005a50:	b480      	push	{r7}
 8005a52:	b083      	sub	sp, #12
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	699b      	ldr	r3, [r3, #24]
 8005a5e:	f003 0302 	and.w	r3, r3, #2
 8005a62:	2b02      	cmp	r3, #2
 8005a64:	d103      	bne.n	8005a6e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	699b      	ldr	r3, [r3, #24]
 8005a74:	f003 0301 	and.w	r3, r3, #1
 8005a78:	2b01      	cmp	r3, #1
 8005a7a:	d007      	beq.n	8005a8c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	699a      	ldr	r2, [r3, #24]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f042 0201 	orr.w	r2, r2, #1
 8005a8a:	619a      	str	r2, [r3, #24]
  }
}
 8005a8c:	bf00      	nop
 8005a8e:	370c      	adds	r7, #12
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b084      	sub	sp, #16
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	60f8      	str	r0, [r7, #12]
 8005aa0:	60b9      	str	r1, [r7, #8]
 8005aa2:	603b      	str	r3, [r7, #0]
 8005aa4:	4613      	mov	r3, r2
 8005aa6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005aa8:	e03b      	b.n	8005b22 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005aaa:	69ba      	ldr	r2, [r7, #24]
 8005aac:	6839      	ldr	r1, [r7, #0]
 8005aae:	68f8      	ldr	r0, [r7, #12]
 8005ab0:	f000 f8d6 	bl	8005c60 <I2C_IsErrorOccurred>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d001      	beq.n	8005abe <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e041      	b.n	8005b42 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ac4:	d02d      	beq.n	8005b22 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ac6:	f7fe fb8f 	bl	80041e8 <HAL_GetTick>
 8005aca:	4602      	mov	r2, r0
 8005acc:	69bb      	ldr	r3, [r7, #24]
 8005ace:	1ad3      	subs	r3, r2, r3
 8005ad0:	683a      	ldr	r2, [r7, #0]
 8005ad2:	429a      	cmp	r2, r3
 8005ad4:	d302      	bcc.n	8005adc <I2C_WaitOnFlagUntilTimeout+0x44>
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d122      	bne.n	8005b22 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	699a      	ldr	r2, [r3, #24]
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	4013      	ands	r3, r2
 8005ae6:	68ba      	ldr	r2, [r7, #8]
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	bf0c      	ite	eq
 8005aec:	2301      	moveq	r3, #1
 8005aee:	2300      	movne	r3, #0
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	461a      	mov	r2, r3
 8005af4:	79fb      	ldrb	r3, [r7, #7]
 8005af6:	429a      	cmp	r2, r3
 8005af8:	d113      	bne.n	8005b22 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005afe:	f043 0220 	orr.w	r2, r3, #32
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	2220      	movs	r2, #32
 8005b0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2200      	movs	r2, #0
 8005b12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e00f      	b.n	8005b42 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	699a      	ldr	r2, [r3, #24]
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	4013      	ands	r3, r2
 8005b2c:	68ba      	ldr	r2, [r7, #8]
 8005b2e:	429a      	cmp	r2, r3
 8005b30:	bf0c      	ite	eq
 8005b32:	2301      	moveq	r3, #1
 8005b34:	2300      	movne	r3, #0
 8005b36:	b2db      	uxtb	r3, r3
 8005b38:	461a      	mov	r2, r3
 8005b3a:	79fb      	ldrb	r3, [r7, #7]
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d0b4      	beq.n	8005aaa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b40:	2300      	movs	r3, #0
}
 8005b42:	4618      	mov	r0, r3
 8005b44:	3710      	adds	r7, #16
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}

08005b4a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005b4a:	b580      	push	{r7, lr}
 8005b4c:	b084      	sub	sp, #16
 8005b4e:	af00      	add	r7, sp, #0
 8005b50:	60f8      	str	r0, [r7, #12]
 8005b52:	60b9      	str	r1, [r7, #8]
 8005b54:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005b56:	e033      	b.n	8005bc0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b58:	687a      	ldr	r2, [r7, #4]
 8005b5a:	68b9      	ldr	r1, [r7, #8]
 8005b5c:	68f8      	ldr	r0, [r7, #12]
 8005b5e:	f000 f87f 	bl	8005c60 <I2C_IsErrorOccurred>
 8005b62:	4603      	mov	r3, r0
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d001      	beq.n	8005b6c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	e031      	b.n	8005bd0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b72:	d025      	beq.n	8005bc0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b74:	f7fe fb38 	bl	80041e8 <HAL_GetTick>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	1ad3      	subs	r3, r2, r3
 8005b7e:	68ba      	ldr	r2, [r7, #8]
 8005b80:	429a      	cmp	r2, r3
 8005b82:	d302      	bcc.n	8005b8a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d11a      	bne.n	8005bc0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	699b      	ldr	r3, [r3, #24]
 8005b90:	f003 0302 	and.w	r3, r3, #2
 8005b94:	2b02      	cmp	r3, #2
 8005b96:	d013      	beq.n	8005bc0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b9c:	f043 0220 	orr.w	r2, r3, #32
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	2220      	movs	r2, #32
 8005ba8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	e007      	b.n	8005bd0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	699b      	ldr	r3, [r3, #24]
 8005bc6:	f003 0302 	and.w	r3, r3, #2
 8005bca:	2b02      	cmp	r3, #2
 8005bcc:	d1c4      	bne.n	8005b58 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005bce:	2300      	movs	r3, #0
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	3710      	adds	r7, #16
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bd80      	pop	{r7, pc}

08005bd8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b084      	sub	sp, #16
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	60f8      	str	r0, [r7, #12]
 8005be0:	60b9      	str	r1, [r7, #8]
 8005be2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005be4:	e02f      	b.n	8005c46 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005be6:	687a      	ldr	r2, [r7, #4]
 8005be8:	68b9      	ldr	r1, [r7, #8]
 8005bea:	68f8      	ldr	r0, [r7, #12]
 8005bec:	f000 f838 	bl	8005c60 <I2C_IsErrorOccurred>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d001      	beq.n	8005bfa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	e02d      	b.n	8005c56 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bfa:	f7fe faf5 	bl	80041e8 <HAL_GetTick>
 8005bfe:	4602      	mov	r2, r0
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	1ad3      	subs	r3, r2, r3
 8005c04:	68ba      	ldr	r2, [r7, #8]
 8005c06:	429a      	cmp	r2, r3
 8005c08:	d302      	bcc.n	8005c10 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d11a      	bne.n	8005c46 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	699b      	ldr	r3, [r3, #24]
 8005c16:	f003 0320 	and.w	r3, r3, #32
 8005c1a:	2b20      	cmp	r3, #32
 8005c1c:	d013      	beq.n	8005c46 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c22:	f043 0220 	orr.w	r2, r3, #32
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2220      	movs	r2, #32
 8005c2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2200      	movs	r2, #0
 8005c36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005c42:	2301      	movs	r3, #1
 8005c44:	e007      	b.n	8005c56 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	699b      	ldr	r3, [r3, #24]
 8005c4c:	f003 0320 	and.w	r3, r3, #32
 8005c50:	2b20      	cmp	r3, #32
 8005c52:	d1c8      	bne.n	8005be6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005c54:	2300      	movs	r3, #0
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	3710      	adds	r7, #16
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}
	...

08005c60 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b08a      	sub	sp, #40	@ 0x28
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	60f8      	str	r0, [r7, #12]
 8005c68:	60b9      	str	r1, [r7, #8]
 8005c6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	699b      	ldr	r3, [r3, #24]
 8005c78:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005c82:	69bb      	ldr	r3, [r7, #24]
 8005c84:	f003 0310 	and.w	r3, r3, #16
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d068      	beq.n	8005d5e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	2210      	movs	r2, #16
 8005c92:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005c94:	e049      	b.n	8005d2a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c9c:	d045      	beq.n	8005d2a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005c9e:	f7fe faa3 	bl	80041e8 <HAL_GetTick>
 8005ca2:	4602      	mov	r2, r0
 8005ca4:	69fb      	ldr	r3, [r7, #28]
 8005ca6:	1ad3      	subs	r3, r2, r3
 8005ca8:	68ba      	ldr	r2, [r7, #8]
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d302      	bcc.n	8005cb4 <I2C_IsErrorOccurred+0x54>
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d13a      	bne.n	8005d2a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005cbe:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005cc6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	699b      	ldr	r3, [r3, #24]
 8005cce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005cd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005cd6:	d121      	bne.n	8005d1c <I2C_IsErrorOccurred+0xbc>
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005cde:	d01d      	beq.n	8005d1c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005ce0:	7cfb      	ldrb	r3, [r7, #19]
 8005ce2:	2b20      	cmp	r3, #32
 8005ce4:	d01a      	beq.n	8005d1c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	685a      	ldr	r2, [r3, #4]
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005cf4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005cf6:	f7fe fa77 	bl	80041e8 <HAL_GetTick>
 8005cfa:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005cfc:	e00e      	b.n	8005d1c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005cfe:	f7fe fa73 	bl	80041e8 <HAL_GetTick>
 8005d02:	4602      	mov	r2, r0
 8005d04:	69fb      	ldr	r3, [r7, #28]
 8005d06:	1ad3      	subs	r3, r2, r3
 8005d08:	2b19      	cmp	r3, #25
 8005d0a:	d907      	bls.n	8005d1c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005d0c:	6a3b      	ldr	r3, [r7, #32]
 8005d0e:	f043 0320 	orr.w	r3, r3, #32
 8005d12:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005d14:	2301      	movs	r3, #1
 8005d16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005d1a:	e006      	b.n	8005d2a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	699b      	ldr	r3, [r3, #24]
 8005d22:	f003 0320 	and.w	r3, r3, #32
 8005d26:	2b20      	cmp	r3, #32
 8005d28:	d1e9      	bne.n	8005cfe <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	699b      	ldr	r3, [r3, #24]
 8005d30:	f003 0320 	and.w	r3, r3, #32
 8005d34:	2b20      	cmp	r3, #32
 8005d36:	d003      	beq.n	8005d40 <I2C_IsErrorOccurred+0xe0>
 8005d38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d0aa      	beq.n	8005c96 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005d40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d103      	bne.n	8005d50 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	2220      	movs	r2, #32
 8005d4e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005d50:	6a3b      	ldr	r3, [r7, #32]
 8005d52:	f043 0304 	orr.w	r3, r3, #4
 8005d56:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005d58:	2301      	movs	r3, #1
 8005d5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	699b      	ldr	r3, [r3, #24]
 8005d64:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005d66:	69bb      	ldr	r3, [r7, #24]
 8005d68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d00b      	beq.n	8005d88 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005d70:	6a3b      	ldr	r3, [r7, #32]
 8005d72:	f043 0301 	orr.w	r3, r3, #1
 8005d76:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005d80:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005d82:	2301      	movs	r3, #1
 8005d84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005d88:	69bb      	ldr	r3, [r7, #24]
 8005d8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d00b      	beq.n	8005daa <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005d92:	6a3b      	ldr	r3, [r7, #32]
 8005d94:	f043 0308 	orr.w	r3, r3, #8
 8005d98:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005da2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005da4:	2301      	movs	r3, #1
 8005da6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005daa:	69bb      	ldr	r3, [r7, #24]
 8005dac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d00b      	beq.n	8005dcc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005db4:	6a3b      	ldr	r3, [r7, #32]
 8005db6:	f043 0302 	orr.w	r3, r3, #2
 8005dba:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005dc4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005dcc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d01c      	beq.n	8005e0e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005dd4:	68f8      	ldr	r0, [r7, #12]
 8005dd6:	f7ff fe3b 	bl	8005a50 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	6859      	ldr	r1, [r3, #4]
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	4b0d      	ldr	r3, [pc, #52]	@ (8005e1c <I2C_IsErrorOccurred+0x1bc>)
 8005de6:	400b      	ands	r3, r1
 8005de8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005dee:	6a3b      	ldr	r3, [r7, #32]
 8005df0:	431a      	orrs	r2, r3
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2220      	movs	r2, #32
 8005dfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2200      	movs	r2, #0
 8005e02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005e0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3728      	adds	r7, #40	@ 0x28
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}
 8005e1a:	bf00      	nop
 8005e1c:	fe00e800 	.word	0xfe00e800

08005e20 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005e20:	b480      	push	{r7}
 8005e22:	b087      	sub	sp, #28
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	60f8      	str	r0, [r7, #12]
 8005e28:	607b      	str	r3, [r7, #4]
 8005e2a:	460b      	mov	r3, r1
 8005e2c:	817b      	strh	r3, [r7, #10]
 8005e2e:	4613      	mov	r3, r2
 8005e30:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005e32:	897b      	ldrh	r3, [r7, #10]
 8005e34:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005e38:	7a7b      	ldrb	r3, [r7, #9]
 8005e3a:	041b      	lsls	r3, r3, #16
 8005e3c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005e40:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005e46:	6a3b      	ldr	r3, [r7, #32]
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005e4e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	685a      	ldr	r2, [r3, #4]
 8005e56:	6a3b      	ldr	r3, [r7, #32]
 8005e58:	0d5b      	lsrs	r3, r3, #21
 8005e5a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005e5e:	4b08      	ldr	r3, [pc, #32]	@ (8005e80 <I2C_TransferConfig+0x60>)
 8005e60:	430b      	orrs	r3, r1
 8005e62:	43db      	mvns	r3, r3
 8005e64:	ea02 0103 	and.w	r1, r2, r3
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	697a      	ldr	r2, [r7, #20]
 8005e6e:	430a      	orrs	r2, r1
 8005e70:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005e72:	bf00      	nop
 8005e74:	371c      	adds	r7, #28
 8005e76:	46bd      	mov	sp, r7
 8005e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7c:	4770      	bx	lr
 8005e7e:	bf00      	nop
 8005e80:	03ff63ff 	.word	0x03ff63ff

08005e84 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b082      	sub	sp, #8
 8005e88:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005e8e:	4b23      	ldr	r3, [pc, #140]	@ (8005f1c <HAL_PWREx_EnableOverDrive+0x98>)
 8005e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e92:	4a22      	ldr	r2, [pc, #136]	@ (8005f1c <HAL_PWREx_EnableOverDrive+0x98>)
 8005e94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e98:	6413      	str	r3, [r2, #64]	@ 0x40
 8005e9a:	4b20      	ldr	r3, [pc, #128]	@ (8005f1c <HAL_PWREx_EnableOverDrive+0x98>)
 8005e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ea2:	603b      	str	r3, [r7, #0]
 8005ea4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005ea6:	4b1e      	ldr	r3, [pc, #120]	@ (8005f20 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a1d      	ldr	r2, [pc, #116]	@ (8005f20 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005eac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005eb0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005eb2:	f7fe f999 	bl	80041e8 <HAL_GetTick>
 8005eb6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005eb8:	e009      	b.n	8005ece <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005eba:	f7fe f995 	bl	80041e8 <HAL_GetTick>
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	1ad3      	subs	r3, r2, r3
 8005ec4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005ec8:	d901      	bls.n	8005ece <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8005eca:	2303      	movs	r3, #3
 8005ecc:	e022      	b.n	8005f14 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005ece:	4b14      	ldr	r3, [pc, #80]	@ (8005f20 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ed6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005eda:	d1ee      	bne.n	8005eba <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005edc:	4b10      	ldr	r3, [pc, #64]	@ (8005f20 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	4a0f      	ldr	r2, [pc, #60]	@ (8005f20 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005ee2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ee6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005ee8:	f7fe f97e 	bl	80041e8 <HAL_GetTick>
 8005eec:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005eee:	e009      	b.n	8005f04 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005ef0:	f7fe f97a 	bl	80041e8 <HAL_GetTick>
 8005ef4:	4602      	mov	r2, r0
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	1ad3      	subs	r3, r2, r3
 8005efa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005efe:	d901      	bls.n	8005f04 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005f00:	2303      	movs	r3, #3
 8005f02:	e007      	b.n	8005f14 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005f04:	4b06      	ldr	r3, [pc, #24]	@ (8005f20 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f10:	d1ee      	bne.n	8005ef0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8005f12:	2300      	movs	r3, #0
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3708      	adds	r7, #8
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}
 8005f1c:	40023800 	.word	0x40023800
 8005f20:	40007000 	.word	0x40007000

08005f24 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b086      	sub	sp, #24
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d101      	bne.n	8005f3a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005f36:	2301      	movs	r3, #1
 8005f38:	e291      	b.n	800645e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f003 0301 	and.w	r3, r3, #1
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	f000 8087 	beq.w	8006056 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005f48:	4b96      	ldr	r3, [pc, #600]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	f003 030c 	and.w	r3, r3, #12
 8005f50:	2b04      	cmp	r3, #4
 8005f52:	d00c      	beq.n	8005f6e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005f54:	4b93      	ldr	r3, [pc, #588]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	f003 030c 	and.w	r3, r3, #12
 8005f5c:	2b08      	cmp	r3, #8
 8005f5e:	d112      	bne.n	8005f86 <HAL_RCC_OscConfig+0x62>
 8005f60:	4b90      	ldr	r3, [pc, #576]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005f6c:	d10b      	bne.n	8005f86 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f6e:	4b8d      	ldr	r3, [pc, #564]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d06c      	beq.n	8006054 <HAL_RCC_OscConfig+0x130>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d168      	bne.n	8006054 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005f82:	2301      	movs	r3, #1
 8005f84:	e26b      	b.n	800645e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f8e:	d106      	bne.n	8005f9e <HAL_RCC_OscConfig+0x7a>
 8005f90:	4b84      	ldr	r3, [pc, #528]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a83      	ldr	r2, [pc, #524]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8005f96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f9a:	6013      	str	r3, [r2, #0]
 8005f9c:	e02e      	b.n	8005ffc <HAL_RCC_OscConfig+0xd8>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	685b      	ldr	r3, [r3, #4]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d10c      	bne.n	8005fc0 <HAL_RCC_OscConfig+0x9c>
 8005fa6:	4b7f      	ldr	r3, [pc, #508]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4a7e      	ldr	r2, [pc, #504]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8005fac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fb0:	6013      	str	r3, [r2, #0]
 8005fb2:	4b7c      	ldr	r3, [pc, #496]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a7b      	ldr	r2, [pc, #492]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8005fb8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005fbc:	6013      	str	r3, [r2, #0]
 8005fbe:	e01d      	b.n	8005ffc <HAL_RCC_OscConfig+0xd8>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005fc8:	d10c      	bne.n	8005fe4 <HAL_RCC_OscConfig+0xc0>
 8005fca:	4b76      	ldr	r3, [pc, #472]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4a75      	ldr	r2, [pc, #468]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8005fd0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005fd4:	6013      	str	r3, [r2, #0]
 8005fd6:	4b73      	ldr	r3, [pc, #460]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a72      	ldr	r2, [pc, #456]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8005fdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005fe0:	6013      	str	r3, [r2, #0]
 8005fe2:	e00b      	b.n	8005ffc <HAL_RCC_OscConfig+0xd8>
 8005fe4:	4b6f      	ldr	r3, [pc, #444]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a6e      	ldr	r2, [pc, #440]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8005fea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fee:	6013      	str	r3, [r2, #0]
 8005ff0:	4b6c      	ldr	r3, [pc, #432]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a6b      	ldr	r2, [pc, #428]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8005ff6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005ffa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d013      	beq.n	800602c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006004:	f7fe f8f0 	bl	80041e8 <HAL_GetTick>
 8006008:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800600a:	e008      	b.n	800601e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800600c:	f7fe f8ec 	bl	80041e8 <HAL_GetTick>
 8006010:	4602      	mov	r2, r0
 8006012:	693b      	ldr	r3, [r7, #16]
 8006014:	1ad3      	subs	r3, r2, r3
 8006016:	2b64      	cmp	r3, #100	@ 0x64
 8006018:	d901      	bls.n	800601e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800601a:	2303      	movs	r3, #3
 800601c:	e21f      	b.n	800645e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800601e:	4b61      	ldr	r3, [pc, #388]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006026:	2b00      	cmp	r3, #0
 8006028:	d0f0      	beq.n	800600c <HAL_RCC_OscConfig+0xe8>
 800602a:	e014      	b.n	8006056 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800602c:	f7fe f8dc 	bl	80041e8 <HAL_GetTick>
 8006030:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006032:	e008      	b.n	8006046 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006034:	f7fe f8d8 	bl	80041e8 <HAL_GetTick>
 8006038:	4602      	mov	r2, r0
 800603a:	693b      	ldr	r3, [r7, #16]
 800603c:	1ad3      	subs	r3, r2, r3
 800603e:	2b64      	cmp	r3, #100	@ 0x64
 8006040:	d901      	bls.n	8006046 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006042:	2303      	movs	r3, #3
 8006044:	e20b      	b.n	800645e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006046:	4b57      	ldr	r3, [pc, #348]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800604e:	2b00      	cmp	r3, #0
 8006050:	d1f0      	bne.n	8006034 <HAL_RCC_OscConfig+0x110>
 8006052:	e000      	b.n	8006056 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006054:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f003 0302 	and.w	r3, r3, #2
 800605e:	2b00      	cmp	r3, #0
 8006060:	d069      	beq.n	8006136 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006062:	4b50      	ldr	r3, [pc, #320]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	f003 030c 	and.w	r3, r3, #12
 800606a:	2b00      	cmp	r3, #0
 800606c:	d00b      	beq.n	8006086 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800606e:	4b4d      	ldr	r3, [pc, #308]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	f003 030c 	and.w	r3, r3, #12
 8006076:	2b08      	cmp	r3, #8
 8006078:	d11c      	bne.n	80060b4 <HAL_RCC_OscConfig+0x190>
 800607a:	4b4a      	ldr	r3, [pc, #296]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006082:	2b00      	cmp	r3, #0
 8006084:	d116      	bne.n	80060b4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006086:	4b47      	ldr	r3, [pc, #284]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f003 0302 	and.w	r3, r3, #2
 800608e:	2b00      	cmp	r3, #0
 8006090:	d005      	beq.n	800609e <HAL_RCC_OscConfig+0x17a>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	68db      	ldr	r3, [r3, #12]
 8006096:	2b01      	cmp	r3, #1
 8006098:	d001      	beq.n	800609e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800609a:	2301      	movs	r3, #1
 800609c:	e1df      	b.n	800645e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800609e:	4b41      	ldr	r3, [pc, #260]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	691b      	ldr	r3, [r3, #16]
 80060aa:	00db      	lsls	r3, r3, #3
 80060ac:	493d      	ldr	r1, [pc, #244]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 80060ae:	4313      	orrs	r3, r2
 80060b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060b2:	e040      	b.n	8006136 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	68db      	ldr	r3, [r3, #12]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d023      	beq.n	8006104 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80060bc:	4b39      	ldr	r3, [pc, #228]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a38      	ldr	r2, [pc, #224]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 80060c2:	f043 0301 	orr.w	r3, r3, #1
 80060c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060c8:	f7fe f88e 	bl	80041e8 <HAL_GetTick>
 80060cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060ce:	e008      	b.n	80060e2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80060d0:	f7fe f88a 	bl	80041e8 <HAL_GetTick>
 80060d4:	4602      	mov	r2, r0
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	1ad3      	subs	r3, r2, r3
 80060da:	2b02      	cmp	r3, #2
 80060dc:	d901      	bls.n	80060e2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80060de:	2303      	movs	r3, #3
 80060e0:	e1bd      	b.n	800645e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060e2:	4b30      	ldr	r3, [pc, #192]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f003 0302 	and.w	r3, r3, #2
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d0f0      	beq.n	80060d0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060ee:	4b2d      	ldr	r3, [pc, #180]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	691b      	ldr	r3, [r3, #16]
 80060fa:	00db      	lsls	r3, r3, #3
 80060fc:	4929      	ldr	r1, [pc, #164]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 80060fe:	4313      	orrs	r3, r2
 8006100:	600b      	str	r3, [r1, #0]
 8006102:	e018      	b.n	8006136 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006104:	4b27      	ldr	r3, [pc, #156]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4a26      	ldr	r2, [pc, #152]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 800610a:	f023 0301 	bic.w	r3, r3, #1
 800610e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006110:	f7fe f86a 	bl	80041e8 <HAL_GetTick>
 8006114:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006116:	e008      	b.n	800612a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006118:	f7fe f866 	bl	80041e8 <HAL_GetTick>
 800611c:	4602      	mov	r2, r0
 800611e:	693b      	ldr	r3, [r7, #16]
 8006120:	1ad3      	subs	r3, r2, r3
 8006122:	2b02      	cmp	r3, #2
 8006124:	d901      	bls.n	800612a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006126:	2303      	movs	r3, #3
 8006128:	e199      	b.n	800645e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800612a:	4b1e      	ldr	r3, [pc, #120]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f003 0302 	and.w	r3, r3, #2
 8006132:	2b00      	cmp	r3, #0
 8006134:	d1f0      	bne.n	8006118 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f003 0308 	and.w	r3, r3, #8
 800613e:	2b00      	cmp	r3, #0
 8006140:	d038      	beq.n	80061b4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	695b      	ldr	r3, [r3, #20]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d019      	beq.n	800617e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800614a:	4b16      	ldr	r3, [pc, #88]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 800614c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800614e:	4a15      	ldr	r2, [pc, #84]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8006150:	f043 0301 	orr.w	r3, r3, #1
 8006154:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006156:	f7fe f847 	bl	80041e8 <HAL_GetTick>
 800615a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800615c:	e008      	b.n	8006170 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800615e:	f7fe f843 	bl	80041e8 <HAL_GetTick>
 8006162:	4602      	mov	r2, r0
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	1ad3      	subs	r3, r2, r3
 8006168:	2b02      	cmp	r3, #2
 800616a:	d901      	bls.n	8006170 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800616c:	2303      	movs	r3, #3
 800616e:	e176      	b.n	800645e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006170:	4b0c      	ldr	r3, [pc, #48]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8006172:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006174:	f003 0302 	and.w	r3, r3, #2
 8006178:	2b00      	cmp	r3, #0
 800617a:	d0f0      	beq.n	800615e <HAL_RCC_OscConfig+0x23a>
 800617c:	e01a      	b.n	80061b4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800617e:	4b09      	ldr	r3, [pc, #36]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8006180:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006182:	4a08      	ldr	r2, [pc, #32]	@ (80061a4 <HAL_RCC_OscConfig+0x280>)
 8006184:	f023 0301 	bic.w	r3, r3, #1
 8006188:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800618a:	f7fe f82d 	bl	80041e8 <HAL_GetTick>
 800618e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006190:	e00a      	b.n	80061a8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006192:	f7fe f829 	bl	80041e8 <HAL_GetTick>
 8006196:	4602      	mov	r2, r0
 8006198:	693b      	ldr	r3, [r7, #16]
 800619a:	1ad3      	subs	r3, r2, r3
 800619c:	2b02      	cmp	r3, #2
 800619e:	d903      	bls.n	80061a8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80061a0:	2303      	movs	r3, #3
 80061a2:	e15c      	b.n	800645e <HAL_RCC_OscConfig+0x53a>
 80061a4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80061a8:	4b91      	ldr	r3, [pc, #580]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 80061aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061ac:	f003 0302 	and.w	r3, r3, #2
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d1ee      	bne.n	8006192 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f003 0304 	and.w	r3, r3, #4
 80061bc:	2b00      	cmp	r3, #0
 80061be:	f000 80a4 	beq.w	800630a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80061c2:	4b8b      	ldr	r3, [pc, #556]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 80061c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d10d      	bne.n	80061ea <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80061ce:	4b88      	ldr	r3, [pc, #544]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 80061d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061d2:	4a87      	ldr	r2, [pc, #540]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 80061d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80061da:	4b85      	ldr	r3, [pc, #532]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 80061dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061e2:	60bb      	str	r3, [r7, #8]
 80061e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80061e6:	2301      	movs	r3, #1
 80061e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80061ea:	4b82      	ldr	r3, [pc, #520]	@ (80063f4 <HAL_RCC_OscConfig+0x4d0>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d118      	bne.n	8006228 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80061f6:	4b7f      	ldr	r3, [pc, #508]	@ (80063f4 <HAL_RCC_OscConfig+0x4d0>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	4a7e      	ldr	r2, [pc, #504]	@ (80063f4 <HAL_RCC_OscConfig+0x4d0>)
 80061fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006200:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006202:	f7fd fff1 	bl	80041e8 <HAL_GetTick>
 8006206:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006208:	e008      	b.n	800621c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800620a:	f7fd ffed 	bl	80041e8 <HAL_GetTick>
 800620e:	4602      	mov	r2, r0
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	1ad3      	subs	r3, r2, r3
 8006214:	2b64      	cmp	r3, #100	@ 0x64
 8006216:	d901      	bls.n	800621c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8006218:	2303      	movs	r3, #3
 800621a:	e120      	b.n	800645e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800621c:	4b75      	ldr	r3, [pc, #468]	@ (80063f4 <HAL_RCC_OscConfig+0x4d0>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006224:	2b00      	cmp	r3, #0
 8006226:	d0f0      	beq.n	800620a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	689b      	ldr	r3, [r3, #8]
 800622c:	2b01      	cmp	r3, #1
 800622e:	d106      	bne.n	800623e <HAL_RCC_OscConfig+0x31a>
 8006230:	4b6f      	ldr	r3, [pc, #444]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 8006232:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006234:	4a6e      	ldr	r2, [pc, #440]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 8006236:	f043 0301 	orr.w	r3, r3, #1
 800623a:	6713      	str	r3, [r2, #112]	@ 0x70
 800623c:	e02d      	b.n	800629a <HAL_RCC_OscConfig+0x376>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d10c      	bne.n	8006260 <HAL_RCC_OscConfig+0x33c>
 8006246:	4b6a      	ldr	r3, [pc, #424]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 8006248:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800624a:	4a69      	ldr	r2, [pc, #420]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 800624c:	f023 0301 	bic.w	r3, r3, #1
 8006250:	6713      	str	r3, [r2, #112]	@ 0x70
 8006252:	4b67      	ldr	r3, [pc, #412]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 8006254:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006256:	4a66      	ldr	r2, [pc, #408]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 8006258:	f023 0304 	bic.w	r3, r3, #4
 800625c:	6713      	str	r3, [r2, #112]	@ 0x70
 800625e:	e01c      	b.n	800629a <HAL_RCC_OscConfig+0x376>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	2b05      	cmp	r3, #5
 8006266:	d10c      	bne.n	8006282 <HAL_RCC_OscConfig+0x35e>
 8006268:	4b61      	ldr	r3, [pc, #388]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 800626a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800626c:	4a60      	ldr	r2, [pc, #384]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 800626e:	f043 0304 	orr.w	r3, r3, #4
 8006272:	6713      	str	r3, [r2, #112]	@ 0x70
 8006274:	4b5e      	ldr	r3, [pc, #376]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 8006276:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006278:	4a5d      	ldr	r2, [pc, #372]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 800627a:	f043 0301 	orr.w	r3, r3, #1
 800627e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006280:	e00b      	b.n	800629a <HAL_RCC_OscConfig+0x376>
 8006282:	4b5b      	ldr	r3, [pc, #364]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 8006284:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006286:	4a5a      	ldr	r2, [pc, #360]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 8006288:	f023 0301 	bic.w	r3, r3, #1
 800628c:	6713      	str	r3, [r2, #112]	@ 0x70
 800628e:	4b58      	ldr	r3, [pc, #352]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 8006290:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006292:	4a57      	ldr	r2, [pc, #348]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 8006294:	f023 0304 	bic.w	r3, r3, #4
 8006298:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	689b      	ldr	r3, [r3, #8]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d015      	beq.n	80062ce <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062a2:	f7fd ffa1 	bl	80041e8 <HAL_GetTick>
 80062a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062a8:	e00a      	b.n	80062c0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062aa:	f7fd ff9d 	bl	80041e8 <HAL_GetTick>
 80062ae:	4602      	mov	r2, r0
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	1ad3      	subs	r3, r2, r3
 80062b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d901      	bls.n	80062c0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80062bc:	2303      	movs	r3, #3
 80062be:	e0ce      	b.n	800645e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062c0:	4b4b      	ldr	r3, [pc, #300]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 80062c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062c4:	f003 0302 	and.w	r3, r3, #2
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d0ee      	beq.n	80062aa <HAL_RCC_OscConfig+0x386>
 80062cc:	e014      	b.n	80062f8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062ce:	f7fd ff8b 	bl	80041e8 <HAL_GetTick>
 80062d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062d4:	e00a      	b.n	80062ec <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062d6:	f7fd ff87 	bl	80041e8 <HAL_GetTick>
 80062da:	4602      	mov	r2, r0
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	1ad3      	subs	r3, r2, r3
 80062e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d901      	bls.n	80062ec <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80062e8:	2303      	movs	r3, #3
 80062ea:	e0b8      	b.n	800645e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062ec:	4b40      	ldr	r3, [pc, #256]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 80062ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062f0:	f003 0302 	and.w	r3, r3, #2
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d1ee      	bne.n	80062d6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80062f8:	7dfb      	ldrb	r3, [r7, #23]
 80062fa:	2b01      	cmp	r3, #1
 80062fc:	d105      	bne.n	800630a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062fe:	4b3c      	ldr	r3, [pc, #240]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 8006300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006302:	4a3b      	ldr	r2, [pc, #236]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 8006304:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006308:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	699b      	ldr	r3, [r3, #24]
 800630e:	2b00      	cmp	r3, #0
 8006310:	f000 80a4 	beq.w	800645c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006314:	4b36      	ldr	r3, [pc, #216]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 8006316:	689b      	ldr	r3, [r3, #8]
 8006318:	f003 030c 	and.w	r3, r3, #12
 800631c:	2b08      	cmp	r3, #8
 800631e:	d06b      	beq.n	80063f8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	699b      	ldr	r3, [r3, #24]
 8006324:	2b02      	cmp	r3, #2
 8006326:	d149      	bne.n	80063bc <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006328:	4b31      	ldr	r3, [pc, #196]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a30      	ldr	r2, [pc, #192]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 800632e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006332:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006334:	f7fd ff58 	bl	80041e8 <HAL_GetTick>
 8006338:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800633a:	e008      	b.n	800634e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800633c:	f7fd ff54 	bl	80041e8 <HAL_GetTick>
 8006340:	4602      	mov	r2, r0
 8006342:	693b      	ldr	r3, [r7, #16]
 8006344:	1ad3      	subs	r3, r2, r3
 8006346:	2b02      	cmp	r3, #2
 8006348:	d901      	bls.n	800634e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800634a:	2303      	movs	r3, #3
 800634c:	e087      	b.n	800645e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800634e:	4b28      	ldr	r3, [pc, #160]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006356:	2b00      	cmp	r3, #0
 8006358:	d1f0      	bne.n	800633c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	69da      	ldr	r2, [r3, #28]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6a1b      	ldr	r3, [r3, #32]
 8006362:	431a      	orrs	r2, r3
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006368:	019b      	lsls	r3, r3, #6
 800636a:	431a      	orrs	r2, r3
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006370:	085b      	lsrs	r3, r3, #1
 8006372:	3b01      	subs	r3, #1
 8006374:	041b      	lsls	r3, r3, #16
 8006376:	431a      	orrs	r2, r3
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800637c:	061b      	lsls	r3, r3, #24
 800637e:	4313      	orrs	r3, r2
 8006380:	4a1b      	ldr	r2, [pc, #108]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 8006382:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006386:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006388:	4b19      	ldr	r3, [pc, #100]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a18      	ldr	r2, [pc, #96]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 800638e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006392:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006394:	f7fd ff28 	bl	80041e8 <HAL_GetTick>
 8006398:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800639a:	e008      	b.n	80063ae <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800639c:	f7fd ff24 	bl	80041e8 <HAL_GetTick>
 80063a0:	4602      	mov	r2, r0
 80063a2:	693b      	ldr	r3, [r7, #16]
 80063a4:	1ad3      	subs	r3, r2, r3
 80063a6:	2b02      	cmp	r3, #2
 80063a8:	d901      	bls.n	80063ae <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80063aa:	2303      	movs	r3, #3
 80063ac:	e057      	b.n	800645e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80063ae:	4b10      	ldr	r3, [pc, #64]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d0f0      	beq.n	800639c <HAL_RCC_OscConfig+0x478>
 80063ba:	e04f      	b.n	800645c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063bc:	4b0c      	ldr	r3, [pc, #48]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4a0b      	ldr	r2, [pc, #44]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 80063c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80063c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063c8:	f7fd ff0e 	bl	80041e8 <HAL_GetTick>
 80063cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063ce:	e008      	b.n	80063e2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063d0:	f7fd ff0a 	bl	80041e8 <HAL_GetTick>
 80063d4:	4602      	mov	r2, r0
 80063d6:	693b      	ldr	r3, [r7, #16]
 80063d8:	1ad3      	subs	r3, r2, r3
 80063da:	2b02      	cmp	r3, #2
 80063dc:	d901      	bls.n	80063e2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80063de:	2303      	movs	r3, #3
 80063e0:	e03d      	b.n	800645e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063e2:	4b03      	ldr	r3, [pc, #12]	@ (80063f0 <HAL_RCC_OscConfig+0x4cc>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d1f0      	bne.n	80063d0 <HAL_RCC_OscConfig+0x4ac>
 80063ee:	e035      	b.n	800645c <HAL_RCC_OscConfig+0x538>
 80063f0:	40023800 	.word	0x40023800
 80063f4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80063f8:	4b1b      	ldr	r3, [pc, #108]	@ (8006468 <HAL_RCC_OscConfig+0x544>)
 80063fa:	685b      	ldr	r3, [r3, #4]
 80063fc:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	699b      	ldr	r3, [r3, #24]
 8006402:	2b01      	cmp	r3, #1
 8006404:	d028      	beq.n	8006458 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006410:	429a      	cmp	r2, r3
 8006412:	d121      	bne.n	8006458 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800641e:	429a      	cmp	r2, r3
 8006420:	d11a      	bne.n	8006458 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006422:	68fa      	ldr	r2, [r7, #12]
 8006424:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006428:	4013      	ands	r3, r2
 800642a:	687a      	ldr	r2, [r7, #4]
 800642c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800642e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006430:	4293      	cmp	r3, r2
 8006432:	d111      	bne.n	8006458 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800643e:	085b      	lsrs	r3, r3, #1
 8006440:	3b01      	subs	r3, #1
 8006442:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006444:	429a      	cmp	r2, r3
 8006446:	d107      	bne.n	8006458 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006452:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006454:	429a      	cmp	r2, r3
 8006456:	d001      	beq.n	800645c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8006458:	2301      	movs	r3, #1
 800645a:	e000      	b.n	800645e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800645c:	2300      	movs	r3, #0
}
 800645e:	4618      	mov	r0, r3
 8006460:	3718      	adds	r7, #24
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}
 8006466:	bf00      	nop
 8006468:	40023800 	.word	0x40023800

0800646c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b084      	sub	sp, #16
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
 8006474:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006476:	2300      	movs	r3, #0
 8006478:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d101      	bne.n	8006484 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006480:	2301      	movs	r3, #1
 8006482:	e0d0      	b.n	8006626 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006484:	4b6a      	ldr	r3, [pc, #424]	@ (8006630 <HAL_RCC_ClockConfig+0x1c4>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f003 030f 	and.w	r3, r3, #15
 800648c:	683a      	ldr	r2, [r7, #0]
 800648e:	429a      	cmp	r2, r3
 8006490:	d910      	bls.n	80064b4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006492:	4b67      	ldr	r3, [pc, #412]	@ (8006630 <HAL_RCC_ClockConfig+0x1c4>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f023 020f 	bic.w	r2, r3, #15
 800649a:	4965      	ldr	r1, [pc, #404]	@ (8006630 <HAL_RCC_ClockConfig+0x1c4>)
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	4313      	orrs	r3, r2
 80064a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80064a2:	4b63      	ldr	r3, [pc, #396]	@ (8006630 <HAL_RCC_ClockConfig+0x1c4>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f003 030f 	and.w	r3, r3, #15
 80064aa:	683a      	ldr	r2, [r7, #0]
 80064ac:	429a      	cmp	r2, r3
 80064ae:	d001      	beq.n	80064b4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80064b0:	2301      	movs	r3, #1
 80064b2:	e0b8      	b.n	8006626 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f003 0302 	and.w	r3, r3, #2
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d020      	beq.n	8006502 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f003 0304 	and.w	r3, r3, #4
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d005      	beq.n	80064d8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80064cc:	4b59      	ldr	r3, [pc, #356]	@ (8006634 <HAL_RCC_ClockConfig+0x1c8>)
 80064ce:	689b      	ldr	r3, [r3, #8]
 80064d0:	4a58      	ldr	r2, [pc, #352]	@ (8006634 <HAL_RCC_ClockConfig+0x1c8>)
 80064d2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80064d6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f003 0308 	and.w	r3, r3, #8
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d005      	beq.n	80064f0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80064e4:	4b53      	ldr	r3, [pc, #332]	@ (8006634 <HAL_RCC_ClockConfig+0x1c8>)
 80064e6:	689b      	ldr	r3, [r3, #8]
 80064e8:	4a52      	ldr	r2, [pc, #328]	@ (8006634 <HAL_RCC_ClockConfig+0x1c8>)
 80064ea:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80064ee:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80064f0:	4b50      	ldr	r3, [pc, #320]	@ (8006634 <HAL_RCC_ClockConfig+0x1c8>)
 80064f2:	689b      	ldr	r3, [r3, #8]
 80064f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	689b      	ldr	r3, [r3, #8]
 80064fc:	494d      	ldr	r1, [pc, #308]	@ (8006634 <HAL_RCC_ClockConfig+0x1c8>)
 80064fe:	4313      	orrs	r3, r2
 8006500:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f003 0301 	and.w	r3, r3, #1
 800650a:	2b00      	cmp	r3, #0
 800650c:	d040      	beq.n	8006590 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	2b01      	cmp	r3, #1
 8006514:	d107      	bne.n	8006526 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006516:	4b47      	ldr	r3, [pc, #284]	@ (8006634 <HAL_RCC_ClockConfig+0x1c8>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800651e:	2b00      	cmp	r3, #0
 8006520:	d115      	bne.n	800654e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006522:	2301      	movs	r3, #1
 8006524:	e07f      	b.n	8006626 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	2b02      	cmp	r3, #2
 800652c:	d107      	bne.n	800653e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800652e:	4b41      	ldr	r3, [pc, #260]	@ (8006634 <HAL_RCC_ClockConfig+0x1c8>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006536:	2b00      	cmp	r3, #0
 8006538:	d109      	bne.n	800654e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800653a:	2301      	movs	r3, #1
 800653c:	e073      	b.n	8006626 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800653e:	4b3d      	ldr	r3, [pc, #244]	@ (8006634 <HAL_RCC_ClockConfig+0x1c8>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f003 0302 	and.w	r3, r3, #2
 8006546:	2b00      	cmp	r3, #0
 8006548:	d101      	bne.n	800654e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800654a:	2301      	movs	r3, #1
 800654c:	e06b      	b.n	8006626 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800654e:	4b39      	ldr	r3, [pc, #228]	@ (8006634 <HAL_RCC_ClockConfig+0x1c8>)
 8006550:	689b      	ldr	r3, [r3, #8]
 8006552:	f023 0203 	bic.w	r2, r3, #3
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	4936      	ldr	r1, [pc, #216]	@ (8006634 <HAL_RCC_ClockConfig+0x1c8>)
 800655c:	4313      	orrs	r3, r2
 800655e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006560:	f7fd fe42 	bl	80041e8 <HAL_GetTick>
 8006564:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006566:	e00a      	b.n	800657e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006568:	f7fd fe3e 	bl	80041e8 <HAL_GetTick>
 800656c:	4602      	mov	r2, r0
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	1ad3      	subs	r3, r2, r3
 8006572:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006576:	4293      	cmp	r3, r2
 8006578:	d901      	bls.n	800657e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800657a:	2303      	movs	r3, #3
 800657c:	e053      	b.n	8006626 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800657e:	4b2d      	ldr	r3, [pc, #180]	@ (8006634 <HAL_RCC_ClockConfig+0x1c8>)
 8006580:	689b      	ldr	r3, [r3, #8]
 8006582:	f003 020c 	and.w	r2, r3, #12
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	685b      	ldr	r3, [r3, #4]
 800658a:	009b      	lsls	r3, r3, #2
 800658c:	429a      	cmp	r2, r3
 800658e:	d1eb      	bne.n	8006568 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006590:	4b27      	ldr	r3, [pc, #156]	@ (8006630 <HAL_RCC_ClockConfig+0x1c4>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f003 030f 	and.w	r3, r3, #15
 8006598:	683a      	ldr	r2, [r7, #0]
 800659a:	429a      	cmp	r2, r3
 800659c:	d210      	bcs.n	80065c0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800659e:	4b24      	ldr	r3, [pc, #144]	@ (8006630 <HAL_RCC_ClockConfig+0x1c4>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f023 020f 	bic.w	r2, r3, #15
 80065a6:	4922      	ldr	r1, [pc, #136]	@ (8006630 <HAL_RCC_ClockConfig+0x1c4>)
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	4313      	orrs	r3, r2
 80065ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80065ae:	4b20      	ldr	r3, [pc, #128]	@ (8006630 <HAL_RCC_ClockConfig+0x1c4>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f003 030f 	and.w	r3, r3, #15
 80065b6:	683a      	ldr	r2, [r7, #0]
 80065b8:	429a      	cmp	r2, r3
 80065ba:	d001      	beq.n	80065c0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80065bc:	2301      	movs	r3, #1
 80065be:	e032      	b.n	8006626 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f003 0304 	and.w	r3, r3, #4
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d008      	beq.n	80065de <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80065cc:	4b19      	ldr	r3, [pc, #100]	@ (8006634 <HAL_RCC_ClockConfig+0x1c8>)
 80065ce:	689b      	ldr	r3, [r3, #8]
 80065d0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	68db      	ldr	r3, [r3, #12]
 80065d8:	4916      	ldr	r1, [pc, #88]	@ (8006634 <HAL_RCC_ClockConfig+0x1c8>)
 80065da:	4313      	orrs	r3, r2
 80065dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f003 0308 	and.w	r3, r3, #8
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d009      	beq.n	80065fe <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80065ea:	4b12      	ldr	r3, [pc, #72]	@ (8006634 <HAL_RCC_ClockConfig+0x1c8>)
 80065ec:	689b      	ldr	r3, [r3, #8]
 80065ee:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	691b      	ldr	r3, [r3, #16]
 80065f6:	00db      	lsls	r3, r3, #3
 80065f8:	490e      	ldr	r1, [pc, #56]	@ (8006634 <HAL_RCC_ClockConfig+0x1c8>)
 80065fa:	4313      	orrs	r3, r2
 80065fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80065fe:	f000 f821 	bl	8006644 <HAL_RCC_GetSysClockFreq>
 8006602:	4602      	mov	r2, r0
 8006604:	4b0b      	ldr	r3, [pc, #44]	@ (8006634 <HAL_RCC_ClockConfig+0x1c8>)
 8006606:	689b      	ldr	r3, [r3, #8]
 8006608:	091b      	lsrs	r3, r3, #4
 800660a:	f003 030f 	and.w	r3, r3, #15
 800660e:	490a      	ldr	r1, [pc, #40]	@ (8006638 <HAL_RCC_ClockConfig+0x1cc>)
 8006610:	5ccb      	ldrb	r3, [r1, r3]
 8006612:	fa22 f303 	lsr.w	r3, r2, r3
 8006616:	4a09      	ldr	r2, [pc, #36]	@ (800663c <HAL_RCC_ClockConfig+0x1d0>)
 8006618:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800661a:	4b09      	ldr	r3, [pc, #36]	@ (8006640 <HAL_RCC_ClockConfig+0x1d4>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4618      	mov	r0, r3
 8006620:	f7fd fd9e 	bl	8004160 <HAL_InitTick>

  return HAL_OK;
 8006624:	2300      	movs	r3, #0
}
 8006626:	4618      	mov	r0, r3
 8006628:	3710      	adds	r7, #16
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}
 800662e:	bf00      	nop
 8006630:	40023c00 	.word	0x40023c00
 8006634:	40023800 	.word	0x40023800
 8006638:	0800b2b0 	.word	0x0800b2b0
 800663c:	20000000 	.word	0x20000000
 8006640:	20000044 	.word	0x20000044

08006644 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006644:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006648:	b090      	sub	sp, #64	@ 0x40
 800664a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800664c:	2300      	movs	r3, #0
 800664e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006650:	2300      	movs	r3, #0
 8006652:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006654:	2300      	movs	r3, #0
 8006656:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8006658:	2300      	movs	r3, #0
 800665a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800665c:	4b59      	ldr	r3, [pc, #356]	@ (80067c4 <HAL_RCC_GetSysClockFreq+0x180>)
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	f003 030c 	and.w	r3, r3, #12
 8006664:	2b08      	cmp	r3, #8
 8006666:	d00d      	beq.n	8006684 <HAL_RCC_GetSysClockFreq+0x40>
 8006668:	2b08      	cmp	r3, #8
 800666a:	f200 80a1 	bhi.w	80067b0 <HAL_RCC_GetSysClockFreq+0x16c>
 800666e:	2b00      	cmp	r3, #0
 8006670:	d002      	beq.n	8006678 <HAL_RCC_GetSysClockFreq+0x34>
 8006672:	2b04      	cmp	r3, #4
 8006674:	d003      	beq.n	800667e <HAL_RCC_GetSysClockFreq+0x3a>
 8006676:	e09b      	b.n	80067b0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006678:	4b53      	ldr	r3, [pc, #332]	@ (80067c8 <HAL_RCC_GetSysClockFreq+0x184>)
 800667a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800667c:	e09b      	b.n	80067b6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800667e:	4b53      	ldr	r3, [pc, #332]	@ (80067cc <HAL_RCC_GetSysClockFreq+0x188>)
 8006680:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006682:	e098      	b.n	80067b6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006684:	4b4f      	ldr	r3, [pc, #316]	@ (80067c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006686:	685b      	ldr	r3, [r3, #4]
 8006688:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800668c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800668e:	4b4d      	ldr	r3, [pc, #308]	@ (80067c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006690:	685b      	ldr	r3, [r3, #4]
 8006692:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006696:	2b00      	cmp	r3, #0
 8006698:	d028      	beq.n	80066ec <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800669a:	4b4a      	ldr	r3, [pc, #296]	@ (80067c4 <HAL_RCC_GetSysClockFreq+0x180>)
 800669c:	685b      	ldr	r3, [r3, #4]
 800669e:	099b      	lsrs	r3, r3, #6
 80066a0:	2200      	movs	r2, #0
 80066a2:	623b      	str	r3, [r7, #32]
 80066a4:	627a      	str	r2, [r7, #36]	@ 0x24
 80066a6:	6a3b      	ldr	r3, [r7, #32]
 80066a8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80066ac:	2100      	movs	r1, #0
 80066ae:	4b47      	ldr	r3, [pc, #284]	@ (80067cc <HAL_RCC_GetSysClockFreq+0x188>)
 80066b0:	fb03 f201 	mul.w	r2, r3, r1
 80066b4:	2300      	movs	r3, #0
 80066b6:	fb00 f303 	mul.w	r3, r0, r3
 80066ba:	4413      	add	r3, r2
 80066bc:	4a43      	ldr	r2, [pc, #268]	@ (80067cc <HAL_RCC_GetSysClockFreq+0x188>)
 80066be:	fba0 1202 	umull	r1, r2, r0, r2
 80066c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80066c4:	460a      	mov	r2, r1
 80066c6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80066c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80066ca:	4413      	add	r3, r2
 80066cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066d0:	2200      	movs	r2, #0
 80066d2:	61bb      	str	r3, [r7, #24]
 80066d4:	61fa      	str	r2, [r7, #28]
 80066d6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80066da:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80066de:	f7fa fa83 	bl	8000be8 <__aeabi_uldivmod>
 80066e2:	4602      	mov	r2, r0
 80066e4:	460b      	mov	r3, r1
 80066e6:	4613      	mov	r3, r2
 80066e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80066ea:	e053      	b.n	8006794 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80066ec:	4b35      	ldr	r3, [pc, #212]	@ (80067c4 <HAL_RCC_GetSysClockFreq+0x180>)
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	099b      	lsrs	r3, r3, #6
 80066f2:	2200      	movs	r2, #0
 80066f4:	613b      	str	r3, [r7, #16]
 80066f6:	617a      	str	r2, [r7, #20]
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80066fe:	f04f 0b00 	mov.w	fp, #0
 8006702:	4652      	mov	r2, sl
 8006704:	465b      	mov	r3, fp
 8006706:	f04f 0000 	mov.w	r0, #0
 800670a:	f04f 0100 	mov.w	r1, #0
 800670e:	0159      	lsls	r1, r3, #5
 8006710:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006714:	0150      	lsls	r0, r2, #5
 8006716:	4602      	mov	r2, r0
 8006718:	460b      	mov	r3, r1
 800671a:	ebb2 080a 	subs.w	r8, r2, sl
 800671e:	eb63 090b 	sbc.w	r9, r3, fp
 8006722:	f04f 0200 	mov.w	r2, #0
 8006726:	f04f 0300 	mov.w	r3, #0
 800672a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800672e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006732:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006736:	ebb2 0408 	subs.w	r4, r2, r8
 800673a:	eb63 0509 	sbc.w	r5, r3, r9
 800673e:	f04f 0200 	mov.w	r2, #0
 8006742:	f04f 0300 	mov.w	r3, #0
 8006746:	00eb      	lsls	r3, r5, #3
 8006748:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800674c:	00e2      	lsls	r2, r4, #3
 800674e:	4614      	mov	r4, r2
 8006750:	461d      	mov	r5, r3
 8006752:	eb14 030a 	adds.w	r3, r4, sl
 8006756:	603b      	str	r3, [r7, #0]
 8006758:	eb45 030b 	adc.w	r3, r5, fp
 800675c:	607b      	str	r3, [r7, #4]
 800675e:	f04f 0200 	mov.w	r2, #0
 8006762:	f04f 0300 	mov.w	r3, #0
 8006766:	e9d7 4500 	ldrd	r4, r5, [r7]
 800676a:	4629      	mov	r1, r5
 800676c:	028b      	lsls	r3, r1, #10
 800676e:	4621      	mov	r1, r4
 8006770:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006774:	4621      	mov	r1, r4
 8006776:	028a      	lsls	r2, r1, #10
 8006778:	4610      	mov	r0, r2
 800677a:	4619      	mov	r1, r3
 800677c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800677e:	2200      	movs	r2, #0
 8006780:	60bb      	str	r3, [r7, #8]
 8006782:	60fa      	str	r2, [r7, #12]
 8006784:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006788:	f7fa fa2e 	bl	8000be8 <__aeabi_uldivmod>
 800678c:	4602      	mov	r2, r0
 800678e:	460b      	mov	r3, r1
 8006790:	4613      	mov	r3, r2
 8006792:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006794:	4b0b      	ldr	r3, [pc, #44]	@ (80067c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	0c1b      	lsrs	r3, r3, #16
 800679a:	f003 0303 	and.w	r3, r3, #3
 800679e:	3301      	adds	r3, #1
 80067a0:	005b      	lsls	r3, r3, #1
 80067a2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80067a4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80067a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80067ac:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80067ae:	e002      	b.n	80067b6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80067b0:	4b05      	ldr	r3, [pc, #20]	@ (80067c8 <HAL_RCC_GetSysClockFreq+0x184>)
 80067b2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80067b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80067b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80067b8:	4618      	mov	r0, r3
 80067ba:	3740      	adds	r7, #64	@ 0x40
 80067bc:	46bd      	mov	sp, r7
 80067be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80067c2:	bf00      	nop
 80067c4:	40023800 	.word	0x40023800
 80067c8:	00f42400 	.word	0x00f42400
 80067cc:	017d7840 	.word	0x017d7840

080067d0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80067d0:	b480      	push	{r7}
 80067d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80067d4:	4b03      	ldr	r3, [pc, #12]	@ (80067e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80067d6:	681b      	ldr	r3, [r3, #0]
}
 80067d8:	4618      	mov	r0, r3
 80067da:	46bd      	mov	sp, r7
 80067dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e0:	4770      	bx	lr
 80067e2:	bf00      	nop
 80067e4:	20000000 	.word	0x20000000

080067e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80067ec:	f7ff fff0 	bl	80067d0 <HAL_RCC_GetHCLKFreq>
 80067f0:	4602      	mov	r2, r0
 80067f2:	4b05      	ldr	r3, [pc, #20]	@ (8006808 <HAL_RCC_GetPCLK1Freq+0x20>)
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	0a9b      	lsrs	r3, r3, #10
 80067f8:	f003 0307 	and.w	r3, r3, #7
 80067fc:	4903      	ldr	r1, [pc, #12]	@ (800680c <HAL_RCC_GetPCLK1Freq+0x24>)
 80067fe:	5ccb      	ldrb	r3, [r1, r3]
 8006800:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006804:	4618      	mov	r0, r3
 8006806:	bd80      	pop	{r7, pc}
 8006808:	40023800 	.word	0x40023800
 800680c:	0800b2c0 	.word	0x0800b2c0

08006810 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006814:	f7ff ffdc 	bl	80067d0 <HAL_RCC_GetHCLKFreq>
 8006818:	4602      	mov	r2, r0
 800681a:	4b05      	ldr	r3, [pc, #20]	@ (8006830 <HAL_RCC_GetPCLK2Freq+0x20>)
 800681c:	689b      	ldr	r3, [r3, #8]
 800681e:	0b5b      	lsrs	r3, r3, #13
 8006820:	f003 0307 	and.w	r3, r3, #7
 8006824:	4903      	ldr	r1, [pc, #12]	@ (8006834 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006826:	5ccb      	ldrb	r3, [r1, r3]
 8006828:	fa22 f303 	lsr.w	r3, r2, r3
}
 800682c:	4618      	mov	r0, r3
 800682e:	bd80      	pop	{r7, pc}
 8006830:	40023800 	.word	0x40023800
 8006834:	0800b2c0 	.word	0x0800b2c0

08006838 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b088      	sub	sp, #32
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006840:	2300      	movs	r3, #0
 8006842:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006844:	2300      	movs	r3, #0
 8006846:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006848:	2300      	movs	r3, #0
 800684a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800684c:	2300      	movs	r3, #0
 800684e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006850:	2300      	movs	r3, #0
 8006852:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f003 0301 	and.w	r3, r3, #1
 800685c:	2b00      	cmp	r3, #0
 800685e:	d012      	beq.n	8006886 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006860:	4b69      	ldr	r3, [pc, #420]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006862:	689b      	ldr	r3, [r3, #8]
 8006864:	4a68      	ldr	r2, [pc, #416]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006866:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800686a:	6093      	str	r3, [r2, #8]
 800686c:	4b66      	ldr	r3, [pc, #408]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800686e:	689a      	ldr	r2, [r3, #8]
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006874:	4964      	ldr	r1, [pc, #400]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006876:	4313      	orrs	r3, r2
 8006878:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800687e:	2b00      	cmp	r3, #0
 8006880:	d101      	bne.n	8006886 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006882:	2301      	movs	r3, #1
 8006884:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800688e:	2b00      	cmp	r3, #0
 8006890:	d017      	beq.n	80068c2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006892:	4b5d      	ldr	r3, [pc, #372]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006894:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006898:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068a0:	4959      	ldr	r1, [pc, #356]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80068a2:	4313      	orrs	r3, r2
 80068a4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068ac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80068b0:	d101      	bne.n	80068b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80068b2:	2301      	movs	r3, #1
 80068b4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d101      	bne.n	80068c2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80068be:	2301      	movs	r3, #1
 80068c0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d017      	beq.n	80068fe <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80068ce:	4b4e      	ldr	r3, [pc, #312]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80068d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80068d4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068dc:	494a      	ldr	r1, [pc, #296]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80068de:	4313      	orrs	r3, r2
 80068e0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80068ec:	d101      	bne.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80068ee:	2301      	movs	r3, #1
 80068f0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d101      	bne.n	80068fe <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80068fa:	2301      	movs	r3, #1
 80068fc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006906:	2b00      	cmp	r3, #0
 8006908:	d001      	beq.n	800690e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800690a:	2301      	movs	r3, #1
 800690c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f003 0320 	and.w	r3, r3, #32
 8006916:	2b00      	cmp	r3, #0
 8006918:	f000 808b 	beq.w	8006a32 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800691c:	4b3a      	ldr	r3, [pc, #232]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800691e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006920:	4a39      	ldr	r2, [pc, #228]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006922:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006926:	6413      	str	r3, [r2, #64]	@ 0x40
 8006928:	4b37      	ldr	r3, [pc, #220]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800692a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800692c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006930:	60bb      	str	r3, [r7, #8]
 8006932:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006934:	4b35      	ldr	r3, [pc, #212]	@ (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	4a34      	ldr	r2, [pc, #208]	@ (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800693a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800693e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006940:	f7fd fc52 	bl	80041e8 <HAL_GetTick>
 8006944:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006946:	e008      	b.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006948:	f7fd fc4e 	bl	80041e8 <HAL_GetTick>
 800694c:	4602      	mov	r2, r0
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	1ad3      	subs	r3, r2, r3
 8006952:	2b64      	cmp	r3, #100	@ 0x64
 8006954:	d901      	bls.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8006956:	2303      	movs	r3, #3
 8006958:	e357      	b.n	800700a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800695a:	4b2c      	ldr	r3, [pc, #176]	@ (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006962:	2b00      	cmp	r3, #0
 8006964:	d0f0      	beq.n	8006948 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006966:	4b28      	ldr	r3, [pc, #160]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006968:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800696a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800696e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006970:	693b      	ldr	r3, [r7, #16]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d035      	beq.n	80069e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800697a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800697e:	693a      	ldr	r2, [r7, #16]
 8006980:	429a      	cmp	r2, r3
 8006982:	d02e      	beq.n	80069e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006984:	4b20      	ldr	r3, [pc, #128]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006986:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006988:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800698c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800698e:	4b1e      	ldr	r3, [pc, #120]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006990:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006992:	4a1d      	ldr	r2, [pc, #116]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006994:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006998:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800699a:	4b1b      	ldr	r3, [pc, #108]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800699c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800699e:	4a1a      	ldr	r2, [pc, #104]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80069a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80069a4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80069a6:	4a18      	ldr	r2, [pc, #96]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80069a8:	693b      	ldr	r3, [r7, #16]
 80069aa:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80069ac:	4b16      	ldr	r3, [pc, #88]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80069ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069b0:	f003 0301 	and.w	r3, r3, #1
 80069b4:	2b01      	cmp	r3, #1
 80069b6:	d114      	bne.n	80069e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069b8:	f7fd fc16 	bl	80041e8 <HAL_GetTick>
 80069bc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069be:	e00a      	b.n	80069d6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80069c0:	f7fd fc12 	bl	80041e8 <HAL_GetTick>
 80069c4:	4602      	mov	r2, r0
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	1ad3      	subs	r3, r2, r3
 80069ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d901      	bls.n	80069d6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80069d2:	2303      	movs	r3, #3
 80069d4:	e319      	b.n	800700a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069d6:	4b0c      	ldr	r3, [pc, #48]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80069d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069da:	f003 0302 	and.w	r3, r3, #2
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d0ee      	beq.n	80069c0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80069ee:	d111      	bne.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80069f0:	4b05      	ldr	r3, [pc, #20]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80069f2:	689b      	ldr	r3, [r3, #8]
 80069f4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80069fc:	4b04      	ldr	r3, [pc, #16]	@ (8006a10 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80069fe:	400b      	ands	r3, r1
 8006a00:	4901      	ldr	r1, [pc, #4]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006a02:	4313      	orrs	r3, r2
 8006a04:	608b      	str	r3, [r1, #8]
 8006a06:	e00b      	b.n	8006a20 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8006a08:	40023800 	.word	0x40023800
 8006a0c:	40007000 	.word	0x40007000
 8006a10:	0ffffcff 	.word	0x0ffffcff
 8006a14:	4baa      	ldr	r3, [pc, #680]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a16:	689b      	ldr	r3, [r3, #8]
 8006a18:	4aa9      	ldr	r2, [pc, #676]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a1a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006a1e:	6093      	str	r3, [r2, #8]
 8006a20:	4ba7      	ldr	r3, [pc, #668]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a22:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a2c:	49a4      	ldr	r1, [pc, #656]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f003 0310 	and.w	r3, r3, #16
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d010      	beq.n	8006a60 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006a3e:	4ba0      	ldr	r3, [pc, #640]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a44:	4a9e      	ldr	r2, [pc, #632]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a46:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006a4a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006a4e:	4b9c      	ldr	r3, [pc, #624]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a50:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a58:	4999      	ldr	r1, [pc, #612]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d00a      	beq.n	8006a82 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006a6c:	4b94      	ldr	r3, [pc, #592]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a72:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a7a:	4991      	ldr	r1, [pc, #580]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a7c:	4313      	orrs	r3, r2
 8006a7e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d00a      	beq.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006a8e:	4b8c      	ldr	r3, [pc, #560]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a94:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006a9c:	4988      	ldr	r1, [pc, #544]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d00a      	beq.n	8006ac6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006ab0:	4b83      	ldr	r3, [pc, #524]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006ab2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ab6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006abe:	4980      	ldr	r1, [pc, #512]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d00a      	beq.n	8006ae8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006ad2:	4b7b      	ldr	r3, [pc, #492]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006ad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ad8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ae0:	4977      	ldr	r1, [pc, #476]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006ae2:	4313      	orrs	r3, r2
 8006ae4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d00a      	beq.n	8006b0a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006af4:	4b72      	ldr	r3, [pc, #456]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006afa:	f023 0203 	bic.w	r2, r3, #3
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b02:	496f      	ldr	r1, [pc, #444]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b04:	4313      	orrs	r3, r2
 8006b06:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d00a      	beq.n	8006b2c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006b16:	4b6a      	ldr	r3, [pc, #424]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b1c:	f023 020c 	bic.w	r2, r3, #12
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b24:	4966      	ldr	r1, [pc, #408]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b26:	4313      	orrs	r3, r2
 8006b28:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d00a      	beq.n	8006b4e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006b38:	4b61      	ldr	r3, [pc, #388]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b3e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b46:	495e      	ldr	r1, [pc, #376]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b48:	4313      	orrs	r3, r2
 8006b4a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d00a      	beq.n	8006b70 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006b5a:	4b59      	ldr	r3, [pc, #356]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b60:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b68:	4955      	ldr	r1, [pc, #340]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d00a      	beq.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006b7c:	4b50      	ldr	r3, [pc, #320]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b82:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b8a:	494d      	ldr	r1, [pc, #308]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d00a      	beq.n	8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006b9e:	4b48      	ldr	r3, [pc, #288]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006ba0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ba4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bac:	4944      	ldr	r1, [pc, #272]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006bae:	4313      	orrs	r3, r2
 8006bb0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d00a      	beq.n	8006bd6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006bc0:	4b3f      	ldr	r3, [pc, #252]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bc6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bce:	493c      	ldr	r1, [pc, #240]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d00a      	beq.n	8006bf8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006be2:	4b37      	ldr	r3, [pc, #220]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006be4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006be8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bf0:	4933      	ldr	r1, [pc, #204]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d00a      	beq.n	8006c1a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006c04:	4b2e      	ldr	r3, [pc, #184]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c0a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006c12:	492b      	ldr	r1, [pc, #172]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c14:	4313      	orrs	r3, r2
 8006c16:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d011      	beq.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006c26:	4b26      	ldr	r3, [pc, #152]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c2c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006c34:	4922      	ldr	r1, [pc, #136]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c36:	4313      	orrs	r3, r2
 8006c38:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006c40:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c44:	d101      	bne.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8006c46:	2301      	movs	r3, #1
 8006c48:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f003 0308 	and.w	r3, r3, #8
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d001      	beq.n	8006c5a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8006c56:	2301      	movs	r3, #1
 8006c58:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d00a      	beq.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006c66:	4b16      	ldr	r3, [pc, #88]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c6c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c74:	4912      	ldr	r1, [pc, #72]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c76:	4313      	orrs	r3, r2
 8006c78:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d00b      	beq.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006c88:	4b0d      	ldr	r3, [pc, #52]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c8e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c98:	4909      	ldr	r1, [pc, #36]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006ca0:	69fb      	ldr	r3, [r7, #28]
 8006ca2:	2b01      	cmp	r3, #1
 8006ca4:	d006      	beq.n	8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	f000 80d9 	beq.w	8006e66 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006cb4:	4b02      	ldr	r3, [pc, #8]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4a01      	ldr	r2, [pc, #4]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006cba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006cbe:	e001      	b.n	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8006cc0:	40023800 	.word	0x40023800
 8006cc4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006cc6:	f7fd fa8f 	bl	80041e8 <HAL_GetTick>
 8006cca:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006ccc:	e008      	b.n	8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006cce:	f7fd fa8b 	bl	80041e8 <HAL_GetTick>
 8006cd2:	4602      	mov	r2, r0
 8006cd4:	697b      	ldr	r3, [r7, #20]
 8006cd6:	1ad3      	subs	r3, r2, r3
 8006cd8:	2b64      	cmp	r3, #100	@ 0x64
 8006cda:	d901      	bls.n	8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006cdc:	2303      	movs	r3, #3
 8006cde:	e194      	b.n	800700a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006ce0:	4b6c      	ldr	r3, [pc, #432]	@ (8006e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d1f0      	bne.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f003 0301 	and.w	r3, r3, #1
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d021      	beq.n	8006d3c <HAL_RCCEx_PeriphCLKConfig+0x504>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d11d      	bne.n	8006d3c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006d00:	4b64      	ldr	r3, [pc, #400]	@ (8006e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006d02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006d06:	0c1b      	lsrs	r3, r3, #16
 8006d08:	f003 0303 	and.w	r3, r3, #3
 8006d0c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006d0e:	4b61      	ldr	r3, [pc, #388]	@ (8006e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006d10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006d14:	0e1b      	lsrs	r3, r3, #24
 8006d16:	f003 030f 	and.w	r3, r3, #15
 8006d1a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	019a      	lsls	r2, r3, #6
 8006d22:	693b      	ldr	r3, [r7, #16]
 8006d24:	041b      	lsls	r3, r3, #16
 8006d26:	431a      	orrs	r2, r3
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	061b      	lsls	r3, r3, #24
 8006d2c:	431a      	orrs	r2, r3
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	071b      	lsls	r3, r3, #28
 8006d34:	4957      	ldr	r1, [pc, #348]	@ (8006e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006d36:	4313      	orrs	r3, r2
 8006d38:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d004      	beq.n	8006d52 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d4c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d50:	d00a      	beq.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d02e      	beq.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d62:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d66:	d129      	bne.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006d68:	4b4a      	ldr	r3, [pc, #296]	@ (8006e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006d6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006d6e:	0c1b      	lsrs	r3, r3, #16
 8006d70:	f003 0303 	and.w	r3, r3, #3
 8006d74:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006d76:	4b47      	ldr	r3, [pc, #284]	@ (8006e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006d78:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006d7c:	0f1b      	lsrs	r3, r3, #28
 8006d7e:	f003 0307 	and.w	r3, r3, #7
 8006d82:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	685b      	ldr	r3, [r3, #4]
 8006d88:	019a      	lsls	r2, r3, #6
 8006d8a:	693b      	ldr	r3, [r7, #16]
 8006d8c:	041b      	lsls	r3, r3, #16
 8006d8e:	431a      	orrs	r2, r3
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	68db      	ldr	r3, [r3, #12]
 8006d94:	061b      	lsls	r3, r3, #24
 8006d96:	431a      	orrs	r2, r3
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	071b      	lsls	r3, r3, #28
 8006d9c:	493d      	ldr	r1, [pc, #244]	@ (8006e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006da4:	4b3b      	ldr	r3, [pc, #236]	@ (8006e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006da6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006daa:	f023 021f 	bic.w	r2, r3, #31
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006db2:	3b01      	subs	r3, #1
 8006db4:	4937      	ldr	r1, [pc, #220]	@ (8006e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006db6:	4313      	orrs	r3, r2
 8006db8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d01d      	beq.n	8006e04 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006dc8:	4b32      	ldr	r3, [pc, #200]	@ (8006e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006dca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006dce:	0e1b      	lsrs	r3, r3, #24
 8006dd0:	f003 030f 	and.w	r3, r3, #15
 8006dd4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006dd6:	4b2f      	ldr	r3, [pc, #188]	@ (8006e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006dd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ddc:	0f1b      	lsrs	r3, r3, #28
 8006dde:	f003 0307 	and.w	r3, r3, #7
 8006de2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	019a      	lsls	r2, r3, #6
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	691b      	ldr	r3, [r3, #16]
 8006dee:	041b      	lsls	r3, r3, #16
 8006df0:	431a      	orrs	r2, r3
 8006df2:	693b      	ldr	r3, [r7, #16]
 8006df4:	061b      	lsls	r3, r3, #24
 8006df6:	431a      	orrs	r2, r3
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	071b      	lsls	r3, r3, #28
 8006dfc:	4925      	ldr	r1, [pc, #148]	@ (8006e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d011      	beq.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	019a      	lsls	r2, r3, #6
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	691b      	ldr	r3, [r3, #16]
 8006e1a:	041b      	lsls	r3, r3, #16
 8006e1c:	431a      	orrs	r2, r3
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	68db      	ldr	r3, [r3, #12]
 8006e22:	061b      	lsls	r3, r3, #24
 8006e24:	431a      	orrs	r2, r3
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	689b      	ldr	r3, [r3, #8]
 8006e2a:	071b      	lsls	r3, r3, #28
 8006e2c:	4919      	ldr	r1, [pc, #100]	@ (8006e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006e34:	4b17      	ldr	r3, [pc, #92]	@ (8006e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a16      	ldr	r2, [pc, #88]	@ (8006e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006e3a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006e3e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e40:	f7fd f9d2 	bl	80041e8 <HAL_GetTick>
 8006e44:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006e46:	e008      	b.n	8006e5a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006e48:	f7fd f9ce 	bl	80041e8 <HAL_GetTick>
 8006e4c:	4602      	mov	r2, r0
 8006e4e:	697b      	ldr	r3, [r7, #20]
 8006e50:	1ad3      	subs	r3, r2, r3
 8006e52:	2b64      	cmp	r3, #100	@ 0x64
 8006e54:	d901      	bls.n	8006e5a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e56:	2303      	movs	r3, #3
 8006e58:	e0d7      	b.n	800700a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006e5a:	4b0e      	ldr	r3, [pc, #56]	@ (8006e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d0f0      	beq.n	8006e48 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006e66:	69bb      	ldr	r3, [r7, #24]
 8006e68:	2b01      	cmp	r3, #1
 8006e6a:	f040 80cd 	bne.w	8007008 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006e6e:	4b09      	ldr	r3, [pc, #36]	@ (8006e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4a08      	ldr	r2, [pc, #32]	@ (8006e94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006e74:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006e78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e7a:	f7fd f9b5 	bl	80041e8 <HAL_GetTick>
 8006e7e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006e80:	e00a      	b.n	8006e98 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006e82:	f7fd f9b1 	bl	80041e8 <HAL_GetTick>
 8006e86:	4602      	mov	r2, r0
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	1ad3      	subs	r3, r2, r3
 8006e8c:	2b64      	cmp	r3, #100	@ 0x64
 8006e8e:	d903      	bls.n	8006e98 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e90:	2303      	movs	r3, #3
 8006e92:	e0ba      	b.n	800700a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8006e94:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006e98:	4b5e      	ldr	r3, [pc, #376]	@ (8007014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006ea0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ea4:	d0ed      	beq.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d003      	beq.n	8006eba <HAL_RCCEx_PeriphCLKConfig+0x682>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d009      	beq.n	8006ece <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d02e      	beq.n	8006f24 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d12a      	bne.n	8006f24 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006ece:	4b51      	ldr	r3, [pc, #324]	@ (8007014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006ed0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ed4:	0c1b      	lsrs	r3, r3, #16
 8006ed6:	f003 0303 	and.w	r3, r3, #3
 8006eda:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006edc:	4b4d      	ldr	r3, [pc, #308]	@ (8007014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ee2:	0f1b      	lsrs	r3, r3, #28
 8006ee4:	f003 0307 	and.w	r3, r3, #7
 8006ee8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	695b      	ldr	r3, [r3, #20]
 8006eee:	019a      	lsls	r2, r3, #6
 8006ef0:	693b      	ldr	r3, [r7, #16]
 8006ef2:	041b      	lsls	r3, r3, #16
 8006ef4:	431a      	orrs	r2, r3
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	699b      	ldr	r3, [r3, #24]
 8006efa:	061b      	lsls	r3, r3, #24
 8006efc:	431a      	orrs	r2, r3
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	071b      	lsls	r3, r3, #28
 8006f02:	4944      	ldr	r1, [pc, #272]	@ (8007014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006f04:	4313      	orrs	r3, r2
 8006f06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006f0a:	4b42      	ldr	r3, [pc, #264]	@ (8007014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006f0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006f10:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f18:	3b01      	subs	r3, #1
 8006f1a:	021b      	lsls	r3, r3, #8
 8006f1c:	493d      	ldr	r1, [pc, #244]	@ (8007014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d022      	beq.n	8006f76 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006f34:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006f38:	d11d      	bne.n	8006f76 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006f3a:	4b36      	ldr	r3, [pc, #216]	@ (8007014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006f3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f40:	0e1b      	lsrs	r3, r3, #24
 8006f42:	f003 030f 	and.w	r3, r3, #15
 8006f46:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006f48:	4b32      	ldr	r3, [pc, #200]	@ (8007014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f4e:	0f1b      	lsrs	r3, r3, #28
 8006f50:	f003 0307 	and.w	r3, r3, #7
 8006f54:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	695b      	ldr	r3, [r3, #20]
 8006f5a:	019a      	lsls	r2, r3, #6
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6a1b      	ldr	r3, [r3, #32]
 8006f60:	041b      	lsls	r3, r3, #16
 8006f62:	431a      	orrs	r2, r3
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	061b      	lsls	r3, r3, #24
 8006f68:	431a      	orrs	r2, r3
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	071b      	lsls	r3, r3, #28
 8006f6e:	4929      	ldr	r1, [pc, #164]	@ (8007014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006f70:	4313      	orrs	r3, r2
 8006f72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f003 0308 	and.w	r3, r3, #8
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d028      	beq.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006f82:	4b24      	ldr	r3, [pc, #144]	@ (8007014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f88:	0e1b      	lsrs	r3, r3, #24
 8006f8a:	f003 030f 	and.w	r3, r3, #15
 8006f8e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006f90:	4b20      	ldr	r3, [pc, #128]	@ (8007014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f96:	0c1b      	lsrs	r3, r3, #16
 8006f98:	f003 0303 	and.w	r3, r3, #3
 8006f9c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	695b      	ldr	r3, [r3, #20]
 8006fa2:	019a      	lsls	r2, r3, #6
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	041b      	lsls	r3, r3, #16
 8006fa8:	431a      	orrs	r2, r3
 8006faa:	693b      	ldr	r3, [r7, #16]
 8006fac:	061b      	lsls	r3, r3, #24
 8006fae:	431a      	orrs	r2, r3
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	69db      	ldr	r3, [r3, #28]
 8006fb4:	071b      	lsls	r3, r3, #28
 8006fb6:	4917      	ldr	r1, [pc, #92]	@ (8007014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006fb8:	4313      	orrs	r3, r2
 8006fba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006fbe:	4b15      	ldr	r3, [pc, #84]	@ (8007014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006fc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006fc4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fcc:	4911      	ldr	r1, [pc, #68]	@ (8007014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006fce:	4313      	orrs	r3, r2
 8006fd0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006fd4:	4b0f      	ldr	r3, [pc, #60]	@ (8007014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	4a0e      	ldr	r2, [pc, #56]	@ (8007014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006fda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006fde:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006fe0:	f7fd f902 	bl	80041e8 <HAL_GetTick>
 8006fe4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006fe6:	e008      	b.n	8006ffa <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006fe8:	f7fd f8fe 	bl	80041e8 <HAL_GetTick>
 8006fec:	4602      	mov	r2, r0
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	1ad3      	subs	r3, r2, r3
 8006ff2:	2b64      	cmp	r3, #100	@ 0x64
 8006ff4:	d901      	bls.n	8006ffa <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006ff6:	2303      	movs	r3, #3
 8006ff8:	e007      	b.n	800700a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006ffa:	4b06      	ldr	r3, [pc, #24]	@ (8007014 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007002:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007006:	d1ef      	bne.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8007008:	2300      	movs	r3, #0
}
 800700a:	4618      	mov	r0, r3
 800700c:	3720      	adds	r7, #32
 800700e:	46bd      	mov	sp, r7
 8007010:	bd80      	pop	{r7, pc}
 8007012:	bf00      	nop
 8007014:	40023800 	.word	0x40023800

08007018 <HAL_RCCEx_GetPeriphCLKConfig>:
  *         RCC configuration registers.
  * @param  PeriphClkInit pointer to the configured RCC_PeriphCLKInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007018:	b480      	push	{r7}
 800701a:	b085      	sub	sp, #20
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0;
 8007020:	2300      	movs	r3, #0
 8007022:	60fb      	str	r3, [r7, #12]
                                        RCC_PERIPHCLK_USART6   | RCC_PERIPHCLK_UART7    |\
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48    | RCC_PERIPHCLK_SDMMC2   |\
                                        RCC_PERIPHCLK_DFSDM1   | RCC_PERIPHCLK_DFSDM1_AUDIO;
#else
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S      | RCC_PERIPHCLK_LPTIM1   |\
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	4a80      	ldr	r2, [pc, #512]	@ (8007228 <HAL_RCCEx_GetPeriphCLKConfig+0x210>)
 8007028:	601a      	str	r2, [r3, #0]
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48;
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the PLLI2S Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800702a:	4b80      	ldr	r3, [pc, #512]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800702c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007030:	099b      	lsrs	r3, r3, #6
 8007032:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SP = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800703a:	4b7c      	ldr	r3, [pc, #496]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800703c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007040:	0c1b      	lsrs	r3, r3, #16
 8007042:	f003 0203 	and.w	r2, r3, #3
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800704a:	4b78      	ldr	r3, [pc, #480]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800704c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007050:	0e1b      	lsrs	r3, r3, #24
 8007052:	f003 020f 	and.w	r2, r3, #15
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800705a:	4b74      	ldr	r3, [pc, #464]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800705c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007060:	0f1b      	lsrs	r3, r3, #28
 8007062:	f003 0207 	and.w	r2, r3, #7
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	609a      	str	r2, [r3, #8]

  /* Get the PLLSAI Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
 800706a:	4b70      	ldr	r3, [pc, #448]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800706c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007070:	099b      	lsrs	r3, r3, #6
 8007072:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	615a      	str	r2, [r3, #20]
  PeriphClkInit->PLLSAI.PLLSAIP = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800707a:	4b6c      	ldr	r3, [pc, #432]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800707c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007080:	0c1b      	lsrs	r3, r3, #16
 8007082:	f003 0203 	and.w	r2, r3, #3
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	621a      	str	r2, [r3, #32]
  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800708a:	4b68      	ldr	r3, [pc, #416]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800708c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007090:	0e1b      	lsrs	r3, r3, #24
 8007092:	f003 020f 	and.w	r2, r3, #15
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800709a:	4b64      	ldr	r3, [pc, #400]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800709c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070a0:	0f1b      	lsrs	r3, r3, #28
 80070a2:	f003 0207 	and.w	r2, r3, #7
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	61da      	str	r2, [r3, #28]

  /* Get the PLLSAI/PLLI2S division factors -------------------------------------------*/
  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) >> RCC_DCKCFGR1_PLLI2SDIVQ_Pos);
 80070aa:	4b60      	ldr	r3, [pc, #384]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80070ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070b0:	f003 021f 	and.w	r2, r3, #31
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	625a      	str	r2, [r3, #36]	@ 0x24
  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> RCC_DCKCFGR1_PLLSAIDIVQ_Pos);
 80070b8:	4b5c      	ldr	r3, [pc, #368]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80070ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070be:	0a1b      	lsrs	r3, r3, #8
 80070c0:	f003 021f 	and.w	r2, r3, #31
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	629a      	str	r2, [r3, #40]	@ 0x28
  PeriphClkInit->PLLSAIDivR = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVR) >> RCC_DCKCFGR1_PLLSAIDIVR_Pos);
 80070c8:	4b58      	ldr	r3, [pc, #352]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80070ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070ce:	0c1b      	lsrs	r3, r3, #16
 80070d0:	f003 0203 	and.w	r2, r3, #3
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the SAI1 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
 80070d8:	4b54      	ldr	r3, [pc, #336]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80070da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070de:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Get the SAI2 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
 80070e6:	4b51      	ldr	r3, [pc, #324]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80070e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070ec:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get the I2S clock configuration ------------------------------------------*/
  PeriphClkInit->I2sClockSelection = __HAL_RCC_GET_I2SCLKSOURCE();
 80070f4:	4b4d      	ldr	r3, [pc, #308]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80070f6:	689b      	ldr	r3, [r3, #8]
 80070f8:	f403 0200 	and.w	r2, r3, #8388608	@ 0x800000
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Get the I2C1 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE();
 8007100:	4b4a      	ldr	r3, [pc, #296]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007102:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007106:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Get the I2C2 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c2ClockSelection = __HAL_RCC_GET_I2C2_SOURCE();
 800710e:	4b47      	ldr	r3, [pc, #284]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007110:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007114:	f403 2240 	and.w	r2, r3, #786432	@ 0xc0000
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Get the I2C3 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE();
 800711c:	4b43      	ldr	r3, [pc, #268]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800711e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007122:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Get the I2C4 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c4ClockSelection = __HAL_RCC_GET_I2C4_SOURCE();
 800712a:	4b40      	ldr	r3, [pc, #256]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800712c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007130:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Get the USART1 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE();
 8007138:	4b3c      	ldr	r3, [pc, #240]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800713a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800713e:	f003 0203 	and.w	r2, r3, #3
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Get the USART2 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart2ClockSelection = __HAL_RCC_GET_USART2_SOURCE();
 8007146:	4b39      	ldr	r3, [pc, #228]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007148:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800714c:	f003 020c 	and.w	r2, r3, #12
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Get the USART3 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart3ClockSelection = __HAL_RCC_GET_USART3_SOURCE();
 8007154:	4b35      	ldr	r3, [pc, #212]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007156:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800715a:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the UART4 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart4ClockSelection = __HAL_RCC_GET_UART4_SOURCE();
 8007162:	4b32      	ldr	r3, [pc, #200]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007164:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007168:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Get the UART5 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart5ClockSelection = __HAL_RCC_GET_UART5_SOURCE();
 8007170:	4b2e      	ldr	r3, [pc, #184]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007172:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007176:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get the USART6 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart6ClockSelection = __HAL_RCC_GET_USART6_SOURCE();
 800717e:	4b2b      	ldr	r3, [pc, #172]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007180:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007184:	f403 6240 	and.w	r2, r3, #3072	@ 0xc00
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get the UART7 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart7ClockSelection = __HAL_RCC_GET_UART7_SOURCE();
 800718c:	4b27      	ldr	r3, [pc, #156]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800718e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007192:	f403 5240 	and.w	r2, r3, #12288	@ 0x3000
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get the UART8 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart8ClockSelection = __HAL_RCC_GET_UART8_SOURCE();
 800719a:	4b24      	ldr	r3, [pc, #144]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800719c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071a0:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Get the LPTIM1 clock configuration ------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
 80071a8:	4b20      	ldr	r3, [pc, #128]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80071aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071ae:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Get the CEC clock configuration -----------------------------------------------*/
  PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();
 80071b6:	4b1d      	ldr	r3, [pc, #116]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80071b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071bc:	f003 6280 	and.w	r2, r3, #67108864	@ 0x4000000
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Get the CK48 clock configuration -----------------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 80071c4:	4b19      	ldr	r3, [pc, #100]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80071c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071ca:	f003 6200 	and.w	r2, r3, #134217728	@ 0x8000000
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Get the SDMMC1 clock configuration -----------------------------------------------*/
  PeriphClkInit->Sdmmc1ClockSelection = __HAL_RCC_GET_SDMMC1_SOURCE();
 80071d2:	4b16      	ldr	r3, [pc, #88]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80071d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071d8:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  /* Get the DFSDM AUDIO clock configuration -----------------------------------------------*/
  PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the RTC Clock configuration -----------------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 80071e2:	4b12      	ldr	r3, [pc, #72]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80071e4:	689b      	ldr	r3, [r3, #8]
 80071e6:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80071ea:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 80071ec:	4b0f      	ldr	r3, [pc, #60]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80071ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071f0:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	431a      	orrs	r2, r3
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Get the TIM Prescaler configuration --------------------------------------------*/
  if ((RCC->DCKCFGR1 & RCC_DCKCFGR1_TIMPRE) == RESET)
 80071fc:	4b0b      	ldr	r3, [pc, #44]	@ (800722c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80071fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007202:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007206:	2b00      	cmp	r3, #0
 8007208:	d103      	bne.n	8007212 <HAL_RCCEx_GetPeriphCLKConfig+0x1fa>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2200      	movs	r2, #0
 800720e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 8007210:	e003      	b.n	800721a <HAL_RCCEx_GetPeriphCLKConfig+0x202>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007218:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800721a:	bf00      	nop
 800721c:	3714      	adds	r7, #20
 800721e:	46bd      	mov	sp, r7
 8007220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007224:	4770      	bx	lr
 8007226:	bf00      	nop
 8007228:	00fffff1 	.word	0x00fffff1
 800722c:	40023800 	.word	0x40023800

08007230 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007230:	b480      	push	{r7}
 8007232:	b087      	sub	sp, #28
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8007238:	2300      	movs	r3, #0
 800723a:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 800723c:	2300      	movs	r3, #0
 800723e:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 8007240:	2300      	movs	r3, #0
 8007242:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 8007244:	2300      	movs	r3, #0
 8007246:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800724e:	f040 808d 	bne.w	800736c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 8007252:	4b93      	ldr	r3, [pc, #588]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007254:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007258:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 800725a:	68bb      	ldr	r3, [r7, #8]
 800725c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007260:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8007262:	68bb      	ldr	r3, [r7, #8]
 8007264:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007268:	d07c      	beq.n	8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007270:	d87b      	bhi.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d004      	beq.n	8007282 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8007278:	68bb      	ldr	r3, [r7, #8]
 800727a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800727e:	d039      	beq.n	80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8007280:	e073      	b.n	800736a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8007282:	4b87      	ldr	r3, [pc, #540]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007284:	685b      	ldr	r3, [r3, #4]
 8007286:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800728a:	2b00      	cmp	r3, #0
 800728c:	d108      	bne.n	80072a0 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800728e:	4b84      	ldr	r3, [pc, #528]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007290:	685b      	ldr	r3, [r3, #4]
 8007292:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007296:	4a83      	ldr	r2, [pc, #524]	@ (80074a4 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8007298:	fbb2 f3f3 	udiv	r3, r2, r3
 800729c:	613b      	str	r3, [r7, #16]
 800729e:	e007      	b.n	80072b0 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80072a0:	4b7f      	ldr	r3, [pc, #508]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80072a8:	4a7f      	ldr	r2, [pc, #508]	@ (80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80072aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80072ae:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 80072b0:	4b7b      	ldr	r3, [pc, #492]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80072b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072b6:	0e1b      	lsrs	r3, r3, #24
 80072b8:	f003 030f 	and.w	r3, r3, #15
 80072bc:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 80072be:	4b78      	ldr	r3, [pc, #480]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80072c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072c4:	099b      	lsrs	r3, r3, #6
 80072c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072ca:	693a      	ldr	r2, [r7, #16]
 80072cc:	fb03 f202 	mul.w	r2, r3, r2
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80072d6:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 80072d8:	4b71      	ldr	r3, [pc, #452]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80072da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80072de:	0a1b      	lsrs	r3, r3, #8
 80072e0:	f003 031f 	and.w	r3, r3, #31
 80072e4:	3301      	adds	r3, #1
 80072e6:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 80072e8:	697a      	ldr	r2, [r7, #20]
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80072f0:	617b      	str	r3, [r7, #20]
        break;
 80072f2:	e03b      	b.n	800736c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80072f4:	4b6a      	ldr	r3, [pc, #424]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80072f6:	685b      	ldr	r3, [r3, #4]
 80072f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d108      	bne.n	8007312 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007300:	4b67      	ldr	r3, [pc, #412]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007302:	685b      	ldr	r3, [r3, #4]
 8007304:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007308:	4a66      	ldr	r2, [pc, #408]	@ (80074a4 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800730a:	fbb2 f3f3 	udiv	r3, r2, r3
 800730e:	613b      	str	r3, [r7, #16]
 8007310:	e007      	b.n	8007322 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8007312:	4b63      	ldr	r3, [pc, #396]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800731a:	4a63      	ldr	r2, [pc, #396]	@ (80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800731c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007320:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8007322:	4b5f      	ldr	r3, [pc, #380]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007324:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007328:	0e1b      	lsrs	r3, r3, #24
 800732a:	f003 030f 	and.w	r3, r3, #15
 800732e:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8007330:	4b5b      	ldr	r3, [pc, #364]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007332:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007336:	099b      	lsrs	r3, r3, #6
 8007338:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800733c:	693a      	ldr	r2, [r7, #16]
 800733e:	fb03 f202 	mul.w	r2, r3, r2
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	fbb2 f3f3 	udiv	r3, r2, r3
 8007348:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800734a:	4b55      	ldr	r3, [pc, #340]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800734c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007350:	f003 031f 	and.w	r3, r3, #31
 8007354:	3301      	adds	r3, #1
 8007356:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8007358:	697a      	ldr	r2, [r7, #20]
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007360:	617b      	str	r3, [r7, #20]
        break;
 8007362:	e003      	b.n	800736c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 8007364:	4b51      	ldr	r3, [pc, #324]	@ (80074ac <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8007366:	617b      	str	r3, [r7, #20]
        break;
 8007368:	e000      	b.n	800736c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 800736a:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007372:	f040 808d 	bne.w	8007490 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 8007376:	4b4a      	ldr	r3, [pc, #296]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007378:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800737c:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8007384:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8007386:	68bb      	ldr	r3, [r7, #8]
 8007388:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800738c:	d07c      	beq.n	8007488 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007394:	d87b      	bhi.n	800748e <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d004      	beq.n	80073a6 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80073a2:	d039      	beq.n	8007418 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 80073a4:	e073      	b.n	800748e <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80073a6:	4b3e      	ldr	r3, [pc, #248]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80073a8:	685b      	ldr	r3, [r3, #4]
 80073aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d108      	bne.n	80073c4 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80073b2:	4b3b      	ldr	r3, [pc, #236]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80073b4:	685b      	ldr	r3, [r3, #4]
 80073b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80073ba:	4a3a      	ldr	r2, [pc, #232]	@ (80074a4 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 80073bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80073c0:	613b      	str	r3, [r7, #16]
 80073c2:	e007      	b.n	80073d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80073c4:	4b36      	ldr	r3, [pc, #216]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80073c6:	685b      	ldr	r3, [r3, #4]
 80073c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80073cc:	4a36      	ldr	r2, [pc, #216]	@ (80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80073ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80073d2:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 80073d4:	4b32      	ldr	r3, [pc, #200]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80073d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073da:	0e1b      	lsrs	r3, r3, #24
 80073dc:	f003 030f 	and.w	r3, r3, #15
 80073e0:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 80073e2:	4b2f      	ldr	r3, [pc, #188]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80073e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073e8:	099b      	lsrs	r3, r3, #6
 80073ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073ee:	693a      	ldr	r2, [r7, #16]
 80073f0:	fb03 f202 	mul.w	r2, r3, r2
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80073fa:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 80073fc:	4b28      	ldr	r3, [pc, #160]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80073fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007402:	0a1b      	lsrs	r3, r3, #8
 8007404:	f003 031f 	and.w	r3, r3, #31
 8007408:	3301      	adds	r3, #1
 800740a:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800740c:	697a      	ldr	r2, [r7, #20]
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	fbb2 f3f3 	udiv	r3, r2, r3
 8007414:	617b      	str	r3, [r7, #20]
        break;
 8007416:	e03b      	b.n	8007490 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8007418:	4b21      	ldr	r3, [pc, #132]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800741a:	685b      	ldr	r3, [r3, #4]
 800741c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007420:	2b00      	cmp	r3, #0
 8007422:	d108      	bne.n	8007436 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007424:	4b1e      	ldr	r3, [pc, #120]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007426:	685b      	ldr	r3, [r3, #4]
 8007428:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800742c:	4a1d      	ldr	r2, [pc, #116]	@ (80074a4 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800742e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007432:	613b      	str	r3, [r7, #16]
 8007434:	e007      	b.n	8007446 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8007436:	4b1a      	ldr	r3, [pc, #104]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007438:	685b      	ldr	r3, [r3, #4]
 800743a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800743e:	4a1a      	ldr	r2, [pc, #104]	@ (80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8007440:	fbb2 f3f3 	udiv	r3, r2, r3
 8007444:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8007446:	4b16      	ldr	r3, [pc, #88]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007448:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800744c:	0e1b      	lsrs	r3, r3, #24
 800744e:	f003 030f 	and.w	r3, r3, #15
 8007452:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8007454:	4b12      	ldr	r3, [pc, #72]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007456:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800745a:	099b      	lsrs	r3, r3, #6
 800745c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007460:	693a      	ldr	r2, [r7, #16]
 8007462:	fb03 f202 	mul.w	r2, r3, r2
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	fbb2 f3f3 	udiv	r3, r2, r3
 800746c:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800746e:	4b0c      	ldr	r3, [pc, #48]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007470:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007474:	f003 031f 	and.w	r3, r3, #31
 8007478:	3301      	adds	r3, #1
 800747a:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800747c:	697a      	ldr	r2, [r7, #20]
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	fbb2 f3f3 	udiv	r3, r2, r3
 8007484:	617b      	str	r3, [r7, #20]
        break;
 8007486:	e003      	b.n	8007490 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 8007488:	4b08      	ldr	r3, [pc, #32]	@ (80074ac <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800748a:	617b      	str	r3, [r7, #20]
        break;
 800748c:	e000      	b.n	8007490 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 800748e:	bf00      	nop
      }
    }
  }

  return frequency;
 8007490:	697b      	ldr	r3, [r7, #20]
}
 8007492:	4618      	mov	r0, r3
 8007494:	371c      	adds	r7, #28
 8007496:	46bd      	mov	sp, r7
 8007498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749c:	4770      	bx	lr
 800749e:	bf00      	nop
 80074a0:	40023800 	.word	0x40023800
 80074a4:	00f42400 	.word	0x00f42400
 80074a8:	017d7840 	.word	0x017d7840
 80074ac:	00bb8000 	.word	0x00bb8000

080074b0 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b088      	sub	sp, #32
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 80074b8:	2300      	movs	r3, #0
 80074ba:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 80074bc:	2300      	movs	r3, #0
 80074be:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 80074c0:	2300      	movs	r3, #0
 80074c2:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d101      	bne.n	80074ce <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 80074ca:	2301      	movs	r3, #1
 80074cc:	e156      	b.n	800777c <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80074d4:	b2db      	uxtb	r3, r3
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d106      	bne.n	80074e8 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2200      	movs	r2, #0
 80074de:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f7fa f956 	bl	8001794 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2202      	movs	r2, #2
 80074ec:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 80074f0:	6878      	ldr	r0, [r7, #4]
 80074f2:	f000 fb85 	bl	8007c00 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	68db      	ldr	r3, [r3, #12]
 80074fa:	2b02      	cmp	r3, #2
 80074fc:	d00c      	beq.n	8007518 <HAL_SAI_Init+0x68>
 80074fe:	2b02      	cmp	r3, #2
 8007500:	d80d      	bhi.n	800751e <HAL_SAI_Init+0x6e>
 8007502:	2b00      	cmp	r3, #0
 8007504:	d002      	beq.n	800750c <HAL_SAI_Init+0x5c>
 8007506:	2b01      	cmp	r3, #1
 8007508:	d003      	beq.n	8007512 <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 800750a:	e008      	b.n	800751e <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 800750c:	2300      	movs	r3, #0
 800750e:	61fb      	str	r3, [r7, #28]
      break;
 8007510:	e006      	b.n	8007520 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8007512:	2310      	movs	r3, #16
 8007514:	61fb      	str	r3, [r7, #28]
      break;
 8007516:	e003      	b.n	8007520 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8007518:	2320      	movs	r3, #32
 800751a:	61fb      	str	r3, [r7, #28]
      break;
 800751c:	e000      	b.n	8007520 <HAL_SAI_Init+0x70>
      break;
 800751e:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	689b      	ldr	r3, [r3, #8]
 8007524:	2b03      	cmp	r3, #3
 8007526:	d81e      	bhi.n	8007566 <HAL_SAI_Init+0xb6>
 8007528:	a201      	add	r2, pc, #4	@ (adr r2, 8007530 <HAL_SAI_Init+0x80>)
 800752a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800752e:	bf00      	nop
 8007530:	08007541 	.word	0x08007541
 8007534:	08007547 	.word	0x08007547
 8007538:	0800754f 	.word	0x0800754f
 800753c:	08007557 	.word	0x08007557
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 8007540:	2300      	movs	r3, #0
 8007542:	617b      	str	r3, [r7, #20]
    }
    break;
 8007544:	e010      	b.n	8007568 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8007546:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800754a:	617b      	str	r3, [r7, #20]
    }
    break;
 800754c:	e00c      	b.n	8007568 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800754e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007552:	617b      	str	r3, [r7, #20]
    }
    break;
 8007554:	e008      	b.n	8007568 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007556:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800755a:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800755c:	69fb      	ldr	r3, [r7, #28]
 800755e:	f043 0301 	orr.w	r3, r3, #1
 8007562:	61fb      	str	r3, [r7, #28]
    }
    break;
 8007564:	e000      	b.n	8007568 <HAL_SAI_Init+0xb8>
    default:
      break;
 8007566:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	4a85      	ldr	r2, [pc, #532]	@ (8007784 <HAL_SAI_Init+0x2d4>)
 800756e:	4293      	cmp	r3, r2
 8007570:	d004      	beq.n	800757c <HAL_SAI_Init+0xcc>
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	4a84      	ldr	r2, [pc, #528]	@ (8007788 <HAL_SAI_Init+0x2d8>)
 8007578:	4293      	cmp	r3, r2
 800757a:	d103      	bne.n	8007584 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 800757c:	4a83      	ldr	r2, [pc, #524]	@ (800778c <HAL_SAI_Init+0x2dc>)
 800757e:	69fb      	ldr	r3, [r7, #28]
 8007580:	6013      	str	r3, [r2, #0]
 8007582:	e002      	b.n	800758a <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8007584:	4a82      	ldr	r2, [pc, #520]	@ (8007790 <HAL_SAI_Init+0x2e0>)
 8007586:	69fb      	ldr	r3, [r7, #28]
 8007588:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	69db      	ldr	r3, [r3, #28]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d04c      	beq.n	800762c <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 8007592:	2300      	movs	r3, #0
 8007594:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	4a7a      	ldr	r2, [pc, #488]	@ (8007784 <HAL_SAI_Init+0x2d4>)
 800759c:	4293      	cmp	r3, r2
 800759e:	d004      	beq.n	80075aa <HAL_SAI_Init+0xfa>
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a78      	ldr	r2, [pc, #480]	@ (8007788 <HAL_SAI_Init+0x2d8>)
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d104      	bne.n	80075b4 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80075aa:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80075ae:	f7ff fe3f 	bl	8007230 <HAL_RCCEx_GetPeriphCLKFreq>
 80075b2:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	4a76      	ldr	r2, [pc, #472]	@ (8007794 <HAL_SAI_Init+0x2e4>)
 80075ba:	4293      	cmp	r3, r2
 80075bc:	d004      	beq.n	80075c8 <HAL_SAI_Init+0x118>
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	4a75      	ldr	r2, [pc, #468]	@ (8007798 <HAL_SAI_Init+0x2e8>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d104      	bne.n	80075d2 <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80075c8:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80075cc:	f7ff fe30 	bl	8007230 <HAL_RCCEx_GetPeriphCLKFreq>
 80075d0:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 80075d2:	693a      	ldr	r2, [r7, #16]
 80075d4:	4613      	mov	r3, r2
 80075d6:	009b      	lsls	r3, r3, #2
 80075d8:	4413      	add	r3, r2
 80075da:	005b      	lsls	r3, r3, #1
 80075dc:	461a      	mov	r2, r3
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	69db      	ldr	r3, [r3, #28]
 80075e2:	025b      	lsls	r3, r3, #9
 80075e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80075e8:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	4a6b      	ldr	r2, [pc, #428]	@ (800779c <HAL_SAI_Init+0x2ec>)
 80075ee:	fba2 2303 	umull	r2, r3, r2, r3
 80075f2:	08da      	lsrs	r2, r3, #3
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 80075f8:	68f9      	ldr	r1, [r7, #12]
 80075fa:	4b68      	ldr	r3, [pc, #416]	@ (800779c <HAL_SAI_Init+0x2ec>)
 80075fc:	fba3 2301 	umull	r2, r3, r3, r1
 8007600:	08da      	lsrs	r2, r3, #3
 8007602:	4613      	mov	r3, r2
 8007604:	009b      	lsls	r3, r3, #2
 8007606:	4413      	add	r3, r2
 8007608:	005b      	lsls	r3, r3, #1
 800760a:	1aca      	subs	r2, r1, r3
 800760c:	2a08      	cmp	r2, #8
 800760e:	d904      	bls.n	800761a <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6a1b      	ldr	r3, [r3, #32]
 8007614:	1c5a      	adds	r2, r3, #1
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800761e:	2b04      	cmp	r3, #4
 8007620:	d104      	bne.n	800762c <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6a1b      	ldr	r3, [r3, #32]
 8007626:	085a      	lsrs	r2, r3, #1
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	685b      	ldr	r3, [r3, #4]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d003      	beq.n	800763c <HAL_SAI_Init+0x18c>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	685b      	ldr	r3, [r3, #4]
 8007638:	2b02      	cmp	r3, #2
 800763a:	d109      	bne.n	8007650 <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007640:	2b01      	cmp	r3, #1
 8007642:	d101      	bne.n	8007648 <HAL_SAI_Init+0x198>
 8007644:	2300      	movs	r3, #0
 8007646:	e001      	b.n	800764c <HAL_SAI_Init+0x19c>
 8007648:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800764c:	61bb      	str	r3, [r7, #24]
 800764e:	e008      	b.n	8007662 <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007654:	2b01      	cmp	r3, #1
 8007656:	d102      	bne.n	800765e <HAL_SAI_Init+0x1ae>
 8007658:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800765c:	e000      	b.n	8007660 <HAL_SAI_Init+0x1b0>
 800765e:	2300      	movs	r3, #0
 8007660:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	6819      	ldr	r1, [r3, #0]
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681a      	ldr	r2, [r3, #0]
 800766c:	4b4c      	ldr	r3, [pc, #304]	@ (80077a0 <HAL_SAI_Init+0x2f0>)
 800766e:	400b      	ands	r3, r1
 8007670:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	6819      	ldr	r1, [r3, #0]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	685a      	ldr	r2, [r3, #4]
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007680:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007686:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800768c:	431a      	orrs	r2, r3
 800768e:	69bb      	ldr	r3, [r7, #24]
 8007690:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 800769a:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	691b      	ldr	r3, [r3, #16]
 80076a0:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80076a6:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	6a1b      	ldr	r3, [r3, #32]
 80076ac:	051b      	lsls	r3, r3, #20
 80076ae:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	430a      	orrs	r2, r1
 80076b6:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	6859      	ldr	r1, [r3, #4]
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681a      	ldr	r2, [r3, #0]
 80076c2:	4b38      	ldr	r3, [pc, #224]	@ (80077a4 <HAL_SAI_Init+0x2f4>)
 80076c4:	400b      	ands	r3, r1
 80076c6:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	6859      	ldr	r1, [r3, #4]
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	699a      	ldr	r2, [r3, #24]
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076d6:	431a      	orrs	r2, r3
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076dc:	431a      	orrs	r2, r3
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	430a      	orrs	r2, r1
 80076e4:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	6899      	ldr	r1, [r3, #8]
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681a      	ldr	r2, [r3, #0]
 80076f0:	4b2d      	ldr	r3, [pc, #180]	@ (80077a8 <HAL_SAI_Init+0x2f8>)
 80076f2:	400b      	ands	r3, r1
 80076f4:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	6899      	ldr	r1, [r3, #8]
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007700:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8007706:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 800770c:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8007712:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007718:	3b01      	subs	r3, #1
 800771a:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800771c:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	430a      	orrs	r2, r1
 8007724:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	68d9      	ldr	r1, [r3, #12]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681a      	ldr	r2, [r3, #0]
 8007730:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8007734:	400b      	ands	r3, r1
 8007736:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	68d9      	ldr	r1, [r3, #12]
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007746:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800774c:	041b      	lsls	r3, r3, #16
 800774e:	431a      	orrs	r2, r3
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007754:	3b01      	subs	r3, #1
 8007756:	021b      	lsls	r3, r3, #8
 8007758:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	430a      	orrs	r2, r1
 8007760:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2200      	movs	r2, #0
 8007766:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2201      	movs	r2, #1
 800776e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2200      	movs	r2, #0
 8007776:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800777a:	2300      	movs	r3, #0
}
 800777c:	4618      	mov	r0, r3
 800777e:	3720      	adds	r7, #32
 8007780:	46bd      	mov	sp, r7
 8007782:	bd80      	pop	{r7, pc}
 8007784:	40015804 	.word	0x40015804
 8007788:	40015824 	.word	0x40015824
 800778c:	40015800 	.word	0x40015800
 8007790:	40015c00 	.word	0x40015c00
 8007794:	40015c04 	.word	0x40015c04
 8007798:	40015c24 	.word	0x40015c24
 800779c:	cccccccd 	.word	0xcccccccd
 80077a0:	ff05c010 	.word	0xff05c010
 80077a4:	ffff1ff0 	.word	0xffff1ff0
 80077a8:	fff88000 	.word	0xfff88000

080077ac <HAL_SAI_DeInit>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DeInit(SAI_HandleTypeDef *hsai)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b082      	sub	sp, #8
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d101      	bne.n	80077be <HAL_SAI_DeInit+0x12>
  {
    return HAL_ERROR;
 80077ba:	2301      	movs	r3, #1
 80077bc:	e027      	b.n	800780e <HAL_SAI_DeInit+0x62>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2202      	movs	r2, #2
 80077c2:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	2200      	movs	r2, #0
 80077cc:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f04f 32ff 	mov.w	r2, #4294967295
 80077d6:	619a      	str	r2, [r3, #24]

  /* Disable the SAI */
  SAI_Disable(hsai);
 80077d8:	6878      	ldr	r0, [r7, #4]
 80077da:	f000 fa11 	bl	8007c00 <SAI_Disable>

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	685a      	ldr	r2, [r3, #4]
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f042 0208 	orr.w	r2, r2, #8
 80077ec:	605a      	str	r2, [r3, #4]
  {
    hsai->MspDeInitCallback = HAL_SAI_MspDeInit;
  }
  hsai->MspDeInitCallback(hsai);
#else
  HAL_SAI_MspDeInit(hsai);
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f7fa f86e 	bl	80018d0 <HAL_SAI_MspDeInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2200      	movs	r2, #0
 80077f8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_RESET;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2200      	movs	r2, #0
 8007800:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2200      	movs	r2, #0
 8007808:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800780c:	2300      	movs	r3, #0
}
 800780e:	4618      	mov	r0, r3
 8007810:	3708      	adds	r7, #8
 8007812:	46bd      	mov	sp, r7
 8007814:	bd80      	pop	{r7, pc}

08007816 <HAL_SAI_DMAStop>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DMAStop(SAI_HandleTypeDef *hsai)
{
 8007816:	b580      	push	{r7, lr}
 8007818:	b084      	sub	sp, #16
 800781a:	af00      	add	r7, sp, #0
 800781c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800781e:	2300      	movs	r3, #0
 8007820:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8007828:	2b01      	cmp	r3, #1
 800782a:	d101      	bne.n	8007830 <HAL_SAI_DMAStop+0x1a>
 800782c:	2302      	movs	r3, #2
 800782e:	e061      	b.n	80078f4 <HAL_SAI_DMAStop+0xde>
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2201      	movs	r2, #1
 8007834:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  SAI_Disable(hsai);
 8007838:	6878      	ldr	r0, [r7, #4]
 800783a:	f000 f9e1 	bl	8007c00 <SAI_Disable>

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	681a      	ldr	r2, [r3, #0]
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800784c:	601a      	str	r2, [r3, #0]

  /* Abort the SAI Tx DMA Stream */
  if ((hsai->hdmatx != NULL) && (hsai->State == HAL_SAI_STATE_BUSY_TX))
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007852:	2b00      	cmp	r3, #0
 8007854:	d01c      	beq.n	8007890 <HAL_SAI_DMAStop+0x7a>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800785c:	b2db      	uxtb	r3, r3
 800785e:	2b12      	cmp	r3, #18
 8007860:	d116      	bne.n	8007890 <HAL_SAI_DMAStop+0x7a>
  {
    if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007866:	4618      	mov	r0, r3
 8007868:	f7fc ff6c 	bl	8004744 <HAL_DMA_Abort>
 800786c:	4603      	mov	r3, r0
 800786e:	2b00      	cmp	r3, #0
 8007870:	d00e      	beq.n	8007890 <HAL_SAI_DMAStop+0x7a>
    {
      /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
      if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007876:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007878:	2b80      	cmp	r3, #128	@ 0x80
 800787a:	d009      	beq.n	8007890 <HAL_SAI_DMAStop+0x7a>
      {
        status = HAL_ERROR;
 800787c:	2301      	movs	r3, #1
 800787e:	73fb      	strb	r3, [r7, #15]
        hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007886:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }
    }
  }

  /* Abort the SAI Rx DMA Stream */
  if ((hsai->hdmarx != NULL) && (hsai->State == HAL_SAI_STATE_BUSY_RX))
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007894:	2b00      	cmp	r3, #0
 8007896:	d01c      	beq.n	80078d2 <HAL_SAI_DMAStop+0xbc>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800789e:	b2db      	uxtb	r3, r3
 80078a0:	2b22      	cmp	r3, #34	@ 0x22
 80078a2:	d116      	bne.n	80078d2 <HAL_SAI_DMAStop+0xbc>
  {
    if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078a8:	4618      	mov	r0, r3
 80078aa:	f7fc ff4b 	bl	8004744 <HAL_DMA_Abort>
 80078ae:	4603      	mov	r3, r0
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d00e      	beq.n	80078d2 <HAL_SAI_DMAStop+0xbc>
    {
      /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
      if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078ba:	2b80      	cmp	r3, #128	@ 0x80
 80078bc:	d009      	beq.n	80078d2 <HAL_SAI_DMAStop+0xbc>
      {
        status = HAL_ERROR;
 80078be:	2301      	movs	r3, #1
 80078c0:	73fb      	strb	r3, [r7, #15]
        hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80078c8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }
    }
  }

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	685a      	ldr	r2, [r3, #4]
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f042 0208 	orr.w	r2, r2, #8
 80078e0:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2201      	movs	r2, #1
 80078e6:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2200      	movs	r2, #0
 80078ee:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 80078f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80078f4:	4618      	mov	r0, r3
 80078f6:	3710      	adds	r7, #16
 80078f8:	46bd      	mov	sp, r7
 80078fa:	bd80      	pop	{r7, pc}

080078fc <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b086      	sub	sp, #24
 8007900:	af00      	add	r7, sp, #0
 8007902:	60f8      	str	r0, [r7, #12]
 8007904:	60b9      	str	r1, [r7, #8]
 8007906:	4613      	mov	r3, r2
 8007908:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800790a:	f7fc fc6d 	bl	80041e8 <HAL_GetTick>
 800790e:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0))
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d002      	beq.n	800791c <HAL_SAI_Transmit_DMA+0x20>
 8007916:	88fb      	ldrh	r3, [r7, #6]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d101      	bne.n	8007920 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 800791c:	2301      	movs	r3, #1
 800791e:	e093      	b.n	8007a48 <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8007926:	b2db      	uxtb	r3, r3
 8007928:	2b01      	cmp	r3, #1
 800792a:	f040 808c 	bne.w	8007a46 <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8007934:	2b01      	cmp	r3, #1
 8007936:	d101      	bne.n	800793c <HAL_SAI_Transmit_DMA+0x40>
 8007938:	2302      	movs	r3, #2
 800793a:	e085      	b.n	8007a48 <HAL_SAI_Transmit_DMA+0x14c>
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	2201      	movs	r2, #1
 8007940:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	68ba      	ldr	r2, [r7, #8]
 8007948:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	88fa      	ldrh	r2, [r7, #6]
 800794e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	88fa      	ldrh	r2, [r7, #6]
 8007956:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2200      	movs	r2, #0
 800795e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	2212      	movs	r2, #18
 8007966:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800796e:	4a38      	ldr	r2, [pc, #224]	@ (8007a50 <HAL_SAI_Transmit_DMA+0x154>)
 8007970:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007976:	4a37      	ldr	r2, [pc, #220]	@ (8007a54 <HAL_SAI_Transmit_DMA+0x158>)
 8007978:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800797e:	4a36      	ldr	r2, [pc, #216]	@ (8007a58 <HAL_SAI_Transmit_DMA+0x15c>)
 8007980:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007986:	2200      	movs	r2, #0
 8007988:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007992:	4619      	mov	r1, r3
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	331c      	adds	r3, #28
 800799a:	461a      	mov	r2, r3
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80079a2:	f7fc fe6f 	bl	8004684 <HAL_DMA_Start_IT>
 80079a6:	4603      	mov	r3, r0
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d005      	beq.n	80079b8 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2200      	movs	r2, #0
 80079b0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 80079b4:	2301      	movs	r3, #1
 80079b6:	e047      	b.n	8007a48 <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80079b8:	2100      	movs	r1, #0
 80079ba:	68f8      	ldr	r0, [r7, #12]
 80079bc:	f000 f8ea 	bl	8007b94 <SAI_InterruptFlag>
 80079c0:	4601      	mov	r1, r0
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	691a      	ldr	r2, [r3, #16]
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	430a      	orrs	r2, r1
 80079ce:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	681a      	ldr	r2, [r3, #0]
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80079de:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 80079e0:	e015      	b.n	8007a0e <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 80079e2:	f7fc fc01 	bl	80041e8 <HAL_GetTick>
 80079e6:	4602      	mov	r2, r0
 80079e8:	697b      	ldr	r3, [r7, #20]
 80079ea:	1ad3      	subs	r3, r2, r3
 80079ec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80079f0:	d90d      	bls.n	8007a0e <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80079f8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	2200      	movs	r2, #0
 8007a06:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8007a0a:	2303      	movs	r3, #3
 8007a0c:	e01c      	b.n	8007a48 <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	695b      	ldr	r3, [r3, #20]
 8007a14:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d0e2      	beq.n	80079e2 <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d107      	bne.n	8007a3a <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	681a      	ldr	r2, [r3, #0]
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8007a38:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007a42:	2300      	movs	r3, #0
 8007a44:	e000      	b.n	8007a48 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 8007a46:	2302      	movs	r3, #2
  }
}
 8007a48:	4618      	mov	r0, r3
 8007a4a:	3718      	adds	r7, #24
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	bd80      	pop	{r7, pc}
 8007a50:	08007cd1 	.word	0x08007cd1
 8007a54:	08007c71 	.word	0x08007c71
 8007a58:	08007d69 	.word	0x08007d69

08007a5c <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b084      	sub	sp, #16
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	60f8      	str	r0, [r7, #12]
 8007a64:	60b9      	str	r1, [r7, #8]
 8007a66:	4613      	mov	r3, r2
 8007a68:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0))
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d002      	beq.n	8007a76 <HAL_SAI_Receive_DMA+0x1a>
 8007a70:	88fb      	ldrh	r3, [r7, #6]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d101      	bne.n	8007a7a <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8007a76:	2301      	movs	r3, #1
 8007a78:	e074      	b.n	8007b64 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8007a80:	b2db      	uxtb	r3, r3
 8007a82:	2b01      	cmp	r3, #1
 8007a84:	d16d      	bne.n	8007b62 <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8007a8c:	2b01      	cmp	r3, #1
 8007a8e:	d101      	bne.n	8007a94 <HAL_SAI_Receive_DMA+0x38>
 8007a90:	2302      	movs	r3, #2
 8007a92:	e067      	b.n	8007b64 <HAL_SAI_Receive_DMA+0x108>
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	2201      	movs	r2, #1
 8007a98:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	68ba      	ldr	r2, [r7, #8]
 8007aa0:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	88fa      	ldrh	r2, [r7, #6]
 8007aa6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	88fa      	ldrh	r2, [r7, #6]
 8007aae:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	2222      	movs	r2, #34	@ 0x22
 8007abe:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ac6:	4a29      	ldr	r2, [pc, #164]	@ (8007b6c <HAL_SAI_Receive_DMA+0x110>)
 8007ac8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ace:	4a28      	ldr	r2, [pc, #160]	@ (8007b70 <HAL_SAI_Receive_DMA+0x114>)
 8007ad0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ad6:	4a27      	ldr	r2, [pc, #156]	@ (8007b74 <HAL_SAI_Receive_DMA+0x118>)
 8007ad8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ade:	2200      	movs	r2, #0
 8007ae0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	331c      	adds	r3, #28
 8007aec:	4619      	mov	r1, r3
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007af2:	461a      	mov	r2, r3
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007afa:	f7fc fdc3 	bl	8004684 <HAL_DMA_Start_IT>
 8007afe:	4603      	mov	r3, r0
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d005      	beq.n	8007b10 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	2200      	movs	r2, #0
 8007b08:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	e029      	b.n	8007b64 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8007b10:	2100      	movs	r1, #0
 8007b12:	68f8      	ldr	r0, [r7, #12]
 8007b14:	f000 f83e 	bl	8007b94 <SAI_InterruptFlag>
 8007b18:	4601      	mov	r1, r0
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	691a      	ldr	r2, [r3, #16]
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	430a      	orrs	r2, r1
 8007b26:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	681a      	ldr	r2, [r3, #0]
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007b36:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d107      	bne.n	8007b56 <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	681a      	ldr	r2, [r3, #0]
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8007b54:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	e000      	b.n	8007b64 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 8007b62:	2302      	movs	r3, #2
  }
}
 8007b64:	4618      	mov	r0, r3
 8007b66:	3710      	adds	r7, #16
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	bd80      	pop	{r7, pc}
 8007b6c:	08007d4d 	.word	0x08007d4d
 8007b70:	08007ced 	.word	0x08007ced
 8007b74:	08007d69 	.word	0x08007d69

08007b78 <HAL_SAI_GetState>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL state
  */
HAL_SAI_StateTypeDef HAL_SAI_GetState(const SAI_HandleTypeDef *hsai)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b083      	sub	sp, #12
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
  return hsai->State;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8007b86:	b2db      	uxtb	r3, r3
}
 8007b88:	4618      	mov	r0, r3
 8007b8a:	370c      	adds	r7, #12
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b92:	4770      	bx	lr

08007b94 <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 8007b94:	b480      	push	{r7}
 8007b96:	b085      	sub	sp, #20
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
 8007b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	2b01      	cmp	r3, #1
 8007ba6:	d103      	bne.n	8007bb0 <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	f043 0308 	orr.w	r3, r3, #8
 8007bae:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bb4:	2b08      	cmp	r3, #8
 8007bb6:	d10b      	bne.n	8007bd0 <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8007bbc:	2b03      	cmp	r3, #3
 8007bbe:	d003      	beq.n	8007bc8 <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	685b      	ldr	r3, [r3, #4]
 8007bc4:	2b01      	cmp	r3, #1
 8007bc6:	d103      	bne.n	8007bd0 <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	f043 0310 	orr.w	r3, r3, #16
 8007bce:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	685b      	ldr	r3, [r3, #4]
 8007bd4:	2b03      	cmp	r3, #3
 8007bd6:	d003      	beq.n	8007be0 <SAI_InterruptFlag+0x4c>
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	685b      	ldr	r3, [r3, #4]
 8007bdc:	2b02      	cmp	r3, #2
 8007bde:	d104      	bne.n	8007bea <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007be6:	60fb      	str	r3, [r7, #12]
 8007be8:	e003      	b.n	8007bf2 <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	f043 0304 	orr.w	r3, r3, #4
 8007bf0:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
}
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	3714      	adds	r7, #20
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfe:	4770      	bx	lr

08007c00 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8007c00:	b480      	push	{r7}
 8007c02:	b085      	sub	sp, #20
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 8007c08:	4b17      	ldr	r3, [pc, #92]	@ (8007c68 <SAI_Disable+0x68>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	4a17      	ldr	r2, [pc, #92]	@ (8007c6c <SAI_Disable+0x6c>)
 8007c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8007c12:	0b1b      	lsrs	r3, r3, #12
 8007c14:	009b      	lsls	r3, r3, #2
 8007c16:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8007c18:	2300      	movs	r3, #0
 8007c1a:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	681a      	ldr	r2, [r3, #0]
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007c2a:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	1e5a      	subs	r2, r3, #1
 8007c30:	60fa      	str	r2, [r7, #12]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d10a      	bne.n	8007c4c <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c3c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8007c46:	2303      	movs	r3, #3
 8007c48:	72fb      	strb	r3, [r7, #11]
      break;
 8007c4a:	e006      	b.n	8007c5a <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d1e8      	bne.n	8007c2c <SAI_Disable+0x2c>

  return status;
 8007c5a:	7afb      	ldrb	r3, [r7, #11]
}
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	3714      	adds	r7, #20
 8007c60:	46bd      	mov	sp, r7
 8007c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c66:	4770      	bx	lr
 8007c68:	20000000 	.word	0x20000000
 8007c6c:	95cbec1b 	.word	0x95cbec1b

08007c70 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b084      	sub	sp, #16
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c7c:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	69db      	ldr	r3, [r3, #28]
 8007c82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c86:	d01c      	beq.n	8007cc2 <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	681a      	ldr	r2, [r3, #0]
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8007c9e:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8007ca0:	2100      	movs	r1, #0
 8007ca2:	68f8      	ldr	r0, [r7, #12]
 8007ca4:	f7ff ff76 	bl	8007b94 <SAI_InterruptFlag>
 8007ca8:	4603      	mov	r3, r0
 8007caa:	43d9      	mvns	r1, r3
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	691a      	ldr	r2, [r3, #16]
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	400a      	ands	r2, r1
 8007cb8:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	2201      	movs	r2, #1
 8007cbe:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 8007cc2:	68f8      	ldr	r0, [r7, #12]
 8007cc4:	f7fb fe24 	bl	8003910 <HAL_SAI_TxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8007cc8:	bf00      	nop
 8007cca:	3710      	adds	r7, #16
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bd80      	pop	{r7, pc}

08007cd0 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b084      	sub	sp, #16
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cdc:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 8007cde:	68f8      	ldr	r0, [r7, #12]
 8007ce0:	f7fb fe20 	bl	8003924 <HAL_SAI_TxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8007ce4:	bf00      	nop
 8007ce6:	3710      	adds	r7, #16
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bd80      	pop	{r7, pc}

08007cec <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b084      	sub	sp, #16
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cf8:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	69db      	ldr	r3, [r3, #28]
 8007cfe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d02:	d01c      	beq.n	8007d3e <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	681a      	ldr	r2, [r3, #0]
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8007d12:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	2200      	movs	r2, #0
 8007d18:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8007d1c:	2100      	movs	r1, #0
 8007d1e:	68f8      	ldr	r0, [r7, #12]
 8007d20:	f7ff ff38 	bl	8007b94 <SAI_InterruptFlag>
 8007d24:	4603      	mov	r3, r0
 8007d26:	43d9      	mvns	r1, r3
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	691a      	ldr	r2, [r3, #16]
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	400a      	ands	r2, r1
 8007d34:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	2201      	movs	r2, #1
 8007d3a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 8007d3e:	68f8      	ldr	r0, [r7, #12]
 8007d40:	f7fc f86e 	bl	8003e20 <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8007d44:	bf00      	nop
 8007d46:	3710      	adds	r7, #16
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	bd80      	pop	{r7, pc}

08007d4c <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b084      	sub	sp, #16
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d58:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 8007d5a:	68f8      	ldr	r0, [r7, #12]
 8007d5c:	f7fc f86a 	bl	8003e34 <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8007d60:	bf00      	nop
 8007d62:	3710      	adds	r7, #16
 8007d64:	46bd      	mov	sp, r7
 8007d66:	bd80      	pop	{r7, pc}

08007d68 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b084      	sub	sp, #16
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d74:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d7c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d8c:	2b01      	cmp	r3, #1
 8007d8e:	d004      	beq.n	8007d9a <SAI_DMAError+0x32>
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d96:	2b01      	cmp	r3, #1
 8007d98:	d112      	bne.n	8007dc0 <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	681a      	ldr	r2, [r3, #0]
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8007da8:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 8007daa:	68f8      	ldr	r0, [r7, #12]
 8007dac:	f7ff ff28 	bl	8007c00 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	2201      	movs	r2, #1
 8007db4:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8007dc0:	68f8      	ldr	r0, [r7, #12]
 8007dc2:	f7fb fdb9 	bl	8003938 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8007dc6:	bf00      	nop
 8007dc8:	3710      	adds	r7, #16
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	bd80      	pop	{r7, pc}

08007dce <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007dce:	b580      	push	{r7, lr}
 8007dd0:	b082      	sub	sp, #8
 8007dd2:	af00      	add	r7, sp, #0
 8007dd4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d101      	bne.n	8007de0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ddc:	2301      	movs	r3, #1
 8007dde:	e040      	b.n	8007e62 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d106      	bne.n	8007df6 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2200      	movs	r2, #0
 8007dec:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007df0:	6878      	ldr	r0, [r7, #4]
 8007df2:	f7f9 ff0d 	bl	8001c10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2224      	movs	r2, #36	@ 0x24
 8007dfa:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	681a      	ldr	r2, [r3, #0]
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	f022 0201 	bic.w	r2, r2, #1
 8007e0a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d002      	beq.n	8007e1a <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007e14:	6878      	ldr	r0, [r7, #4]
 8007e16:	f000 fb15 	bl	8008444 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007e1a:	6878      	ldr	r0, [r7, #4]
 8007e1c:	f000 f8ae 	bl	8007f7c <UART_SetConfig>
 8007e20:	4603      	mov	r3, r0
 8007e22:	2b01      	cmp	r3, #1
 8007e24:	d101      	bne.n	8007e2a <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007e26:	2301      	movs	r3, #1
 8007e28:	e01b      	b.n	8007e62 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	685a      	ldr	r2, [r3, #4]
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007e38:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	689a      	ldr	r2, [r3, #8]
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007e48:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	681a      	ldr	r2, [r3, #0]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f042 0201 	orr.w	r2, r2, #1
 8007e58:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007e5a:	6878      	ldr	r0, [r7, #4]
 8007e5c:	f000 fb94 	bl	8008588 <UART_CheckIdleState>
 8007e60:	4603      	mov	r3, r0
}
 8007e62:	4618      	mov	r0, r3
 8007e64:	3708      	adds	r7, #8
 8007e66:	46bd      	mov	sp, r7
 8007e68:	bd80      	pop	{r7, pc}

08007e6a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e6a:	b580      	push	{r7, lr}
 8007e6c:	b08a      	sub	sp, #40	@ 0x28
 8007e6e:	af02      	add	r7, sp, #8
 8007e70:	60f8      	str	r0, [r7, #12]
 8007e72:	60b9      	str	r1, [r7, #8]
 8007e74:	603b      	str	r3, [r7, #0]
 8007e76:	4613      	mov	r3, r2
 8007e78:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007e7e:	2b20      	cmp	r3, #32
 8007e80:	d177      	bne.n	8007f72 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e82:	68bb      	ldr	r3, [r7, #8]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d002      	beq.n	8007e8e <HAL_UART_Transmit+0x24>
 8007e88:	88fb      	ldrh	r3, [r7, #6]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d101      	bne.n	8007e92 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007e8e:	2301      	movs	r3, #1
 8007e90:	e070      	b.n	8007f74 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	2200      	movs	r2, #0
 8007e96:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	2221      	movs	r2, #33	@ 0x21
 8007e9e:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007ea0:	f7fc f9a2 	bl	80041e8 <HAL_GetTick>
 8007ea4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	88fa      	ldrh	r2, [r7, #6]
 8007eaa:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	88fa      	ldrh	r2, [r7, #6]
 8007eb2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	689b      	ldr	r3, [r3, #8]
 8007eba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ebe:	d108      	bne.n	8007ed2 <HAL_UART_Transmit+0x68>
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	691b      	ldr	r3, [r3, #16]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d104      	bne.n	8007ed2 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007ec8:	2300      	movs	r3, #0
 8007eca:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007ecc:	68bb      	ldr	r3, [r7, #8]
 8007ece:	61bb      	str	r3, [r7, #24]
 8007ed0:	e003      	b.n	8007eda <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007eda:	e02f      	b.n	8007f3c <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007edc:	683b      	ldr	r3, [r7, #0]
 8007ede:	9300      	str	r3, [sp, #0]
 8007ee0:	697b      	ldr	r3, [r7, #20]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	2180      	movs	r1, #128	@ 0x80
 8007ee6:	68f8      	ldr	r0, [r7, #12]
 8007ee8:	f000 fba5 	bl	8008636 <UART_WaitOnFlagUntilTimeout>
 8007eec:	4603      	mov	r3, r0
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d004      	beq.n	8007efc <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	2220      	movs	r2, #32
 8007ef6:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8007ef8:	2303      	movs	r3, #3
 8007efa:	e03b      	b.n	8007f74 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8007efc:	69fb      	ldr	r3, [r7, #28]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d10b      	bne.n	8007f1a <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007f02:	69bb      	ldr	r3, [r7, #24]
 8007f04:	881b      	ldrh	r3, [r3, #0]
 8007f06:	461a      	mov	r2, r3
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007f10:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007f12:	69bb      	ldr	r3, [r7, #24]
 8007f14:	3302      	adds	r3, #2
 8007f16:	61bb      	str	r3, [r7, #24]
 8007f18:	e007      	b.n	8007f2a <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007f1a:	69fb      	ldr	r3, [r7, #28]
 8007f1c:	781a      	ldrb	r2, [r3, #0]
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007f24:	69fb      	ldr	r3, [r7, #28]
 8007f26:	3301      	adds	r3, #1
 8007f28:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007f30:	b29b      	uxth	r3, r3
 8007f32:	3b01      	subs	r3, #1
 8007f34:	b29a      	uxth	r2, r3
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007f42:	b29b      	uxth	r3, r3
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d1c9      	bne.n	8007edc <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	9300      	str	r3, [sp, #0]
 8007f4c:	697b      	ldr	r3, [r7, #20]
 8007f4e:	2200      	movs	r2, #0
 8007f50:	2140      	movs	r1, #64	@ 0x40
 8007f52:	68f8      	ldr	r0, [r7, #12]
 8007f54:	f000 fb6f 	bl	8008636 <UART_WaitOnFlagUntilTimeout>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d004      	beq.n	8007f68 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	2220      	movs	r2, #32
 8007f62:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007f64:	2303      	movs	r3, #3
 8007f66:	e005      	b.n	8007f74 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	2220      	movs	r2, #32
 8007f6c:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007f6e:	2300      	movs	r3, #0
 8007f70:	e000      	b.n	8007f74 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007f72:	2302      	movs	r3, #2
  }
}
 8007f74:	4618      	mov	r0, r3
 8007f76:	3720      	adds	r7, #32
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	bd80      	pop	{r7, pc}

08007f7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b088      	sub	sp, #32
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007f84:	2300      	movs	r3, #0
 8007f86:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	689a      	ldr	r2, [r3, #8]
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	691b      	ldr	r3, [r3, #16]
 8007f90:	431a      	orrs	r2, r3
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	695b      	ldr	r3, [r3, #20]
 8007f96:	431a      	orrs	r2, r3
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	69db      	ldr	r3, [r3, #28]
 8007f9c:	4313      	orrs	r3, r2
 8007f9e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	681a      	ldr	r2, [r3, #0]
 8007fa6:	4ba6      	ldr	r3, [pc, #664]	@ (8008240 <UART_SetConfig+0x2c4>)
 8007fa8:	4013      	ands	r3, r2
 8007faa:	687a      	ldr	r2, [r7, #4]
 8007fac:	6812      	ldr	r2, [r2, #0]
 8007fae:	6979      	ldr	r1, [r7, #20]
 8007fb0:	430b      	orrs	r3, r1
 8007fb2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	685b      	ldr	r3, [r3, #4]
 8007fba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	68da      	ldr	r2, [r3, #12]
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	430a      	orrs	r2, r1
 8007fc8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	699b      	ldr	r3, [r3, #24]
 8007fce:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	6a1b      	ldr	r3, [r3, #32]
 8007fd4:	697a      	ldr	r2, [r7, #20]
 8007fd6:	4313      	orrs	r3, r2
 8007fd8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	689b      	ldr	r3, [r3, #8]
 8007fe0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	697a      	ldr	r2, [r7, #20]
 8007fea:	430a      	orrs	r2, r1
 8007fec:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	4a94      	ldr	r2, [pc, #592]	@ (8008244 <UART_SetConfig+0x2c8>)
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	d120      	bne.n	800803a <UART_SetConfig+0xbe>
 8007ff8:	4b93      	ldr	r3, [pc, #588]	@ (8008248 <UART_SetConfig+0x2cc>)
 8007ffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ffe:	f003 0303 	and.w	r3, r3, #3
 8008002:	2b03      	cmp	r3, #3
 8008004:	d816      	bhi.n	8008034 <UART_SetConfig+0xb8>
 8008006:	a201      	add	r2, pc, #4	@ (adr r2, 800800c <UART_SetConfig+0x90>)
 8008008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800800c:	0800801d 	.word	0x0800801d
 8008010:	08008029 	.word	0x08008029
 8008014:	08008023 	.word	0x08008023
 8008018:	0800802f 	.word	0x0800802f
 800801c:	2301      	movs	r3, #1
 800801e:	77fb      	strb	r3, [r7, #31]
 8008020:	e150      	b.n	80082c4 <UART_SetConfig+0x348>
 8008022:	2302      	movs	r3, #2
 8008024:	77fb      	strb	r3, [r7, #31]
 8008026:	e14d      	b.n	80082c4 <UART_SetConfig+0x348>
 8008028:	2304      	movs	r3, #4
 800802a:	77fb      	strb	r3, [r7, #31]
 800802c:	e14a      	b.n	80082c4 <UART_SetConfig+0x348>
 800802e:	2308      	movs	r3, #8
 8008030:	77fb      	strb	r3, [r7, #31]
 8008032:	e147      	b.n	80082c4 <UART_SetConfig+0x348>
 8008034:	2310      	movs	r3, #16
 8008036:	77fb      	strb	r3, [r7, #31]
 8008038:	e144      	b.n	80082c4 <UART_SetConfig+0x348>
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	4a83      	ldr	r2, [pc, #524]	@ (800824c <UART_SetConfig+0x2d0>)
 8008040:	4293      	cmp	r3, r2
 8008042:	d132      	bne.n	80080aa <UART_SetConfig+0x12e>
 8008044:	4b80      	ldr	r3, [pc, #512]	@ (8008248 <UART_SetConfig+0x2cc>)
 8008046:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800804a:	f003 030c 	and.w	r3, r3, #12
 800804e:	2b0c      	cmp	r3, #12
 8008050:	d828      	bhi.n	80080a4 <UART_SetConfig+0x128>
 8008052:	a201      	add	r2, pc, #4	@ (adr r2, 8008058 <UART_SetConfig+0xdc>)
 8008054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008058:	0800808d 	.word	0x0800808d
 800805c:	080080a5 	.word	0x080080a5
 8008060:	080080a5 	.word	0x080080a5
 8008064:	080080a5 	.word	0x080080a5
 8008068:	08008099 	.word	0x08008099
 800806c:	080080a5 	.word	0x080080a5
 8008070:	080080a5 	.word	0x080080a5
 8008074:	080080a5 	.word	0x080080a5
 8008078:	08008093 	.word	0x08008093
 800807c:	080080a5 	.word	0x080080a5
 8008080:	080080a5 	.word	0x080080a5
 8008084:	080080a5 	.word	0x080080a5
 8008088:	0800809f 	.word	0x0800809f
 800808c:	2300      	movs	r3, #0
 800808e:	77fb      	strb	r3, [r7, #31]
 8008090:	e118      	b.n	80082c4 <UART_SetConfig+0x348>
 8008092:	2302      	movs	r3, #2
 8008094:	77fb      	strb	r3, [r7, #31]
 8008096:	e115      	b.n	80082c4 <UART_SetConfig+0x348>
 8008098:	2304      	movs	r3, #4
 800809a:	77fb      	strb	r3, [r7, #31]
 800809c:	e112      	b.n	80082c4 <UART_SetConfig+0x348>
 800809e:	2308      	movs	r3, #8
 80080a0:	77fb      	strb	r3, [r7, #31]
 80080a2:	e10f      	b.n	80082c4 <UART_SetConfig+0x348>
 80080a4:	2310      	movs	r3, #16
 80080a6:	77fb      	strb	r3, [r7, #31]
 80080a8:	e10c      	b.n	80082c4 <UART_SetConfig+0x348>
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	4a68      	ldr	r2, [pc, #416]	@ (8008250 <UART_SetConfig+0x2d4>)
 80080b0:	4293      	cmp	r3, r2
 80080b2:	d120      	bne.n	80080f6 <UART_SetConfig+0x17a>
 80080b4:	4b64      	ldr	r3, [pc, #400]	@ (8008248 <UART_SetConfig+0x2cc>)
 80080b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080ba:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80080be:	2b30      	cmp	r3, #48	@ 0x30
 80080c0:	d013      	beq.n	80080ea <UART_SetConfig+0x16e>
 80080c2:	2b30      	cmp	r3, #48	@ 0x30
 80080c4:	d814      	bhi.n	80080f0 <UART_SetConfig+0x174>
 80080c6:	2b20      	cmp	r3, #32
 80080c8:	d009      	beq.n	80080de <UART_SetConfig+0x162>
 80080ca:	2b20      	cmp	r3, #32
 80080cc:	d810      	bhi.n	80080f0 <UART_SetConfig+0x174>
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d002      	beq.n	80080d8 <UART_SetConfig+0x15c>
 80080d2:	2b10      	cmp	r3, #16
 80080d4:	d006      	beq.n	80080e4 <UART_SetConfig+0x168>
 80080d6:	e00b      	b.n	80080f0 <UART_SetConfig+0x174>
 80080d8:	2300      	movs	r3, #0
 80080da:	77fb      	strb	r3, [r7, #31]
 80080dc:	e0f2      	b.n	80082c4 <UART_SetConfig+0x348>
 80080de:	2302      	movs	r3, #2
 80080e0:	77fb      	strb	r3, [r7, #31]
 80080e2:	e0ef      	b.n	80082c4 <UART_SetConfig+0x348>
 80080e4:	2304      	movs	r3, #4
 80080e6:	77fb      	strb	r3, [r7, #31]
 80080e8:	e0ec      	b.n	80082c4 <UART_SetConfig+0x348>
 80080ea:	2308      	movs	r3, #8
 80080ec:	77fb      	strb	r3, [r7, #31]
 80080ee:	e0e9      	b.n	80082c4 <UART_SetConfig+0x348>
 80080f0:	2310      	movs	r3, #16
 80080f2:	77fb      	strb	r3, [r7, #31]
 80080f4:	e0e6      	b.n	80082c4 <UART_SetConfig+0x348>
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	4a56      	ldr	r2, [pc, #344]	@ (8008254 <UART_SetConfig+0x2d8>)
 80080fc:	4293      	cmp	r3, r2
 80080fe:	d120      	bne.n	8008142 <UART_SetConfig+0x1c6>
 8008100:	4b51      	ldr	r3, [pc, #324]	@ (8008248 <UART_SetConfig+0x2cc>)
 8008102:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008106:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800810a:	2bc0      	cmp	r3, #192	@ 0xc0
 800810c:	d013      	beq.n	8008136 <UART_SetConfig+0x1ba>
 800810e:	2bc0      	cmp	r3, #192	@ 0xc0
 8008110:	d814      	bhi.n	800813c <UART_SetConfig+0x1c0>
 8008112:	2b80      	cmp	r3, #128	@ 0x80
 8008114:	d009      	beq.n	800812a <UART_SetConfig+0x1ae>
 8008116:	2b80      	cmp	r3, #128	@ 0x80
 8008118:	d810      	bhi.n	800813c <UART_SetConfig+0x1c0>
 800811a:	2b00      	cmp	r3, #0
 800811c:	d002      	beq.n	8008124 <UART_SetConfig+0x1a8>
 800811e:	2b40      	cmp	r3, #64	@ 0x40
 8008120:	d006      	beq.n	8008130 <UART_SetConfig+0x1b4>
 8008122:	e00b      	b.n	800813c <UART_SetConfig+0x1c0>
 8008124:	2300      	movs	r3, #0
 8008126:	77fb      	strb	r3, [r7, #31]
 8008128:	e0cc      	b.n	80082c4 <UART_SetConfig+0x348>
 800812a:	2302      	movs	r3, #2
 800812c:	77fb      	strb	r3, [r7, #31]
 800812e:	e0c9      	b.n	80082c4 <UART_SetConfig+0x348>
 8008130:	2304      	movs	r3, #4
 8008132:	77fb      	strb	r3, [r7, #31]
 8008134:	e0c6      	b.n	80082c4 <UART_SetConfig+0x348>
 8008136:	2308      	movs	r3, #8
 8008138:	77fb      	strb	r3, [r7, #31]
 800813a:	e0c3      	b.n	80082c4 <UART_SetConfig+0x348>
 800813c:	2310      	movs	r3, #16
 800813e:	77fb      	strb	r3, [r7, #31]
 8008140:	e0c0      	b.n	80082c4 <UART_SetConfig+0x348>
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	4a44      	ldr	r2, [pc, #272]	@ (8008258 <UART_SetConfig+0x2dc>)
 8008148:	4293      	cmp	r3, r2
 800814a:	d125      	bne.n	8008198 <UART_SetConfig+0x21c>
 800814c:	4b3e      	ldr	r3, [pc, #248]	@ (8008248 <UART_SetConfig+0x2cc>)
 800814e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008152:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008156:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800815a:	d017      	beq.n	800818c <UART_SetConfig+0x210>
 800815c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008160:	d817      	bhi.n	8008192 <UART_SetConfig+0x216>
 8008162:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008166:	d00b      	beq.n	8008180 <UART_SetConfig+0x204>
 8008168:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800816c:	d811      	bhi.n	8008192 <UART_SetConfig+0x216>
 800816e:	2b00      	cmp	r3, #0
 8008170:	d003      	beq.n	800817a <UART_SetConfig+0x1fe>
 8008172:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008176:	d006      	beq.n	8008186 <UART_SetConfig+0x20a>
 8008178:	e00b      	b.n	8008192 <UART_SetConfig+0x216>
 800817a:	2300      	movs	r3, #0
 800817c:	77fb      	strb	r3, [r7, #31]
 800817e:	e0a1      	b.n	80082c4 <UART_SetConfig+0x348>
 8008180:	2302      	movs	r3, #2
 8008182:	77fb      	strb	r3, [r7, #31]
 8008184:	e09e      	b.n	80082c4 <UART_SetConfig+0x348>
 8008186:	2304      	movs	r3, #4
 8008188:	77fb      	strb	r3, [r7, #31]
 800818a:	e09b      	b.n	80082c4 <UART_SetConfig+0x348>
 800818c:	2308      	movs	r3, #8
 800818e:	77fb      	strb	r3, [r7, #31]
 8008190:	e098      	b.n	80082c4 <UART_SetConfig+0x348>
 8008192:	2310      	movs	r3, #16
 8008194:	77fb      	strb	r3, [r7, #31]
 8008196:	e095      	b.n	80082c4 <UART_SetConfig+0x348>
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	4a2f      	ldr	r2, [pc, #188]	@ (800825c <UART_SetConfig+0x2e0>)
 800819e:	4293      	cmp	r3, r2
 80081a0:	d125      	bne.n	80081ee <UART_SetConfig+0x272>
 80081a2:	4b29      	ldr	r3, [pc, #164]	@ (8008248 <UART_SetConfig+0x2cc>)
 80081a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081a8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80081ac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80081b0:	d017      	beq.n	80081e2 <UART_SetConfig+0x266>
 80081b2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80081b6:	d817      	bhi.n	80081e8 <UART_SetConfig+0x26c>
 80081b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80081bc:	d00b      	beq.n	80081d6 <UART_SetConfig+0x25a>
 80081be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80081c2:	d811      	bhi.n	80081e8 <UART_SetConfig+0x26c>
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d003      	beq.n	80081d0 <UART_SetConfig+0x254>
 80081c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80081cc:	d006      	beq.n	80081dc <UART_SetConfig+0x260>
 80081ce:	e00b      	b.n	80081e8 <UART_SetConfig+0x26c>
 80081d0:	2301      	movs	r3, #1
 80081d2:	77fb      	strb	r3, [r7, #31]
 80081d4:	e076      	b.n	80082c4 <UART_SetConfig+0x348>
 80081d6:	2302      	movs	r3, #2
 80081d8:	77fb      	strb	r3, [r7, #31]
 80081da:	e073      	b.n	80082c4 <UART_SetConfig+0x348>
 80081dc:	2304      	movs	r3, #4
 80081de:	77fb      	strb	r3, [r7, #31]
 80081e0:	e070      	b.n	80082c4 <UART_SetConfig+0x348>
 80081e2:	2308      	movs	r3, #8
 80081e4:	77fb      	strb	r3, [r7, #31]
 80081e6:	e06d      	b.n	80082c4 <UART_SetConfig+0x348>
 80081e8:	2310      	movs	r3, #16
 80081ea:	77fb      	strb	r3, [r7, #31]
 80081ec:	e06a      	b.n	80082c4 <UART_SetConfig+0x348>
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	4a1b      	ldr	r2, [pc, #108]	@ (8008260 <UART_SetConfig+0x2e4>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d138      	bne.n	800826a <UART_SetConfig+0x2ee>
 80081f8:	4b13      	ldr	r3, [pc, #76]	@ (8008248 <UART_SetConfig+0x2cc>)
 80081fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081fe:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8008202:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008206:	d017      	beq.n	8008238 <UART_SetConfig+0x2bc>
 8008208:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800820c:	d82a      	bhi.n	8008264 <UART_SetConfig+0x2e8>
 800820e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008212:	d00b      	beq.n	800822c <UART_SetConfig+0x2b0>
 8008214:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008218:	d824      	bhi.n	8008264 <UART_SetConfig+0x2e8>
 800821a:	2b00      	cmp	r3, #0
 800821c:	d003      	beq.n	8008226 <UART_SetConfig+0x2aa>
 800821e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008222:	d006      	beq.n	8008232 <UART_SetConfig+0x2b6>
 8008224:	e01e      	b.n	8008264 <UART_SetConfig+0x2e8>
 8008226:	2300      	movs	r3, #0
 8008228:	77fb      	strb	r3, [r7, #31]
 800822a:	e04b      	b.n	80082c4 <UART_SetConfig+0x348>
 800822c:	2302      	movs	r3, #2
 800822e:	77fb      	strb	r3, [r7, #31]
 8008230:	e048      	b.n	80082c4 <UART_SetConfig+0x348>
 8008232:	2304      	movs	r3, #4
 8008234:	77fb      	strb	r3, [r7, #31]
 8008236:	e045      	b.n	80082c4 <UART_SetConfig+0x348>
 8008238:	2308      	movs	r3, #8
 800823a:	77fb      	strb	r3, [r7, #31]
 800823c:	e042      	b.n	80082c4 <UART_SetConfig+0x348>
 800823e:	bf00      	nop
 8008240:	efff69f3 	.word	0xefff69f3
 8008244:	40011000 	.word	0x40011000
 8008248:	40023800 	.word	0x40023800
 800824c:	40004400 	.word	0x40004400
 8008250:	40004800 	.word	0x40004800
 8008254:	40004c00 	.word	0x40004c00
 8008258:	40005000 	.word	0x40005000
 800825c:	40011400 	.word	0x40011400
 8008260:	40007800 	.word	0x40007800
 8008264:	2310      	movs	r3, #16
 8008266:	77fb      	strb	r3, [r7, #31]
 8008268:	e02c      	b.n	80082c4 <UART_SetConfig+0x348>
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	4a72      	ldr	r2, [pc, #456]	@ (8008438 <UART_SetConfig+0x4bc>)
 8008270:	4293      	cmp	r3, r2
 8008272:	d125      	bne.n	80082c0 <UART_SetConfig+0x344>
 8008274:	4b71      	ldr	r3, [pc, #452]	@ (800843c <UART_SetConfig+0x4c0>)
 8008276:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800827a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800827e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008282:	d017      	beq.n	80082b4 <UART_SetConfig+0x338>
 8008284:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008288:	d817      	bhi.n	80082ba <UART_SetConfig+0x33e>
 800828a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800828e:	d00b      	beq.n	80082a8 <UART_SetConfig+0x32c>
 8008290:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008294:	d811      	bhi.n	80082ba <UART_SetConfig+0x33e>
 8008296:	2b00      	cmp	r3, #0
 8008298:	d003      	beq.n	80082a2 <UART_SetConfig+0x326>
 800829a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800829e:	d006      	beq.n	80082ae <UART_SetConfig+0x332>
 80082a0:	e00b      	b.n	80082ba <UART_SetConfig+0x33e>
 80082a2:	2300      	movs	r3, #0
 80082a4:	77fb      	strb	r3, [r7, #31]
 80082a6:	e00d      	b.n	80082c4 <UART_SetConfig+0x348>
 80082a8:	2302      	movs	r3, #2
 80082aa:	77fb      	strb	r3, [r7, #31]
 80082ac:	e00a      	b.n	80082c4 <UART_SetConfig+0x348>
 80082ae:	2304      	movs	r3, #4
 80082b0:	77fb      	strb	r3, [r7, #31]
 80082b2:	e007      	b.n	80082c4 <UART_SetConfig+0x348>
 80082b4:	2308      	movs	r3, #8
 80082b6:	77fb      	strb	r3, [r7, #31]
 80082b8:	e004      	b.n	80082c4 <UART_SetConfig+0x348>
 80082ba:	2310      	movs	r3, #16
 80082bc:	77fb      	strb	r3, [r7, #31]
 80082be:	e001      	b.n	80082c4 <UART_SetConfig+0x348>
 80082c0:	2310      	movs	r3, #16
 80082c2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	69db      	ldr	r3, [r3, #28]
 80082c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80082cc:	d15b      	bne.n	8008386 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80082ce:	7ffb      	ldrb	r3, [r7, #31]
 80082d0:	2b08      	cmp	r3, #8
 80082d2:	d828      	bhi.n	8008326 <UART_SetConfig+0x3aa>
 80082d4:	a201      	add	r2, pc, #4	@ (adr r2, 80082dc <UART_SetConfig+0x360>)
 80082d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082da:	bf00      	nop
 80082dc:	08008301 	.word	0x08008301
 80082e0:	08008309 	.word	0x08008309
 80082e4:	08008311 	.word	0x08008311
 80082e8:	08008327 	.word	0x08008327
 80082ec:	08008317 	.word	0x08008317
 80082f0:	08008327 	.word	0x08008327
 80082f4:	08008327 	.word	0x08008327
 80082f8:	08008327 	.word	0x08008327
 80082fc:	0800831f 	.word	0x0800831f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008300:	f7fe fa72 	bl	80067e8 <HAL_RCC_GetPCLK1Freq>
 8008304:	61b8      	str	r0, [r7, #24]
        break;
 8008306:	e013      	b.n	8008330 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008308:	f7fe fa82 	bl	8006810 <HAL_RCC_GetPCLK2Freq>
 800830c:	61b8      	str	r0, [r7, #24]
        break;
 800830e:	e00f      	b.n	8008330 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008310:	4b4b      	ldr	r3, [pc, #300]	@ (8008440 <UART_SetConfig+0x4c4>)
 8008312:	61bb      	str	r3, [r7, #24]
        break;
 8008314:	e00c      	b.n	8008330 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008316:	f7fe f995 	bl	8006644 <HAL_RCC_GetSysClockFreq>
 800831a:	61b8      	str	r0, [r7, #24]
        break;
 800831c:	e008      	b.n	8008330 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800831e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008322:	61bb      	str	r3, [r7, #24]
        break;
 8008324:	e004      	b.n	8008330 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8008326:	2300      	movs	r3, #0
 8008328:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800832a:	2301      	movs	r3, #1
 800832c:	77bb      	strb	r3, [r7, #30]
        break;
 800832e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008330:	69bb      	ldr	r3, [r7, #24]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d074      	beq.n	8008420 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008336:	69bb      	ldr	r3, [r7, #24]
 8008338:	005a      	lsls	r2, r3, #1
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	685b      	ldr	r3, [r3, #4]
 800833e:	085b      	lsrs	r3, r3, #1
 8008340:	441a      	add	r2, r3
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	685b      	ldr	r3, [r3, #4]
 8008346:	fbb2 f3f3 	udiv	r3, r2, r3
 800834a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	2b0f      	cmp	r3, #15
 8008350:	d916      	bls.n	8008380 <UART_SetConfig+0x404>
 8008352:	693b      	ldr	r3, [r7, #16]
 8008354:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008358:	d212      	bcs.n	8008380 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800835a:	693b      	ldr	r3, [r7, #16]
 800835c:	b29b      	uxth	r3, r3
 800835e:	f023 030f 	bic.w	r3, r3, #15
 8008362:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008364:	693b      	ldr	r3, [r7, #16]
 8008366:	085b      	lsrs	r3, r3, #1
 8008368:	b29b      	uxth	r3, r3
 800836a:	f003 0307 	and.w	r3, r3, #7
 800836e:	b29a      	uxth	r2, r3
 8008370:	89fb      	ldrh	r3, [r7, #14]
 8008372:	4313      	orrs	r3, r2
 8008374:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	89fa      	ldrh	r2, [r7, #14]
 800837c:	60da      	str	r2, [r3, #12]
 800837e:	e04f      	b.n	8008420 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8008380:	2301      	movs	r3, #1
 8008382:	77bb      	strb	r3, [r7, #30]
 8008384:	e04c      	b.n	8008420 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008386:	7ffb      	ldrb	r3, [r7, #31]
 8008388:	2b08      	cmp	r3, #8
 800838a:	d828      	bhi.n	80083de <UART_SetConfig+0x462>
 800838c:	a201      	add	r2, pc, #4	@ (adr r2, 8008394 <UART_SetConfig+0x418>)
 800838e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008392:	bf00      	nop
 8008394:	080083b9 	.word	0x080083b9
 8008398:	080083c1 	.word	0x080083c1
 800839c:	080083c9 	.word	0x080083c9
 80083a0:	080083df 	.word	0x080083df
 80083a4:	080083cf 	.word	0x080083cf
 80083a8:	080083df 	.word	0x080083df
 80083ac:	080083df 	.word	0x080083df
 80083b0:	080083df 	.word	0x080083df
 80083b4:	080083d7 	.word	0x080083d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80083b8:	f7fe fa16 	bl	80067e8 <HAL_RCC_GetPCLK1Freq>
 80083bc:	61b8      	str	r0, [r7, #24]
        break;
 80083be:	e013      	b.n	80083e8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80083c0:	f7fe fa26 	bl	8006810 <HAL_RCC_GetPCLK2Freq>
 80083c4:	61b8      	str	r0, [r7, #24]
        break;
 80083c6:	e00f      	b.n	80083e8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80083c8:	4b1d      	ldr	r3, [pc, #116]	@ (8008440 <UART_SetConfig+0x4c4>)
 80083ca:	61bb      	str	r3, [r7, #24]
        break;
 80083cc:	e00c      	b.n	80083e8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80083ce:	f7fe f939 	bl	8006644 <HAL_RCC_GetSysClockFreq>
 80083d2:	61b8      	str	r0, [r7, #24]
        break;
 80083d4:	e008      	b.n	80083e8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80083d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80083da:	61bb      	str	r3, [r7, #24]
        break;
 80083dc:	e004      	b.n	80083e8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80083de:	2300      	movs	r3, #0
 80083e0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80083e2:	2301      	movs	r3, #1
 80083e4:	77bb      	strb	r3, [r7, #30]
        break;
 80083e6:	bf00      	nop
    }

    if (pclk != 0U)
 80083e8:	69bb      	ldr	r3, [r7, #24]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d018      	beq.n	8008420 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	685b      	ldr	r3, [r3, #4]
 80083f2:	085a      	lsrs	r2, r3, #1
 80083f4:	69bb      	ldr	r3, [r7, #24]
 80083f6:	441a      	add	r2, r3
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	685b      	ldr	r3, [r3, #4]
 80083fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008400:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008402:	693b      	ldr	r3, [r7, #16]
 8008404:	2b0f      	cmp	r3, #15
 8008406:	d909      	bls.n	800841c <UART_SetConfig+0x4a0>
 8008408:	693b      	ldr	r3, [r7, #16]
 800840a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800840e:	d205      	bcs.n	800841c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008410:	693b      	ldr	r3, [r7, #16]
 8008412:	b29a      	uxth	r2, r3
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	60da      	str	r2, [r3, #12]
 800841a:	e001      	b.n	8008420 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800841c:	2301      	movs	r3, #1
 800841e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2200      	movs	r2, #0
 8008424:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2200      	movs	r2, #0
 800842a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800842c:	7fbb      	ldrb	r3, [r7, #30]
}
 800842e:	4618      	mov	r0, r3
 8008430:	3720      	adds	r7, #32
 8008432:	46bd      	mov	sp, r7
 8008434:	bd80      	pop	{r7, pc}
 8008436:	bf00      	nop
 8008438:	40007c00 	.word	0x40007c00
 800843c:	40023800 	.word	0x40023800
 8008440:	00f42400 	.word	0x00f42400

08008444 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008444:	b480      	push	{r7}
 8008446:	b083      	sub	sp, #12
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008450:	f003 0308 	and.w	r3, r3, #8
 8008454:	2b00      	cmp	r3, #0
 8008456:	d00a      	beq.n	800846e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	685b      	ldr	r3, [r3, #4]
 800845e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	430a      	orrs	r2, r1
 800846c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008472:	f003 0301 	and.w	r3, r3, #1
 8008476:	2b00      	cmp	r3, #0
 8008478:	d00a      	beq.n	8008490 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	685b      	ldr	r3, [r3, #4]
 8008480:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	430a      	orrs	r2, r1
 800848e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008494:	f003 0302 	and.w	r3, r3, #2
 8008498:	2b00      	cmp	r3, #0
 800849a:	d00a      	beq.n	80084b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	685b      	ldr	r3, [r3, #4]
 80084a2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	430a      	orrs	r2, r1
 80084b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084b6:	f003 0304 	and.w	r3, r3, #4
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d00a      	beq.n	80084d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	685b      	ldr	r3, [r3, #4]
 80084c4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	430a      	orrs	r2, r1
 80084d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084d8:	f003 0310 	and.w	r3, r3, #16
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d00a      	beq.n	80084f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	689b      	ldr	r3, [r3, #8]
 80084e6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	430a      	orrs	r2, r1
 80084f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084fa:	f003 0320 	and.w	r3, r3, #32
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d00a      	beq.n	8008518 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	689b      	ldr	r3, [r3, #8]
 8008508:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	430a      	orrs	r2, r1
 8008516:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800851c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008520:	2b00      	cmp	r3, #0
 8008522:	d01a      	beq.n	800855a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	685b      	ldr	r3, [r3, #4]
 800852a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	430a      	orrs	r2, r1
 8008538:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800853e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008542:	d10a      	bne.n	800855a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	685b      	ldr	r3, [r3, #4]
 800854a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	430a      	orrs	r2, r1
 8008558:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800855e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008562:	2b00      	cmp	r3, #0
 8008564:	d00a      	beq.n	800857c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	685b      	ldr	r3, [r3, #4]
 800856c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	430a      	orrs	r2, r1
 800857a:	605a      	str	r2, [r3, #4]
  }
}
 800857c:	bf00      	nop
 800857e:	370c      	adds	r7, #12
 8008580:	46bd      	mov	sp, r7
 8008582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008586:	4770      	bx	lr

08008588 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b08c      	sub	sp, #48	@ 0x30
 800858c:	af02      	add	r7, sp, #8
 800858e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2200      	movs	r2, #0
 8008594:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008598:	f7fb fe26 	bl	80041e8 <HAL_GetTick>
 800859c:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f003 0308 	and.w	r3, r3, #8
 80085a8:	2b08      	cmp	r3, #8
 80085aa:	d12e      	bne.n	800860a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80085ac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80085b0:	9300      	str	r3, [sp, #0]
 80085b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085b4:	2200      	movs	r2, #0
 80085b6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80085ba:	6878      	ldr	r0, [r7, #4]
 80085bc:	f000 f83b 	bl	8008636 <UART_WaitOnFlagUntilTimeout>
 80085c0:	4603      	mov	r3, r0
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d021      	beq.n	800860a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085cc:	693b      	ldr	r3, [r7, #16]
 80085ce:	e853 3f00 	ldrex	r3, [r3]
 80085d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80085da:	623b      	str	r3, [r7, #32]
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	461a      	mov	r2, r3
 80085e2:	6a3b      	ldr	r3, [r7, #32]
 80085e4:	61fb      	str	r3, [r7, #28]
 80085e6:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085e8:	69b9      	ldr	r1, [r7, #24]
 80085ea:	69fa      	ldr	r2, [r7, #28]
 80085ec:	e841 2300 	strex	r3, r2, [r1]
 80085f0:	617b      	str	r3, [r7, #20]
   return(result);
 80085f2:	697b      	ldr	r3, [r7, #20]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d1e6      	bne.n	80085c6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2220      	movs	r2, #32
 80085fc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2200      	movs	r2, #0
 8008602:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008606:	2303      	movs	r3, #3
 8008608:	e011      	b.n	800862e <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	2220      	movs	r2, #32
 800860e:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2220      	movs	r2, #32
 8008614:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2200      	movs	r2, #0
 800861c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2200      	movs	r2, #0
 8008622:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2200      	movs	r2, #0
 8008628:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800862c:	2300      	movs	r3, #0
}
 800862e:	4618      	mov	r0, r3
 8008630:	3728      	adds	r7, #40	@ 0x28
 8008632:	46bd      	mov	sp, r7
 8008634:	bd80      	pop	{r7, pc}

08008636 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008636:	b580      	push	{r7, lr}
 8008638:	b084      	sub	sp, #16
 800863a:	af00      	add	r7, sp, #0
 800863c:	60f8      	str	r0, [r7, #12]
 800863e:	60b9      	str	r1, [r7, #8]
 8008640:	603b      	str	r3, [r7, #0]
 8008642:	4613      	mov	r3, r2
 8008644:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008646:	e04f      	b.n	80086e8 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008648:	69bb      	ldr	r3, [r7, #24]
 800864a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800864e:	d04b      	beq.n	80086e8 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008650:	f7fb fdca 	bl	80041e8 <HAL_GetTick>
 8008654:	4602      	mov	r2, r0
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	1ad3      	subs	r3, r2, r3
 800865a:	69ba      	ldr	r2, [r7, #24]
 800865c:	429a      	cmp	r2, r3
 800865e:	d302      	bcc.n	8008666 <UART_WaitOnFlagUntilTimeout+0x30>
 8008660:	69bb      	ldr	r3, [r7, #24]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d101      	bne.n	800866a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008666:	2303      	movs	r3, #3
 8008668:	e04e      	b.n	8008708 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	f003 0304 	and.w	r3, r3, #4
 8008674:	2b00      	cmp	r3, #0
 8008676:	d037      	beq.n	80086e8 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008678:	68bb      	ldr	r3, [r7, #8]
 800867a:	2b80      	cmp	r3, #128	@ 0x80
 800867c:	d034      	beq.n	80086e8 <UART_WaitOnFlagUntilTimeout+0xb2>
 800867e:	68bb      	ldr	r3, [r7, #8]
 8008680:	2b40      	cmp	r3, #64	@ 0x40
 8008682:	d031      	beq.n	80086e8 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	69db      	ldr	r3, [r3, #28]
 800868a:	f003 0308 	and.w	r3, r3, #8
 800868e:	2b08      	cmp	r3, #8
 8008690:	d110      	bne.n	80086b4 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	2208      	movs	r2, #8
 8008698:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800869a:	68f8      	ldr	r0, [r7, #12]
 800869c:	f000 f838 	bl	8008710 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	2208      	movs	r2, #8
 80086a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	2200      	movs	r2, #0
 80086ac:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80086b0:	2301      	movs	r3, #1
 80086b2:	e029      	b.n	8008708 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	69db      	ldr	r3, [r3, #28]
 80086ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80086be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80086c2:	d111      	bne.n	80086e8 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80086cc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80086ce:	68f8      	ldr	r0, [r7, #12]
 80086d0:	f000 f81e 	bl	8008710 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	2220      	movs	r2, #32
 80086d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	2200      	movs	r2, #0
 80086e0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80086e4:	2303      	movs	r3, #3
 80086e6:	e00f      	b.n	8008708 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	69da      	ldr	r2, [r3, #28]
 80086ee:	68bb      	ldr	r3, [r7, #8]
 80086f0:	4013      	ands	r3, r2
 80086f2:	68ba      	ldr	r2, [r7, #8]
 80086f4:	429a      	cmp	r2, r3
 80086f6:	bf0c      	ite	eq
 80086f8:	2301      	moveq	r3, #1
 80086fa:	2300      	movne	r3, #0
 80086fc:	b2db      	uxtb	r3, r3
 80086fe:	461a      	mov	r2, r3
 8008700:	79fb      	ldrb	r3, [r7, #7]
 8008702:	429a      	cmp	r2, r3
 8008704:	d0a0      	beq.n	8008648 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008706:	2300      	movs	r3, #0
}
 8008708:	4618      	mov	r0, r3
 800870a:	3710      	adds	r7, #16
 800870c:	46bd      	mov	sp, r7
 800870e:	bd80      	pop	{r7, pc}

08008710 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008710:	b480      	push	{r7}
 8008712:	b095      	sub	sp, #84	@ 0x54
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800871e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008720:	e853 3f00 	ldrex	r3, [r3]
 8008724:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008728:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800872c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	461a      	mov	r2, r3
 8008734:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008736:	643b      	str	r3, [r7, #64]	@ 0x40
 8008738:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800873a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800873c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800873e:	e841 2300 	strex	r3, r2, [r1]
 8008742:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008746:	2b00      	cmp	r3, #0
 8008748:	d1e6      	bne.n	8008718 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	3308      	adds	r3, #8
 8008750:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008752:	6a3b      	ldr	r3, [r7, #32]
 8008754:	e853 3f00 	ldrex	r3, [r3]
 8008758:	61fb      	str	r3, [r7, #28]
   return(result);
 800875a:	69fb      	ldr	r3, [r7, #28]
 800875c:	f023 0301 	bic.w	r3, r3, #1
 8008760:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	3308      	adds	r3, #8
 8008768:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800876a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800876c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800876e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008770:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008772:	e841 2300 	strex	r3, r2, [r1]
 8008776:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800877a:	2b00      	cmp	r3, #0
 800877c:	d1e5      	bne.n	800874a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008782:	2b01      	cmp	r3, #1
 8008784:	d118      	bne.n	80087b8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	e853 3f00 	ldrex	r3, [r3]
 8008792:	60bb      	str	r3, [r7, #8]
   return(result);
 8008794:	68bb      	ldr	r3, [r7, #8]
 8008796:	f023 0310 	bic.w	r3, r3, #16
 800879a:	647b      	str	r3, [r7, #68]	@ 0x44
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	461a      	mov	r2, r3
 80087a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80087a4:	61bb      	str	r3, [r7, #24]
 80087a6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a8:	6979      	ldr	r1, [r7, #20]
 80087aa:	69ba      	ldr	r2, [r7, #24]
 80087ac:	e841 2300 	strex	r3, r2, [r1]
 80087b0:	613b      	str	r3, [r7, #16]
   return(result);
 80087b2:	693b      	ldr	r3, [r7, #16]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d1e6      	bne.n	8008786 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2220      	movs	r2, #32
 80087bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2200      	movs	r2, #0
 80087c4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	2200      	movs	r2, #0
 80087ca:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80087cc:	bf00      	nop
 80087ce:	3754      	adds	r7, #84	@ 0x54
 80087d0:	46bd      	mov	sp, r7
 80087d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d6:	4770      	bx	lr

080087d8 <__cvt>:
 80087d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80087dc:	ec57 6b10 	vmov	r6, r7, d0
 80087e0:	2f00      	cmp	r7, #0
 80087e2:	460c      	mov	r4, r1
 80087e4:	4619      	mov	r1, r3
 80087e6:	463b      	mov	r3, r7
 80087e8:	bfbb      	ittet	lt
 80087ea:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80087ee:	461f      	movlt	r7, r3
 80087f0:	2300      	movge	r3, #0
 80087f2:	232d      	movlt	r3, #45	@ 0x2d
 80087f4:	700b      	strb	r3, [r1, #0]
 80087f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80087f8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80087fc:	4691      	mov	r9, r2
 80087fe:	f023 0820 	bic.w	r8, r3, #32
 8008802:	bfbc      	itt	lt
 8008804:	4632      	movlt	r2, r6
 8008806:	4616      	movlt	r6, r2
 8008808:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800880c:	d005      	beq.n	800881a <__cvt+0x42>
 800880e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008812:	d100      	bne.n	8008816 <__cvt+0x3e>
 8008814:	3401      	adds	r4, #1
 8008816:	2102      	movs	r1, #2
 8008818:	e000      	b.n	800881c <__cvt+0x44>
 800881a:	2103      	movs	r1, #3
 800881c:	ab03      	add	r3, sp, #12
 800881e:	9301      	str	r3, [sp, #4]
 8008820:	ab02      	add	r3, sp, #8
 8008822:	9300      	str	r3, [sp, #0]
 8008824:	ec47 6b10 	vmov	d0, r6, r7
 8008828:	4653      	mov	r3, sl
 800882a:	4622      	mov	r2, r4
 800882c:	f000 ff3c 	bl	80096a8 <_dtoa_r>
 8008830:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008834:	4605      	mov	r5, r0
 8008836:	d119      	bne.n	800886c <__cvt+0x94>
 8008838:	f019 0f01 	tst.w	r9, #1
 800883c:	d00e      	beq.n	800885c <__cvt+0x84>
 800883e:	eb00 0904 	add.w	r9, r0, r4
 8008842:	2200      	movs	r2, #0
 8008844:	2300      	movs	r3, #0
 8008846:	4630      	mov	r0, r6
 8008848:	4639      	mov	r1, r7
 800884a:	f7f8 f95d 	bl	8000b08 <__aeabi_dcmpeq>
 800884e:	b108      	cbz	r0, 8008854 <__cvt+0x7c>
 8008850:	f8cd 900c 	str.w	r9, [sp, #12]
 8008854:	2230      	movs	r2, #48	@ 0x30
 8008856:	9b03      	ldr	r3, [sp, #12]
 8008858:	454b      	cmp	r3, r9
 800885a:	d31e      	bcc.n	800889a <__cvt+0xc2>
 800885c:	9b03      	ldr	r3, [sp, #12]
 800885e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008860:	1b5b      	subs	r3, r3, r5
 8008862:	4628      	mov	r0, r5
 8008864:	6013      	str	r3, [r2, #0]
 8008866:	b004      	add	sp, #16
 8008868:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800886c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008870:	eb00 0904 	add.w	r9, r0, r4
 8008874:	d1e5      	bne.n	8008842 <__cvt+0x6a>
 8008876:	7803      	ldrb	r3, [r0, #0]
 8008878:	2b30      	cmp	r3, #48	@ 0x30
 800887a:	d10a      	bne.n	8008892 <__cvt+0xba>
 800887c:	2200      	movs	r2, #0
 800887e:	2300      	movs	r3, #0
 8008880:	4630      	mov	r0, r6
 8008882:	4639      	mov	r1, r7
 8008884:	f7f8 f940 	bl	8000b08 <__aeabi_dcmpeq>
 8008888:	b918      	cbnz	r0, 8008892 <__cvt+0xba>
 800888a:	f1c4 0401 	rsb	r4, r4, #1
 800888e:	f8ca 4000 	str.w	r4, [sl]
 8008892:	f8da 3000 	ldr.w	r3, [sl]
 8008896:	4499      	add	r9, r3
 8008898:	e7d3      	b.n	8008842 <__cvt+0x6a>
 800889a:	1c59      	adds	r1, r3, #1
 800889c:	9103      	str	r1, [sp, #12]
 800889e:	701a      	strb	r2, [r3, #0]
 80088a0:	e7d9      	b.n	8008856 <__cvt+0x7e>

080088a2 <__exponent>:
 80088a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80088a4:	2900      	cmp	r1, #0
 80088a6:	bfba      	itte	lt
 80088a8:	4249      	neglt	r1, r1
 80088aa:	232d      	movlt	r3, #45	@ 0x2d
 80088ac:	232b      	movge	r3, #43	@ 0x2b
 80088ae:	2909      	cmp	r1, #9
 80088b0:	7002      	strb	r2, [r0, #0]
 80088b2:	7043      	strb	r3, [r0, #1]
 80088b4:	dd29      	ble.n	800890a <__exponent+0x68>
 80088b6:	f10d 0307 	add.w	r3, sp, #7
 80088ba:	461d      	mov	r5, r3
 80088bc:	270a      	movs	r7, #10
 80088be:	461a      	mov	r2, r3
 80088c0:	fbb1 f6f7 	udiv	r6, r1, r7
 80088c4:	fb07 1416 	mls	r4, r7, r6, r1
 80088c8:	3430      	adds	r4, #48	@ 0x30
 80088ca:	f802 4c01 	strb.w	r4, [r2, #-1]
 80088ce:	460c      	mov	r4, r1
 80088d0:	2c63      	cmp	r4, #99	@ 0x63
 80088d2:	f103 33ff 	add.w	r3, r3, #4294967295
 80088d6:	4631      	mov	r1, r6
 80088d8:	dcf1      	bgt.n	80088be <__exponent+0x1c>
 80088da:	3130      	adds	r1, #48	@ 0x30
 80088dc:	1e94      	subs	r4, r2, #2
 80088de:	f803 1c01 	strb.w	r1, [r3, #-1]
 80088e2:	1c41      	adds	r1, r0, #1
 80088e4:	4623      	mov	r3, r4
 80088e6:	42ab      	cmp	r3, r5
 80088e8:	d30a      	bcc.n	8008900 <__exponent+0x5e>
 80088ea:	f10d 0309 	add.w	r3, sp, #9
 80088ee:	1a9b      	subs	r3, r3, r2
 80088f0:	42ac      	cmp	r4, r5
 80088f2:	bf88      	it	hi
 80088f4:	2300      	movhi	r3, #0
 80088f6:	3302      	adds	r3, #2
 80088f8:	4403      	add	r3, r0
 80088fa:	1a18      	subs	r0, r3, r0
 80088fc:	b003      	add	sp, #12
 80088fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008900:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008904:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008908:	e7ed      	b.n	80088e6 <__exponent+0x44>
 800890a:	2330      	movs	r3, #48	@ 0x30
 800890c:	3130      	adds	r1, #48	@ 0x30
 800890e:	7083      	strb	r3, [r0, #2]
 8008910:	70c1      	strb	r1, [r0, #3]
 8008912:	1d03      	adds	r3, r0, #4
 8008914:	e7f1      	b.n	80088fa <__exponent+0x58>
	...

08008918 <_printf_float>:
 8008918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800891c:	b08d      	sub	sp, #52	@ 0x34
 800891e:	460c      	mov	r4, r1
 8008920:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008924:	4616      	mov	r6, r2
 8008926:	461f      	mov	r7, r3
 8008928:	4605      	mov	r5, r0
 800892a:	f000 fdad 	bl	8009488 <_localeconv_r>
 800892e:	6803      	ldr	r3, [r0, #0]
 8008930:	9304      	str	r3, [sp, #16]
 8008932:	4618      	mov	r0, r3
 8008934:	f7f7 fcbc 	bl	80002b0 <strlen>
 8008938:	2300      	movs	r3, #0
 800893a:	930a      	str	r3, [sp, #40]	@ 0x28
 800893c:	f8d8 3000 	ldr.w	r3, [r8]
 8008940:	9005      	str	r0, [sp, #20]
 8008942:	3307      	adds	r3, #7
 8008944:	f023 0307 	bic.w	r3, r3, #7
 8008948:	f103 0208 	add.w	r2, r3, #8
 800894c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008950:	f8d4 b000 	ldr.w	fp, [r4]
 8008954:	f8c8 2000 	str.w	r2, [r8]
 8008958:	e9d3 8900 	ldrd	r8, r9, [r3]
 800895c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008960:	9307      	str	r3, [sp, #28]
 8008962:	f8cd 8018 	str.w	r8, [sp, #24]
 8008966:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800896a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800896e:	4b9c      	ldr	r3, [pc, #624]	@ (8008be0 <_printf_float+0x2c8>)
 8008970:	f04f 32ff 	mov.w	r2, #4294967295
 8008974:	f7f8 f8fa 	bl	8000b6c <__aeabi_dcmpun>
 8008978:	bb70      	cbnz	r0, 80089d8 <_printf_float+0xc0>
 800897a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800897e:	4b98      	ldr	r3, [pc, #608]	@ (8008be0 <_printf_float+0x2c8>)
 8008980:	f04f 32ff 	mov.w	r2, #4294967295
 8008984:	f7f8 f8d4 	bl	8000b30 <__aeabi_dcmple>
 8008988:	bb30      	cbnz	r0, 80089d8 <_printf_float+0xc0>
 800898a:	2200      	movs	r2, #0
 800898c:	2300      	movs	r3, #0
 800898e:	4640      	mov	r0, r8
 8008990:	4649      	mov	r1, r9
 8008992:	f7f8 f8c3 	bl	8000b1c <__aeabi_dcmplt>
 8008996:	b110      	cbz	r0, 800899e <_printf_float+0x86>
 8008998:	232d      	movs	r3, #45	@ 0x2d
 800899a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800899e:	4a91      	ldr	r2, [pc, #580]	@ (8008be4 <_printf_float+0x2cc>)
 80089a0:	4b91      	ldr	r3, [pc, #580]	@ (8008be8 <_printf_float+0x2d0>)
 80089a2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80089a6:	bf94      	ite	ls
 80089a8:	4690      	movls	r8, r2
 80089aa:	4698      	movhi	r8, r3
 80089ac:	2303      	movs	r3, #3
 80089ae:	6123      	str	r3, [r4, #16]
 80089b0:	f02b 0304 	bic.w	r3, fp, #4
 80089b4:	6023      	str	r3, [r4, #0]
 80089b6:	f04f 0900 	mov.w	r9, #0
 80089ba:	9700      	str	r7, [sp, #0]
 80089bc:	4633      	mov	r3, r6
 80089be:	aa0b      	add	r2, sp, #44	@ 0x2c
 80089c0:	4621      	mov	r1, r4
 80089c2:	4628      	mov	r0, r5
 80089c4:	f000 f9d2 	bl	8008d6c <_printf_common>
 80089c8:	3001      	adds	r0, #1
 80089ca:	f040 808d 	bne.w	8008ae8 <_printf_float+0x1d0>
 80089ce:	f04f 30ff 	mov.w	r0, #4294967295
 80089d2:	b00d      	add	sp, #52	@ 0x34
 80089d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089d8:	4642      	mov	r2, r8
 80089da:	464b      	mov	r3, r9
 80089dc:	4640      	mov	r0, r8
 80089de:	4649      	mov	r1, r9
 80089e0:	f7f8 f8c4 	bl	8000b6c <__aeabi_dcmpun>
 80089e4:	b140      	cbz	r0, 80089f8 <_printf_float+0xe0>
 80089e6:	464b      	mov	r3, r9
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	bfbc      	itt	lt
 80089ec:	232d      	movlt	r3, #45	@ 0x2d
 80089ee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80089f2:	4a7e      	ldr	r2, [pc, #504]	@ (8008bec <_printf_float+0x2d4>)
 80089f4:	4b7e      	ldr	r3, [pc, #504]	@ (8008bf0 <_printf_float+0x2d8>)
 80089f6:	e7d4      	b.n	80089a2 <_printf_float+0x8a>
 80089f8:	6863      	ldr	r3, [r4, #4]
 80089fa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80089fe:	9206      	str	r2, [sp, #24]
 8008a00:	1c5a      	adds	r2, r3, #1
 8008a02:	d13b      	bne.n	8008a7c <_printf_float+0x164>
 8008a04:	2306      	movs	r3, #6
 8008a06:	6063      	str	r3, [r4, #4]
 8008a08:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	6022      	str	r2, [r4, #0]
 8008a10:	9303      	str	r3, [sp, #12]
 8008a12:	ab0a      	add	r3, sp, #40	@ 0x28
 8008a14:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008a18:	ab09      	add	r3, sp, #36	@ 0x24
 8008a1a:	9300      	str	r3, [sp, #0]
 8008a1c:	6861      	ldr	r1, [r4, #4]
 8008a1e:	ec49 8b10 	vmov	d0, r8, r9
 8008a22:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008a26:	4628      	mov	r0, r5
 8008a28:	f7ff fed6 	bl	80087d8 <__cvt>
 8008a2c:	9b06      	ldr	r3, [sp, #24]
 8008a2e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008a30:	2b47      	cmp	r3, #71	@ 0x47
 8008a32:	4680      	mov	r8, r0
 8008a34:	d129      	bne.n	8008a8a <_printf_float+0x172>
 8008a36:	1cc8      	adds	r0, r1, #3
 8008a38:	db02      	blt.n	8008a40 <_printf_float+0x128>
 8008a3a:	6863      	ldr	r3, [r4, #4]
 8008a3c:	4299      	cmp	r1, r3
 8008a3e:	dd41      	ble.n	8008ac4 <_printf_float+0x1ac>
 8008a40:	f1aa 0a02 	sub.w	sl, sl, #2
 8008a44:	fa5f fa8a 	uxtb.w	sl, sl
 8008a48:	3901      	subs	r1, #1
 8008a4a:	4652      	mov	r2, sl
 8008a4c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008a50:	9109      	str	r1, [sp, #36]	@ 0x24
 8008a52:	f7ff ff26 	bl	80088a2 <__exponent>
 8008a56:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a58:	1813      	adds	r3, r2, r0
 8008a5a:	2a01      	cmp	r2, #1
 8008a5c:	4681      	mov	r9, r0
 8008a5e:	6123      	str	r3, [r4, #16]
 8008a60:	dc02      	bgt.n	8008a68 <_printf_float+0x150>
 8008a62:	6822      	ldr	r2, [r4, #0]
 8008a64:	07d2      	lsls	r2, r2, #31
 8008a66:	d501      	bpl.n	8008a6c <_printf_float+0x154>
 8008a68:	3301      	adds	r3, #1
 8008a6a:	6123      	str	r3, [r4, #16]
 8008a6c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d0a2      	beq.n	80089ba <_printf_float+0xa2>
 8008a74:	232d      	movs	r3, #45	@ 0x2d
 8008a76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a7a:	e79e      	b.n	80089ba <_printf_float+0xa2>
 8008a7c:	9a06      	ldr	r2, [sp, #24]
 8008a7e:	2a47      	cmp	r2, #71	@ 0x47
 8008a80:	d1c2      	bne.n	8008a08 <_printf_float+0xf0>
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d1c0      	bne.n	8008a08 <_printf_float+0xf0>
 8008a86:	2301      	movs	r3, #1
 8008a88:	e7bd      	b.n	8008a06 <_printf_float+0xee>
 8008a8a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008a8e:	d9db      	bls.n	8008a48 <_printf_float+0x130>
 8008a90:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008a94:	d118      	bne.n	8008ac8 <_printf_float+0x1b0>
 8008a96:	2900      	cmp	r1, #0
 8008a98:	6863      	ldr	r3, [r4, #4]
 8008a9a:	dd0b      	ble.n	8008ab4 <_printf_float+0x19c>
 8008a9c:	6121      	str	r1, [r4, #16]
 8008a9e:	b913      	cbnz	r3, 8008aa6 <_printf_float+0x18e>
 8008aa0:	6822      	ldr	r2, [r4, #0]
 8008aa2:	07d0      	lsls	r0, r2, #31
 8008aa4:	d502      	bpl.n	8008aac <_printf_float+0x194>
 8008aa6:	3301      	adds	r3, #1
 8008aa8:	440b      	add	r3, r1
 8008aaa:	6123      	str	r3, [r4, #16]
 8008aac:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008aae:	f04f 0900 	mov.w	r9, #0
 8008ab2:	e7db      	b.n	8008a6c <_printf_float+0x154>
 8008ab4:	b913      	cbnz	r3, 8008abc <_printf_float+0x1a4>
 8008ab6:	6822      	ldr	r2, [r4, #0]
 8008ab8:	07d2      	lsls	r2, r2, #31
 8008aba:	d501      	bpl.n	8008ac0 <_printf_float+0x1a8>
 8008abc:	3302      	adds	r3, #2
 8008abe:	e7f4      	b.n	8008aaa <_printf_float+0x192>
 8008ac0:	2301      	movs	r3, #1
 8008ac2:	e7f2      	b.n	8008aaa <_printf_float+0x192>
 8008ac4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008ac8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008aca:	4299      	cmp	r1, r3
 8008acc:	db05      	blt.n	8008ada <_printf_float+0x1c2>
 8008ace:	6823      	ldr	r3, [r4, #0]
 8008ad0:	6121      	str	r1, [r4, #16]
 8008ad2:	07d8      	lsls	r0, r3, #31
 8008ad4:	d5ea      	bpl.n	8008aac <_printf_float+0x194>
 8008ad6:	1c4b      	adds	r3, r1, #1
 8008ad8:	e7e7      	b.n	8008aaa <_printf_float+0x192>
 8008ada:	2900      	cmp	r1, #0
 8008adc:	bfd4      	ite	le
 8008ade:	f1c1 0202 	rsble	r2, r1, #2
 8008ae2:	2201      	movgt	r2, #1
 8008ae4:	4413      	add	r3, r2
 8008ae6:	e7e0      	b.n	8008aaa <_printf_float+0x192>
 8008ae8:	6823      	ldr	r3, [r4, #0]
 8008aea:	055a      	lsls	r2, r3, #21
 8008aec:	d407      	bmi.n	8008afe <_printf_float+0x1e6>
 8008aee:	6923      	ldr	r3, [r4, #16]
 8008af0:	4642      	mov	r2, r8
 8008af2:	4631      	mov	r1, r6
 8008af4:	4628      	mov	r0, r5
 8008af6:	47b8      	blx	r7
 8008af8:	3001      	adds	r0, #1
 8008afa:	d12b      	bne.n	8008b54 <_printf_float+0x23c>
 8008afc:	e767      	b.n	80089ce <_printf_float+0xb6>
 8008afe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008b02:	f240 80dd 	bls.w	8008cc0 <_printf_float+0x3a8>
 8008b06:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	f7f7 fffb 	bl	8000b08 <__aeabi_dcmpeq>
 8008b12:	2800      	cmp	r0, #0
 8008b14:	d033      	beq.n	8008b7e <_printf_float+0x266>
 8008b16:	4a37      	ldr	r2, [pc, #220]	@ (8008bf4 <_printf_float+0x2dc>)
 8008b18:	2301      	movs	r3, #1
 8008b1a:	4631      	mov	r1, r6
 8008b1c:	4628      	mov	r0, r5
 8008b1e:	47b8      	blx	r7
 8008b20:	3001      	adds	r0, #1
 8008b22:	f43f af54 	beq.w	80089ce <_printf_float+0xb6>
 8008b26:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008b2a:	4543      	cmp	r3, r8
 8008b2c:	db02      	blt.n	8008b34 <_printf_float+0x21c>
 8008b2e:	6823      	ldr	r3, [r4, #0]
 8008b30:	07d8      	lsls	r0, r3, #31
 8008b32:	d50f      	bpl.n	8008b54 <_printf_float+0x23c>
 8008b34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b38:	4631      	mov	r1, r6
 8008b3a:	4628      	mov	r0, r5
 8008b3c:	47b8      	blx	r7
 8008b3e:	3001      	adds	r0, #1
 8008b40:	f43f af45 	beq.w	80089ce <_printf_float+0xb6>
 8008b44:	f04f 0900 	mov.w	r9, #0
 8008b48:	f108 38ff 	add.w	r8, r8, #4294967295
 8008b4c:	f104 0a1a 	add.w	sl, r4, #26
 8008b50:	45c8      	cmp	r8, r9
 8008b52:	dc09      	bgt.n	8008b68 <_printf_float+0x250>
 8008b54:	6823      	ldr	r3, [r4, #0]
 8008b56:	079b      	lsls	r3, r3, #30
 8008b58:	f100 8103 	bmi.w	8008d62 <_printf_float+0x44a>
 8008b5c:	68e0      	ldr	r0, [r4, #12]
 8008b5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b60:	4298      	cmp	r0, r3
 8008b62:	bfb8      	it	lt
 8008b64:	4618      	movlt	r0, r3
 8008b66:	e734      	b.n	80089d2 <_printf_float+0xba>
 8008b68:	2301      	movs	r3, #1
 8008b6a:	4652      	mov	r2, sl
 8008b6c:	4631      	mov	r1, r6
 8008b6e:	4628      	mov	r0, r5
 8008b70:	47b8      	blx	r7
 8008b72:	3001      	adds	r0, #1
 8008b74:	f43f af2b 	beq.w	80089ce <_printf_float+0xb6>
 8008b78:	f109 0901 	add.w	r9, r9, #1
 8008b7c:	e7e8      	b.n	8008b50 <_printf_float+0x238>
 8008b7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	dc39      	bgt.n	8008bf8 <_printf_float+0x2e0>
 8008b84:	4a1b      	ldr	r2, [pc, #108]	@ (8008bf4 <_printf_float+0x2dc>)
 8008b86:	2301      	movs	r3, #1
 8008b88:	4631      	mov	r1, r6
 8008b8a:	4628      	mov	r0, r5
 8008b8c:	47b8      	blx	r7
 8008b8e:	3001      	adds	r0, #1
 8008b90:	f43f af1d 	beq.w	80089ce <_printf_float+0xb6>
 8008b94:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008b98:	ea59 0303 	orrs.w	r3, r9, r3
 8008b9c:	d102      	bne.n	8008ba4 <_printf_float+0x28c>
 8008b9e:	6823      	ldr	r3, [r4, #0]
 8008ba0:	07d9      	lsls	r1, r3, #31
 8008ba2:	d5d7      	bpl.n	8008b54 <_printf_float+0x23c>
 8008ba4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ba8:	4631      	mov	r1, r6
 8008baa:	4628      	mov	r0, r5
 8008bac:	47b8      	blx	r7
 8008bae:	3001      	adds	r0, #1
 8008bb0:	f43f af0d 	beq.w	80089ce <_printf_float+0xb6>
 8008bb4:	f04f 0a00 	mov.w	sl, #0
 8008bb8:	f104 0b1a 	add.w	fp, r4, #26
 8008bbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bbe:	425b      	negs	r3, r3
 8008bc0:	4553      	cmp	r3, sl
 8008bc2:	dc01      	bgt.n	8008bc8 <_printf_float+0x2b0>
 8008bc4:	464b      	mov	r3, r9
 8008bc6:	e793      	b.n	8008af0 <_printf_float+0x1d8>
 8008bc8:	2301      	movs	r3, #1
 8008bca:	465a      	mov	r2, fp
 8008bcc:	4631      	mov	r1, r6
 8008bce:	4628      	mov	r0, r5
 8008bd0:	47b8      	blx	r7
 8008bd2:	3001      	adds	r0, #1
 8008bd4:	f43f aefb 	beq.w	80089ce <_printf_float+0xb6>
 8008bd8:	f10a 0a01 	add.w	sl, sl, #1
 8008bdc:	e7ee      	b.n	8008bbc <_printf_float+0x2a4>
 8008bde:	bf00      	nop
 8008be0:	7fefffff 	.word	0x7fefffff
 8008be4:	0800b2d8 	.word	0x0800b2d8
 8008be8:	0800b2dc 	.word	0x0800b2dc
 8008bec:	0800b2e0 	.word	0x0800b2e0
 8008bf0:	0800b2e4 	.word	0x0800b2e4
 8008bf4:	0800b2e8 	.word	0x0800b2e8
 8008bf8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008bfa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008bfe:	4553      	cmp	r3, sl
 8008c00:	bfa8      	it	ge
 8008c02:	4653      	movge	r3, sl
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	4699      	mov	r9, r3
 8008c08:	dc36      	bgt.n	8008c78 <_printf_float+0x360>
 8008c0a:	f04f 0b00 	mov.w	fp, #0
 8008c0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008c12:	f104 021a 	add.w	r2, r4, #26
 8008c16:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008c18:	9306      	str	r3, [sp, #24]
 8008c1a:	eba3 0309 	sub.w	r3, r3, r9
 8008c1e:	455b      	cmp	r3, fp
 8008c20:	dc31      	bgt.n	8008c86 <_printf_float+0x36e>
 8008c22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c24:	459a      	cmp	sl, r3
 8008c26:	dc3a      	bgt.n	8008c9e <_printf_float+0x386>
 8008c28:	6823      	ldr	r3, [r4, #0]
 8008c2a:	07da      	lsls	r2, r3, #31
 8008c2c:	d437      	bmi.n	8008c9e <_printf_float+0x386>
 8008c2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c30:	ebaa 0903 	sub.w	r9, sl, r3
 8008c34:	9b06      	ldr	r3, [sp, #24]
 8008c36:	ebaa 0303 	sub.w	r3, sl, r3
 8008c3a:	4599      	cmp	r9, r3
 8008c3c:	bfa8      	it	ge
 8008c3e:	4699      	movge	r9, r3
 8008c40:	f1b9 0f00 	cmp.w	r9, #0
 8008c44:	dc33      	bgt.n	8008cae <_printf_float+0x396>
 8008c46:	f04f 0800 	mov.w	r8, #0
 8008c4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008c4e:	f104 0b1a 	add.w	fp, r4, #26
 8008c52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c54:	ebaa 0303 	sub.w	r3, sl, r3
 8008c58:	eba3 0309 	sub.w	r3, r3, r9
 8008c5c:	4543      	cmp	r3, r8
 8008c5e:	f77f af79 	ble.w	8008b54 <_printf_float+0x23c>
 8008c62:	2301      	movs	r3, #1
 8008c64:	465a      	mov	r2, fp
 8008c66:	4631      	mov	r1, r6
 8008c68:	4628      	mov	r0, r5
 8008c6a:	47b8      	blx	r7
 8008c6c:	3001      	adds	r0, #1
 8008c6e:	f43f aeae 	beq.w	80089ce <_printf_float+0xb6>
 8008c72:	f108 0801 	add.w	r8, r8, #1
 8008c76:	e7ec      	b.n	8008c52 <_printf_float+0x33a>
 8008c78:	4642      	mov	r2, r8
 8008c7a:	4631      	mov	r1, r6
 8008c7c:	4628      	mov	r0, r5
 8008c7e:	47b8      	blx	r7
 8008c80:	3001      	adds	r0, #1
 8008c82:	d1c2      	bne.n	8008c0a <_printf_float+0x2f2>
 8008c84:	e6a3      	b.n	80089ce <_printf_float+0xb6>
 8008c86:	2301      	movs	r3, #1
 8008c88:	4631      	mov	r1, r6
 8008c8a:	4628      	mov	r0, r5
 8008c8c:	9206      	str	r2, [sp, #24]
 8008c8e:	47b8      	blx	r7
 8008c90:	3001      	adds	r0, #1
 8008c92:	f43f ae9c 	beq.w	80089ce <_printf_float+0xb6>
 8008c96:	9a06      	ldr	r2, [sp, #24]
 8008c98:	f10b 0b01 	add.w	fp, fp, #1
 8008c9c:	e7bb      	b.n	8008c16 <_printf_float+0x2fe>
 8008c9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ca2:	4631      	mov	r1, r6
 8008ca4:	4628      	mov	r0, r5
 8008ca6:	47b8      	blx	r7
 8008ca8:	3001      	adds	r0, #1
 8008caa:	d1c0      	bne.n	8008c2e <_printf_float+0x316>
 8008cac:	e68f      	b.n	80089ce <_printf_float+0xb6>
 8008cae:	9a06      	ldr	r2, [sp, #24]
 8008cb0:	464b      	mov	r3, r9
 8008cb2:	4442      	add	r2, r8
 8008cb4:	4631      	mov	r1, r6
 8008cb6:	4628      	mov	r0, r5
 8008cb8:	47b8      	blx	r7
 8008cba:	3001      	adds	r0, #1
 8008cbc:	d1c3      	bne.n	8008c46 <_printf_float+0x32e>
 8008cbe:	e686      	b.n	80089ce <_printf_float+0xb6>
 8008cc0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008cc4:	f1ba 0f01 	cmp.w	sl, #1
 8008cc8:	dc01      	bgt.n	8008cce <_printf_float+0x3b6>
 8008cca:	07db      	lsls	r3, r3, #31
 8008ccc:	d536      	bpl.n	8008d3c <_printf_float+0x424>
 8008cce:	2301      	movs	r3, #1
 8008cd0:	4642      	mov	r2, r8
 8008cd2:	4631      	mov	r1, r6
 8008cd4:	4628      	mov	r0, r5
 8008cd6:	47b8      	blx	r7
 8008cd8:	3001      	adds	r0, #1
 8008cda:	f43f ae78 	beq.w	80089ce <_printf_float+0xb6>
 8008cde:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ce2:	4631      	mov	r1, r6
 8008ce4:	4628      	mov	r0, r5
 8008ce6:	47b8      	blx	r7
 8008ce8:	3001      	adds	r0, #1
 8008cea:	f43f ae70 	beq.w	80089ce <_printf_float+0xb6>
 8008cee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008cfa:	f7f7 ff05 	bl	8000b08 <__aeabi_dcmpeq>
 8008cfe:	b9c0      	cbnz	r0, 8008d32 <_printf_float+0x41a>
 8008d00:	4653      	mov	r3, sl
 8008d02:	f108 0201 	add.w	r2, r8, #1
 8008d06:	4631      	mov	r1, r6
 8008d08:	4628      	mov	r0, r5
 8008d0a:	47b8      	blx	r7
 8008d0c:	3001      	adds	r0, #1
 8008d0e:	d10c      	bne.n	8008d2a <_printf_float+0x412>
 8008d10:	e65d      	b.n	80089ce <_printf_float+0xb6>
 8008d12:	2301      	movs	r3, #1
 8008d14:	465a      	mov	r2, fp
 8008d16:	4631      	mov	r1, r6
 8008d18:	4628      	mov	r0, r5
 8008d1a:	47b8      	blx	r7
 8008d1c:	3001      	adds	r0, #1
 8008d1e:	f43f ae56 	beq.w	80089ce <_printf_float+0xb6>
 8008d22:	f108 0801 	add.w	r8, r8, #1
 8008d26:	45d0      	cmp	r8, sl
 8008d28:	dbf3      	blt.n	8008d12 <_printf_float+0x3fa>
 8008d2a:	464b      	mov	r3, r9
 8008d2c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008d30:	e6df      	b.n	8008af2 <_printf_float+0x1da>
 8008d32:	f04f 0800 	mov.w	r8, #0
 8008d36:	f104 0b1a 	add.w	fp, r4, #26
 8008d3a:	e7f4      	b.n	8008d26 <_printf_float+0x40e>
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	4642      	mov	r2, r8
 8008d40:	e7e1      	b.n	8008d06 <_printf_float+0x3ee>
 8008d42:	2301      	movs	r3, #1
 8008d44:	464a      	mov	r2, r9
 8008d46:	4631      	mov	r1, r6
 8008d48:	4628      	mov	r0, r5
 8008d4a:	47b8      	blx	r7
 8008d4c:	3001      	adds	r0, #1
 8008d4e:	f43f ae3e 	beq.w	80089ce <_printf_float+0xb6>
 8008d52:	f108 0801 	add.w	r8, r8, #1
 8008d56:	68e3      	ldr	r3, [r4, #12]
 8008d58:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008d5a:	1a5b      	subs	r3, r3, r1
 8008d5c:	4543      	cmp	r3, r8
 8008d5e:	dcf0      	bgt.n	8008d42 <_printf_float+0x42a>
 8008d60:	e6fc      	b.n	8008b5c <_printf_float+0x244>
 8008d62:	f04f 0800 	mov.w	r8, #0
 8008d66:	f104 0919 	add.w	r9, r4, #25
 8008d6a:	e7f4      	b.n	8008d56 <_printf_float+0x43e>

08008d6c <_printf_common>:
 8008d6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d70:	4616      	mov	r6, r2
 8008d72:	4698      	mov	r8, r3
 8008d74:	688a      	ldr	r2, [r1, #8]
 8008d76:	690b      	ldr	r3, [r1, #16]
 8008d78:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008d7c:	4293      	cmp	r3, r2
 8008d7e:	bfb8      	it	lt
 8008d80:	4613      	movlt	r3, r2
 8008d82:	6033      	str	r3, [r6, #0]
 8008d84:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008d88:	4607      	mov	r7, r0
 8008d8a:	460c      	mov	r4, r1
 8008d8c:	b10a      	cbz	r2, 8008d92 <_printf_common+0x26>
 8008d8e:	3301      	adds	r3, #1
 8008d90:	6033      	str	r3, [r6, #0]
 8008d92:	6823      	ldr	r3, [r4, #0]
 8008d94:	0699      	lsls	r1, r3, #26
 8008d96:	bf42      	ittt	mi
 8008d98:	6833      	ldrmi	r3, [r6, #0]
 8008d9a:	3302      	addmi	r3, #2
 8008d9c:	6033      	strmi	r3, [r6, #0]
 8008d9e:	6825      	ldr	r5, [r4, #0]
 8008da0:	f015 0506 	ands.w	r5, r5, #6
 8008da4:	d106      	bne.n	8008db4 <_printf_common+0x48>
 8008da6:	f104 0a19 	add.w	sl, r4, #25
 8008daa:	68e3      	ldr	r3, [r4, #12]
 8008dac:	6832      	ldr	r2, [r6, #0]
 8008dae:	1a9b      	subs	r3, r3, r2
 8008db0:	42ab      	cmp	r3, r5
 8008db2:	dc26      	bgt.n	8008e02 <_printf_common+0x96>
 8008db4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008db8:	6822      	ldr	r2, [r4, #0]
 8008dba:	3b00      	subs	r3, #0
 8008dbc:	bf18      	it	ne
 8008dbe:	2301      	movne	r3, #1
 8008dc0:	0692      	lsls	r2, r2, #26
 8008dc2:	d42b      	bmi.n	8008e1c <_printf_common+0xb0>
 8008dc4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008dc8:	4641      	mov	r1, r8
 8008dca:	4638      	mov	r0, r7
 8008dcc:	47c8      	blx	r9
 8008dce:	3001      	adds	r0, #1
 8008dd0:	d01e      	beq.n	8008e10 <_printf_common+0xa4>
 8008dd2:	6823      	ldr	r3, [r4, #0]
 8008dd4:	6922      	ldr	r2, [r4, #16]
 8008dd6:	f003 0306 	and.w	r3, r3, #6
 8008dda:	2b04      	cmp	r3, #4
 8008ddc:	bf02      	ittt	eq
 8008dde:	68e5      	ldreq	r5, [r4, #12]
 8008de0:	6833      	ldreq	r3, [r6, #0]
 8008de2:	1aed      	subeq	r5, r5, r3
 8008de4:	68a3      	ldr	r3, [r4, #8]
 8008de6:	bf0c      	ite	eq
 8008de8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008dec:	2500      	movne	r5, #0
 8008dee:	4293      	cmp	r3, r2
 8008df0:	bfc4      	itt	gt
 8008df2:	1a9b      	subgt	r3, r3, r2
 8008df4:	18ed      	addgt	r5, r5, r3
 8008df6:	2600      	movs	r6, #0
 8008df8:	341a      	adds	r4, #26
 8008dfa:	42b5      	cmp	r5, r6
 8008dfc:	d11a      	bne.n	8008e34 <_printf_common+0xc8>
 8008dfe:	2000      	movs	r0, #0
 8008e00:	e008      	b.n	8008e14 <_printf_common+0xa8>
 8008e02:	2301      	movs	r3, #1
 8008e04:	4652      	mov	r2, sl
 8008e06:	4641      	mov	r1, r8
 8008e08:	4638      	mov	r0, r7
 8008e0a:	47c8      	blx	r9
 8008e0c:	3001      	adds	r0, #1
 8008e0e:	d103      	bne.n	8008e18 <_printf_common+0xac>
 8008e10:	f04f 30ff 	mov.w	r0, #4294967295
 8008e14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e18:	3501      	adds	r5, #1
 8008e1a:	e7c6      	b.n	8008daa <_printf_common+0x3e>
 8008e1c:	18e1      	adds	r1, r4, r3
 8008e1e:	1c5a      	adds	r2, r3, #1
 8008e20:	2030      	movs	r0, #48	@ 0x30
 8008e22:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008e26:	4422      	add	r2, r4
 8008e28:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008e2c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008e30:	3302      	adds	r3, #2
 8008e32:	e7c7      	b.n	8008dc4 <_printf_common+0x58>
 8008e34:	2301      	movs	r3, #1
 8008e36:	4622      	mov	r2, r4
 8008e38:	4641      	mov	r1, r8
 8008e3a:	4638      	mov	r0, r7
 8008e3c:	47c8      	blx	r9
 8008e3e:	3001      	adds	r0, #1
 8008e40:	d0e6      	beq.n	8008e10 <_printf_common+0xa4>
 8008e42:	3601      	adds	r6, #1
 8008e44:	e7d9      	b.n	8008dfa <_printf_common+0x8e>
	...

08008e48 <_printf_i>:
 8008e48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e4c:	7e0f      	ldrb	r7, [r1, #24]
 8008e4e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008e50:	2f78      	cmp	r7, #120	@ 0x78
 8008e52:	4691      	mov	r9, r2
 8008e54:	4680      	mov	r8, r0
 8008e56:	460c      	mov	r4, r1
 8008e58:	469a      	mov	sl, r3
 8008e5a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008e5e:	d807      	bhi.n	8008e70 <_printf_i+0x28>
 8008e60:	2f62      	cmp	r7, #98	@ 0x62
 8008e62:	d80a      	bhi.n	8008e7a <_printf_i+0x32>
 8008e64:	2f00      	cmp	r7, #0
 8008e66:	f000 80d2 	beq.w	800900e <_printf_i+0x1c6>
 8008e6a:	2f58      	cmp	r7, #88	@ 0x58
 8008e6c:	f000 80b9 	beq.w	8008fe2 <_printf_i+0x19a>
 8008e70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008e74:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008e78:	e03a      	b.n	8008ef0 <_printf_i+0xa8>
 8008e7a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008e7e:	2b15      	cmp	r3, #21
 8008e80:	d8f6      	bhi.n	8008e70 <_printf_i+0x28>
 8008e82:	a101      	add	r1, pc, #4	@ (adr r1, 8008e88 <_printf_i+0x40>)
 8008e84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008e88:	08008ee1 	.word	0x08008ee1
 8008e8c:	08008ef5 	.word	0x08008ef5
 8008e90:	08008e71 	.word	0x08008e71
 8008e94:	08008e71 	.word	0x08008e71
 8008e98:	08008e71 	.word	0x08008e71
 8008e9c:	08008e71 	.word	0x08008e71
 8008ea0:	08008ef5 	.word	0x08008ef5
 8008ea4:	08008e71 	.word	0x08008e71
 8008ea8:	08008e71 	.word	0x08008e71
 8008eac:	08008e71 	.word	0x08008e71
 8008eb0:	08008e71 	.word	0x08008e71
 8008eb4:	08008ff5 	.word	0x08008ff5
 8008eb8:	08008f1f 	.word	0x08008f1f
 8008ebc:	08008faf 	.word	0x08008faf
 8008ec0:	08008e71 	.word	0x08008e71
 8008ec4:	08008e71 	.word	0x08008e71
 8008ec8:	08009017 	.word	0x08009017
 8008ecc:	08008e71 	.word	0x08008e71
 8008ed0:	08008f1f 	.word	0x08008f1f
 8008ed4:	08008e71 	.word	0x08008e71
 8008ed8:	08008e71 	.word	0x08008e71
 8008edc:	08008fb7 	.word	0x08008fb7
 8008ee0:	6833      	ldr	r3, [r6, #0]
 8008ee2:	1d1a      	adds	r2, r3, #4
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	6032      	str	r2, [r6, #0]
 8008ee8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008eec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008ef0:	2301      	movs	r3, #1
 8008ef2:	e09d      	b.n	8009030 <_printf_i+0x1e8>
 8008ef4:	6833      	ldr	r3, [r6, #0]
 8008ef6:	6820      	ldr	r0, [r4, #0]
 8008ef8:	1d19      	adds	r1, r3, #4
 8008efa:	6031      	str	r1, [r6, #0]
 8008efc:	0606      	lsls	r6, r0, #24
 8008efe:	d501      	bpl.n	8008f04 <_printf_i+0xbc>
 8008f00:	681d      	ldr	r5, [r3, #0]
 8008f02:	e003      	b.n	8008f0c <_printf_i+0xc4>
 8008f04:	0645      	lsls	r5, r0, #25
 8008f06:	d5fb      	bpl.n	8008f00 <_printf_i+0xb8>
 8008f08:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008f0c:	2d00      	cmp	r5, #0
 8008f0e:	da03      	bge.n	8008f18 <_printf_i+0xd0>
 8008f10:	232d      	movs	r3, #45	@ 0x2d
 8008f12:	426d      	negs	r5, r5
 8008f14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008f18:	4859      	ldr	r0, [pc, #356]	@ (8009080 <_printf_i+0x238>)
 8008f1a:	230a      	movs	r3, #10
 8008f1c:	e011      	b.n	8008f42 <_printf_i+0xfa>
 8008f1e:	6821      	ldr	r1, [r4, #0]
 8008f20:	6833      	ldr	r3, [r6, #0]
 8008f22:	0608      	lsls	r0, r1, #24
 8008f24:	f853 5b04 	ldr.w	r5, [r3], #4
 8008f28:	d402      	bmi.n	8008f30 <_printf_i+0xe8>
 8008f2a:	0649      	lsls	r1, r1, #25
 8008f2c:	bf48      	it	mi
 8008f2e:	b2ad      	uxthmi	r5, r5
 8008f30:	2f6f      	cmp	r7, #111	@ 0x6f
 8008f32:	4853      	ldr	r0, [pc, #332]	@ (8009080 <_printf_i+0x238>)
 8008f34:	6033      	str	r3, [r6, #0]
 8008f36:	bf14      	ite	ne
 8008f38:	230a      	movne	r3, #10
 8008f3a:	2308      	moveq	r3, #8
 8008f3c:	2100      	movs	r1, #0
 8008f3e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008f42:	6866      	ldr	r6, [r4, #4]
 8008f44:	60a6      	str	r6, [r4, #8]
 8008f46:	2e00      	cmp	r6, #0
 8008f48:	bfa2      	ittt	ge
 8008f4a:	6821      	ldrge	r1, [r4, #0]
 8008f4c:	f021 0104 	bicge.w	r1, r1, #4
 8008f50:	6021      	strge	r1, [r4, #0]
 8008f52:	b90d      	cbnz	r5, 8008f58 <_printf_i+0x110>
 8008f54:	2e00      	cmp	r6, #0
 8008f56:	d04b      	beq.n	8008ff0 <_printf_i+0x1a8>
 8008f58:	4616      	mov	r6, r2
 8008f5a:	fbb5 f1f3 	udiv	r1, r5, r3
 8008f5e:	fb03 5711 	mls	r7, r3, r1, r5
 8008f62:	5dc7      	ldrb	r7, [r0, r7]
 8008f64:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008f68:	462f      	mov	r7, r5
 8008f6a:	42bb      	cmp	r3, r7
 8008f6c:	460d      	mov	r5, r1
 8008f6e:	d9f4      	bls.n	8008f5a <_printf_i+0x112>
 8008f70:	2b08      	cmp	r3, #8
 8008f72:	d10b      	bne.n	8008f8c <_printf_i+0x144>
 8008f74:	6823      	ldr	r3, [r4, #0]
 8008f76:	07df      	lsls	r7, r3, #31
 8008f78:	d508      	bpl.n	8008f8c <_printf_i+0x144>
 8008f7a:	6923      	ldr	r3, [r4, #16]
 8008f7c:	6861      	ldr	r1, [r4, #4]
 8008f7e:	4299      	cmp	r1, r3
 8008f80:	bfde      	ittt	le
 8008f82:	2330      	movle	r3, #48	@ 0x30
 8008f84:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008f88:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008f8c:	1b92      	subs	r2, r2, r6
 8008f8e:	6122      	str	r2, [r4, #16]
 8008f90:	f8cd a000 	str.w	sl, [sp]
 8008f94:	464b      	mov	r3, r9
 8008f96:	aa03      	add	r2, sp, #12
 8008f98:	4621      	mov	r1, r4
 8008f9a:	4640      	mov	r0, r8
 8008f9c:	f7ff fee6 	bl	8008d6c <_printf_common>
 8008fa0:	3001      	adds	r0, #1
 8008fa2:	d14a      	bne.n	800903a <_printf_i+0x1f2>
 8008fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8008fa8:	b004      	add	sp, #16
 8008faa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fae:	6823      	ldr	r3, [r4, #0]
 8008fb0:	f043 0320 	orr.w	r3, r3, #32
 8008fb4:	6023      	str	r3, [r4, #0]
 8008fb6:	4833      	ldr	r0, [pc, #204]	@ (8009084 <_printf_i+0x23c>)
 8008fb8:	2778      	movs	r7, #120	@ 0x78
 8008fba:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008fbe:	6823      	ldr	r3, [r4, #0]
 8008fc0:	6831      	ldr	r1, [r6, #0]
 8008fc2:	061f      	lsls	r7, r3, #24
 8008fc4:	f851 5b04 	ldr.w	r5, [r1], #4
 8008fc8:	d402      	bmi.n	8008fd0 <_printf_i+0x188>
 8008fca:	065f      	lsls	r7, r3, #25
 8008fcc:	bf48      	it	mi
 8008fce:	b2ad      	uxthmi	r5, r5
 8008fd0:	6031      	str	r1, [r6, #0]
 8008fd2:	07d9      	lsls	r1, r3, #31
 8008fd4:	bf44      	itt	mi
 8008fd6:	f043 0320 	orrmi.w	r3, r3, #32
 8008fda:	6023      	strmi	r3, [r4, #0]
 8008fdc:	b11d      	cbz	r5, 8008fe6 <_printf_i+0x19e>
 8008fde:	2310      	movs	r3, #16
 8008fe0:	e7ac      	b.n	8008f3c <_printf_i+0xf4>
 8008fe2:	4827      	ldr	r0, [pc, #156]	@ (8009080 <_printf_i+0x238>)
 8008fe4:	e7e9      	b.n	8008fba <_printf_i+0x172>
 8008fe6:	6823      	ldr	r3, [r4, #0]
 8008fe8:	f023 0320 	bic.w	r3, r3, #32
 8008fec:	6023      	str	r3, [r4, #0]
 8008fee:	e7f6      	b.n	8008fde <_printf_i+0x196>
 8008ff0:	4616      	mov	r6, r2
 8008ff2:	e7bd      	b.n	8008f70 <_printf_i+0x128>
 8008ff4:	6833      	ldr	r3, [r6, #0]
 8008ff6:	6825      	ldr	r5, [r4, #0]
 8008ff8:	6961      	ldr	r1, [r4, #20]
 8008ffa:	1d18      	adds	r0, r3, #4
 8008ffc:	6030      	str	r0, [r6, #0]
 8008ffe:	062e      	lsls	r6, r5, #24
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	d501      	bpl.n	8009008 <_printf_i+0x1c0>
 8009004:	6019      	str	r1, [r3, #0]
 8009006:	e002      	b.n	800900e <_printf_i+0x1c6>
 8009008:	0668      	lsls	r0, r5, #25
 800900a:	d5fb      	bpl.n	8009004 <_printf_i+0x1bc>
 800900c:	8019      	strh	r1, [r3, #0]
 800900e:	2300      	movs	r3, #0
 8009010:	6123      	str	r3, [r4, #16]
 8009012:	4616      	mov	r6, r2
 8009014:	e7bc      	b.n	8008f90 <_printf_i+0x148>
 8009016:	6833      	ldr	r3, [r6, #0]
 8009018:	1d1a      	adds	r2, r3, #4
 800901a:	6032      	str	r2, [r6, #0]
 800901c:	681e      	ldr	r6, [r3, #0]
 800901e:	6862      	ldr	r2, [r4, #4]
 8009020:	2100      	movs	r1, #0
 8009022:	4630      	mov	r0, r6
 8009024:	f7f7 f8f4 	bl	8000210 <memchr>
 8009028:	b108      	cbz	r0, 800902e <_printf_i+0x1e6>
 800902a:	1b80      	subs	r0, r0, r6
 800902c:	6060      	str	r0, [r4, #4]
 800902e:	6863      	ldr	r3, [r4, #4]
 8009030:	6123      	str	r3, [r4, #16]
 8009032:	2300      	movs	r3, #0
 8009034:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009038:	e7aa      	b.n	8008f90 <_printf_i+0x148>
 800903a:	6923      	ldr	r3, [r4, #16]
 800903c:	4632      	mov	r2, r6
 800903e:	4649      	mov	r1, r9
 8009040:	4640      	mov	r0, r8
 8009042:	47d0      	blx	sl
 8009044:	3001      	adds	r0, #1
 8009046:	d0ad      	beq.n	8008fa4 <_printf_i+0x15c>
 8009048:	6823      	ldr	r3, [r4, #0]
 800904a:	079b      	lsls	r3, r3, #30
 800904c:	d413      	bmi.n	8009076 <_printf_i+0x22e>
 800904e:	68e0      	ldr	r0, [r4, #12]
 8009050:	9b03      	ldr	r3, [sp, #12]
 8009052:	4298      	cmp	r0, r3
 8009054:	bfb8      	it	lt
 8009056:	4618      	movlt	r0, r3
 8009058:	e7a6      	b.n	8008fa8 <_printf_i+0x160>
 800905a:	2301      	movs	r3, #1
 800905c:	4632      	mov	r2, r6
 800905e:	4649      	mov	r1, r9
 8009060:	4640      	mov	r0, r8
 8009062:	47d0      	blx	sl
 8009064:	3001      	adds	r0, #1
 8009066:	d09d      	beq.n	8008fa4 <_printf_i+0x15c>
 8009068:	3501      	adds	r5, #1
 800906a:	68e3      	ldr	r3, [r4, #12]
 800906c:	9903      	ldr	r1, [sp, #12]
 800906e:	1a5b      	subs	r3, r3, r1
 8009070:	42ab      	cmp	r3, r5
 8009072:	dcf2      	bgt.n	800905a <_printf_i+0x212>
 8009074:	e7eb      	b.n	800904e <_printf_i+0x206>
 8009076:	2500      	movs	r5, #0
 8009078:	f104 0619 	add.w	r6, r4, #25
 800907c:	e7f5      	b.n	800906a <_printf_i+0x222>
 800907e:	bf00      	nop
 8009080:	0800b2ea 	.word	0x0800b2ea
 8009084:	0800b2fb 	.word	0x0800b2fb

08009088 <std>:
 8009088:	2300      	movs	r3, #0
 800908a:	b510      	push	{r4, lr}
 800908c:	4604      	mov	r4, r0
 800908e:	e9c0 3300 	strd	r3, r3, [r0]
 8009092:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009096:	6083      	str	r3, [r0, #8]
 8009098:	8181      	strh	r1, [r0, #12]
 800909a:	6643      	str	r3, [r0, #100]	@ 0x64
 800909c:	81c2      	strh	r2, [r0, #14]
 800909e:	6183      	str	r3, [r0, #24]
 80090a0:	4619      	mov	r1, r3
 80090a2:	2208      	movs	r2, #8
 80090a4:	305c      	adds	r0, #92	@ 0x5c
 80090a6:	f000 f9e7 	bl	8009478 <memset>
 80090aa:	4b0d      	ldr	r3, [pc, #52]	@ (80090e0 <std+0x58>)
 80090ac:	6263      	str	r3, [r4, #36]	@ 0x24
 80090ae:	4b0d      	ldr	r3, [pc, #52]	@ (80090e4 <std+0x5c>)
 80090b0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80090b2:	4b0d      	ldr	r3, [pc, #52]	@ (80090e8 <std+0x60>)
 80090b4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80090b6:	4b0d      	ldr	r3, [pc, #52]	@ (80090ec <std+0x64>)
 80090b8:	6323      	str	r3, [r4, #48]	@ 0x30
 80090ba:	4b0d      	ldr	r3, [pc, #52]	@ (80090f0 <std+0x68>)
 80090bc:	6224      	str	r4, [r4, #32]
 80090be:	429c      	cmp	r4, r3
 80090c0:	d006      	beq.n	80090d0 <std+0x48>
 80090c2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80090c6:	4294      	cmp	r4, r2
 80090c8:	d002      	beq.n	80090d0 <std+0x48>
 80090ca:	33d0      	adds	r3, #208	@ 0xd0
 80090cc:	429c      	cmp	r4, r3
 80090ce:	d105      	bne.n	80090dc <std+0x54>
 80090d0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80090d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090d8:	f000 ba4a 	b.w	8009570 <__retarget_lock_init_recursive>
 80090dc:	bd10      	pop	{r4, pc}
 80090de:	bf00      	nop
 80090e0:	080092c9 	.word	0x080092c9
 80090e4:	080092eb 	.word	0x080092eb
 80090e8:	08009323 	.word	0x08009323
 80090ec:	08009347 	.word	0x08009347
 80090f0:	200207fc 	.word	0x200207fc

080090f4 <stdio_exit_handler>:
 80090f4:	4a02      	ldr	r2, [pc, #8]	@ (8009100 <stdio_exit_handler+0xc>)
 80090f6:	4903      	ldr	r1, [pc, #12]	@ (8009104 <stdio_exit_handler+0x10>)
 80090f8:	4803      	ldr	r0, [pc, #12]	@ (8009108 <stdio_exit_handler+0x14>)
 80090fa:	f000 b869 	b.w	80091d0 <_fwalk_sglue>
 80090fe:	bf00      	nop
 8009100:	2000004c 	.word	0x2000004c
 8009104:	0800ac3d 	.word	0x0800ac3d
 8009108:	2000005c 	.word	0x2000005c

0800910c <cleanup_stdio>:
 800910c:	6841      	ldr	r1, [r0, #4]
 800910e:	4b0c      	ldr	r3, [pc, #48]	@ (8009140 <cleanup_stdio+0x34>)
 8009110:	4299      	cmp	r1, r3
 8009112:	b510      	push	{r4, lr}
 8009114:	4604      	mov	r4, r0
 8009116:	d001      	beq.n	800911c <cleanup_stdio+0x10>
 8009118:	f001 fd90 	bl	800ac3c <_fflush_r>
 800911c:	68a1      	ldr	r1, [r4, #8]
 800911e:	4b09      	ldr	r3, [pc, #36]	@ (8009144 <cleanup_stdio+0x38>)
 8009120:	4299      	cmp	r1, r3
 8009122:	d002      	beq.n	800912a <cleanup_stdio+0x1e>
 8009124:	4620      	mov	r0, r4
 8009126:	f001 fd89 	bl	800ac3c <_fflush_r>
 800912a:	68e1      	ldr	r1, [r4, #12]
 800912c:	4b06      	ldr	r3, [pc, #24]	@ (8009148 <cleanup_stdio+0x3c>)
 800912e:	4299      	cmp	r1, r3
 8009130:	d004      	beq.n	800913c <cleanup_stdio+0x30>
 8009132:	4620      	mov	r0, r4
 8009134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009138:	f001 bd80 	b.w	800ac3c <_fflush_r>
 800913c:	bd10      	pop	{r4, pc}
 800913e:	bf00      	nop
 8009140:	200207fc 	.word	0x200207fc
 8009144:	20020864 	.word	0x20020864
 8009148:	200208cc 	.word	0x200208cc

0800914c <global_stdio_init.part.0>:
 800914c:	b510      	push	{r4, lr}
 800914e:	4b0b      	ldr	r3, [pc, #44]	@ (800917c <global_stdio_init.part.0+0x30>)
 8009150:	4c0b      	ldr	r4, [pc, #44]	@ (8009180 <global_stdio_init.part.0+0x34>)
 8009152:	4a0c      	ldr	r2, [pc, #48]	@ (8009184 <global_stdio_init.part.0+0x38>)
 8009154:	601a      	str	r2, [r3, #0]
 8009156:	4620      	mov	r0, r4
 8009158:	2200      	movs	r2, #0
 800915a:	2104      	movs	r1, #4
 800915c:	f7ff ff94 	bl	8009088 <std>
 8009160:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009164:	2201      	movs	r2, #1
 8009166:	2109      	movs	r1, #9
 8009168:	f7ff ff8e 	bl	8009088 <std>
 800916c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009170:	2202      	movs	r2, #2
 8009172:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009176:	2112      	movs	r1, #18
 8009178:	f7ff bf86 	b.w	8009088 <std>
 800917c:	20020934 	.word	0x20020934
 8009180:	200207fc 	.word	0x200207fc
 8009184:	080090f5 	.word	0x080090f5

08009188 <__sfp_lock_acquire>:
 8009188:	4801      	ldr	r0, [pc, #4]	@ (8009190 <__sfp_lock_acquire+0x8>)
 800918a:	f000 b9f2 	b.w	8009572 <__retarget_lock_acquire_recursive>
 800918e:	bf00      	nop
 8009190:	2002093d 	.word	0x2002093d

08009194 <__sfp_lock_release>:
 8009194:	4801      	ldr	r0, [pc, #4]	@ (800919c <__sfp_lock_release+0x8>)
 8009196:	f000 b9ed 	b.w	8009574 <__retarget_lock_release_recursive>
 800919a:	bf00      	nop
 800919c:	2002093d 	.word	0x2002093d

080091a0 <__sinit>:
 80091a0:	b510      	push	{r4, lr}
 80091a2:	4604      	mov	r4, r0
 80091a4:	f7ff fff0 	bl	8009188 <__sfp_lock_acquire>
 80091a8:	6a23      	ldr	r3, [r4, #32]
 80091aa:	b11b      	cbz	r3, 80091b4 <__sinit+0x14>
 80091ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091b0:	f7ff bff0 	b.w	8009194 <__sfp_lock_release>
 80091b4:	4b04      	ldr	r3, [pc, #16]	@ (80091c8 <__sinit+0x28>)
 80091b6:	6223      	str	r3, [r4, #32]
 80091b8:	4b04      	ldr	r3, [pc, #16]	@ (80091cc <__sinit+0x2c>)
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d1f5      	bne.n	80091ac <__sinit+0xc>
 80091c0:	f7ff ffc4 	bl	800914c <global_stdio_init.part.0>
 80091c4:	e7f2      	b.n	80091ac <__sinit+0xc>
 80091c6:	bf00      	nop
 80091c8:	0800910d 	.word	0x0800910d
 80091cc:	20020934 	.word	0x20020934

080091d0 <_fwalk_sglue>:
 80091d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091d4:	4607      	mov	r7, r0
 80091d6:	4688      	mov	r8, r1
 80091d8:	4614      	mov	r4, r2
 80091da:	2600      	movs	r6, #0
 80091dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80091e0:	f1b9 0901 	subs.w	r9, r9, #1
 80091e4:	d505      	bpl.n	80091f2 <_fwalk_sglue+0x22>
 80091e6:	6824      	ldr	r4, [r4, #0]
 80091e8:	2c00      	cmp	r4, #0
 80091ea:	d1f7      	bne.n	80091dc <_fwalk_sglue+0xc>
 80091ec:	4630      	mov	r0, r6
 80091ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091f2:	89ab      	ldrh	r3, [r5, #12]
 80091f4:	2b01      	cmp	r3, #1
 80091f6:	d907      	bls.n	8009208 <_fwalk_sglue+0x38>
 80091f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80091fc:	3301      	adds	r3, #1
 80091fe:	d003      	beq.n	8009208 <_fwalk_sglue+0x38>
 8009200:	4629      	mov	r1, r5
 8009202:	4638      	mov	r0, r7
 8009204:	47c0      	blx	r8
 8009206:	4306      	orrs	r6, r0
 8009208:	3568      	adds	r5, #104	@ 0x68
 800920a:	e7e9      	b.n	80091e0 <_fwalk_sglue+0x10>

0800920c <_puts_r>:
 800920c:	6a03      	ldr	r3, [r0, #32]
 800920e:	b570      	push	{r4, r5, r6, lr}
 8009210:	6884      	ldr	r4, [r0, #8]
 8009212:	4605      	mov	r5, r0
 8009214:	460e      	mov	r6, r1
 8009216:	b90b      	cbnz	r3, 800921c <_puts_r+0x10>
 8009218:	f7ff ffc2 	bl	80091a0 <__sinit>
 800921c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800921e:	07db      	lsls	r3, r3, #31
 8009220:	d405      	bmi.n	800922e <_puts_r+0x22>
 8009222:	89a3      	ldrh	r3, [r4, #12]
 8009224:	0598      	lsls	r0, r3, #22
 8009226:	d402      	bmi.n	800922e <_puts_r+0x22>
 8009228:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800922a:	f000 f9a2 	bl	8009572 <__retarget_lock_acquire_recursive>
 800922e:	89a3      	ldrh	r3, [r4, #12]
 8009230:	0719      	lsls	r1, r3, #28
 8009232:	d502      	bpl.n	800923a <_puts_r+0x2e>
 8009234:	6923      	ldr	r3, [r4, #16]
 8009236:	2b00      	cmp	r3, #0
 8009238:	d135      	bne.n	80092a6 <_puts_r+0x9a>
 800923a:	4621      	mov	r1, r4
 800923c:	4628      	mov	r0, r5
 800923e:	f000 f8c5 	bl	80093cc <__swsetup_r>
 8009242:	b380      	cbz	r0, 80092a6 <_puts_r+0x9a>
 8009244:	f04f 35ff 	mov.w	r5, #4294967295
 8009248:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800924a:	07da      	lsls	r2, r3, #31
 800924c:	d405      	bmi.n	800925a <_puts_r+0x4e>
 800924e:	89a3      	ldrh	r3, [r4, #12]
 8009250:	059b      	lsls	r3, r3, #22
 8009252:	d402      	bmi.n	800925a <_puts_r+0x4e>
 8009254:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009256:	f000 f98d 	bl	8009574 <__retarget_lock_release_recursive>
 800925a:	4628      	mov	r0, r5
 800925c:	bd70      	pop	{r4, r5, r6, pc}
 800925e:	2b00      	cmp	r3, #0
 8009260:	da04      	bge.n	800926c <_puts_r+0x60>
 8009262:	69a2      	ldr	r2, [r4, #24]
 8009264:	429a      	cmp	r2, r3
 8009266:	dc17      	bgt.n	8009298 <_puts_r+0x8c>
 8009268:	290a      	cmp	r1, #10
 800926a:	d015      	beq.n	8009298 <_puts_r+0x8c>
 800926c:	6823      	ldr	r3, [r4, #0]
 800926e:	1c5a      	adds	r2, r3, #1
 8009270:	6022      	str	r2, [r4, #0]
 8009272:	7019      	strb	r1, [r3, #0]
 8009274:	68a3      	ldr	r3, [r4, #8]
 8009276:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800927a:	3b01      	subs	r3, #1
 800927c:	60a3      	str	r3, [r4, #8]
 800927e:	2900      	cmp	r1, #0
 8009280:	d1ed      	bne.n	800925e <_puts_r+0x52>
 8009282:	2b00      	cmp	r3, #0
 8009284:	da11      	bge.n	80092aa <_puts_r+0x9e>
 8009286:	4622      	mov	r2, r4
 8009288:	210a      	movs	r1, #10
 800928a:	4628      	mov	r0, r5
 800928c:	f000 f85f 	bl	800934e <__swbuf_r>
 8009290:	3001      	adds	r0, #1
 8009292:	d0d7      	beq.n	8009244 <_puts_r+0x38>
 8009294:	250a      	movs	r5, #10
 8009296:	e7d7      	b.n	8009248 <_puts_r+0x3c>
 8009298:	4622      	mov	r2, r4
 800929a:	4628      	mov	r0, r5
 800929c:	f000 f857 	bl	800934e <__swbuf_r>
 80092a0:	3001      	adds	r0, #1
 80092a2:	d1e7      	bne.n	8009274 <_puts_r+0x68>
 80092a4:	e7ce      	b.n	8009244 <_puts_r+0x38>
 80092a6:	3e01      	subs	r6, #1
 80092a8:	e7e4      	b.n	8009274 <_puts_r+0x68>
 80092aa:	6823      	ldr	r3, [r4, #0]
 80092ac:	1c5a      	adds	r2, r3, #1
 80092ae:	6022      	str	r2, [r4, #0]
 80092b0:	220a      	movs	r2, #10
 80092b2:	701a      	strb	r2, [r3, #0]
 80092b4:	e7ee      	b.n	8009294 <_puts_r+0x88>
	...

080092b8 <puts>:
 80092b8:	4b02      	ldr	r3, [pc, #8]	@ (80092c4 <puts+0xc>)
 80092ba:	4601      	mov	r1, r0
 80092bc:	6818      	ldr	r0, [r3, #0]
 80092be:	f7ff bfa5 	b.w	800920c <_puts_r>
 80092c2:	bf00      	nop
 80092c4:	20000058 	.word	0x20000058

080092c8 <__sread>:
 80092c8:	b510      	push	{r4, lr}
 80092ca:	460c      	mov	r4, r1
 80092cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092d0:	f000 f900 	bl	80094d4 <_read_r>
 80092d4:	2800      	cmp	r0, #0
 80092d6:	bfab      	itete	ge
 80092d8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80092da:	89a3      	ldrhlt	r3, [r4, #12]
 80092dc:	181b      	addge	r3, r3, r0
 80092de:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80092e2:	bfac      	ite	ge
 80092e4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80092e6:	81a3      	strhlt	r3, [r4, #12]
 80092e8:	bd10      	pop	{r4, pc}

080092ea <__swrite>:
 80092ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092ee:	461f      	mov	r7, r3
 80092f0:	898b      	ldrh	r3, [r1, #12]
 80092f2:	05db      	lsls	r3, r3, #23
 80092f4:	4605      	mov	r5, r0
 80092f6:	460c      	mov	r4, r1
 80092f8:	4616      	mov	r6, r2
 80092fa:	d505      	bpl.n	8009308 <__swrite+0x1e>
 80092fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009300:	2302      	movs	r3, #2
 8009302:	2200      	movs	r2, #0
 8009304:	f000 f8d4 	bl	80094b0 <_lseek_r>
 8009308:	89a3      	ldrh	r3, [r4, #12]
 800930a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800930e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009312:	81a3      	strh	r3, [r4, #12]
 8009314:	4632      	mov	r2, r6
 8009316:	463b      	mov	r3, r7
 8009318:	4628      	mov	r0, r5
 800931a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800931e:	f000 b8eb 	b.w	80094f8 <_write_r>

08009322 <__sseek>:
 8009322:	b510      	push	{r4, lr}
 8009324:	460c      	mov	r4, r1
 8009326:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800932a:	f000 f8c1 	bl	80094b0 <_lseek_r>
 800932e:	1c43      	adds	r3, r0, #1
 8009330:	89a3      	ldrh	r3, [r4, #12]
 8009332:	bf15      	itete	ne
 8009334:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009336:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800933a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800933e:	81a3      	strheq	r3, [r4, #12]
 8009340:	bf18      	it	ne
 8009342:	81a3      	strhne	r3, [r4, #12]
 8009344:	bd10      	pop	{r4, pc}

08009346 <__sclose>:
 8009346:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800934a:	f000 b8a1 	b.w	8009490 <_close_r>

0800934e <__swbuf_r>:
 800934e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009350:	460e      	mov	r6, r1
 8009352:	4614      	mov	r4, r2
 8009354:	4605      	mov	r5, r0
 8009356:	b118      	cbz	r0, 8009360 <__swbuf_r+0x12>
 8009358:	6a03      	ldr	r3, [r0, #32]
 800935a:	b90b      	cbnz	r3, 8009360 <__swbuf_r+0x12>
 800935c:	f7ff ff20 	bl	80091a0 <__sinit>
 8009360:	69a3      	ldr	r3, [r4, #24]
 8009362:	60a3      	str	r3, [r4, #8]
 8009364:	89a3      	ldrh	r3, [r4, #12]
 8009366:	071a      	lsls	r2, r3, #28
 8009368:	d501      	bpl.n	800936e <__swbuf_r+0x20>
 800936a:	6923      	ldr	r3, [r4, #16]
 800936c:	b943      	cbnz	r3, 8009380 <__swbuf_r+0x32>
 800936e:	4621      	mov	r1, r4
 8009370:	4628      	mov	r0, r5
 8009372:	f000 f82b 	bl	80093cc <__swsetup_r>
 8009376:	b118      	cbz	r0, 8009380 <__swbuf_r+0x32>
 8009378:	f04f 37ff 	mov.w	r7, #4294967295
 800937c:	4638      	mov	r0, r7
 800937e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009380:	6823      	ldr	r3, [r4, #0]
 8009382:	6922      	ldr	r2, [r4, #16]
 8009384:	1a98      	subs	r0, r3, r2
 8009386:	6963      	ldr	r3, [r4, #20]
 8009388:	b2f6      	uxtb	r6, r6
 800938a:	4283      	cmp	r3, r0
 800938c:	4637      	mov	r7, r6
 800938e:	dc05      	bgt.n	800939c <__swbuf_r+0x4e>
 8009390:	4621      	mov	r1, r4
 8009392:	4628      	mov	r0, r5
 8009394:	f001 fc52 	bl	800ac3c <_fflush_r>
 8009398:	2800      	cmp	r0, #0
 800939a:	d1ed      	bne.n	8009378 <__swbuf_r+0x2a>
 800939c:	68a3      	ldr	r3, [r4, #8]
 800939e:	3b01      	subs	r3, #1
 80093a0:	60a3      	str	r3, [r4, #8]
 80093a2:	6823      	ldr	r3, [r4, #0]
 80093a4:	1c5a      	adds	r2, r3, #1
 80093a6:	6022      	str	r2, [r4, #0]
 80093a8:	701e      	strb	r6, [r3, #0]
 80093aa:	6962      	ldr	r2, [r4, #20]
 80093ac:	1c43      	adds	r3, r0, #1
 80093ae:	429a      	cmp	r2, r3
 80093b0:	d004      	beq.n	80093bc <__swbuf_r+0x6e>
 80093b2:	89a3      	ldrh	r3, [r4, #12]
 80093b4:	07db      	lsls	r3, r3, #31
 80093b6:	d5e1      	bpl.n	800937c <__swbuf_r+0x2e>
 80093b8:	2e0a      	cmp	r6, #10
 80093ba:	d1df      	bne.n	800937c <__swbuf_r+0x2e>
 80093bc:	4621      	mov	r1, r4
 80093be:	4628      	mov	r0, r5
 80093c0:	f001 fc3c 	bl	800ac3c <_fflush_r>
 80093c4:	2800      	cmp	r0, #0
 80093c6:	d0d9      	beq.n	800937c <__swbuf_r+0x2e>
 80093c8:	e7d6      	b.n	8009378 <__swbuf_r+0x2a>
	...

080093cc <__swsetup_r>:
 80093cc:	b538      	push	{r3, r4, r5, lr}
 80093ce:	4b29      	ldr	r3, [pc, #164]	@ (8009474 <__swsetup_r+0xa8>)
 80093d0:	4605      	mov	r5, r0
 80093d2:	6818      	ldr	r0, [r3, #0]
 80093d4:	460c      	mov	r4, r1
 80093d6:	b118      	cbz	r0, 80093e0 <__swsetup_r+0x14>
 80093d8:	6a03      	ldr	r3, [r0, #32]
 80093da:	b90b      	cbnz	r3, 80093e0 <__swsetup_r+0x14>
 80093dc:	f7ff fee0 	bl	80091a0 <__sinit>
 80093e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093e4:	0719      	lsls	r1, r3, #28
 80093e6:	d422      	bmi.n	800942e <__swsetup_r+0x62>
 80093e8:	06da      	lsls	r2, r3, #27
 80093ea:	d407      	bmi.n	80093fc <__swsetup_r+0x30>
 80093ec:	2209      	movs	r2, #9
 80093ee:	602a      	str	r2, [r5, #0]
 80093f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093f4:	81a3      	strh	r3, [r4, #12]
 80093f6:	f04f 30ff 	mov.w	r0, #4294967295
 80093fa:	e033      	b.n	8009464 <__swsetup_r+0x98>
 80093fc:	0758      	lsls	r0, r3, #29
 80093fe:	d512      	bpl.n	8009426 <__swsetup_r+0x5a>
 8009400:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009402:	b141      	cbz	r1, 8009416 <__swsetup_r+0x4a>
 8009404:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009408:	4299      	cmp	r1, r3
 800940a:	d002      	beq.n	8009412 <__swsetup_r+0x46>
 800940c:	4628      	mov	r0, r5
 800940e:	f000 ff0f 	bl	800a230 <_free_r>
 8009412:	2300      	movs	r3, #0
 8009414:	6363      	str	r3, [r4, #52]	@ 0x34
 8009416:	89a3      	ldrh	r3, [r4, #12]
 8009418:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800941c:	81a3      	strh	r3, [r4, #12]
 800941e:	2300      	movs	r3, #0
 8009420:	6063      	str	r3, [r4, #4]
 8009422:	6923      	ldr	r3, [r4, #16]
 8009424:	6023      	str	r3, [r4, #0]
 8009426:	89a3      	ldrh	r3, [r4, #12]
 8009428:	f043 0308 	orr.w	r3, r3, #8
 800942c:	81a3      	strh	r3, [r4, #12]
 800942e:	6923      	ldr	r3, [r4, #16]
 8009430:	b94b      	cbnz	r3, 8009446 <__swsetup_r+0x7a>
 8009432:	89a3      	ldrh	r3, [r4, #12]
 8009434:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009438:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800943c:	d003      	beq.n	8009446 <__swsetup_r+0x7a>
 800943e:	4621      	mov	r1, r4
 8009440:	4628      	mov	r0, r5
 8009442:	f001 fc49 	bl	800acd8 <__smakebuf_r>
 8009446:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800944a:	f013 0201 	ands.w	r2, r3, #1
 800944e:	d00a      	beq.n	8009466 <__swsetup_r+0x9a>
 8009450:	2200      	movs	r2, #0
 8009452:	60a2      	str	r2, [r4, #8]
 8009454:	6962      	ldr	r2, [r4, #20]
 8009456:	4252      	negs	r2, r2
 8009458:	61a2      	str	r2, [r4, #24]
 800945a:	6922      	ldr	r2, [r4, #16]
 800945c:	b942      	cbnz	r2, 8009470 <__swsetup_r+0xa4>
 800945e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009462:	d1c5      	bne.n	80093f0 <__swsetup_r+0x24>
 8009464:	bd38      	pop	{r3, r4, r5, pc}
 8009466:	0799      	lsls	r1, r3, #30
 8009468:	bf58      	it	pl
 800946a:	6962      	ldrpl	r2, [r4, #20]
 800946c:	60a2      	str	r2, [r4, #8]
 800946e:	e7f4      	b.n	800945a <__swsetup_r+0x8e>
 8009470:	2000      	movs	r0, #0
 8009472:	e7f7      	b.n	8009464 <__swsetup_r+0x98>
 8009474:	20000058 	.word	0x20000058

08009478 <memset>:
 8009478:	4402      	add	r2, r0
 800947a:	4603      	mov	r3, r0
 800947c:	4293      	cmp	r3, r2
 800947e:	d100      	bne.n	8009482 <memset+0xa>
 8009480:	4770      	bx	lr
 8009482:	f803 1b01 	strb.w	r1, [r3], #1
 8009486:	e7f9      	b.n	800947c <memset+0x4>

08009488 <_localeconv_r>:
 8009488:	4800      	ldr	r0, [pc, #0]	@ (800948c <_localeconv_r+0x4>)
 800948a:	4770      	bx	lr
 800948c:	20000198 	.word	0x20000198

08009490 <_close_r>:
 8009490:	b538      	push	{r3, r4, r5, lr}
 8009492:	4d06      	ldr	r5, [pc, #24]	@ (80094ac <_close_r+0x1c>)
 8009494:	2300      	movs	r3, #0
 8009496:	4604      	mov	r4, r0
 8009498:	4608      	mov	r0, r1
 800949a:	602b      	str	r3, [r5, #0]
 800949c:	f7f8 fb0c 	bl	8001ab8 <_close>
 80094a0:	1c43      	adds	r3, r0, #1
 80094a2:	d102      	bne.n	80094aa <_close_r+0x1a>
 80094a4:	682b      	ldr	r3, [r5, #0]
 80094a6:	b103      	cbz	r3, 80094aa <_close_r+0x1a>
 80094a8:	6023      	str	r3, [r4, #0]
 80094aa:	bd38      	pop	{r3, r4, r5, pc}
 80094ac:	20020938 	.word	0x20020938

080094b0 <_lseek_r>:
 80094b0:	b538      	push	{r3, r4, r5, lr}
 80094b2:	4d07      	ldr	r5, [pc, #28]	@ (80094d0 <_lseek_r+0x20>)
 80094b4:	4604      	mov	r4, r0
 80094b6:	4608      	mov	r0, r1
 80094b8:	4611      	mov	r1, r2
 80094ba:	2200      	movs	r2, #0
 80094bc:	602a      	str	r2, [r5, #0]
 80094be:	461a      	mov	r2, r3
 80094c0:	f7f8 fb21 	bl	8001b06 <_lseek>
 80094c4:	1c43      	adds	r3, r0, #1
 80094c6:	d102      	bne.n	80094ce <_lseek_r+0x1e>
 80094c8:	682b      	ldr	r3, [r5, #0]
 80094ca:	b103      	cbz	r3, 80094ce <_lseek_r+0x1e>
 80094cc:	6023      	str	r3, [r4, #0]
 80094ce:	bd38      	pop	{r3, r4, r5, pc}
 80094d0:	20020938 	.word	0x20020938

080094d4 <_read_r>:
 80094d4:	b538      	push	{r3, r4, r5, lr}
 80094d6:	4d07      	ldr	r5, [pc, #28]	@ (80094f4 <_read_r+0x20>)
 80094d8:	4604      	mov	r4, r0
 80094da:	4608      	mov	r0, r1
 80094dc:	4611      	mov	r1, r2
 80094de:	2200      	movs	r2, #0
 80094e0:	602a      	str	r2, [r5, #0]
 80094e2:	461a      	mov	r2, r3
 80094e4:	f7f8 faaf 	bl	8001a46 <_read>
 80094e8:	1c43      	adds	r3, r0, #1
 80094ea:	d102      	bne.n	80094f2 <_read_r+0x1e>
 80094ec:	682b      	ldr	r3, [r5, #0]
 80094ee:	b103      	cbz	r3, 80094f2 <_read_r+0x1e>
 80094f0:	6023      	str	r3, [r4, #0]
 80094f2:	bd38      	pop	{r3, r4, r5, pc}
 80094f4:	20020938 	.word	0x20020938

080094f8 <_write_r>:
 80094f8:	b538      	push	{r3, r4, r5, lr}
 80094fa:	4d07      	ldr	r5, [pc, #28]	@ (8009518 <_write_r+0x20>)
 80094fc:	4604      	mov	r4, r0
 80094fe:	4608      	mov	r0, r1
 8009500:	4611      	mov	r1, r2
 8009502:	2200      	movs	r2, #0
 8009504:	602a      	str	r2, [r5, #0]
 8009506:	461a      	mov	r2, r3
 8009508:	f7f8 faba 	bl	8001a80 <_write>
 800950c:	1c43      	adds	r3, r0, #1
 800950e:	d102      	bne.n	8009516 <_write_r+0x1e>
 8009510:	682b      	ldr	r3, [r5, #0]
 8009512:	b103      	cbz	r3, 8009516 <_write_r+0x1e>
 8009514:	6023      	str	r3, [r4, #0]
 8009516:	bd38      	pop	{r3, r4, r5, pc}
 8009518:	20020938 	.word	0x20020938

0800951c <__errno>:
 800951c:	4b01      	ldr	r3, [pc, #4]	@ (8009524 <__errno+0x8>)
 800951e:	6818      	ldr	r0, [r3, #0]
 8009520:	4770      	bx	lr
 8009522:	bf00      	nop
 8009524:	20000058 	.word	0x20000058

08009528 <__libc_init_array>:
 8009528:	b570      	push	{r4, r5, r6, lr}
 800952a:	4d0d      	ldr	r5, [pc, #52]	@ (8009560 <__libc_init_array+0x38>)
 800952c:	4c0d      	ldr	r4, [pc, #52]	@ (8009564 <__libc_init_array+0x3c>)
 800952e:	1b64      	subs	r4, r4, r5
 8009530:	10a4      	asrs	r4, r4, #2
 8009532:	2600      	movs	r6, #0
 8009534:	42a6      	cmp	r6, r4
 8009536:	d109      	bne.n	800954c <__libc_init_array+0x24>
 8009538:	4d0b      	ldr	r5, [pc, #44]	@ (8009568 <__libc_init_array+0x40>)
 800953a:	4c0c      	ldr	r4, [pc, #48]	@ (800956c <__libc_init_array+0x44>)
 800953c:	f001 fe2a 	bl	800b194 <_init>
 8009540:	1b64      	subs	r4, r4, r5
 8009542:	10a4      	asrs	r4, r4, #2
 8009544:	2600      	movs	r6, #0
 8009546:	42a6      	cmp	r6, r4
 8009548:	d105      	bne.n	8009556 <__libc_init_array+0x2e>
 800954a:	bd70      	pop	{r4, r5, r6, pc}
 800954c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009550:	4798      	blx	r3
 8009552:	3601      	adds	r6, #1
 8009554:	e7ee      	b.n	8009534 <__libc_init_array+0xc>
 8009556:	f855 3b04 	ldr.w	r3, [r5], #4
 800955a:	4798      	blx	r3
 800955c:	3601      	adds	r6, #1
 800955e:	e7f2      	b.n	8009546 <__libc_init_array+0x1e>
 8009560:	0800b650 	.word	0x0800b650
 8009564:	0800b650 	.word	0x0800b650
 8009568:	0800b650 	.word	0x0800b650
 800956c:	0800b654 	.word	0x0800b654

08009570 <__retarget_lock_init_recursive>:
 8009570:	4770      	bx	lr

08009572 <__retarget_lock_acquire_recursive>:
 8009572:	4770      	bx	lr

08009574 <__retarget_lock_release_recursive>:
 8009574:	4770      	bx	lr

08009576 <memcpy>:
 8009576:	440a      	add	r2, r1
 8009578:	4291      	cmp	r1, r2
 800957a:	f100 33ff 	add.w	r3, r0, #4294967295
 800957e:	d100      	bne.n	8009582 <memcpy+0xc>
 8009580:	4770      	bx	lr
 8009582:	b510      	push	{r4, lr}
 8009584:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009588:	f803 4f01 	strb.w	r4, [r3, #1]!
 800958c:	4291      	cmp	r1, r2
 800958e:	d1f9      	bne.n	8009584 <memcpy+0xe>
 8009590:	bd10      	pop	{r4, pc}

08009592 <quorem>:
 8009592:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009596:	6903      	ldr	r3, [r0, #16]
 8009598:	690c      	ldr	r4, [r1, #16]
 800959a:	42a3      	cmp	r3, r4
 800959c:	4607      	mov	r7, r0
 800959e:	db7e      	blt.n	800969e <quorem+0x10c>
 80095a0:	3c01      	subs	r4, #1
 80095a2:	f101 0814 	add.w	r8, r1, #20
 80095a6:	00a3      	lsls	r3, r4, #2
 80095a8:	f100 0514 	add.w	r5, r0, #20
 80095ac:	9300      	str	r3, [sp, #0]
 80095ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80095b2:	9301      	str	r3, [sp, #4]
 80095b4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80095b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80095bc:	3301      	adds	r3, #1
 80095be:	429a      	cmp	r2, r3
 80095c0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80095c4:	fbb2 f6f3 	udiv	r6, r2, r3
 80095c8:	d32e      	bcc.n	8009628 <quorem+0x96>
 80095ca:	f04f 0a00 	mov.w	sl, #0
 80095ce:	46c4      	mov	ip, r8
 80095d0:	46ae      	mov	lr, r5
 80095d2:	46d3      	mov	fp, sl
 80095d4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80095d8:	b298      	uxth	r0, r3
 80095da:	fb06 a000 	mla	r0, r6, r0, sl
 80095de:	0c02      	lsrs	r2, r0, #16
 80095e0:	0c1b      	lsrs	r3, r3, #16
 80095e2:	fb06 2303 	mla	r3, r6, r3, r2
 80095e6:	f8de 2000 	ldr.w	r2, [lr]
 80095ea:	b280      	uxth	r0, r0
 80095ec:	b292      	uxth	r2, r2
 80095ee:	1a12      	subs	r2, r2, r0
 80095f0:	445a      	add	r2, fp
 80095f2:	f8de 0000 	ldr.w	r0, [lr]
 80095f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80095fa:	b29b      	uxth	r3, r3
 80095fc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009600:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009604:	b292      	uxth	r2, r2
 8009606:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800960a:	45e1      	cmp	r9, ip
 800960c:	f84e 2b04 	str.w	r2, [lr], #4
 8009610:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009614:	d2de      	bcs.n	80095d4 <quorem+0x42>
 8009616:	9b00      	ldr	r3, [sp, #0]
 8009618:	58eb      	ldr	r3, [r5, r3]
 800961a:	b92b      	cbnz	r3, 8009628 <quorem+0x96>
 800961c:	9b01      	ldr	r3, [sp, #4]
 800961e:	3b04      	subs	r3, #4
 8009620:	429d      	cmp	r5, r3
 8009622:	461a      	mov	r2, r3
 8009624:	d32f      	bcc.n	8009686 <quorem+0xf4>
 8009626:	613c      	str	r4, [r7, #16]
 8009628:	4638      	mov	r0, r7
 800962a:	f001 f97b 	bl	800a924 <__mcmp>
 800962e:	2800      	cmp	r0, #0
 8009630:	db25      	blt.n	800967e <quorem+0xec>
 8009632:	4629      	mov	r1, r5
 8009634:	2000      	movs	r0, #0
 8009636:	f858 2b04 	ldr.w	r2, [r8], #4
 800963a:	f8d1 c000 	ldr.w	ip, [r1]
 800963e:	fa1f fe82 	uxth.w	lr, r2
 8009642:	fa1f f38c 	uxth.w	r3, ip
 8009646:	eba3 030e 	sub.w	r3, r3, lr
 800964a:	4403      	add	r3, r0
 800964c:	0c12      	lsrs	r2, r2, #16
 800964e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009652:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009656:	b29b      	uxth	r3, r3
 8009658:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800965c:	45c1      	cmp	r9, r8
 800965e:	f841 3b04 	str.w	r3, [r1], #4
 8009662:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009666:	d2e6      	bcs.n	8009636 <quorem+0xa4>
 8009668:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800966c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009670:	b922      	cbnz	r2, 800967c <quorem+0xea>
 8009672:	3b04      	subs	r3, #4
 8009674:	429d      	cmp	r5, r3
 8009676:	461a      	mov	r2, r3
 8009678:	d30b      	bcc.n	8009692 <quorem+0x100>
 800967a:	613c      	str	r4, [r7, #16]
 800967c:	3601      	adds	r6, #1
 800967e:	4630      	mov	r0, r6
 8009680:	b003      	add	sp, #12
 8009682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009686:	6812      	ldr	r2, [r2, #0]
 8009688:	3b04      	subs	r3, #4
 800968a:	2a00      	cmp	r2, #0
 800968c:	d1cb      	bne.n	8009626 <quorem+0x94>
 800968e:	3c01      	subs	r4, #1
 8009690:	e7c6      	b.n	8009620 <quorem+0x8e>
 8009692:	6812      	ldr	r2, [r2, #0]
 8009694:	3b04      	subs	r3, #4
 8009696:	2a00      	cmp	r2, #0
 8009698:	d1ef      	bne.n	800967a <quorem+0xe8>
 800969a:	3c01      	subs	r4, #1
 800969c:	e7ea      	b.n	8009674 <quorem+0xe2>
 800969e:	2000      	movs	r0, #0
 80096a0:	e7ee      	b.n	8009680 <quorem+0xee>
 80096a2:	0000      	movs	r0, r0
 80096a4:	0000      	movs	r0, r0
	...

080096a8 <_dtoa_r>:
 80096a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096ac:	69c7      	ldr	r7, [r0, #28]
 80096ae:	b099      	sub	sp, #100	@ 0x64
 80096b0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80096b4:	ec55 4b10 	vmov	r4, r5, d0
 80096b8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80096ba:	9109      	str	r1, [sp, #36]	@ 0x24
 80096bc:	4683      	mov	fp, r0
 80096be:	920e      	str	r2, [sp, #56]	@ 0x38
 80096c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80096c2:	b97f      	cbnz	r7, 80096e4 <_dtoa_r+0x3c>
 80096c4:	2010      	movs	r0, #16
 80096c6:	f000 fdfd 	bl	800a2c4 <malloc>
 80096ca:	4602      	mov	r2, r0
 80096cc:	f8cb 001c 	str.w	r0, [fp, #28]
 80096d0:	b920      	cbnz	r0, 80096dc <_dtoa_r+0x34>
 80096d2:	4ba7      	ldr	r3, [pc, #668]	@ (8009970 <_dtoa_r+0x2c8>)
 80096d4:	21ef      	movs	r1, #239	@ 0xef
 80096d6:	48a7      	ldr	r0, [pc, #668]	@ (8009974 <_dtoa_r+0x2cc>)
 80096d8:	f001 fb6c 	bl	800adb4 <__assert_func>
 80096dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80096e0:	6007      	str	r7, [r0, #0]
 80096e2:	60c7      	str	r7, [r0, #12]
 80096e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80096e8:	6819      	ldr	r1, [r3, #0]
 80096ea:	b159      	cbz	r1, 8009704 <_dtoa_r+0x5c>
 80096ec:	685a      	ldr	r2, [r3, #4]
 80096ee:	604a      	str	r2, [r1, #4]
 80096f0:	2301      	movs	r3, #1
 80096f2:	4093      	lsls	r3, r2
 80096f4:	608b      	str	r3, [r1, #8]
 80096f6:	4658      	mov	r0, fp
 80096f8:	f000 feda 	bl	800a4b0 <_Bfree>
 80096fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009700:	2200      	movs	r2, #0
 8009702:	601a      	str	r2, [r3, #0]
 8009704:	1e2b      	subs	r3, r5, #0
 8009706:	bfb9      	ittee	lt
 8009708:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800970c:	9303      	strlt	r3, [sp, #12]
 800970e:	2300      	movge	r3, #0
 8009710:	6033      	strge	r3, [r6, #0]
 8009712:	9f03      	ldr	r7, [sp, #12]
 8009714:	4b98      	ldr	r3, [pc, #608]	@ (8009978 <_dtoa_r+0x2d0>)
 8009716:	bfbc      	itt	lt
 8009718:	2201      	movlt	r2, #1
 800971a:	6032      	strlt	r2, [r6, #0]
 800971c:	43bb      	bics	r3, r7
 800971e:	d112      	bne.n	8009746 <_dtoa_r+0x9e>
 8009720:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009722:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009726:	6013      	str	r3, [r2, #0]
 8009728:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800972c:	4323      	orrs	r3, r4
 800972e:	f000 854d 	beq.w	800a1cc <_dtoa_r+0xb24>
 8009732:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009734:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800998c <_dtoa_r+0x2e4>
 8009738:	2b00      	cmp	r3, #0
 800973a:	f000 854f 	beq.w	800a1dc <_dtoa_r+0xb34>
 800973e:	f10a 0303 	add.w	r3, sl, #3
 8009742:	f000 bd49 	b.w	800a1d8 <_dtoa_r+0xb30>
 8009746:	ed9d 7b02 	vldr	d7, [sp, #8]
 800974a:	2200      	movs	r2, #0
 800974c:	ec51 0b17 	vmov	r0, r1, d7
 8009750:	2300      	movs	r3, #0
 8009752:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8009756:	f7f7 f9d7 	bl	8000b08 <__aeabi_dcmpeq>
 800975a:	4680      	mov	r8, r0
 800975c:	b158      	cbz	r0, 8009776 <_dtoa_r+0xce>
 800975e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009760:	2301      	movs	r3, #1
 8009762:	6013      	str	r3, [r2, #0]
 8009764:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009766:	b113      	cbz	r3, 800976e <_dtoa_r+0xc6>
 8009768:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800976a:	4b84      	ldr	r3, [pc, #528]	@ (800997c <_dtoa_r+0x2d4>)
 800976c:	6013      	str	r3, [r2, #0]
 800976e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8009990 <_dtoa_r+0x2e8>
 8009772:	f000 bd33 	b.w	800a1dc <_dtoa_r+0xb34>
 8009776:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800977a:	aa16      	add	r2, sp, #88	@ 0x58
 800977c:	a917      	add	r1, sp, #92	@ 0x5c
 800977e:	4658      	mov	r0, fp
 8009780:	f001 f980 	bl	800aa84 <__d2b>
 8009784:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009788:	4681      	mov	r9, r0
 800978a:	2e00      	cmp	r6, #0
 800978c:	d077      	beq.n	800987e <_dtoa_r+0x1d6>
 800978e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009790:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8009794:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009798:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800979c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80097a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80097a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80097a8:	4619      	mov	r1, r3
 80097aa:	2200      	movs	r2, #0
 80097ac:	4b74      	ldr	r3, [pc, #464]	@ (8009980 <_dtoa_r+0x2d8>)
 80097ae:	f7f6 fd8b 	bl	80002c8 <__aeabi_dsub>
 80097b2:	a369      	add	r3, pc, #420	@ (adr r3, 8009958 <_dtoa_r+0x2b0>)
 80097b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097b8:	f7f6 ff3e 	bl	8000638 <__aeabi_dmul>
 80097bc:	a368      	add	r3, pc, #416	@ (adr r3, 8009960 <_dtoa_r+0x2b8>)
 80097be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097c2:	f7f6 fd83 	bl	80002cc <__adddf3>
 80097c6:	4604      	mov	r4, r0
 80097c8:	4630      	mov	r0, r6
 80097ca:	460d      	mov	r5, r1
 80097cc:	f7f6 feca 	bl	8000564 <__aeabi_i2d>
 80097d0:	a365      	add	r3, pc, #404	@ (adr r3, 8009968 <_dtoa_r+0x2c0>)
 80097d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097d6:	f7f6 ff2f 	bl	8000638 <__aeabi_dmul>
 80097da:	4602      	mov	r2, r0
 80097dc:	460b      	mov	r3, r1
 80097de:	4620      	mov	r0, r4
 80097e0:	4629      	mov	r1, r5
 80097e2:	f7f6 fd73 	bl	80002cc <__adddf3>
 80097e6:	4604      	mov	r4, r0
 80097e8:	460d      	mov	r5, r1
 80097ea:	f7f7 f9d5 	bl	8000b98 <__aeabi_d2iz>
 80097ee:	2200      	movs	r2, #0
 80097f0:	4607      	mov	r7, r0
 80097f2:	2300      	movs	r3, #0
 80097f4:	4620      	mov	r0, r4
 80097f6:	4629      	mov	r1, r5
 80097f8:	f7f7 f990 	bl	8000b1c <__aeabi_dcmplt>
 80097fc:	b140      	cbz	r0, 8009810 <_dtoa_r+0x168>
 80097fe:	4638      	mov	r0, r7
 8009800:	f7f6 feb0 	bl	8000564 <__aeabi_i2d>
 8009804:	4622      	mov	r2, r4
 8009806:	462b      	mov	r3, r5
 8009808:	f7f7 f97e 	bl	8000b08 <__aeabi_dcmpeq>
 800980c:	b900      	cbnz	r0, 8009810 <_dtoa_r+0x168>
 800980e:	3f01      	subs	r7, #1
 8009810:	2f16      	cmp	r7, #22
 8009812:	d851      	bhi.n	80098b8 <_dtoa_r+0x210>
 8009814:	4b5b      	ldr	r3, [pc, #364]	@ (8009984 <_dtoa_r+0x2dc>)
 8009816:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800981a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800981e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009822:	f7f7 f97b 	bl	8000b1c <__aeabi_dcmplt>
 8009826:	2800      	cmp	r0, #0
 8009828:	d048      	beq.n	80098bc <_dtoa_r+0x214>
 800982a:	3f01      	subs	r7, #1
 800982c:	2300      	movs	r3, #0
 800982e:	9312      	str	r3, [sp, #72]	@ 0x48
 8009830:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009832:	1b9b      	subs	r3, r3, r6
 8009834:	1e5a      	subs	r2, r3, #1
 8009836:	bf44      	itt	mi
 8009838:	f1c3 0801 	rsbmi	r8, r3, #1
 800983c:	2300      	movmi	r3, #0
 800983e:	9208      	str	r2, [sp, #32]
 8009840:	bf54      	ite	pl
 8009842:	f04f 0800 	movpl.w	r8, #0
 8009846:	9308      	strmi	r3, [sp, #32]
 8009848:	2f00      	cmp	r7, #0
 800984a:	db39      	blt.n	80098c0 <_dtoa_r+0x218>
 800984c:	9b08      	ldr	r3, [sp, #32]
 800984e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8009850:	443b      	add	r3, r7
 8009852:	9308      	str	r3, [sp, #32]
 8009854:	2300      	movs	r3, #0
 8009856:	930a      	str	r3, [sp, #40]	@ 0x28
 8009858:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800985a:	2b09      	cmp	r3, #9
 800985c:	d864      	bhi.n	8009928 <_dtoa_r+0x280>
 800985e:	2b05      	cmp	r3, #5
 8009860:	bfc4      	itt	gt
 8009862:	3b04      	subgt	r3, #4
 8009864:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8009866:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009868:	f1a3 0302 	sub.w	r3, r3, #2
 800986c:	bfcc      	ite	gt
 800986e:	2400      	movgt	r4, #0
 8009870:	2401      	movle	r4, #1
 8009872:	2b03      	cmp	r3, #3
 8009874:	d863      	bhi.n	800993e <_dtoa_r+0x296>
 8009876:	e8df f003 	tbb	[pc, r3]
 800987a:	372a      	.short	0x372a
 800987c:	5535      	.short	0x5535
 800987e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8009882:	441e      	add	r6, r3
 8009884:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009888:	2b20      	cmp	r3, #32
 800988a:	bfc1      	itttt	gt
 800988c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009890:	409f      	lslgt	r7, r3
 8009892:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009896:	fa24 f303 	lsrgt.w	r3, r4, r3
 800989a:	bfd6      	itet	le
 800989c:	f1c3 0320 	rsble	r3, r3, #32
 80098a0:	ea47 0003 	orrgt.w	r0, r7, r3
 80098a4:	fa04 f003 	lslle.w	r0, r4, r3
 80098a8:	f7f6 fe4c 	bl	8000544 <__aeabi_ui2d>
 80098ac:	2201      	movs	r2, #1
 80098ae:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80098b2:	3e01      	subs	r6, #1
 80098b4:	9214      	str	r2, [sp, #80]	@ 0x50
 80098b6:	e777      	b.n	80097a8 <_dtoa_r+0x100>
 80098b8:	2301      	movs	r3, #1
 80098ba:	e7b8      	b.n	800982e <_dtoa_r+0x186>
 80098bc:	9012      	str	r0, [sp, #72]	@ 0x48
 80098be:	e7b7      	b.n	8009830 <_dtoa_r+0x188>
 80098c0:	427b      	negs	r3, r7
 80098c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80098c4:	2300      	movs	r3, #0
 80098c6:	eba8 0807 	sub.w	r8, r8, r7
 80098ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 80098cc:	e7c4      	b.n	8009858 <_dtoa_r+0x1b0>
 80098ce:	2300      	movs	r3, #0
 80098d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80098d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	dc35      	bgt.n	8009944 <_dtoa_r+0x29c>
 80098d8:	2301      	movs	r3, #1
 80098da:	9300      	str	r3, [sp, #0]
 80098dc:	9307      	str	r3, [sp, #28]
 80098de:	461a      	mov	r2, r3
 80098e0:	920e      	str	r2, [sp, #56]	@ 0x38
 80098e2:	e00b      	b.n	80098fc <_dtoa_r+0x254>
 80098e4:	2301      	movs	r3, #1
 80098e6:	e7f3      	b.n	80098d0 <_dtoa_r+0x228>
 80098e8:	2300      	movs	r3, #0
 80098ea:	930b      	str	r3, [sp, #44]	@ 0x2c
 80098ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80098ee:	18fb      	adds	r3, r7, r3
 80098f0:	9300      	str	r3, [sp, #0]
 80098f2:	3301      	adds	r3, #1
 80098f4:	2b01      	cmp	r3, #1
 80098f6:	9307      	str	r3, [sp, #28]
 80098f8:	bfb8      	it	lt
 80098fa:	2301      	movlt	r3, #1
 80098fc:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009900:	2100      	movs	r1, #0
 8009902:	2204      	movs	r2, #4
 8009904:	f102 0514 	add.w	r5, r2, #20
 8009908:	429d      	cmp	r5, r3
 800990a:	d91f      	bls.n	800994c <_dtoa_r+0x2a4>
 800990c:	6041      	str	r1, [r0, #4]
 800990e:	4658      	mov	r0, fp
 8009910:	f000 fd8e 	bl	800a430 <_Balloc>
 8009914:	4682      	mov	sl, r0
 8009916:	2800      	cmp	r0, #0
 8009918:	d13c      	bne.n	8009994 <_dtoa_r+0x2ec>
 800991a:	4b1b      	ldr	r3, [pc, #108]	@ (8009988 <_dtoa_r+0x2e0>)
 800991c:	4602      	mov	r2, r0
 800991e:	f240 11af 	movw	r1, #431	@ 0x1af
 8009922:	e6d8      	b.n	80096d6 <_dtoa_r+0x2e>
 8009924:	2301      	movs	r3, #1
 8009926:	e7e0      	b.n	80098ea <_dtoa_r+0x242>
 8009928:	2401      	movs	r4, #1
 800992a:	2300      	movs	r3, #0
 800992c:	9309      	str	r3, [sp, #36]	@ 0x24
 800992e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009930:	f04f 33ff 	mov.w	r3, #4294967295
 8009934:	9300      	str	r3, [sp, #0]
 8009936:	9307      	str	r3, [sp, #28]
 8009938:	2200      	movs	r2, #0
 800993a:	2312      	movs	r3, #18
 800993c:	e7d0      	b.n	80098e0 <_dtoa_r+0x238>
 800993e:	2301      	movs	r3, #1
 8009940:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009942:	e7f5      	b.n	8009930 <_dtoa_r+0x288>
 8009944:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009946:	9300      	str	r3, [sp, #0]
 8009948:	9307      	str	r3, [sp, #28]
 800994a:	e7d7      	b.n	80098fc <_dtoa_r+0x254>
 800994c:	3101      	adds	r1, #1
 800994e:	0052      	lsls	r2, r2, #1
 8009950:	e7d8      	b.n	8009904 <_dtoa_r+0x25c>
 8009952:	bf00      	nop
 8009954:	f3af 8000 	nop.w
 8009958:	636f4361 	.word	0x636f4361
 800995c:	3fd287a7 	.word	0x3fd287a7
 8009960:	8b60c8b3 	.word	0x8b60c8b3
 8009964:	3fc68a28 	.word	0x3fc68a28
 8009968:	509f79fb 	.word	0x509f79fb
 800996c:	3fd34413 	.word	0x3fd34413
 8009970:	0800b319 	.word	0x0800b319
 8009974:	0800b330 	.word	0x0800b330
 8009978:	7ff00000 	.word	0x7ff00000
 800997c:	0800b2e9 	.word	0x0800b2e9
 8009980:	3ff80000 	.word	0x3ff80000
 8009984:	0800b428 	.word	0x0800b428
 8009988:	0800b388 	.word	0x0800b388
 800998c:	0800b315 	.word	0x0800b315
 8009990:	0800b2e8 	.word	0x0800b2e8
 8009994:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009998:	6018      	str	r0, [r3, #0]
 800999a:	9b07      	ldr	r3, [sp, #28]
 800999c:	2b0e      	cmp	r3, #14
 800999e:	f200 80a4 	bhi.w	8009aea <_dtoa_r+0x442>
 80099a2:	2c00      	cmp	r4, #0
 80099a4:	f000 80a1 	beq.w	8009aea <_dtoa_r+0x442>
 80099a8:	2f00      	cmp	r7, #0
 80099aa:	dd33      	ble.n	8009a14 <_dtoa_r+0x36c>
 80099ac:	4bad      	ldr	r3, [pc, #692]	@ (8009c64 <_dtoa_r+0x5bc>)
 80099ae:	f007 020f 	and.w	r2, r7, #15
 80099b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80099b6:	ed93 7b00 	vldr	d7, [r3]
 80099ba:	05f8      	lsls	r0, r7, #23
 80099bc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80099c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80099c4:	d516      	bpl.n	80099f4 <_dtoa_r+0x34c>
 80099c6:	4ba8      	ldr	r3, [pc, #672]	@ (8009c68 <_dtoa_r+0x5c0>)
 80099c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80099cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80099d0:	f7f6 ff5c 	bl	800088c <__aeabi_ddiv>
 80099d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80099d8:	f004 040f 	and.w	r4, r4, #15
 80099dc:	2603      	movs	r6, #3
 80099de:	4da2      	ldr	r5, [pc, #648]	@ (8009c68 <_dtoa_r+0x5c0>)
 80099e0:	b954      	cbnz	r4, 80099f8 <_dtoa_r+0x350>
 80099e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80099e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80099ea:	f7f6 ff4f 	bl	800088c <__aeabi_ddiv>
 80099ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80099f2:	e028      	b.n	8009a46 <_dtoa_r+0x39e>
 80099f4:	2602      	movs	r6, #2
 80099f6:	e7f2      	b.n	80099de <_dtoa_r+0x336>
 80099f8:	07e1      	lsls	r1, r4, #31
 80099fa:	d508      	bpl.n	8009a0e <_dtoa_r+0x366>
 80099fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a00:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009a04:	f7f6 fe18 	bl	8000638 <__aeabi_dmul>
 8009a08:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009a0c:	3601      	adds	r6, #1
 8009a0e:	1064      	asrs	r4, r4, #1
 8009a10:	3508      	adds	r5, #8
 8009a12:	e7e5      	b.n	80099e0 <_dtoa_r+0x338>
 8009a14:	f000 80d2 	beq.w	8009bbc <_dtoa_r+0x514>
 8009a18:	427c      	negs	r4, r7
 8009a1a:	4b92      	ldr	r3, [pc, #584]	@ (8009c64 <_dtoa_r+0x5bc>)
 8009a1c:	4d92      	ldr	r5, [pc, #584]	@ (8009c68 <_dtoa_r+0x5c0>)
 8009a1e:	f004 020f 	and.w	r2, r4, #15
 8009a22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a2a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009a2e:	f7f6 fe03 	bl	8000638 <__aeabi_dmul>
 8009a32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a36:	1124      	asrs	r4, r4, #4
 8009a38:	2300      	movs	r3, #0
 8009a3a:	2602      	movs	r6, #2
 8009a3c:	2c00      	cmp	r4, #0
 8009a3e:	f040 80b2 	bne.w	8009ba6 <_dtoa_r+0x4fe>
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d1d3      	bne.n	80099ee <_dtoa_r+0x346>
 8009a46:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009a48:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	f000 80b7 	beq.w	8009bc0 <_dtoa_r+0x518>
 8009a52:	4b86      	ldr	r3, [pc, #536]	@ (8009c6c <_dtoa_r+0x5c4>)
 8009a54:	2200      	movs	r2, #0
 8009a56:	4620      	mov	r0, r4
 8009a58:	4629      	mov	r1, r5
 8009a5a:	f7f7 f85f 	bl	8000b1c <__aeabi_dcmplt>
 8009a5e:	2800      	cmp	r0, #0
 8009a60:	f000 80ae 	beq.w	8009bc0 <_dtoa_r+0x518>
 8009a64:	9b07      	ldr	r3, [sp, #28]
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	f000 80aa 	beq.w	8009bc0 <_dtoa_r+0x518>
 8009a6c:	9b00      	ldr	r3, [sp, #0]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	dd37      	ble.n	8009ae2 <_dtoa_r+0x43a>
 8009a72:	1e7b      	subs	r3, r7, #1
 8009a74:	9304      	str	r3, [sp, #16]
 8009a76:	4620      	mov	r0, r4
 8009a78:	4b7d      	ldr	r3, [pc, #500]	@ (8009c70 <_dtoa_r+0x5c8>)
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	4629      	mov	r1, r5
 8009a7e:	f7f6 fddb 	bl	8000638 <__aeabi_dmul>
 8009a82:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a86:	9c00      	ldr	r4, [sp, #0]
 8009a88:	3601      	adds	r6, #1
 8009a8a:	4630      	mov	r0, r6
 8009a8c:	f7f6 fd6a 	bl	8000564 <__aeabi_i2d>
 8009a90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009a94:	f7f6 fdd0 	bl	8000638 <__aeabi_dmul>
 8009a98:	4b76      	ldr	r3, [pc, #472]	@ (8009c74 <_dtoa_r+0x5cc>)
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	f7f6 fc16 	bl	80002cc <__adddf3>
 8009aa0:	4605      	mov	r5, r0
 8009aa2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009aa6:	2c00      	cmp	r4, #0
 8009aa8:	f040 808d 	bne.w	8009bc6 <_dtoa_r+0x51e>
 8009aac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ab0:	4b71      	ldr	r3, [pc, #452]	@ (8009c78 <_dtoa_r+0x5d0>)
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	f7f6 fc08 	bl	80002c8 <__aeabi_dsub>
 8009ab8:	4602      	mov	r2, r0
 8009aba:	460b      	mov	r3, r1
 8009abc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009ac0:	462a      	mov	r2, r5
 8009ac2:	4633      	mov	r3, r6
 8009ac4:	f7f7 f848 	bl	8000b58 <__aeabi_dcmpgt>
 8009ac8:	2800      	cmp	r0, #0
 8009aca:	f040 828b 	bne.w	8009fe4 <_dtoa_r+0x93c>
 8009ace:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ad2:	462a      	mov	r2, r5
 8009ad4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009ad8:	f7f7 f820 	bl	8000b1c <__aeabi_dcmplt>
 8009adc:	2800      	cmp	r0, #0
 8009ade:	f040 8128 	bne.w	8009d32 <_dtoa_r+0x68a>
 8009ae2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009ae6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009aea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	f2c0 815a 	blt.w	8009da6 <_dtoa_r+0x6fe>
 8009af2:	2f0e      	cmp	r7, #14
 8009af4:	f300 8157 	bgt.w	8009da6 <_dtoa_r+0x6fe>
 8009af8:	4b5a      	ldr	r3, [pc, #360]	@ (8009c64 <_dtoa_r+0x5bc>)
 8009afa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009afe:	ed93 7b00 	vldr	d7, [r3]
 8009b02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	ed8d 7b00 	vstr	d7, [sp]
 8009b0a:	da03      	bge.n	8009b14 <_dtoa_r+0x46c>
 8009b0c:	9b07      	ldr	r3, [sp, #28]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	f340 8101 	ble.w	8009d16 <_dtoa_r+0x66e>
 8009b14:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009b18:	4656      	mov	r6, sl
 8009b1a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009b1e:	4620      	mov	r0, r4
 8009b20:	4629      	mov	r1, r5
 8009b22:	f7f6 feb3 	bl	800088c <__aeabi_ddiv>
 8009b26:	f7f7 f837 	bl	8000b98 <__aeabi_d2iz>
 8009b2a:	4680      	mov	r8, r0
 8009b2c:	f7f6 fd1a 	bl	8000564 <__aeabi_i2d>
 8009b30:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009b34:	f7f6 fd80 	bl	8000638 <__aeabi_dmul>
 8009b38:	4602      	mov	r2, r0
 8009b3a:	460b      	mov	r3, r1
 8009b3c:	4620      	mov	r0, r4
 8009b3e:	4629      	mov	r1, r5
 8009b40:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009b44:	f7f6 fbc0 	bl	80002c8 <__aeabi_dsub>
 8009b48:	f806 4b01 	strb.w	r4, [r6], #1
 8009b4c:	9d07      	ldr	r5, [sp, #28]
 8009b4e:	eba6 040a 	sub.w	r4, r6, sl
 8009b52:	42a5      	cmp	r5, r4
 8009b54:	4602      	mov	r2, r0
 8009b56:	460b      	mov	r3, r1
 8009b58:	f040 8117 	bne.w	8009d8a <_dtoa_r+0x6e2>
 8009b5c:	f7f6 fbb6 	bl	80002cc <__adddf3>
 8009b60:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009b64:	4604      	mov	r4, r0
 8009b66:	460d      	mov	r5, r1
 8009b68:	f7f6 fff6 	bl	8000b58 <__aeabi_dcmpgt>
 8009b6c:	2800      	cmp	r0, #0
 8009b6e:	f040 80f9 	bne.w	8009d64 <_dtoa_r+0x6bc>
 8009b72:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009b76:	4620      	mov	r0, r4
 8009b78:	4629      	mov	r1, r5
 8009b7a:	f7f6 ffc5 	bl	8000b08 <__aeabi_dcmpeq>
 8009b7e:	b118      	cbz	r0, 8009b88 <_dtoa_r+0x4e0>
 8009b80:	f018 0f01 	tst.w	r8, #1
 8009b84:	f040 80ee 	bne.w	8009d64 <_dtoa_r+0x6bc>
 8009b88:	4649      	mov	r1, r9
 8009b8a:	4658      	mov	r0, fp
 8009b8c:	f000 fc90 	bl	800a4b0 <_Bfree>
 8009b90:	2300      	movs	r3, #0
 8009b92:	7033      	strb	r3, [r6, #0]
 8009b94:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009b96:	3701      	adds	r7, #1
 8009b98:	601f      	str	r7, [r3, #0]
 8009b9a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	f000 831d 	beq.w	800a1dc <_dtoa_r+0xb34>
 8009ba2:	601e      	str	r6, [r3, #0]
 8009ba4:	e31a      	b.n	800a1dc <_dtoa_r+0xb34>
 8009ba6:	07e2      	lsls	r2, r4, #31
 8009ba8:	d505      	bpl.n	8009bb6 <_dtoa_r+0x50e>
 8009baa:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009bae:	f7f6 fd43 	bl	8000638 <__aeabi_dmul>
 8009bb2:	3601      	adds	r6, #1
 8009bb4:	2301      	movs	r3, #1
 8009bb6:	1064      	asrs	r4, r4, #1
 8009bb8:	3508      	adds	r5, #8
 8009bba:	e73f      	b.n	8009a3c <_dtoa_r+0x394>
 8009bbc:	2602      	movs	r6, #2
 8009bbe:	e742      	b.n	8009a46 <_dtoa_r+0x39e>
 8009bc0:	9c07      	ldr	r4, [sp, #28]
 8009bc2:	9704      	str	r7, [sp, #16]
 8009bc4:	e761      	b.n	8009a8a <_dtoa_r+0x3e2>
 8009bc6:	4b27      	ldr	r3, [pc, #156]	@ (8009c64 <_dtoa_r+0x5bc>)
 8009bc8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009bca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009bce:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009bd2:	4454      	add	r4, sl
 8009bd4:	2900      	cmp	r1, #0
 8009bd6:	d053      	beq.n	8009c80 <_dtoa_r+0x5d8>
 8009bd8:	4928      	ldr	r1, [pc, #160]	@ (8009c7c <_dtoa_r+0x5d4>)
 8009bda:	2000      	movs	r0, #0
 8009bdc:	f7f6 fe56 	bl	800088c <__aeabi_ddiv>
 8009be0:	4633      	mov	r3, r6
 8009be2:	462a      	mov	r2, r5
 8009be4:	f7f6 fb70 	bl	80002c8 <__aeabi_dsub>
 8009be8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009bec:	4656      	mov	r6, sl
 8009bee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009bf2:	f7f6 ffd1 	bl	8000b98 <__aeabi_d2iz>
 8009bf6:	4605      	mov	r5, r0
 8009bf8:	f7f6 fcb4 	bl	8000564 <__aeabi_i2d>
 8009bfc:	4602      	mov	r2, r0
 8009bfe:	460b      	mov	r3, r1
 8009c00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c04:	f7f6 fb60 	bl	80002c8 <__aeabi_dsub>
 8009c08:	3530      	adds	r5, #48	@ 0x30
 8009c0a:	4602      	mov	r2, r0
 8009c0c:	460b      	mov	r3, r1
 8009c0e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009c12:	f806 5b01 	strb.w	r5, [r6], #1
 8009c16:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009c1a:	f7f6 ff7f 	bl	8000b1c <__aeabi_dcmplt>
 8009c1e:	2800      	cmp	r0, #0
 8009c20:	d171      	bne.n	8009d06 <_dtoa_r+0x65e>
 8009c22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009c26:	4911      	ldr	r1, [pc, #68]	@ (8009c6c <_dtoa_r+0x5c4>)
 8009c28:	2000      	movs	r0, #0
 8009c2a:	f7f6 fb4d 	bl	80002c8 <__aeabi_dsub>
 8009c2e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009c32:	f7f6 ff73 	bl	8000b1c <__aeabi_dcmplt>
 8009c36:	2800      	cmp	r0, #0
 8009c38:	f040 8095 	bne.w	8009d66 <_dtoa_r+0x6be>
 8009c3c:	42a6      	cmp	r6, r4
 8009c3e:	f43f af50 	beq.w	8009ae2 <_dtoa_r+0x43a>
 8009c42:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009c46:	4b0a      	ldr	r3, [pc, #40]	@ (8009c70 <_dtoa_r+0x5c8>)
 8009c48:	2200      	movs	r2, #0
 8009c4a:	f7f6 fcf5 	bl	8000638 <__aeabi_dmul>
 8009c4e:	4b08      	ldr	r3, [pc, #32]	@ (8009c70 <_dtoa_r+0x5c8>)
 8009c50:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009c54:	2200      	movs	r2, #0
 8009c56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c5a:	f7f6 fced 	bl	8000638 <__aeabi_dmul>
 8009c5e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009c62:	e7c4      	b.n	8009bee <_dtoa_r+0x546>
 8009c64:	0800b428 	.word	0x0800b428
 8009c68:	0800b400 	.word	0x0800b400
 8009c6c:	3ff00000 	.word	0x3ff00000
 8009c70:	40240000 	.word	0x40240000
 8009c74:	401c0000 	.word	0x401c0000
 8009c78:	40140000 	.word	0x40140000
 8009c7c:	3fe00000 	.word	0x3fe00000
 8009c80:	4631      	mov	r1, r6
 8009c82:	4628      	mov	r0, r5
 8009c84:	f7f6 fcd8 	bl	8000638 <__aeabi_dmul>
 8009c88:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009c8c:	9415      	str	r4, [sp, #84]	@ 0x54
 8009c8e:	4656      	mov	r6, sl
 8009c90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c94:	f7f6 ff80 	bl	8000b98 <__aeabi_d2iz>
 8009c98:	4605      	mov	r5, r0
 8009c9a:	f7f6 fc63 	bl	8000564 <__aeabi_i2d>
 8009c9e:	4602      	mov	r2, r0
 8009ca0:	460b      	mov	r3, r1
 8009ca2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ca6:	f7f6 fb0f 	bl	80002c8 <__aeabi_dsub>
 8009caa:	3530      	adds	r5, #48	@ 0x30
 8009cac:	f806 5b01 	strb.w	r5, [r6], #1
 8009cb0:	4602      	mov	r2, r0
 8009cb2:	460b      	mov	r3, r1
 8009cb4:	42a6      	cmp	r6, r4
 8009cb6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009cba:	f04f 0200 	mov.w	r2, #0
 8009cbe:	d124      	bne.n	8009d0a <_dtoa_r+0x662>
 8009cc0:	4bac      	ldr	r3, [pc, #688]	@ (8009f74 <_dtoa_r+0x8cc>)
 8009cc2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009cc6:	f7f6 fb01 	bl	80002cc <__adddf3>
 8009cca:	4602      	mov	r2, r0
 8009ccc:	460b      	mov	r3, r1
 8009cce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009cd2:	f7f6 ff41 	bl	8000b58 <__aeabi_dcmpgt>
 8009cd6:	2800      	cmp	r0, #0
 8009cd8:	d145      	bne.n	8009d66 <_dtoa_r+0x6be>
 8009cda:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009cde:	49a5      	ldr	r1, [pc, #660]	@ (8009f74 <_dtoa_r+0x8cc>)
 8009ce0:	2000      	movs	r0, #0
 8009ce2:	f7f6 faf1 	bl	80002c8 <__aeabi_dsub>
 8009ce6:	4602      	mov	r2, r0
 8009ce8:	460b      	mov	r3, r1
 8009cea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009cee:	f7f6 ff15 	bl	8000b1c <__aeabi_dcmplt>
 8009cf2:	2800      	cmp	r0, #0
 8009cf4:	f43f aef5 	beq.w	8009ae2 <_dtoa_r+0x43a>
 8009cf8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8009cfa:	1e73      	subs	r3, r6, #1
 8009cfc:	9315      	str	r3, [sp, #84]	@ 0x54
 8009cfe:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009d02:	2b30      	cmp	r3, #48	@ 0x30
 8009d04:	d0f8      	beq.n	8009cf8 <_dtoa_r+0x650>
 8009d06:	9f04      	ldr	r7, [sp, #16]
 8009d08:	e73e      	b.n	8009b88 <_dtoa_r+0x4e0>
 8009d0a:	4b9b      	ldr	r3, [pc, #620]	@ (8009f78 <_dtoa_r+0x8d0>)
 8009d0c:	f7f6 fc94 	bl	8000638 <__aeabi_dmul>
 8009d10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009d14:	e7bc      	b.n	8009c90 <_dtoa_r+0x5e8>
 8009d16:	d10c      	bne.n	8009d32 <_dtoa_r+0x68a>
 8009d18:	4b98      	ldr	r3, [pc, #608]	@ (8009f7c <_dtoa_r+0x8d4>)
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009d20:	f7f6 fc8a 	bl	8000638 <__aeabi_dmul>
 8009d24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009d28:	f7f6 ff0c 	bl	8000b44 <__aeabi_dcmpge>
 8009d2c:	2800      	cmp	r0, #0
 8009d2e:	f000 8157 	beq.w	8009fe0 <_dtoa_r+0x938>
 8009d32:	2400      	movs	r4, #0
 8009d34:	4625      	mov	r5, r4
 8009d36:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009d38:	43db      	mvns	r3, r3
 8009d3a:	9304      	str	r3, [sp, #16]
 8009d3c:	4656      	mov	r6, sl
 8009d3e:	2700      	movs	r7, #0
 8009d40:	4621      	mov	r1, r4
 8009d42:	4658      	mov	r0, fp
 8009d44:	f000 fbb4 	bl	800a4b0 <_Bfree>
 8009d48:	2d00      	cmp	r5, #0
 8009d4a:	d0dc      	beq.n	8009d06 <_dtoa_r+0x65e>
 8009d4c:	b12f      	cbz	r7, 8009d5a <_dtoa_r+0x6b2>
 8009d4e:	42af      	cmp	r7, r5
 8009d50:	d003      	beq.n	8009d5a <_dtoa_r+0x6b2>
 8009d52:	4639      	mov	r1, r7
 8009d54:	4658      	mov	r0, fp
 8009d56:	f000 fbab 	bl	800a4b0 <_Bfree>
 8009d5a:	4629      	mov	r1, r5
 8009d5c:	4658      	mov	r0, fp
 8009d5e:	f000 fba7 	bl	800a4b0 <_Bfree>
 8009d62:	e7d0      	b.n	8009d06 <_dtoa_r+0x65e>
 8009d64:	9704      	str	r7, [sp, #16]
 8009d66:	4633      	mov	r3, r6
 8009d68:	461e      	mov	r6, r3
 8009d6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009d6e:	2a39      	cmp	r2, #57	@ 0x39
 8009d70:	d107      	bne.n	8009d82 <_dtoa_r+0x6da>
 8009d72:	459a      	cmp	sl, r3
 8009d74:	d1f8      	bne.n	8009d68 <_dtoa_r+0x6c0>
 8009d76:	9a04      	ldr	r2, [sp, #16]
 8009d78:	3201      	adds	r2, #1
 8009d7a:	9204      	str	r2, [sp, #16]
 8009d7c:	2230      	movs	r2, #48	@ 0x30
 8009d7e:	f88a 2000 	strb.w	r2, [sl]
 8009d82:	781a      	ldrb	r2, [r3, #0]
 8009d84:	3201      	adds	r2, #1
 8009d86:	701a      	strb	r2, [r3, #0]
 8009d88:	e7bd      	b.n	8009d06 <_dtoa_r+0x65e>
 8009d8a:	4b7b      	ldr	r3, [pc, #492]	@ (8009f78 <_dtoa_r+0x8d0>)
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	f7f6 fc53 	bl	8000638 <__aeabi_dmul>
 8009d92:	2200      	movs	r2, #0
 8009d94:	2300      	movs	r3, #0
 8009d96:	4604      	mov	r4, r0
 8009d98:	460d      	mov	r5, r1
 8009d9a:	f7f6 feb5 	bl	8000b08 <__aeabi_dcmpeq>
 8009d9e:	2800      	cmp	r0, #0
 8009da0:	f43f aebb 	beq.w	8009b1a <_dtoa_r+0x472>
 8009da4:	e6f0      	b.n	8009b88 <_dtoa_r+0x4e0>
 8009da6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009da8:	2a00      	cmp	r2, #0
 8009daa:	f000 80db 	beq.w	8009f64 <_dtoa_r+0x8bc>
 8009dae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009db0:	2a01      	cmp	r2, #1
 8009db2:	f300 80bf 	bgt.w	8009f34 <_dtoa_r+0x88c>
 8009db6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009db8:	2a00      	cmp	r2, #0
 8009dba:	f000 80b7 	beq.w	8009f2c <_dtoa_r+0x884>
 8009dbe:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009dc2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009dc4:	4646      	mov	r6, r8
 8009dc6:	9a08      	ldr	r2, [sp, #32]
 8009dc8:	2101      	movs	r1, #1
 8009dca:	441a      	add	r2, r3
 8009dcc:	4658      	mov	r0, fp
 8009dce:	4498      	add	r8, r3
 8009dd0:	9208      	str	r2, [sp, #32]
 8009dd2:	f000 fc21 	bl	800a618 <__i2b>
 8009dd6:	4605      	mov	r5, r0
 8009dd8:	b15e      	cbz	r6, 8009df2 <_dtoa_r+0x74a>
 8009dda:	9b08      	ldr	r3, [sp, #32]
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	dd08      	ble.n	8009df2 <_dtoa_r+0x74a>
 8009de0:	42b3      	cmp	r3, r6
 8009de2:	9a08      	ldr	r2, [sp, #32]
 8009de4:	bfa8      	it	ge
 8009de6:	4633      	movge	r3, r6
 8009de8:	eba8 0803 	sub.w	r8, r8, r3
 8009dec:	1af6      	subs	r6, r6, r3
 8009dee:	1ad3      	subs	r3, r2, r3
 8009df0:	9308      	str	r3, [sp, #32]
 8009df2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009df4:	b1f3      	cbz	r3, 8009e34 <_dtoa_r+0x78c>
 8009df6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	f000 80b7 	beq.w	8009f6c <_dtoa_r+0x8c4>
 8009dfe:	b18c      	cbz	r4, 8009e24 <_dtoa_r+0x77c>
 8009e00:	4629      	mov	r1, r5
 8009e02:	4622      	mov	r2, r4
 8009e04:	4658      	mov	r0, fp
 8009e06:	f000 fcc7 	bl	800a798 <__pow5mult>
 8009e0a:	464a      	mov	r2, r9
 8009e0c:	4601      	mov	r1, r0
 8009e0e:	4605      	mov	r5, r0
 8009e10:	4658      	mov	r0, fp
 8009e12:	f000 fc17 	bl	800a644 <__multiply>
 8009e16:	4649      	mov	r1, r9
 8009e18:	9004      	str	r0, [sp, #16]
 8009e1a:	4658      	mov	r0, fp
 8009e1c:	f000 fb48 	bl	800a4b0 <_Bfree>
 8009e20:	9b04      	ldr	r3, [sp, #16]
 8009e22:	4699      	mov	r9, r3
 8009e24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e26:	1b1a      	subs	r2, r3, r4
 8009e28:	d004      	beq.n	8009e34 <_dtoa_r+0x78c>
 8009e2a:	4649      	mov	r1, r9
 8009e2c:	4658      	mov	r0, fp
 8009e2e:	f000 fcb3 	bl	800a798 <__pow5mult>
 8009e32:	4681      	mov	r9, r0
 8009e34:	2101      	movs	r1, #1
 8009e36:	4658      	mov	r0, fp
 8009e38:	f000 fbee 	bl	800a618 <__i2b>
 8009e3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e3e:	4604      	mov	r4, r0
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	f000 81cf 	beq.w	800a1e4 <_dtoa_r+0xb3c>
 8009e46:	461a      	mov	r2, r3
 8009e48:	4601      	mov	r1, r0
 8009e4a:	4658      	mov	r0, fp
 8009e4c:	f000 fca4 	bl	800a798 <__pow5mult>
 8009e50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e52:	2b01      	cmp	r3, #1
 8009e54:	4604      	mov	r4, r0
 8009e56:	f300 8095 	bgt.w	8009f84 <_dtoa_r+0x8dc>
 8009e5a:	9b02      	ldr	r3, [sp, #8]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	f040 8087 	bne.w	8009f70 <_dtoa_r+0x8c8>
 8009e62:	9b03      	ldr	r3, [sp, #12]
 8009e64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	f040 8089 	bne.w	8009f80 <_dtoa_r+0x8d8>
 8009e6e:	9b03      	ldr	r3, [sp, #12]
 8009e70:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009e74:	0d1b      	lsrs	r3, r3, #20
 8009e76:	051b      	lsls	r3, r3, #20
 8009e78:	b12b      	cbz	r3, 8009e86 <_dtoa_r+0x7de>
 8009e7a:	9b08      	ldr	r3, [sp, #32]
 8009e7c:	3301      	adds	r3, #1
 8009e7e:	9308      	str	r3, [sp, #32]
 8009e80:	f108 0801 	add.w	r8, r8, #1
 8009e84:	2301      	movs	r3, #1
 8009e86:	930a      	str	r3, [sp, #40]	@ 0x28
 8009e88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	f000 81b0 	beq.w	800a1f0 <_dtoa_r+0xb48>
 8009e90:	6923      	ldr	r3, [r4, #16]
 8009e92:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009e96:	6918      	ldr	r0, [r3, #16]
 8009e98:	f000 fb72 	bl	800a580 <__hi0bits>
 8009e9c:	f1c0 0020 	rsb	r0, r0, #32
 8009ea0:	9b08      	ldr	r3, [sp, #32]
 8009ea2:	4418      	add	r0, r3
 8009ea4:	f010 001f 	ands.w	r0, r0, #31
 8009ea8:	d077      	beq.n	8009f9a <_dtoa_r+0x8f2>
 8009eaa:	f1c0 0320 	rsb	r3, r0, #32
 8009eae:	2b04      	cmp	r3, #4
 8009eb0:	dd6b      	ble.n	8009f8a <_dtoa_r+0x8e2>
 8009eb2:	9b08      	ldr	r3, [sp, #32]
 8009eb4:	f1c0 001c 	rsb	r0, r0, #28
 8009eb8:	4403      	add	r3, r0
 8009eba:	4480      	add	r8, r0
 8009ebc:	4406      	add	r6, r0
 8009ebe:	9308      	str	r3, [sp, #32]
 8009ec0:	f1b8 0f00 	cmp.w	r8, #0
 8009ec4:	dd05      	ble.n	8009ed2 <_dtoa_r+0x82a>
 8009ec6:	4649      	mov	r1, r9
 8009ec8:	4642      	mov	r2, r8
 8009eca:	4658      	mov	r0, fp
 8009ecc:	f000 fcbe 	bl	800a84c <__lshift>
 8009ed0:	4681      	mov	r9, r0
 8009ed2:	9b08      	ldr	r3, [sp, #32]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	dd05      	ble.n	8009ee4 <_dtoa_r+0x83c>
 8009ed8:	4621      	mov	r1, r4
 8009eda:	461a      	mov	r2, r3
 8009edc:	4658      	mov	r0, fp
 8009ede:	f000 fcb5 	bl	800a84c <__lshift>
 8009ee2:	4604      	mov	r4, r0
 8009ee4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d059      	beq.n	8009f9e <_dtoa_r+0x8f6>
 8009eea:	4621      	mov	r1, r4
 8009eec:	4648      	mov	r0, r9
 8009eee:	f000 fd19 	bl	800a924 <__mcmp>
 8009ef2:	2800      	cmp	r0, #0
 8009ef4:	da53      	bge.n	8009f9e <_dtoa_r+0x8f6>
 8009ef6:	1e7b      	subs	r3, r7, #1
 8009ef8:	9304      	str	r3, [sp, #16]
 8009efa:	4649      	mov	r1, r9
 8009efc:	2300      	movs	r3, #0
 8009efe:	220a      	movs	r2, #10
 8009f00:	4658      	mov	r0, fp
 8009f02:	f000 faf7 	bl	800a4f4 <__multadd>
 8009f06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009f08:	4681      	mov	r9, r0
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	f000 8172 	beq.w	800a1f4 <_dtoa_r+0xb4c>
 8009f10:	2300      	movs	r3, #0
 8009f12:	4629      	mov	r1, r5
 8009f14:	220a      	movs	r2, #10
 8009f16:	4658      	mov	r0, fp
 8009f18:	f000 faec 	bl	800a4f4 <__multadd>
 8009f1c:	9b00      	ldr	r3, [sp, #0]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	4605      	mov	r5, r0
 8009f22:	dc67      	bgt.n	8009ff4 <_dtoa_r+0x94c>
 8009f24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f26:	2b02      	cmp	r3, #2
 8009f28:	dc41      	bgt.n	8009fae <_dtoa_r+0x906>
 8009f2a:	e063      	b.n	8009ff4 <_dtoa_r+0x94c>
 8009f2c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009f2e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009f32:	e746      	b.n	8009dc2 <_dtoa_r+0x71a>
 8009f34:	9b07      	ldr	r3, [sp, #28]
 8009f36:	1e5c      	subs	r4, r3, #1
 8009f38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f3a:	42a3      	cmp	r3, r4
 8009f3c:	bfbf      	itttt	lt
 8009f3e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009f40:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8009f42:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009f44:	1ae3      	sublt	r3, r4, r3
 8009f46:	bfb4      	ite	lt
 8009f48:	18d2      	addlt	r2, r2, r3
 8009f4a:	1b1c      	subge	r4, r3, r4
 8009f4c:	9b07      	ldr	r3, [sp, #28]
 8009f4e:	bfbc      	itt	lt
 8009f50:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8009f52:	2400      	movlt	r4, #0
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	bfb5      	itete	lt
 8009f58:	eba8 0603 	sublt.w	r6, r8, r3
 8009f5c:	9b07      	ldrge	r3, [sp, #28]
 8009f5e:	2300      	movlt	r3, #0
 8009f60:	4646      	movge	r6, r8
 8009f62:	e730      	b.n	8009dc6 <_dtoa_r+0x71e>
 8009f64:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009f66:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009f68:	4646      	mov	r6, r8
 8009f6a:	e735      	b.n	8009dd8 <_dtoa_r+0x730>
 8009f6c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009f6e:	e75c      	b.n	8009e2a <_dtoa_r+0x782>
 8009f70:	2300      	movs	r3, #0
 8009f72:	e788      	b.n	8009e86 <_dtoa_r+0x7de>
 8009f74:	3fe00000 	.word	0x3fe00000
 8009f78:	40240000 	.word	0x40240000
 8009f7c:	40140000 	.word	0x40140000
 8009f80:	9b02      	ldr	r3, [sp, #8]
 8009f82:	e780      	b.n	8009e86 <_dtoa_r+0x7de>
 8009f84:	2300      	movs	r3, #0
 8009f86:	930a      	str	r3, [sp, #40]	@ 0x28
 8009f88:	e782      	b.n	8009e90 <_dtoa_r+0x7e8>
 8009f8a:	d099      	beq.n	8009ec0 <_dtoa_r+0x818>
 8009f8c:	9a08      	ldr	r2, [sp, #32]
 8009f8e:	331c      	adds	r3, #28
 8009f90:	441a      	add	r2, r3
 8009f92:	4498      	add	r8, r3
 8009f94:	441e      	add	r6, r3
 8009f96:	9208      	str	r2, [sp, #32]
 8009f98:	e792      	b.n	8009ec0 <_dtoa_r+0x818>
 8009f9a:	4603      	mov	r3, r0
 8009f9c:	e7f6      	b.n	8009f8c <_dtoa_r+0x8e4>
 8009f9e:	9b07      	ldr	r3, [sp, #28]
 8009fa0:	9704      	str	r7, [sp, #16]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	dc20      	bgt.n	8009fe8 <_dtoa_r+0x940>
 8009fa6:	9300      	str	r3, [sp, #0]
 8009fa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009faa:	2b02      	cmp	r3, #2
 8009fac:	dd1e      	ble.n	8009fec <_dtoa_r+0x944>
 8009fae:	9b00      	ldr	r3, [sp, #0]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	f47f aec0 	bne.w	8009d36 <_dtoa_r+0x68e>
 8009fb6:	4621      	mov	r1, r4
 8009fb8:	2205      	movs	r2, #5
 8009fba:	4658      	mov	r0, fp
 8009fbc:	f000 fa9a 	bl	800a4f4 <__multadd>
 8009fc0:	4601      	mov	r1, r0
 8009fc2:	4604      	mov	r4, r0
 8009fc4:	4648      	mov	r0, r9
 8009fc6:	f000 fcad 	bl	800a924 <__mcmp>
 8009fca:	2800      	cmp	r0, #0
 8009fcc:	f77f aeb3 	ble.w	8009d36 <_dtoa_r+0x68e>
 8009fd0:	4656      	mov	r6, sl
 8009fd2:	2331      	movs	r3, #49	@ 0x31
 8009fd4:	f806 3b01 	strb.w	r3, [r6], #1
 8009fd8:	9b04      	ldr	r3, [sp, #16]
 8009fda:	3301      	adds	r3, #1
 8009fdc:	9304      	str	r3, [sp, #16]
 8009fde:	e6ae      	b.n	8009d3e <_dtoa_r+0x696>
 8009fe0:	9c07      	ldr	r4, [sp, #28]
 8009fe2:	9704      	str	r7, [sp, #16]
 8009fe4:	4625      	mov	r5, r4
 8009fe6:	e7f3      	b.n	8009fd0 <_dtoa_r+0x928>
 8009fe8:	9b07      	ldr	r3, [sp, #28]
 8009fea:	9300      	str	r3, [sp, #0]
 8009fec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	f000 8104 	beq.w	800a1fc <_dtoa_r+0xb54>
 8009ff4:	2e00      	cmp	r6, #0
 8009ff6:	dd05      	ble.n	800a004 <_dtoa_r+0x95c>
 8009ff8:	4629      	mov	r1, r5
 8009ffa:	4632      	mov	r2, r6
 8009ffc:	4658      	mov	r0, fp
 8009ffe:	f000 fc25 	bl	800a84c <__lshift>
 800a002:	4605      	mov	r5, r0
 800a004:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a006:	2b00      	cmp	r3, #0
 800a008:	d05a      	beq.n	800a0c0 <_dtoa_r+0xa18>
 800a00a:	6869      	ldr	r1, [r5, #4]
 800a00c:	4658      	mov	r0, fp
 800a00e:	f000 fa0f 	bl	800a430 <_Balloc>
 800a012:	4606      	mov	r6, r0
 800a014:	b928      	cbnz	r0, 800a022 <_dtoa_r+0x97a>
 800a016:	4b84      	ldr	r3, [pc, #528]	@ (800a228 <_dtoa_r+0xb80>)
 800a018:	4602      	mov	r2, r0
 800a01a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a01e:	f7ff bb5a 	b.w	80096d6 <_dtoa_r+0x2e>
 800a022:	692a      	ldr	r2, [r5, #16]
 800a024:	3202      	adds	r2, #2
 800a026:	0092      	lsls	r2, r2, #2
 800a028:	f105 010c 	add.w	r1, r5, #12
 800a02c:	300c      	adds	r0, #12
 800a02e:	f7ff faa2 	bl	8009576 <memcpy>
 800a032:	2201      	movs	r2, #1
 800a034:	4631      	mov	r1, r6
 800a036:	4658      	mov	r0, fp
 800a038:	f000 fc08 	bl	800a84c <__lshift>
 800a03c:	f10a 0301 	add.w	r3, sl, #1
 800a040:	9307      	str	r3, [sp, #28]
 800a042:	9b00      	ldr	r3, [sp, #0]
 800a044:	4453      	add	r3, sl
 800a046:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a048:	9b02      	ldr	r3, [sp, #8]
 800a04a:	f003 0301 	and.w	r3, r3, #1
 800a04e:	462f      	mov	r7, r5
 800a050:	930a      	str	r3, [sp, #40]	@ 0x28
 800a052:	4605      	mov	r5, r0
 800a054:	9b07      	ldr	r3, [sp, #28]
 800a056:	4621      	mov	r1, r4
 800a058:	3b01      	subs	r3, #1
 800a05a:	4648      	mov	r0, r9
 800a05c:	9300      	str	r3, [sp, #0]
 800a05e:	f7ff fa98 	bl	8009592 <quorem>
 800a062:	4639      	mov	r1, r7
 800a064:	9002      	str	r0, [sp, #8]
 800a066:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a06a:	4648      	mov	r0, r9
 800a06c:	f000 fc5a 	bl	800a924 <__mcmp>
 800a070:	462a      	mov	r2, r5
 800a072:	9008      	str	r0, [sp, #32]
 800a074:	4621      	mov	r1, r4
 800a076:	4658      	mov	r0, fp
 800a078:	f000 fc70 	bl	800a95c <__mdiff>
 800a07c:	68c2      	ldr	r2, [r0, #12]
 800a07e:	4606      	mov	r6, r0
 800a080:	bb02      	cbnz	r2, 800a0c4 <_dtoa_r+0xa1c>
 800a082:	4601      	mov	r1, r0
 800a084:	4648      	mov	r0, r9
 800a086:	f000 fc4d 	bl	800a924 <__mcmp>
 800a08a:	4602      	mov	r2, r0
 800a08c:	4631      	mov	r1, r6
 800a08e:	4658      	mov	r0, fp
 800a090:	920e      	str	r2, [sp, #56]	@ 0x38
 800a092:	f000 fa0d 	bl	800a4b0 <_Bfree>
 800a096:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a098:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a09a:	9e07      	ldr	r6, [sp, #28]
 800a09c:	ea43 0102 	orr.w	r1, r3, r2
 800a0a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a0a2:	4319      	orrs	r1, r3
 800a0a4:	d110      	bne.n	800a0c8 <_dtoa_r+0xa20>
 800a0a6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a0aa:	d029      	beq.n	800a100 <_dtoa_r+0xa58>
 800a0ac:	9b08      	ldr	r3, [sp, #32]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	dd02      	ble.n	800a0b8 <_dtoa_r+0xa10>
 800a0b2:	9b02      	ldr	r3, [sp, #8]
 800a0b4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a0b8:	9b00      	ldr	r3, [sp, #0]
 800a0ba:	f883 8000 	strb.w	r8, [r3]
 800a0be:	e63f      	b.n	8009d40 <_dtoa_r+0x698>
 800a0c0:	4628      	mov	r0, r5
 800a0c2:	e7bb      	b.n	800a03c <_dtoa_r+0x994>
 800a0c4:	2201      	movs	r2, #1
 800a0c6:	e7e1      	b.n	800a08c <_dtoa_r+0x9e4>
 800a0c8:	9b08      	ldr	r3, [sp, #32]
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	db04      	blt.n	800a0d8 <_dtoa_r+0xa30>
 800a0ce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a0d0:	430b      	orrs	r3, r1
 800a0d2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a0d4:	430b      	orrs	r3, r1
 800a0d6:	d120      	bne.n	800a11a <_dtoa_r+0xa72>
 800a0d8:	2a00      	cmp	r2, #0
 800a0da:	dded      	ble.n	800a0b8 <_dtoa_r+0xa10>
 800a0dc:	4649      	mov	r1, r9
 800a0de:	2201      	movs	r2, #1
 800a0e0:	4658      	mov	r0, fp
 800a0e2:	f000 fbb3 	bl	800a84c <__lshift>
 800a0e6:	4621      	mov	r1, r4
 800a0e8:	4681      	mov	r9, r0
 800a0ea:	f000 fc1b 	bl	800a924 <__mcmp>
 800a0ee:	2800      	cmp	r0, #0
 800a0f0:	dc03      	bgt.n	800a0fa <_dtoa_r+0xa52>
 800a0f2:	d1e1      	bne.n	800a0b8 <_dtoa_r+0xa10>
 800a0f4:	f018 0f01 	tst.w	r8, #1
 800a0f8:	d0de      	beq.n	800a0b8 <_dtoa_r+0xa10>
 800a0fa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a0fe:	d1d8      	bne.n	800a0b2 <_dtoa_r+0xa0a>
 800a100:	9a00      	ldr	r2, [sp, #0]
 800a102:	2339      	movs	r3, #57	@ 0x39
 800a104:	7013      	strb	r3, [r2, #0]
 800a106:	4633      	mov	r3, r6
 800a108:	461e      	mov	r6, r3
 800a10a:	3b01      	subs	r3, #1
 800a10c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a110:	2a39      	cmp	r2, #57	@ 0x39
 800a112:	d052      	beq.n	800a1ba <_dtoa_r+0xb12>
 800a114:	3201      	adds	r2, #1
 800a116:	701a      	strb	r2, [r3, #0]
 800a118:	e612      	b.n	8009d40 <_dtoa_r+0x698>
 800a11a:	2a00      	cmp	r2, #0
 800a11c:	dd07      	ble.n	800a12e <_dtoa_r+0xa86>
 800a11e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a122:	d0ed      	beq.n	800a100 <_dtoa_r+0xa58>
 800a124:	9a00      	ldr	r2, [sp, #0]
 800a126:	f108 0301 	add.w	r3, r8, #1
 800a12a:	7013      	strb	r3, [r2, #0]
 800a12c:	e608      	b.n	8009d40 <_dtoa_r+0x698>
 800a12e:	9b07      	ldr	r3, [sp, #28]
 800a130:	9a07      	ldr	r2, [sp, #28]
 800a132:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a136:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a138:	4293      	cmp	r3, r2
 800a13a:	d028      	beq.n	800a18e <_dtoa_r+0xae6>
 800a13c:	4649      	mov	r1, r9
 800a13e:	2300      	movs	r3, #0
 800a140:	220a      	movs	r2, #10
 800a142:	4658      	mov	r0, fp
 800a144:	f000 f9d6 	bl	800a4f4 <__multadd>
 800a148:	42af      	cmp	r7, r5
 800a14a:	4681      	mov	r9, r0
 800a14c:	f04f 0300 	mov.w	r3, #0
 800a150:	f04f 020a 	mov.w	r2, #10
 800a154:	4639      	mov	r1, r7
 800a156:	4658      	mov	r0, fp
 800a158:	d107      	bne.n	800a16a <_dtoa_r+0xac2>
 800a15a:	f000 f9cb 	bl	800a4f4 <__multadd>
 800a15e:	4607      	mov	r7, r0
 800a160:	4605      	mov	r5, r0
 800a162:	9b07      	ldr	r3, [sp, #28]
 800a164:	3301      	adds	r3, #1
 800a166:	9307      	str	r3, [sp, #28]
 800a168:	e774      	b.n	800a054 <_dtoa_r+0x9ac>
 800a16a:	f000 f9c3 	bl	800a4f4 <__multadd>
 800a16e:	4629      	mov	r1, r5
 800a170:	4607      	mov	r7, r0
 800a172:	2300      	movs	r3, #0
 800a174:	220a      	movs	r2, #10
 800a176:	4658      	mov	r0, fp
 800a178:	f000 f9bc 	bl	800a4f4 <__multadd>
 800a17c:	4605      	mov	r5, r0
 800a17e:	e7f0      	b.n	800a162 <_dtoa_r+0xaba>
 800a180:	9b00      	ldr	r3, [sp, #0]
 800a182:	2b00      	cmp	r3, #0
 800a184:	bfcc      	ite	gt
 800a186:	461e      	movgt	r6, r3
 800a188:	2601      	movle	r6, #1
 800a18a:	4456      	add	r6, sl
 800a18c:	2700      	movs	r7, #0
 800a18e:	4649      	mov	r1, r9
 800a190:	2201      	movs	r2, #1
 800a192:	4658      	mov	r0, fp
 800a194:	f000 fb5a 	bl	800a84c <__lshift>
 800a198:	4621      	mov	r1, r4
 800a19a:	4681      	mov	r9, r0
 800a19c:	f000 fbc2 	bl	800a924 <__mcmp>
 800a1a0:	2800      	cmp	r0, #0
 800a1a2:	dcb0      	bgt.n	800a106 <_dtoa_r+0xa5e>
 800a1a4:	d102      	bne.n	800a1ac <_dtoa_r+0xb04>
 800a1a6:	f018 0f01 	tst.w	r8, #1
 800a1aa:	d1ac      	bne.n	800a106 <_dtoa_r+0xa5e>
 800a1ac:	4633      	mov	r3, r6
 800a1ae:	461e      	mov	r6, r3
 800a1b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a1b4:	2a30      	cmp	r2, #48	@ 0x30
 800a1b6:	d0fa      	beq.n	800a1ae <_dtoa_r+0xb06>
 800a1b8:	e5c2      	b.n	8009d40 <_dtoa_r+0x698>
 800a1ba:	459a      	cmp	sl, r3
 800a1bc:	d1a4      	bne.n	800a108 <_dtoa_r+0xa60>
 800a1be:	9b04      	ldr	r3, [sp, #16]
 800a1c0:	3301      	adds	r3, #1
 800a1c2:	9304      	str	r3, [sp, #16]
 800a1c4:	2331      	movs	r3, #49	@ 0x31
 800a1c6:	f88a 3000 	strb.w	r3, [sl]
 800a1ca:	e5b9      	b.n	8009d40 <_dtoa_r+0x698>
 800a1cc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a1ce:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a22c <_dtoa_r+0xb84>
 800a1d2:	b11b      	cbz	r3, 800a1dc <_dtoa_r+0xb34>
 800a1d4:	f10a 0308 	add.w	r3, sl, #8
 800a1d8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a1da:	6013      	str	r3, [r2, #0]
 800a1dc:	4650      	mov	r0, sl
 800a1de:	b019      	add	sp, #100	@ 0x64
 800a1e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1e6:	2b01      	cmp	r3, #1
 800a1e8:	f77f ae37 	ble.w	8009e5a <_dtoa_r+0x7b2>
 800a1ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a1ee:	930a      	str	r3, [sp, #40]	@ 0x28
 800a1f0:	2001      	movs	r0, #1
 800a1f2:	e655      	b.n	8009ea0 <_dtoa_r+0x7f8>
 800a1f4:	9b00      	ldr	r3, [sp, #0]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	f77f aed6 	ble.w	8009fa8 <_dtoa_r+0x900>
 800a1fc:	4656      	mov	r6, sl
 800a1fe:	4621      	mov	r1, r4
 800a200:	4648      	mov	r0, r9
 800a202:	f7ff f9c6 	bl	8009592 <quorem>
 800a206:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a20a:	f806 8b01 	strb.w	r8, [r6], #1
 800a20e:	9b00      	ldr	r3, [sp, #0]
 800a210:	eba6 020a 	sub.w	r2, r6, sl
 800a214:	4293      	cmp	r3, r2
 800a216:	ddb3      	ble.n	800a180 <_dtoa_r+0xad8>
 800a218:	4649      	mov	r1, r9
 800a21a:	2300      	movs	r3, #0
 800a21c:	220a      	movs	r2, #10
 800a21e:	4658      	mov	r0, fp
 800a220:	f000 f968 	bl	800a4f4 <__multadd>
 800a224:	4681      	mov	r9, r0
 800a226:	e7ea      	b.n	800a1fe <_dtoa_r+0xb56>
 800a228:	0800b388 	.word	0x0800b388
 800a22c:	0800b30c 	.word	0x0800b30c

0800a230 <_free_r>:
 800a230:	b538      	push	{r3, r4, r5, lr}
 800a232:	4605      	mov	r5, r0
 800a234:	2900      	cmp	r1, #0
 800a236:	d041      	beq.n	800a2bc <_free_r+0x8c>
 800a238:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a23c:	1f0c      	subs	r4, r1, #4
 800a23e:	2b00      	cmp	r3, #0
 800a240:	bfb8      	it	lt
 800a242:	18e4      	addlt	r4, r4, r3
 800a244:	f000 f8e8 	bl	800a418 <__malloc_lock>
 800a248:	4a1d      	ldr	r2, [pc, #116]	@ (800a2c0 <_free_r+0x90>)
 800a24a:	6813      	ldr	r3, [r2, #0]
 800a24c:	b933      	cbnz	r3, 800a25c <_free_r+0x2c>
 800a24e:	6063      	str	r3, [r4, #4]
 800a250:	6014      	str	r4, [r2, #0]
 800a252:	4628      	mov	r0, r5
 800a254:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a258:	f000 b8e4 	b.w	800a424 <__malloc_unlock>
 800a25c:	42a3      	cmp	r3, r4
 800a25e:	d908      	bls.n	800a272 <_free_r+0x42>
 800a260:	6820      	ldr	r0, [r4, #0]
 800a262:	1821      	adds	r1, r4, r0
 800a264:	428b      	cmp	r3, r1
 800a266:	bf01      	itttt	eq
 800a268:	6819      	ldreq	r1, [r3, #0]
 800a26a:	685b      	ldreq	r3, [r3, #4]
 800a26c:	1809      	addeq	r1, r1, r0
 800a26e:	6021      	streq	r1, [r4, #0]
 800a270:	e7ed      	b.n	800a24e <_free_r+0x1e>
 800a272:	461a      	mov	r2, r3
 800a274:	685b      	ldr	r3, [r3, #4]
 800a276:	b10b      	cbz	r3, 800a27c <_free_r+0x4c>
 800a278:	42a3      	cmp	r3, r4
 800a27a:	d9fa      	bls.n	800a272 <_free_r+0x42>
 800a27c:	6811      	ldr	r1, [r2, #0]
 800a27e:	1850      	adds	r0, r2, r1
 800a280:	42a0      	cmp	r0, r4
 800a282:	d10b      	bne.n	800a29c <_free_r+0x6c>
 800a284:	6820      	ldr	r0, [r4, #0]
 800a286:	4401      	add	r1, r0
 800a288:	1850      	adds	r0, r2, r1
 800a28a:	4283      	cmp	r3, r0
 800a28c:	6011      	str	r1, [r2, #0]
 800a28e:	d1e0      	bne.n	800a252 <_free_r+0x22>
 800a290:	6818      	ldr	r0, [r3, #0]
 800a292:	685b      	ldr	r3, [r3, #4]
 800a294:	6053      	str	r3, [r2, #4]
 800a296:	4408      	add	r0, r1
 800a298:	6010      	str	r0, [r2, #0]
 800a29a:	e7da      	b.n	800a252 <_free_r+0x22>
 800a29c:	d902      	bls.n	800a2a4 <_free_r+0x74>
 800a29e:	230c      	movs	r3, #12
 800a2a0:	602b      	str	r3, [r5, #0]
 800a2a2:	e7d6      	b.n	800a252 <_free_r+0x22>
 800a2a4:	6820      	ldr	r0, [r4, #0]
 800a2a6:	1821      	adds	r1, r4, r0
 800a2a8:	428b      	cmp	r3, r1
 800a2aa:	bf04      	itt	eq
 800a2ac:	6819      	ldreq	r1, [r3, #0]
 800a2ae:	685b      	ldreq	r3, [r3, #4]
 800a2b0:	6063      	str	r3, [r4, #4]
 800a2b2:	bf04      	itt	eq
 800a2b4:	1809      	addeq	r1, r1, r0
 800a2b6:	6021      	streq	r1, [r4, #0]
 800a2b8:	6054      	str	r4, [r2, #4]
 800a2ba:	e7ca      	b.n	800a252 <_free_r+0x22>
 800a2bc:	bd38      	pop	{r3, r4, r5, pc}
 800a2be:	bf00      	nop
 800a2c0:	20020944 	.word	0x20020944

0800a2c4 <malloc>:
 800a2c4:	4b02      	ldr	r3, [pc, #8]	@ (800a2d0 <malloc+0xc>)
 800a2c6:	4601      	mov	r1, r0
 800a2c8:	6818      	ldr	r0, [r3, #0]
 800a2ca:	f000 b825 	b.w	800a318 <_malloc_r>
 800a2ce:	bf00      	nop
 800a2d0:	20000058 	.word	0x20000058

0800a2d4 <sbrk_aligned>:
 800a2d4:	b570      	push	{r4, r5, r6, lr}
 800a2d6:	4e0f      	ldr	r6, [pc, #60]	@ (800a314 <sbrk_aligned+0x40>)
 800a2d8:	460c      	mov	r4, r1
 800a2da:	6831      	ldr	r1, [r6, #0]
 800a2dc:	4605      	mov	r5, r0
 800a2de:	b911      	cbnz	r1, 800a2e6 <sbrk_aligned+0x12>
 800a2e0:	f000 fd58 	bl	800ad94 <_sbrk_r>
 800a2e4:	6030      	str	r0, [r6, #0]
 800a2e6:	4621      	mov	r1, r4
 800a2e8:	4628      	mov	r0, r5
 800a2ea:	f000 fd53 	bl	800ad94 <_sbrk_r>
 800a2ee:	1c43      	adds	r3, r0, #1
 800a2f0:	d103      	bne.n	800a2fa <sbrk_aligned+0x26>
 800a2f2:	f04f 34ff 	mov.w	r4, #4294967295
 800a2f6:	4620      	mov	r0, r4
 800a2f8:	bd70      	pop	{r4, r5, r6, pc}
 800a2fa:	1cc4      	adds	r4, r0, #3
 800a2fc:	f024 0403 	bic.w	r4, r4, #3
 800a300:	42a0      	cmp	r0, r4
 800a302:	d0f8      	beq.n	800a2f6 <sbrk_aligned+0x22>
 800a304:	1a21      	subs	r1, r4, r0
 800a306:	4628      	mov	r0, r5
 800a308:	f000 fd44 	bl	800ad94 <_sbrk_r>
 800a30c:	3001      	adds	r0, #1
 800a30e:	d1f2      	bne.n	800a2f6 <sbrk_aligned+0x22>
 800a310:	e7ef      	b.n	800a2f2 <sbrk_aligned+0x1e>
 800a312:	bf00      	nop
 800a314:	20020940 	.word	0x20020940

0800a318 <_malloc_r>:
 800a318:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a31c:	1ccd      	adds	r5, r1, #3
 800a31e:	f025 0503 	bic.w	r5, r5, #3
 800a322:	3508      	adds	r5, #8
 800a324:	2d0c      	cmp	r5, #12
 800a326:	bf38      	it	cc
 800a328:	250c      	movcc	r5, #12
 800a32a:	2d00      	cmp	r5, #0
 800a32c:	4606      	mov	r6, r0
 800a32e:	db01      	blt.n	800a334 <_malloc_r+0x1c>
 800a330:	42a9      	cmp	r1, r5
 800a332:	d904      	bls.n	800a33e <_malloc_r+0x26>
 800a334:	230c      	movs	r3, #12
 800a336:	6033      	str	r3, [r6, #0]
 800a338:	2000      	movs	r0, #0
 800a33a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a33e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a414 <_malloc_r+0xfc>
 800a342:	f000 f869 	bl	800a418 <__malloc_lock>
 800a346:	f8d8 3000 	ldr.w	r3, [r8]
 800a34a:	461c      	mov	r4, r3
 800a34c:	bb44      	cbnz	r4, 800a3a0 <_malloc_r+0x88>
 800a34e:	4629      	mov	r1, r5
 800a350:	4630      	mov	r0, r6
 800a352:	f7ff ffbf 	bl	800a2d4 <sbrk_aligned>
 800a356:	1c43      	adds	r3, r0, #1
 800a358:	4604      	mov	r4, r0
 800a35a:	d158      	bne.n	800a40e <_malloc_r+0xf6>
 800a35c:	f8d8 4000 	ldr.w	r4, [r8]
 800a360:	4627      	mov	r7, r4
 800a362:	2f00      	cmp	r7, #0
 800a364:	d143      	bne.n	800a3ee <_malloc_r+0xd6>
 800a366:	2c00      	cmp	r4, #0
 800a368:	d04b      	beq.n	800a402 <_malloc_r+0xea>
 800a36a:	6823      	ldr	r3, [r4, #0]
 800a36c:	4639      	mov	r1, r7
 800a36e:	4630      	mov	r0, r6
 800a370:	eb04 0903 	add.w	r9, r4, r3
 800a374:	f000 fd0e 	bl	800ad94 <_sbrk_r>
 800a378:	4581      	cmp	r9, r0
 800a37a:	d142      	bne.n	800a402 <_malloc_r+0xea>
 800a37c:	6821      	ldr	r1, [r4, #0]
 800a37e:	1a6d      	subs	r5, r5, r1
 800a380:	4629      	mov	r1, r5
 800a382:	4630      	mov	r0, r6
 800a384:	f7ff ffa6 	bl	800a2d4 <sbrk_aligned>
 800a388:	3001      	adds	r0, #1
 800a38a:	d03a      	beq.n	800a402 <_malloc_r+0xea>
 800a38c:	6823      	ldr	r3, [r4, #0]
 800a38e:	442b      	add	r3, r5
 800a390:	6023      	str	r3, [r4, #0]
 800a392:	f8d8 3000 	ldr.w	r3, [r8]
 800a396:	685a      	ldr	r2, [r3, #4]
 800a398:	bb62      	cbnz	r2, 800a3f4 <_malloc_r+0xdc>
 800a39a:	f8c8 7000 	str.w	r7, [r8]
 800a39e:	e00f      	b.n	800a3c0 <_malloc_r+0xa8>
 800a3a0:	6822      	ldr	r2, [r4, #0]
 800a3a2:	1b52      	subs	r2, r2, r5
 800a3a4:	d420      	bmi.n	800a3e8 <_malloc_r+0xd0>
 800a3a6:	2a0b      	cmp	r2, #11
 800a3a8:	d917      	bls.n	800a3da <_malloc_r+0xc2>
 800a3aa:	1961      	adds	r1, r4, r5
 800a3ac:	42a3      	cmp	r3, r4
 800a3ae:	6025      	str	r5, [r4, #0]
 800a3b0:	bf18      	it	ne
 800a3b2:	6059      	strne	r1, [r3, #4]
 800a3b4:	6863      	ldr	r3, [r4, #4]
 800a3b6:	bf08      	it	eq
 800a3b8:	f8c8 1000 	streq.w	r1, [r8]
 800a3bc:	5162      	str	r2, [r4, r5]
 800a3be:	604b      	str	r3, [r1, #4]
 800a3c0:	4630      	mov	r0, r6
 800a3c2:	f000 f82f 	bl	800a424 <__malloc_unlock>
 800a3c6:	f104 000b 	add.w	r0, r4, #11
 800a3ca:	1d23      	adds	r3, r4, #4
 800a3cc:	f020 0007 	bic.w	r0, r0, #7
 800a3d0:	1ac2      	subs	r2, r0, r3
 800a3d2:	bf1c      	itt	ne
 800a3d4:	1a1b      	subne	r3, r3, r0
 800a3d6:	50a3      	strne	r3, [r4, r2]
 800a3d8:	e7af      	b.n	800a33a <_malloc_r+0x22>
 800a3da:	6862      	ldr	r2, [r4, #4]
 800a3dc:	42a3      	cmp	r3, r4
 800a3de:	bf0c      	ite	eq
 800a3e0:	f8c8 2000 	streq.w	r2, [r8]
 800a3e4:	605a      	strne	r2, [r3, #4]
 800a3e6:	e7eb      	b.n	800a3c0 <_malloc_r+0xa8>
 800a3e8:	4623      	mov	r3, r4
 800a3ea:	6864      	ldr	r4, [r4, #4]
 800a3ec:	e7ae      	b.n	800a34c <_malloc_r+0x34>
 800a3ee:	463c      	mov	r4, r7
 800a3f0:	687f      	ldr	r7, [r7, #4]
 800a3f2:	e7b6      	b.n	800a362 <_malloc_r+0x4a>
 800a3f4:	461a      	mov	r2, r3
 800a3f6:	685b      	ldr	r3, [r3, #4]
 800a3f8:	42a3      	cmp	r3, r4
 800a3fa:	d1fb      	bne.n	800a3f4 <_malloc_r+0xdc>
 800a3fc:	2300      	movs	r3, #0
 800a3fe:	6053      	str	r3, [r2, #4]
 800a400:	e7de      	b.n	800a3c0 <_malloc_r+0xa8>
 800a402:	230c      	movs	r3, #12
 800a404:	6033      	str	r3, [r6, #0]
 800a406:	4630      	mov	r0, r6
 800a408:	f000 f80c 	bl	800a424 <__malloc_unlock>
 800a40c:	e794      	b.n	800a338 <_malloc_r+0x20>
 800a40e:	6005      	str	r5, [r0, #0]
 800a410:	e7d6      	b.n	800a3c0 <_malloc_r+0xa8>
 800a412:	bf00      	nop
 800a414:	20020944 	.word	0x20020944

0800a418 <__malloc_lock>:
 800a418:	4801      	ldr	r0, [pc, #4]	@ (800a420 <__malloc_lock+0x8>)
 800a41a:	f7ff b8aa 	b.w	8009572 <__retarget_lock_acquire_recursive>
 800a41e:	bf00      	nop
 800a420:	2002093c 	.word	0x2002093c

0800a424 <__malloc_unlock>:
 800a424:	4801      	ldr	r0, [pc, #4]	@ (800a42c <__malloc_unlock+0x8>)
 800a426:	f7ff b8a5 	b.w	8009574 <__retarget_lock_release_recursive>
 800a42a:	bf00      	nop
 800a42c:	2002093c 	.word	0x2002093c

0800a430 <_Balloc>:
 800a430:	b570      	push	{r4, r5, r6, lr}
 800a432:	69c6      	ldr	r6, [r0, #28]
 800a434:	4604      	mov	r4, r0
 800a436:	460d      	mov	r5, r1
 800a438:	b976      	cbnz	r6, 800a458 <_Balloc+0x28>
 800a43a:	2010      	movs	r0, #16
 800a43c:	f7ff ff42 	bl	800a2c4 <malloc>
 800a440:	4602      	mov	r2, r0
 800a442:	61e0      	str	r0, [r4, #28]
 800a444:	b920      	cbnz	r0, 800a450 <_Balloc+0x20>
 800a446:	4b18      	ldr	r3, [pc, #96]	@ (800a4a8 <_Balloc+0x78>)
 800a448:	4818      	ldr	r0, [pc, #96]	@ (800a4ac <_Balloc+0x7c>)
 800a44a:	216b      	movs	r1, #107	@ 0x6b
 800a44c:	f000 fcb2 	bl	800adb4 <__assert_func>
 800a450:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a454:	6006      	str	r6, [r0, #0]
 800a456:	60c6      	str	r6, [r0, #12]
 800a458:	69e6      	ldr	r6, [r4, #28]
 800a45a:	68f3      	ldr	r3, [r6, #12]
 800a45c:	b183      	cbz	r3, 800a480 <_Balloc+0x50>
 800a45e:	69e3      	ldr	r3, [r4, #28]
 800a460:	68db      	ldr	r3, [r3, #12]
 800a462:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a466:	b9b8      	cbnz	r0, 800a498 <_Balloc+0x68>
 800a468:	2101      	movs	r1, #1
 800a46a:	fa01 f605 	lsl.w	r6, r1, r5
 800a46e:	1d72      	adds	r2, r6, #5
 800a470:	0092      	lsls	r2, r2, #2
 800a472:	4620      	mov	r0, r4
 800a474:	f000 fcbc 	bl	800adf0 <_calloc_r>
 800a478:	b160      	cbz	r0, 800a494 <_Balloc+0x64>
 800a47a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a47e:	e00e      	b.n	800a49e <_Balloc+0x6e>
 800a480:	2221      	movs	r2, #33	@ 0x21
 800a482:	2104      	movs	r1, #4
 800a484:	4620      	mov	r0, r4
 800a486:	f000 fcb3 	bl	800adf0 <_calloc_r>
 800a48a:	69e3      	ldr	r3, [r4, #28]
 800a48c:	60f0      	str	r0, [r6, #12]
 800a48e:	68db      	ldr	r3, [r3, #12]
 800a490:	2b00      	cmp	r3, #0
 800a492:	d1e4      	bne.n	800a45e <_Balloc+0x2e>
 800a494:	2000      	movs	r0, #0
 800a496:	bd70      	pop	{r4, r5, r6, pc}
 800a498:	6802      	ldr	r2, [r0, #0]
 800a49a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a49e:	2300      	movs	r3, #0
 800a4a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a4a4:	e7f7      	b.n	800a496 <_Balloc+0x66>
 800a4a6:	bf00      	nop
 800a4a8:	0800b319 	.word	0x0800b319
 800a4ac:	0800b399 	.word	0x0800b399

0800a4b0 <_Bfree>:
 800a4b0:	b570      	push	{r4, r5, r6, lr}
 800a4b2:	69c6      	ldr	r6, [r0, #28]
 800a4b4:	4605      	mov	r5, r0
 800a4b6:	460c      	mov	r4, r1
 800a4b8:	b976      	cbnz	r6, 800a4d8 <_Bfree+0x28>
 800a4ba:	2010      	movs	r0, #16
 800a4bc:	f7ff ff02 	bl	800a2c4 <malloc>
 800a4c0:	4602      	mov	r2, r0
 800a4c2:	61e8      	str	r0, [r5, #28]
 800a4c4:	b920      	cbnz	r0, 800a4d0 <_Bfree+0x20>
 800a4c6:	4b09      	ldr	r3, [pc, #36]	@ (800a4ec <_Bfree+0x3c>)
 800a4c8:	4809      	ldr	r0, [pc, #36]	@ (800a4f0 <_Bfree+0x40>)
 800a4ca:	218f      	movs	r1, #143	@ 0x8f
 800a4cc:	f000 fc72 	bl	800adb4 <__assert_func>
 800a4d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a4d4:	6006      	str	r6, [r0, #0]
 800a4d6:	60c6      	str	r6, [r0, #12]
 800a4d8:	b13c      	cbz	r4, 800a4ea <_Bfree+0x3a>
 800a4da:	69eb      	ldr	r3, [r5, #28]
 800a4dc:	6862      	ldr	r2, [r4, #4]
 800a4de:	68db      	ldr	r3, [r3, #12]
 800a4e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a4e4:	6021      	str	r1, [r4, #0]
 800a4e6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a4ea:	bd70      	pop	{r4, r5, r6, pc}
 800a4ec:	0800b319 	.word	0x0800b319
 800a4f0:	0800b399 	.word	0x0800b399

0800a4f4 <__multadd>:
 800a4f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4f8:	690d      	ldr	r5, [r1, #16]
 800a4fa:	4607      	mov	r7, r0
 800a4fc:	460c      	mov	r4, r1
 800a4fe:	461e      	mov	r6, r3
 800a500:	f101 0c14 	add.w	ip, r1, #20
 800a504:	2000      	movs	r0, #0
 800a506:	f8dc 3000 	ldr.w	r3, [ip]
 800a50a:	b299      	uxth	r1, r3
 800a50c:	fb02 6101 	mla	r1, r2, r1, r6
 800a510:	0c1e      	lsrs	r6, r3, #16
 800a512:	0c0b      	lsrs	r3, r1, #16
 800a514:	fb02 3306 	mla	r3, r2, r6, r3
 800a518:	b289      	uxth	r1, r1
 800a51a:	3001      	adds	r0, #1
 800a51c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a520:	4285      	cmp	r5, r0
 800a522:	f84c 1b04 	str.w	r1, [ip], #4
 800a526:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a52a:	dcec      	bgt.n	800a506 <__multadd+0x12>
 800a52c:	b30e      	cbz	r6, 800a572 <__multadd+0x7e>
 800a52e:	68a3      	ldr	r3, [r4, #8]
 800a530:	42ab      	cmp	r3, r5
 800a532:	dc19      	bgt.n	800a568 <__multadd+0x74>
 800a534:	6861      	ldr	r1, [r4, #4]
 800a536:	4638      	mov	r0, r7
 800a538:	3101      	adds	r1, #1
 800a53a:	f7ff ff79 	bl	800a430 <_Balloc>
 800a53e:	4680      	mov	r8, r0
 800a540:	b928      	cbnz	r0, 800a54e <__multadd+0x5a>
 800a542:	4602      	mov	r2, r0
 800a544:	4b0c      	ldr	r3, [pc, #48]	@ (800a578 <__multadd+0x84>)
 800a546:	480d      	ldr	r0, [pc, #52]	@ (800a57c <__multadd+0x88>)
 800a548:	21ba      	movs	r1, #186	@ 0xba
 800a54a:	f000 fc33 	bl	800adb4 <__assert_func>
 800a54e:	6922      	ldr	r2, [r4, #16]
 800a550:	3202      	adds	r2, #2
 800a552:	f104 010c 	add.w	r1, r4, #12
 800a556:	0092      	lsls	r2, r2, #2
 800a558:	300c      	adds	r0, #12
 800a55a:	f7ff f80c 	bl	8009576 <memcpy>
 800a55e:	4621      	mov	r1, r4
 800a560:	4638      	mov	r0, r7
 800a562:	f7ff ffa5 	bl	800a4b0 <_Bfree>
 800a566:	4644      	mov	r4, r8
 800a568:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a56c:	3501      	adds	r5, #1
 800a56e:	615e      	str	r6, [r3, #20]
 800a570:	6125      	str	r5, [r4, #16]
 800a572:	4620      	mov	r0, r4
 800a574:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a578:	0800b388 	.word	0x0800b388
 800a57c:	0800b399 	.word	0x0800b399

0800a580 <__hi0bits>:
 800a580:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a584:	4603      	mov	r3, r0
 800a586:	bf36      	itet	cc
 800a588:	0403      	lslcc	r3, r0, #16
 800a58a:	2000      	movcs	r0, #0
 800a58c:	2010      	movcc	r0, #16
 800a58e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a592:	bf3c      	itt	cc
 800a594:	021b      	lslcc	r3, r3, #8
 800a596:	3008      	addcc	r0, #8
 800a598:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a59c:	bf3c      	itt	cc
 800a59e:	011b      	lslcc	r3, r3, #4
 800a5a0:	3004      	addcc	r0, #4
 800a5a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a5a6:	bf3c      	itt	cc
 800a5a8:	009b      	lslcc	r3, r3, #2
 800a5aa:	3002      	addcc	r0, #2
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	db05      	blt.n	800a5bc <__hi0bits+0x3c>
 800a5b0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a5b4:	f100 0001 	add.w	r0, r0, #1
 800a5b8:	bf08      	it	eq
 800a5ba:	2020      	moveq	r0, #32
 800a5bc:	4770      	bx	lr

0800a5be <__lo0bits>:
 800a5be:	6803      	ldr	r3, [r0, #0]
 800a5c0:	4602      	mov	r2, r0
 800a5c2:	f013 0007 	ands.w	r0, r3, #7
 800a5c6:	d00b      	beq.n	800a5e0 <__lo0bits+0x22>
 800a5c8:	07d9      	lsls	r1, r3, #31
 800a5ca:	d421      	bmi.n	800a610 <__lo0bits+0x52>
 800a5cc:	0798      	lsls	r0, r3, #30
 800a5ce:	bf49      	itett	mi
 800a5d0:	085b      	lsrmi	r3, r3, #1
 800a5d2:	089b      	lsrpl	r3, r3, #2
 800a5d4:	2001      	movmi	r0, #1
 800a5d6:	6013      	strmi	r3, [r2, #0]
 800a5d8:	bf5c      	itt	pl
 800a5da:	6013      	strpl	r3, [r2, #0]
 800a5dc:	2002      	movpl	r0, #2
 800a5de:	4770      	bx	lr
 800a5e0:	b299      	uxth	r1, r3
 800a5e2:	b909      	cbnz	r1, 800a5e8 <__lo0bits+0x2a>
 800a5e4:	0c1b      	lsrs	r3, r3, #16
 800a5e6:	2010      	movs	r0, #16
 800a5e8:	b2d9      	uxtb	r1, r3
 800a5ea:	b909      	cbnz	r1, 800a5f0 <__lo0bits+0x32>
 800a5ec:	3008      	adds	r0, #8
 800a5ee:	0a1b      	lsrs	r3, r3, #8
 800a5f0:	0719      	lsls	r1, r3, #28
 800a5f2:	bf04      	itt	eq
 800a5f4:	091b      	lsreq	r3, r3, #4
 800a5f6:	3004      	addeq	r0, #4
 800a5f8:	0799      	lsls	r1, r3, #30
 800a5fa:	bf04      	itt	eq
 800a5fc:	089b      	lsreq	r3, r3, #2
 800a5fe:	3002      	addeq	r0, #2
 800a600:	07d9      	lsls	r1, r3, #31
 800a602:	d403      	bmi.n	800a60c <__lo0bits+0x4e>
 800a604:	085b      	lsrs	r3, r3, #1
 800a606:	f100 0001 	add.w	r0, r0, #1
 800a60a:	d003      	beq.n	800a614 <__lo0bits+0x56>
 800a60c:	6013      	str	r3, [r2, #0]
 800a60e:	4770      	bx	lr
 800a610:	2000      	movs	r0, #0
 800a612:	4770      	bx	lr
 800a614:	2020      	movs	r0, #32
 800a616:	4770      	bx	lr

0800a618 <__i2b>:
 800a618:	b510      	push	{r4, lr}
 800a61a:	460c      	mov	r4, r1
 800a61c:	2101      	movs	r1, #1
 800a61e:	f7ff ff07 	bl	800a430 <_Balloc>
 800a622:	4602      	mov	r2, r0
 800a624:	b928      	cbnz	r0, 800a632 <__i2b+0x1a>
 800a626:	4b05      	ldr	r3, [pc, #20]	@ (800a63c <__i2b+0x24>)
 800a628:	4805      	ldr	r0, [pc, #20]	@ (800a640 <__i2b+0x28>)
 800a62a:	f240 1145 	movw	r1, #325	@ 0x145
 800a62e:	f000 fbc1 	bl	800adb4 <__assert_func>
 800a632:	2301      	movs	r3, #1
 800a634:	6144      	str	r4, [r0, #20]
 800a636:	6103      	str	r3, [r0, #16]
 800a638:	bd10      	pop	{r4, pc}
 800a63a:	bf00      	nop
 800a63c:	0800b388 	.word	0x0800b388
 800a640:	0800b399 	.word	0x0800b399

0800a644 <__multiply>:
 800a644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a648:	4614      	mov	r4, r2
 800a64a:	690a      	ldr	r2, [r1, #16]
 800a64c:	6923      	ldr	r3, [r4, #16]
 800a64e:	429a      	cmp	r2, r3
 800a650:	bfa8      	it	ge
 800a652:	4623      	movge	r3, r4
 800a654:	460f      	mov	r7, r1
 800a656:	bfa4      	itt	ge
 800a658:	460c      	movge	r4, r1
 800a65a:	461f      	movge	r7, r3
 800a65c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a660:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a664:	68a3      	ldr	r3, [r4, #8]
 800a666:	6861      	ldr	r1, [r4, #4]
 800a668:	eb0a 0609 	add.w	r6, sl, r9
 800a66c:	42b3      	cmp	r3, r6
 800a66e:	b085      	sub	sp, #20
 800a670:	bfb8      	it	lt
 800a672:	3101      	addlt	r1, #1
 800a674:	f7ff fedc 	bl	800a430 <_Balloc>
 800a678:	b930      	cbnz	r0, 800a688 <__multiply+0x44>
 800a67a:	4602      	mov	r2, r0
 800a67c:	4b44      	ldr	r3, [pc, #272]	@ (800a790 <__multiply+0x14c>)
 800a67e:	4845      	ldr	r0, [pc, #276]	@ (800a794 <__multiply+0x150>)
 800a680:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a684:	f000 fb96 	bl	800adb4 <__assert_func>
 800a688:	f100 0514 	add.w	r5, r0, #20
 800a68c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a690:	462b      	mov	r3, r5
 800a692:	2200      	movs	r2, #0
 800a694:	4543      	cmp	r3, r8
 800a696:	d321      	bcc.n	800a6dc <__multiply+0x98>
 800a698:	f107 0114 	add.w	r1, r7, #20
 800a69c:	f104 0214 	add.w	r2, r4, #20
 800a6a0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a6a4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a6a8:	9302      	str	r3, [sp, #8]
 800a6aa:	1b13      	subs	r3, r2, r4
 800a6ac:	3b15      	subs	r3, #21
 800a6ae:	f023 0303 	bic.w	r3, r3, #3
 800a6b2:	3304      	adds	r3, #4
 800a6b4:	f104 0715 	add.w	r7, r4, #21
 800a6b8:	42ba      	cmp	r2, r7
 800a6ba:	bf38      	it	cc
 800a6bc:	2304      	movcc	r3, #4
 800a6be:	9301      	str	r3, [sp, #4]
 800a6c0:	9b02      	ldr	r3, [sp, #8]
 800a6c2:	9103      	str	r1, [sp, #12]
 800a6c4:	428b      	cmp	r3, r1
 800a6c6:	d80c      	bhi.n	800a6e2 <__multiply+0x9e>
 800a6c8:	2e00      	cmp	r6, #0
 800a6ca:	dd03      	ble.n	800a6d4 <__multiply+0x90>
 800a6cc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d05b      	beq.n	800a78c <__multiply+0x148>
 800a6d4:	6106      	str	r6, [r0, #16]
 800a6d6:	b005      	add	sp, #20
 800a6d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6dc:	f843 2b04 	str.w	r2, [r3], #4
 800a6e0:	e7d8      	b.n	800a694 <__multiply+0x50>
 800a6e2:	f8b1 a000 	ldrh.w	sl, [r1]
 800a6e6:	f1ba 0f00 	cmp.w	sl, #0
 800a6ea:	d024      	beq.n	800a736 <__multiply+0xf2>
 800a6ec:	f104 0e14 	add.w	lr, r4, #20
 800a6f0:	46a9      	mov	r9, r5
 800a6f2:	f04f 0c00 	mov.w	ip, #0
 800a6f6:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a6fa:	f8d9 3000 	ldr.w	r3, [r9]
 800a6fe:	fa1f fb87 	uxth.w	fp, r7
 800a702:	b29b      	uxth	r3, r3
 800a704:	fb0a 330b 	mla	r3, sl, fp, r3
 800a708:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800a70c:	f8d9 7000 	ldr.w	r7, [r9]
 800a710:	4463      	add	r3, ip
 800a712:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a716:	fb0a c70b 	mla	r7, sl, fp, ip
 800a71a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a71e:	b29b      	uxth	r3, r3
 800a720:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a724:	4572      	cmp	r2, lr
 800a726:	f849 3b04 	str.w	r3, [r9], #4
 800a72a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a72e:	d8e2      	bhi.n	800a6f6 <__multiply+0xb2>
 800a730:	9b01      	ldr	r3, [sp, #4]
 800a732:	f845 c003 	str.w	ip, [r5, r3]
 800a736:	9b03      	ldr	r3, [sp, #12]
 800a738:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a73c:	3104      	adds	r1, #4
 800a73e:	f1b9 0f00 	cmp.w	r9, #0
 800a742:	d021      	beq.n	800a788 <__multiply+0x144>
 800a744:	682b      	ldr	r3, [r5, #0]
 800a746:	f104 0c14 	add.w	ip, r4, #20
 800a74a:	46ae      	mov	lr, r5
 800a74c:	f04f 0a00 	mov.w	sl, #0
 800a750:	f8bc b000 	ldrh.w	fp, [ip]
 800a754:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a758:	fb09 770b 	mla	r7, r9, fp, r7
 800a75c:	4457      	add	r7, sl
 800a75e:	b29b      	uxth	r3, r3
 800a760:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a764:	f84e 3b04 	str.w	r3, [lr], #4
 800a768:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a76c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a770:	f8be 3000 	ldrh.w	r3, [lr]
 800a774:	fb09 330a 	mla	r3, r9, sl, r3
 800a778:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a77c:	4562      	cmp	r2, ip
 800a77e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a782:	d8e5      	bhi.n	800a750 <__multiply+0x10c>
 800a784:	9f01      	ldr	r7, [sp, #4]
 800a786:	51eb      	str	r3, [r5, r7]
 800a788:	3504      	adds	r5, #4
 800a78a:	e799      	b.n	800a6c0 <__multiply+0x7c>
 800a78c:	3e01      	subs	r6, #1
 800a78e:	e79b      	b.n	800a6c8 <__multiply+0x84>
 800a790:	0800b388 	.word	0x0800b388
 800a794:	0800b399 	.word	0x0800b399

0800a798 <__pow5mult>:
 800a798:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a79c:	4615      	mov	r5, r2
 800a79e:	f012 0203 	ands.w	r2, r2, #3
 800a7a2:	4607      	mov	r7, r0
 800a7a4:	460e      	mov	r6, r1
 800a7a6:	d007      	beq.n	800a7b8 <__pow5mult+0x20>
 800a7a8:	4c25      	ldr	r4, [pc, #148]	@ (800a840 <__pow5mult+0xa8>)
 800a7aa:	3a01      	subs	r2, #1
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a7b2:	f7ff fe9f 	bl	800a4f4 <__multadd>
 800a7b6:	4606      	mov	r6, r0
 800a7b8:	10ad      	asrs	r5, r5, #2
 800a7ba:	d03d      	beq.n	800a838 <__pow5mult+0xa0>
 800a7bc:	69fc      	ldr	r4, [r7, #28]
 800a7be:	b97c      	cbnz	r4, 800a7e0 <__pow5mult+0x48>
 800a7c0:	2010      	movs	r0, #16
 800a7c2:	f7ff fd7f 	bl	800a2c4 <malloc>
 800a7c6:	4602      	mov	r2, r0
 800a7c8:	61f8      	str	r0, [r7, #28]
 800a7ca:	b928      	cbnz	r0, 800a7d8 <__pow5mult+0x40>
 800a7cc:	4b1d      	ldr	r3, [pc, #116]	@ (800a844 <__pow5mult+0xac>)
 800a7ce:	481e      	ldr	r0, [pc, #120]	@ (800a848 <__pow5mult+0xb0>)
 800a7d0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a7d4:	f000 faee 	bl	800adb4 <__assert_func>
 800a7d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a7dc:	6004      	str	r4, [r0, #0]
 800a7de:	60c4      	str	r4, [r0, #12]
 800a7e0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a7e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a7e8:	b94c      	cbnz	r4, 800a7fe <__pow5mult+0x66>
 800a7ea:	f240 2171 	movw	r1, #625	@ 0x271
 800a7ee:	4638      	mov	r0, r7
 800a7f0:	f7ff ff12 	bl	800a618 <__i2b>
 800a7f4:	2300      	movs	r3, #0
 800a7f6:	f8c8 0008 	str.w	r0, [r8, #8]
 800a7fa:	4604      	mov	r4, r0
 800a7fc:	6003      	str	r3, [r0, #0]
 800a7fe:	f04f 0900 	mov.w	r9, #0
 800a802:	07eb      	lsls	r3, r5, #31
 800a804:	d50a      	bpl.n	800a81c <__pow5mult+0x84>
 800a806:	4631      	mov	r1, r6
 800a808:	4622      	mov	r2, r4
 800a80a:	4638      	mov	r0, r7
 800a80c:	f7ff ff1a 	bl	800a644 <__multiply>
 800a810:	4631      	mov	r1, r6
 800a812:	4680      	mov	r8, r0
 800a814:	4638      	mov	r0, r7
 800a816:	f7ff fe4b 	bl	800a4b0 <_Bfree>
 800a81a:	4646      	mov	r6, r8
 800a81c:	106d      	asrs	r5, r5, #1
 800a81e:	d00b      	beq.n	800a838 <__pow5mult+0xa0>
 800a820:	6820      	ldr	r0, [r4, #0]
 800a822:	b938      	cbnz	r0, 800a834 <__pow5mult+0x9c>
 800a824:	4622      	mov	r2, r4
 800a826:	4621      	mov	r1, r4
 800a828:	4638      	mov	r0, r7
 800a82a:	f7ff ff0b 	bl	800a644 <__multiply>
 800a82e:	6020      	str	r0, [r4, #0]
 800a830:	f8c0 9000 	str.w	r9, [r0]
 800a834:	4604      	mov	r4, r0
 800a836:	e7e4      	b.n	800a802 <__pow5mult+0x6a>
 800a838:	4630      	mov	r0, r6
 800a83a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a83e:	bf00      	nop
 800a840:	0800b3f4 	.word	0x0800b3f4
 800a844:	0800b319 	.word	0x0800b319
 800a848:	0800b399 	.word	0x0800b399

0800a84c <__lshift>:
 800a84c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a850:	460c      	mov	r4, r1
 800a852:	6849      	ldr	r1, [r1, #4]
 800a854:	6923      	ldr	r3, [r4, #16]
 800a856:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a85a:	68a3      	ldr	r3, [r4, #8]
 800a85c:	4607      	mov	r7, r0
 800a85e:	4691      	mov	r9, r2
 800a860:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a864:	f108 0601 	add.w	r6, r8, #1
 800a868:	42b3      	cmp	r3, r6
 800a86a:	db0b      	blt.n	800a884 <__lshift+0x38>
 800a86c:	4638      	mov	r0, r7
 800a86e:	f7ff fddf 	bl	800a430 <_Balloc>
 800a872:	4605      	mov	r5, r0
 800a874:	b948      	cbnz	r0, 800a88a <__lshift+0x3e>
 800a876:	4602      	mov	r2, r0
 800a878:	4b28      	ldr	r3, [pc, #160]	@ (800a91c <__lshift+0xd0>)
 800a87a:	4829      	ldr	r0, [pc, #164]	@ (800a920 <__lshift+0xd4>)
 800a87c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a880:	f000 fa98 	bl	800adb4 <__assert_func>
 800a884:	3101      	adds	r1, #1
 800a886:	005b      	lsls	r3, r3, #1
 800a888:	e7ee      	b.n	800a868 <__lshift+0x1c>
 800a88a:	2300      	movs	r3, #0
 800a88c:	f100 0114 	add.w	r1, r0, #20
 800a890:	f100 0210 	add.w	r2, r0, #16
 800a894:	4618      	mov	r0, r3
 800a896:	4553      	cmp	r3, sl
 800a898:	db33      	blt.n	800a902 <__lshift+0xb6>
 800a89a:	6920      	ldr	r0, [r4, #16]
 800a89c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a8a0:	f104 0314 	add.w	r3, r4, #20
 800a8a4:	f019 091f 	ands.w	r9, r9, #31
 800a8a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a8ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a8b0:	d02b      	beq.n	800a90a <__lshift+0xbe>
 800a8b2:	f1c9 0e20 	rsb	lr, r9, #32
 800a8b6:	468a      	mov	sl, r1
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	6818      	ldr	r0, [r3, #0]
 800a8bc:	fa00 f009 	lsl.w	r0, r0, r9
 800a8c0:	4310      	orrs	r0, r2
 800a8c2:	f84a 0b04 	str.w	r0, [sl], #4
 800a8c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8ca:	459c      	cmp	ip, r3
 800a8cc:	fa22 f20e 	lsr.w	r2, r2, lr
 800a8d0:	d8f3      	bhi.n	800a8ba <__lshift+0x6e>
 800a8d2:	ebac 0304 	sub.w	r3, ip, r4
 800a8d6:	3b15      	subs	r3, #21
 800a8d8:	f023 0303 	bic.w	r3, r3, #3
 800a8dc:	3304      	adds	r3, #4
 800a8de:	f104 0015 	add.w	r0, r4, #21
 800a8e2:	4584      	cmp	ip, r0
 800a8e4:	bf38      	it	cc
 800a8e6:	2304      	movcc	r3, #4
 800a8e8:	50ca      	str	r2, [r1, r3]
 800a8ea:	b10a      	cbz	r2, 800a8f0 <__lshift+0xa4>
 800a8ec:	f108 0602 	add.w	r6, r8, #2
 800a8f0:	3e01      	subs	r6, #1
 800a8f2:	4638      	mov	r0, r7
 800a8f4:	612e      	str	r6, [r5, #16]
 800a8f6:	4621      	mov	r1, r4
 800a8f8:	f7ff fdda 	bl	800a4b0 <_Bfree>
 800a8fc:	4628      	mov	r0, r5
 800a8fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a902:	f842 0f04 	str.w	r0, [r2, #4]!
 800a906:	3301      	adds	r3, #1
 800a908:	e7c5      	b.n	800a896 <__lshift+0x4a>
 800a90a:	3904      	subs	r1, #4
 800a90c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a910:	f841 2f04 	str.w	r2, [r1, #4]!
 800a914:	459c      	cmp	ip, r3
 800a916:	d8f9      	bhi.n	800a90c <__lshift+0xc0>
 800a918:	e7ea      	b.n	800a8f0 <__lshift+0xa4>
 800a91a:	bf00      	nop
 800a91c:	0800b388 	.word	0x0800b388
 800a920:	0800b399 	.word	0x0800b399

0800a924 <__mcmp>:
 800a924:	690a      	ldr	r2, [r1, #16]
 800a926:	4603      	mov	r3, r0
 800a928:	6900      	ldr	r0, [r0, #16]
 800a92a:	1a80      	subs	r0, r0, r2
 800a92c:	b530      	push	{r4, r5, lr}
 800a92e:	d10e      	bne.n	800a94e <__mcmp+0x2a>
 800a930:	3314      	adds	r3, #20
 800a932:	3114      	adds	r1, #20
 800a934:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a938:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a93c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a940:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a944:	4295      	cmp	r5, r2
 800a946:	d003      	beq.n	800a950 <__mcmp+0x2c>
 800a948:	d205      	bcs.n	800a956 <__mcmp+0x32>
 800a94a:	f04f 30ff 	mov.w	r0, #4294967295
 800a94e:	bd30      	pop	{r4, r5, pc}
 800a950:	42a3      	cmp	r3, r4
 800a952:	d3f3      	bcc.n	800a93c <__mcmp+0x18>
 800a954:	e7fb      	b.n	800a94e <__mcmp+0x2a>
 800a956:	2001      	movs	r0, #1
 800a958:	e7f9      	b.n	800a94e <__mcmp+0x2a>
	...

0800a95c <__mdiff>:
 800a95c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a960:	4689      	mov	r9, r1
 800a962:	4606      	mov	r6, r0
 800a964:	4611      	mov	r1, r2
 800a966:	4648      	mov	r0, r9
 800a968:	4614      	mov	r4, r2
 800a96a:	f7ff ffdb 	bl	800a924 <__mcmp>
 800a96e:	1e05      	subs	r5, r0, #0
 800a970:	d112      	bne.n	800a998 <__mdiff+0x3c>
 800a972:	4629      	mov	r1, r5
 800a974:	4630      	mov	r0, r6
 800a976:	f7ff fd5b 	bl	800a430 <_Balloc>
 800a97a:	4602      	mov	r2, r0
 800a97c:	b928      	cbnz	r0, 800a98a <__mdiff+0x2e>
 800a97e:	4b3f      	ldr	r3, [pc, #252]	@ (800aa7c <__mdiff+0x120>)
 800a980:	f240 2137 	movw	r1, #567	@ 0x237
 800a984:	483e      	ldr	r0, [pc, #248]	@ (800aa80 <__mdiff+0x124>)
 800a986:	f000 fa15 	bl	800adb4 <__assert_func>
 800a98a:	2301      	movs	r3, #1
 800a98c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a990:	4610      	mov	r0, r2
 800a992:	b003      	add	sp, #12
 800a994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a998:	bfbc      	itt	lt
 800a99a:	464b      	movlt	r3, r9
 800a99c:	46a1      	movlt	r9, r4
 800a99e:	4630      	mov	r0, r6
 800a9a0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a9a4:	bfba      	itte	lt
 800a9a6:	461c      	movlt	r4, r3
 800a9a8:	2501      	movlt	r5, #1
 800a9aa:	2500      	movge	r5, #0
 800a9ac:	f7ff fd40 	bl	800a430 <_Balloc>
 800a9b0:	4602      	mov	r2, r0
 800a9b2:	b918      	cbnz	r0, 800a9bc <__mdiff+0x60>
 800a9b4:	4b31      	ldr	r3, [pc, #196]	@ (800aa7c <__mdiff+0x120>)
 800a9b6:	f240 2145 	movw	r1, #581	@ 0x245
 800a9ba:	e7e3      	b.n	800a984 <__mdiff+0x28>
 800a9bc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a9c0:	6926      	ldr	r6, [r4, #16]
 800a9c2:	60c5      	str	r5, [r0, #12]
 800a9c4:	f109 0310 	add.w	r3, r9, #16
 800a9c8:	f109 0514 	add.w	r5, r9, #20
 800a9cc:	f104 0e14 	add.w	lr, r4, #20
 800a9d0:	f100 0b14 	add.w	fp, r0, #20
 800a9d4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a9d8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a9dc:	9301      	str	r3, [sp, #4]
 800a9de:	46d9      	mov	r9, fp
 800a9e0:	f04f 0c00 	mov.w	ip, #0
 800a9e4:	9b01      	ldr	r3, [sp, #4]
 800a9e6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a9ea:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a9ee:	9301      	str	r3, [sp, #4]
 800a9f0:	fa1f f38a 	uxth.w	r3, sl
 800a9f4:	4619      	mov	r1, r3
 800a9f6:	b283      	uxth	r3, r0
 800a9f8:	1acb      	subs	r3, r1, r3
 800a9fa:	0c00      	lsrs	r0, r0, #16
 800a9fc:	4463      	add	r3, ip
 800a9fe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800aa02:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800aa06:	b29b      	uxth	r3, r3
 800aa08:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800aa0c:	4576      	cmp	r6, lr
 800aa0e:	f849 3b04 	str.w	r3, [r9], #4
 800aa12:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800aa16:	d8e5      	bhi.n	800a9e4 <__mdiff+0x88>
 800aa18:	1b33      	subs	r3, r6, r4
 800aa1a:	3b15      	subs	r3, #21
 800aa1c:	f023 0303 	bic.w	r3, r3, #3
 800aa20:	3415      	adds	r4, #21
 800aa22:	3304      	adds	r3, #4
 800aa24:	42a6      	cmp	r6, r4
 800aa26:	bf38      	it	cc
 800aa28:	2304      	movcc	r3, #4
 800aa2a:	441d      	add	r5, r3
 800aa2c:	445b      	add	r3, fp
 800aa2e:	461e      	mov	r6, r3
 800aa30:	462c      	mov	r4, r5
 800aa32:	4544      	cmp	r4, r8
 800aa34:	d30e      	bcc.n	800aa54 <__mdiff+0xf8>
 800aa36:	f108 0103 	add.w	r1, r8, #3
 800aa3a:	1b49      	subs	r1, r1, r5
 800aa3c:	f021 0103 	bic.w	r1, r1, #3
 800aa40:	3d03      	subs	r5, #3
 800aa42:	45a8      	cmp	r8, r5
 800aa44:	bf38      	it	cc
 800aa46:	2100      	movcc	r1, #0
 800aa48:	440b      	add	r3, r1
 800aa4a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800aa4e:	b191      	cbz	r1, 800aa76 <__mdiff+0x11a>
 800aa50:	6117      	str	r7, [r2, #16]
 800aa52:	e79d      	b.n	800a990 <__mdiff+0x34>
 800aa54:	f854 1b04 	ldr.w	r1, [r4], #4
 800aa58:	46e6      	mov	lr, ip
 800aa5a:	0c08      	lsrs	r0, r1, #16
 800aa5c:	fa1c fc81 	uxtah	ip, ip, r1
 800aa60:	4471      	add	r1, lr
 800aa62:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800aa66:	b289      	uxth	r1, r1
 800aa68:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800aa6c:	f846 1b04 	str.w	r1, [r6], #4
 800aa70:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800aa74:	e7dd      	b.n	800aa32 <__mdiff+0xd6>
 800aa76:	3f01      	subs	r7, #1
 800aa78:	e7e7      	b.n	800aa4a <__mdiff+0xee>
 800aa7a:	bf00      	nop
 800aa7c:	0800b388 	.word	0x0800b388
 800aa80:	0800b399 	.word	0x0800b399

0800aa84 <__d2b>:
 800aa84:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800aa88:	460f      	mov	r7, r1
 800aa8a:	2101      	movs	r1, #1
 800aa8c:	ec59 8b10 	vmov	r8, r9, d0
 800aa90:	4616      	mov	r6, r2
 800aa92:	f7ff fccd 	bl	800a430 <_Balloc>
 800aa96:	4604      	mov	r4, r0
 800aa98:	b930      	cbnz	r0, 800aaa8 <__d2b+0x24>
 800aa9a:	4602      	mov	r2, r0
 800aa9c:	4b23      	ldr	r3, [pc, #140]	@ (800ab2c <__d2b+0xa8>)
 800aa9e:	4824      	ldr	r0, [pc, #144]	@ (800ab30 <__d2b+0xac>)
 800aaa0:	f240 310f 	movw	r1, #783	@ 0x30f
 800aaa4:	f000 f986 	bl	800adb4 <__assert_func>
 800aaa8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800aaac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800aab0:	b10d      	cbz	r5, 800aab6 <__d2b+0x32>
 800aab2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800aab6:	9301      	str	r3, [sp, #4]
 800aab8:	f1b8 0300 	subs.w	r3, r8, #0
 800aabc:	d023      	beq.n	800ab06 <__d2b+0x82>
 800aabe:	4668      	mov	r0, sp
 800aac0:	9300      	str	r3, [sp, #0]
 800aac2:	f7ff fd7c 	bl	800a5be <__lo0bits>
 800aac6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800aaca:	b1d0      	cbz	r0, 800ab02 <__d2b+0x7e>
 800aacc:	f1c0 0320 	rsb	r3, r0, #32
 800aad0:	fa02 f303 	lsl.w	r3, r2, r3
 800aad4:	430b      	orrs	r3, r1
 800aad6:	40c2      	lsrs	r2, r0
 800aad8:	6163      	str	r3, [r4, #20]
 800aada:	9201      	str	r2, [sp, #4]
 800aadc:	9b01      	ldr	r3, [sp, #4]
 800aade:	61a3      	str	r3, [r4, #24]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	bf0c      	ite	eq
 800aae4:	2201      	moveq	r2, #1
 800aae6:	2202      	movne	r2, #2
 800aae8:	6122      	str	r2, [r4, #16]
 800aaea:	b1a5      	cbz	r5, 800ab16 <__d2b+0x92>
 800aaec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800aaf0:	4405      	add	r5, r0
 800aaf2:	603d      	str	r5, [r7, #0]
 800aaf4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800aaf8:	6030      	str	r0, [r6, #0]
 800aafa:	4620      	mov	r0, r4
 800aafc:	b003      	add	sp, #12
 800aafe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab02:	6161      	str	r1, [r4, #20]
 800ab04:	e7ea      	b.n	800aadc <__d2b+0x58>
 800ab06:	a801      	add	r0, sp, #4
 800ab08:	f7ff fd59 	bl	800a5be <__lo0bits>
 800ab0c:	9b01      	ldr	r3, [sp, #4]
 800ab0e:	6163      	str	r3, [r4, #20]
 800ab10:	3020      	adds	r0, #32
 800ab12:	2201      	movs	r2, #1
 800ab14:	e7e8      	b.n	800aae8 <__d2b+0x64>
 800ab16:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ab1a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ab1e:	6038      	str	r0, [r7, #0]
 800ab20:	6918      	ldr	r0, [r3, #16]
 800ab22:	f7ff fd2d 	bl	800a580 <__hi0bits>
 800ab26:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ab2a:	e7e5      	b.n	800aaf8 <__d2b+0x74>
 800ab2c:	0800b388 	.word	0x0800b388
 800ab30:	0800b399 	.word	0x0800b399

0800ab34 <__sflush_r>:
 800ab34:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ab38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab3c:	0716      	lsls	r6, r2, #28
 800ab3e:	4605      	mov	r5, r0
 800ab40:	460c      	mov	r4, r1
 800ab42:	d454      	bmi.n	800abee <__sflush_r+0xba>
 800ab44:	684b      	ldr	r3, [r1, #4]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	dc02      	bgt.n	800ab50 <__sflush_r+0x1c>
 800ab4a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	dd48      	ble.n	800abe2 <__sflush_r+0xae>
 800ab50:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ab52:	2e00      	cmp	r6, #0
 800ab54:	d045      	beq.n	800abe2 <__sflush_r+0xae>
 800ab56:	2300      	movs	r3, #0
 800ab58:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ab5c:	682f      	ldr	r7, [r5, #0]
 800ab5e:	6a21      	ldr	r1, [r4, #32]
 800ab60:	602b      	str	r3, [r5, #0]
 800ab62:	d030      	beq.n	800abc6 <__sflush_r+0x92>
 800ab64:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ab66:	89a3      	ldrh	r3, [r4, #12]
 800ab68:	0759      	lsls	r1, r3, #29
 800ab6a:	d505      	bpl.n	800ab78 <__sflush_r+0x44>
 800ab6c:	6863      	ldr	r3, [r4, #4]
 800ab6e:	1ad2      	subs	r2, r2, r3
 800ab70:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ab72:	b10b      	cbz	r3, 800ab78 <__sflush_r+0x44>
 800ab74:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ab76:	1ad2      	subs	r2, r2, r3
 800ab78:	2300      	movs	r3, #0
 800ab7a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ab7c:	6a21      	ldr	r1, [r4, #32]
 800ab7e:	4628      	mov	r0, r5
 800ab80:	47b0      	blx	r6
 800ab82:	1c43      	adds	r3, r0, #1
 800ab84:	89a3      	ldrh	r3, [r4, #12]
 800ab86:	d106      	bne.n	800ab96 <__sflush_r+0x62>
 800ab88:	6829      	ldr	r1, [r5, #0]
 800ab8a:	291d      	cmp	r1, #29
 800ab8c:	d82b      	bhi.n	800abe6 <__sflush_r+0xb2>
 800ab8e:	4a2a      	ldr	r2, [pc, #168]	@ (800ac38 <__sflush_r+0x104>)
 800ab90:	410a      	asrs	r2, r1
 800ab92:	07d6      	lsls	r6, r2, #31
 800ab94:	d427      	bmi.n	800abe6 <__sflush_r+0xb2>
 800ab96:	2200      	movs	r2, #0
 800ab98:	6062      	str	r2, [r4, #4]
 800ab9a:	04d9      	lsls	r1, r3, #19
 800ab9c:	6922      	ldr	r2, [r4, #16]
 800ab9e:	6022      	str	r2, [r4, #0]
 800aba0:	d504      	bpl.n	800abac <__sflush_r+0x78>
 800aba2:	1c42      	adds	r2, r0, #1
 800aba4:	d101      	bne.n	800abaa <__sflush_r+0x76>
 800aba6:	682b      	ldr	r3, [r5, #0]
 800aba8:	b903      	cbnz	r3, 800abac <__sflush_r+0x78>
 800abaa:	6560      	str	r0, [r4, #84]	@ 0x54
 800abac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800abae:	602f      	str	r7, [r5, #0]
 800abb0:	b1b9      	cbz	r1, 800abe2 <__sflush_r+0xae>
 800abb2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800abb6:	4299      	cmp	r1, r3
 800abb8:	d002      	beq.n	800abc0 <__sflush_r+0x8c>
 800abba:	4628      	mov	r0, r5
 800abbc:	f7ff fb38 	bl	800a230 <_free_r>
 800abc0:	2300      	movs	r3, #0
 800abc2:	6363      	str	r3, [r4, #52]	@ 0x34
 800abc4:	e00d      	b.n	800abe2 <__sflush_r+0xae>
 800abc6:	2301      	movs	r3, #1
 800abc8:	4628      	mov	r0, r5
 800abca:	47b0      	blx	r6
 800abcc:	4602      	mov	r2, r0
 800abce:	1c50      	adds	r0, r2, #1
 800abd0:	d1c9      	bne.n	800ab66 <__sflush_r+0x32>
 800abd2:	682b      	ldr	r3, [r5, #0]
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d0c6      	beq.n	800ab66 <__sflush_r+0x32>
 800abd8:	2b1d      	cmp	r3, #29
 800abda:	d001      	beq.n	800abe0 <__sflush_r+0xac>
 800abdc:	2b16      	cmp	r3, #22
 800abde:	d11e      	bne.n	800ac1e <__sflush_r+0xea>
 800abe0:	602f      	str	r7, [r5, #0]
 800abe2:	2000      	movs	r0, #0
 800abe4:	e022      	b.n	800ac2c <__sflush_r+0xf8>
 800abe6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800abea:	b21b      	sxth	r3, r3
 800abec:	e01b      	b.n	800ac26 <__sflush_r+0xf2>
 800abee:	690f      	ldr	r7, [r1, #16]
 800abf0:	2f00      	cmp	r7, #0
 800abf2:	d0f6      	beq.n	800abe2 <__sflush_r+0xae>
 800abf4:	0793      	lsls	r3, r2, #30
 800abf6:	680e      	ldr	r6, [r1, #0]
 800abf8:	bf08      	it	eq
 800abfa:	694b      	ldreq	r3, [r1, #20]
 800abfc:	600f      	str	r7, [r1, #0]
 800abfe:	bf18      	it	ne
 800ac00:	2300      	movne	r3, #0
 800ac02:	eba6 0807 	sub.w	r8, r6, r7
 800ac06:	608b      	str	r3, [r1, #8]
 800ac08:	f1b8 0f00 	cmp.w	r8, #0
 800ac0c:	dde9      	ble.n	800abe2 <__sflush_r+0xae>
 800ac0e:	6a21      	ldr	r1, [r4, #32]
 800ac10:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ac12:	4643      	mov	r3, r8
 800ac14:	463a      	mov	r2, r7
 800ac16:	4628      	mov	r0, r5
 800ac18:	47b0      	blx	r6
 800ac1a:	2800      	cmp	r0, #0
 800ac1c:	dc08      	bgt.n	800ac30 <__sflush_r+0xfc>
 800ac1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac26:	81a3      	strh	r3, [r4, #12]
 800ac28:	f04f 30ff 	mov.w	r0, #4294967295
 800ac2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac30:	4407      	add	r7, r0
 800ac32:	eba8 0800 	sub.w	r8, r8, r0
 800ac36:	e7e7      	b.n	800ac08 <__sflush_r+0xd4>
 800ac38:	dfbffffe 	.word	0xdfbffffe

0800ac3c <_fflush_r>:
 800ac3c:	b538      	push	{r3, r4, r5, lr}
 800ac3e:	690b      	ldr	r3, [r1, #16]
 800ac40:	4605      	mov	r5, r0
 800ac42:	460c      	mov	r4, r1
 800ac44:	b913      	cbnz	r3, 800ac4c <_fflush_r+0x10>
 800ac46:	2500      	movs	r5, #0
 800ac48:	4628      	mov	r0, r5
 800ac4a:	bd38      	pop	{r3, r4, r5, pc}
 800ac4c:	b118      	cbz	r0, 800ac56 <_fflush_r+0x1a>
 800ac4e:	6a03      	ldr	r3, [r0, #32]
 800ac50:	b90b      	cbnz	r3, 800ac56 <_fflush_r+0x1a>
 800ac52:	f7fe faa5 	bl	80091a0 <__sinit>
 800ac56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d0f3      	beq.n	800ac46 <_fflush_r+0xa>
 800ac5e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ac60:	07d0      	lsls	r0, r2, #31
 800ac62:	d404      	bmi.n	800ac6e <_fflush_r+0x32>
 800ac64:	0599      	lsls	r1, r3, #22
 800ac66:	d402      	bmi.n	800ac6e <_fflush_r+0x32>
 800ac68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ac6a:	f7fe fc82 	bl	8009572 <__retarget_lock_acquire_recursive>
 800ac6e:	4628      	mov	r0, r5
 800ac70:	4621      	mov	r1, r4
 800ac72:	f7ff ff5f 	bl	800ab34 <__sflush_r>
 800ac76:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ac78:	07da      	lsls	r2, r3, #31
 800ac7a:	4605      	mov	r5, r0
 800ac7c:	d4e4      	bmi.n	800ac48 <_fflush_r+0xc>
 800ac7e:	89a3      	ldrh	r3, [r4, #12]
 800ac80:	059b      	lsls	r3, r3, #22
 800ac82:	d4e1      	bmi.n	800ac48 <_fflush_r+0xc>
 800ac84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ac86:	f7fe fc75 	bl	8009574 <__retarget_lock_release_recursive>
 800ac8a:	e7dd      	b.n	800ac48 <_fflush_r+0xc>

0800ac8c <__swhatbuf_r>:
 800ac8c:	b570      	push	{r4, r5, r6, lr}
 800ac8e:	460c      	mov	r4, r1
 800ac90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac94:	2900      	cmp	r1, #0
 800ac96:	b096      	sub	sp, #88	@ 0x58
 800ac98:	4615      	mov	r5, r2
 800ac9a:	461e      	mov	r6, r3
 800ac9c:	da0d      	bge.n	800acba <__swhatbuf_r+0x2e>
 800ac9e:	89a3      	ldrh	r3, [r4, #12]
 800aca0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800aca4:	f04f 0100 	mov.w	r1, #0
 800aca8:	bf14      	ite	ne
 800acaa:	2340      	movne	r3, #64	@ 0x40
 800acac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800acb0:	2000      	movs	r0, #0
 800acb2:	6031      	str	r1, [r6, #0]
 800acb4:	602b      	str	r3, [r5, #0]
 800acb6:	b016      	add	sp, #88	@ 0x58
 800acb8:	bd70      	pop	{r4, r5, r6, pc}
 800acba:	466a      	mov	r2, sp
 800acbc:	f000 f848 	bl	800ad50 <_fstat_r>
 800acc0:	2800      	cmp	r0, #0
 800acc2:	dbec      	blt.n	800ac9e <__swhatbuf_r+0x12>
 800acc4:	9901      	ldr	r1, [sp, #4]
 800acc6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800acca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800acce:	4259      	negs	r1, r3
 800acd0:	4159      	adcs	r1, r3
 800acd2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800acd6:	e7eb      	b.n	800acb0 <__swhatbuf_r+0x24>

0800acd8 <__smakebuf_r>:
 800acd8:	898b      	ldrh	r3, [r1, #12]
 800acda:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800acdc:	079d      	lsls	r5, r3, #30
 800acde:	4606      	mov	r6, r0
 800ace0:	460c      	mov	r4, r1
 800ace2:	d507      	bpl.n	800acf4 <__smakebuf_r+0x1c>
 800ace4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ace8:	6023      	str	r3, [r4, #0]
 800acea:	6123      	str	r3, [r4, #16]
 800acec:	2301      	movs	r3, #1
 800acee:	6163      	str	r3, [r4, #20]
 800acf0:	b003      	add	sp, #12
 800acf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800acf4:	ab01      	add	r3, sp, #4
 800acf6:	466a      	mov	r2, sp
 800acf8:	f7ff ffc8 	bl	800ac8c <__swhatbuf_r>
 800acfc:	9f00      	ldr	r7, [sp, #0]
 800acfe:	4605      	mov	r5, r0
 800ad00:	4639      	mov	r1, r7
 800ad02:	4630      	mov	r0, r6
 800ad04:	f7ff fb08 	bl	800a318 <_malloc_r>
 800ad08:	b948      	cbnz	r0, 800ad1e <__smakebuf_r+0x46>
 800ad0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad0e:	059a      	lsls	r2, r3, #22
 800ad10:	d4ee      	bmi.n	800acf0 <__smakebuf_r+0x18>
 800ad12:	f023 0303 	bic.w	r3, r3, #3
 800ad16:	f043 0302 	orr.w	r3, r3, #2
 800ad1a:	81a3      	strh	r3, [r4, #12]
 800ad1c:	e7e2      	b.n	800ace4 <__smakebuf_r+0xc>
 800ad1e:	89a3      	ldrh	r3, [r4, #12]
 800ad20:	6020      	str	r0, [r4, #0]
 800ad22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad26:	81a3      	strh	r3, [r4, #12]
 800ad28:	9b01      	ldr	r3, [sp, #4]
 800ad2a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ad2e:	b15b      	cbz	r3, 800ad48 <__smakebuf_r+0x70>
 800ad30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad34:	4630      	mov	r0, r6
 800ad36:	f000 f81d 	bl	800ad74 <_isatty_r>
 800ad3a:	b128      	cbz	r0, 800ad48 <__smakebuf_r+0x70>
 800ad3c:	89a3      	ldrh	r3, [r4, #12]
 800ad3e:	f023 0303 	bic.w	r3, r3, #3
 800ad42:	f043 0301 	orr.w	r3, r3, #1
 800ad46:	81a3      	strh	r3, [r4, #12]
 800ad48:	89a3      	ldrh	r3, [r4, #12]
 800ad4a:	431d      	orrs	r5, r3
 800ad4c:	81a5      	strh	r5, [r4, #12]
 800ad4e:	e7cf      	b.n	800acf0 <__smakebuf_r+0x18>

0800ad50 <_fstat_r>:
 800ad50:	b538      	push	{r3, r4, r5, lr}
 800ad52:	4d07      	ldr	r5, [pc, #28]	@ (800ad70 <_fstat_r+0x20>)
 800ad54:	2300      	movs	r3, #0
 800ad56:	4604      	mov	r4, r0
 800ad58:	4608      	mov	r0, r1
 800ad5a:	4611      	mov	r1, r2
 800ad5c:	602b      	str	r3, [r5, #0]
 800ad5e:	f7f6 feb7 	bl	8001ad0 <_fstat>
 800ad62:	1c43      	adds	r3, r0, #1
 800ad64:	d102      	bne.n	800ad6c <_fstat_r+0x1c>
 800ad66:	682b      	ldr	r3, [r5, #0]
 800ad68:	b103      	cbz	r3, 800ad6c <_fstat_r+0x1c>
 800ad6a:	6023      	str	r3, [r4, #0]
 800ad6c:	bd38      	pop	{r3, r4, r5, pc}
 800ad6e:	bf00      	nop
 800ad70:	20020938 	.word	0x20020938

0800ad74 <_isatty_r>:
 800ad74:	b538      	push	{r3, r4, r5, lr}
 800ad76:	4d06      	ldr	r5, [pc, #24]	@ (800ad90 <_isatty_r+0x1c>)
 800ad78:	2300      	movs	r3, #0
 800ad7a:	4604      	mov	r4, r0
 800ad7c:	4608      	mov	r0, r1
 800ad7e:	602b      	str	r3, [r5, #0]
 800ad80:	f7f6 feb6 	bl	8001af0 <_isatty>
 800ad84:	1c43      	adds	r3, r0, #1
 800ad86:	d102      	bne.n	800ad8e <_isatty_r+0x1a>
 800ad88:	682b      	ldr	r3, [r5, #0]
 800ad8a:	b103      	cbz	r3, 800ad8e <_isatty_r+0x1a>
 800ad8c:	6023      	str	r3, [r4, #0]
 800ad8e:	bd38      	pop	{r3, r4, r5, pc}
 800ad90:	20020938 	.word	0x20020938

0800ad94 <_sbrk_r>:
 800ad94:	b538      	push	{r3, r4, r5, lr}
 800ad96:	4d06      	ldr	r5, [pc, #24]	@ (800adb0 <_sbrk_r+0x1c>)
 800ad98:	2300      	movs	r3, #0
 800ad9a:	4604      	mov	r4, r0
 800ad9c:	4608      	mov	r0, r1
 800ad9e:	602b      	str	r3, [r5, #0]
 800ada0:	f7f6 febe 	bl	8001b20 <_sbrk>
 800ada4:	1c43      	adds	r3, r0, #1
 800ada6:	d102      	bne.n	800adae <_sbrk_r+0x1a>
 800ada8:	682b      	ldr	r3, [r5, #0]
 800adaa:	b103      	cbz	r3, 800adae <_sbrk_r+0x1a>
 800adac:	6023      	str	r3, [r4, #0]
 800adae:	bd38      	pop	{r3, r4, r5, pc}
 800adb0:	20020938 	.word	0x20020938

0800adb4 <__assert_func>:
 800adb4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800adb6:	4614      	mov	r4, r2
 800adb8:	461a      	mov	r2, r3
 800adba:	4b09      	ldr	r3, [pc, #36]	@ (800ade0 <__assert_func+0x2c>)
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	4605      	mov	r5, r0
 800adc0:	68d8      	ldr	r0, [r3, #12]
 800adc2:	b954      	cbnz	r4, 800adda <__assert_func+0x26>
 800adc4:	4b07      	ldr	r3, [pc, #28]	@ (800ade4 <__assert_func+0x30>)
 800adc6:	461c      	mov	r4, r3
 800adc8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800adcc:	9100      	str	r1, [sp, #0]
 800adce:	462b      	mov	r3, r5
 800add0:	4905      	ldr	r1, [pc, #20]	@ (800ade8 <__assert_func+0x34>)
 800add2:	f000 f841 	bl	800ae58 <fiprintf>
 800add6:	f000 f851 	bl	800ae7c <abort>
 800adda:	4b04      	ldr	r3, [pc, #16]	@ (800adec <__assert_func+0x38>)
 800addc:	e7f4      	b.n	800adc8 <__assert_func+0x14>
 800adde:	bf00      	nop
 800ade0:	20000058 	.word	0x20000058
 800ade4:	0800b535 	.word	0x0800b535
 800ade8:	0800b507 	.word	0x0800b507
 800adec:	0800b4fa 	.word	0x0800b4fa

0800adf0 <_calloc_r>:
 800adf0:	b570      	push	{r4, r5, r6, lr}
 800adf2:	fba1 5402 	umull	r5, r4, r1, r2
 800adf6:	b93c      	cbnz	r4, 800ae08 <_calloc_r+0x18>
 800adf8:	4629      	mov	r1, r5
 800adfa:	f7ff fa8d 	bl	800a318 <_malloc_r>
 800adfe:	4606      	mov	r6, r0
 800ae00:	b928      	cbnz	r0, 800ae0e <_calloc_r+0x1e>
 800ae02:	2600      	movs	r6, #0
 800ae04:	4630      	mov	r0, r6
 800ae06:	bd70      	pop	{r4, r5, r6, pc}
 800ae08:	220c      	movs	r2, #12
 800ae0a:	6002      	str	r2, [r0, #0]
 800ae0c:	e7f9      	b.n	800ae02 <_calloc_r+0x12>
 800ae0e:	462a      	mov	r2, r5
 800ae10:	4621      	mov	r1, r4
 800ae12:	f7fe fb31 	bl	8009478 <memset>
 800ae16:	e7f5      	b.n	800ae04 <_calloc_r+0x14>

0800ae18 <__ascii_mbtowc>:
 800ae18:	b082      	sub	sp, #8
 800ae1a:	b901      	cbnz	r1, 800ae1e <__ascii_mbtowc+0x6>
 800ae1c:	a901      	add	r1, sp, #4
 800ae1e:	b142      	cbz	r2, 800ae32 <__ascii_mbtowc+0x1a>
 800ae20:	b14b      	cbz	r3, 800ae36 <__ascii_mbtowc+0x1e>
 800ae22:	7813      	ldrb	r3, [r2, #0]
 800ae24:	600b      	str	r3, [r1, #0]
 800ae26:	7812      	ldrb	r2, [r2, #0]
 800ae28:	1e10      	subs	r0, r2, #0
 800ae2a:	bf18      	it	ne
 800ae2c:	2001      	movne	r0, #1
 800ae2e:	b002      	add	sp, #8
 800ae30:	4770      	bx	lr
 800ae32:	4610      	mov	r0, r2
 800ae34:	e7fb      	b.n	800ae2e <__ascii_mbtowc+0x16>
 800ae36:	f06f 0001 	mvn.w	r0, #1
 800ae3a:	e7f8      	b.n	800ae2e <__ascii_mbtowc+0x16>

0800ae3c <__ascii_wctomb>:
 800ae3c:	4603      	mov	r3, r0
 800ae3e:	4608      	mov	r0, r1
 800ae40:	b141      	cbz	r1, 800ae54 <__ascii_wctomb+0x18>
 800ae42:	2aff      	cmp	r2, #255	@ 0xff
 800ae44:	d904      	bls.n	800ae50 <__ascii_wctomb+0x14>
 800ae46:	228a      	movs	r2, #138	@ 0x8a
 800ae48:	601a      	str	r2, [r3, #0]
 800ae4a:	f04f 30ff 	mov.w	r0, #4294967295
 800ae4e:	4770      	bx	lr
 800ae50:	700a      	strb	r2, [r1, #0]
 800ae52:	2001      	movs	r0, #1
 800ae54:	4770      	bx	lr
	...

0800ae58 <fiprintf>:
 800ae58:	b40e      	push	{r1, r2, r3}
 800ae5a:	b503      	push	{r0, r1, lr}
 800ae5c:	4601      	mov	r1, r0
 800ae5e:	ab03      	add	r3, sp, #12
 800ae60:	4805      	ldr	r0, [pc, #20]	@ (800ae78 <fiprintf+0x20>)
 800ae62:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae66:	6800      	ldr	r0, [r0, #0]
 800ae68:	9301      	str	r3, [sp, #4]
 800ae6a:	f000 f837 	bl	800aedc <_vfiprintf_r>
 800ae6e:	b002      	add	sp, #8
 800ae70:	f85d eb04 	ldr.w	lr, [sp], #4
 800ae74:	b003      	add	sp, #12
 800ae76:	4770      	bx	lr
 800ae78:	20000058 	.word	0x20000058

0800ae7c <abort>:
 800ae7c:	b508      	push	{r3, lr}
 800ae7e:	2006      	movs	r0, #6
 800ae80:	f000 f96c 	bl	800b15c <raise>
 800ae84:	2001      	movs	r0, #1
 800ae86:	f7f6 fdd3 	bl	8001a30 <_exit>

0800ae8a <__sfputc_r>:
 800ae8a:	6893      	ldr	r3, [r2, #8]
 800ae8c:	3b01      	subs	r3, #1
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	b410      	push	{r4}
 800ae92:	6093      	str	r3, [r2, #8]
 800ae94:	da08      	bge.n	800aea8 <__sfputc_r+0x1e>
 800ae96:	6994      	ldr	r4, [r2, #24]
 800ae98:	42a3      	cmp	r3, r4
 800ae9a:	db01      	blt.n	800aea0 <__sfputc_r+0x16>
 800ae9c:	290a      	cmp	r1, #10
 800ae9e:	d103      	bne.n	800aea8 <__sfputc_r+0x1e>
 800aea0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aea4:	f7fe ba53 	b.w	800934e <__swbuf_r>
 800aea8:	6813      	ldr	r3, [r2, #0]
 800aeaa:	1c58      	adds	r0, r3, #1
 800aeac:	6010      	str	r0, [r2, #0]
 800aeae:	7019      	strb	r1, [r3, #0]
 800aeb0:	4608      	mov	r0, r1
 800aeb2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aeb6:	4770      	bx	lr

0800aeb8 <__sfputs_r>:
 800aeb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aeba:	4606      	mov	r6, r0
 800aebc:	460f      	mov	r7, r1
 800aebe:	4614      	mov	r4, r2
 800aec0:	18d5      	adds	r5, r2, r3
 800aec2:	42ac      	cmp	r4, r5
 800aec4:	d101      	bne.n	800aeca <__sfputs_r+0x12>
 800aec6:	2000      	movs	r0, #0
 800aec8:	e007      	b.n	800aeda <__sfputs_r+0x22>
 800aeca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aece:	463a      	mov	r2, r7
 800aed0:	4630      	mov	r0, r6
 800aed2:	f7ff ffda 	bl	800ae8a <__sfputc_r>
 800aed6:	1c43      	adds	r3, r0, #1
 800aed8:	d1f3      	bne.n	800aec2 <__sfputs_r+0xa>
 800aeda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800aedc <_vfiprintf_r>:
 800aedc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aee0:	460d      	mov	r5, r1
 800aee2:	b09d      	sub	sp, #116	@ 0x74
 800aee4:	4614      	mov	r4, r2
 800aee6:	4698      	mov	r8, r3
 800aee8:	4606      	mov	r6, r0
 800aeea:	b118      	cbz	r0, 800aef4 <_vfiprintf_r+0x18>
 800aeec:	6a03      	ldr	r3, [r0, #32]
 800aeee:	b90b      	cbnz	r3, 800aef4 <_vfiprintf_r+0x18>
 800aef0:	f7fe f956 	bl	80091a0 <__sinit>
 800aef4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aef6:	07d9      	lsls	r1, r3, #31
 800aef8:	d405      	bmi.n	800af06 <_vfiprintf_r+0x2a>
 800aefa:	89ab      	ldrh	r3, [r5, #12]
 800aefc:	059a      	lsls	r2, r3, #22
 800aefe:	d402      	bmi.n	800af06 <_vfiprintf_r+0x2a>
 800af00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800af02:	f7fe fb36 	bl	8009572 <__retarget_lock_acquire_recursive>
 800af06:	89ab      	ldrh	r3, [r5, #12]
 800af08:	071b      	lsls	r3, r3, #28
 800af0a:	d501      	bpl.n	800af10 <_vfiprintf_r+0x34>
 800af0c:	692b      	ldr	r3, [r5, #16]
 800af0e:	b99b      	cbnz	r3, 800af38 <_vfiprintf_r+0x5c>
 800af10:	4629      	mov	r1, r5
 800af12:	4630      	mov	r0, r6
 800af14:	f7fe fa5a 	bl	80093cc <__swsetup_r>
 800af18:	b170      	cbz	r0, 800af38 <_vfiprintf_r+0x5c>
 800af1a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800af1c:	07dc      	lsls	r4, r3, #31
 800af1e:	d504      	bpl.n	800af2a <_vfiprintf_r+0x4e>
 800af20:	f04f 30ff 	mov.w	r0, #4294967295
 800af24:	b01d      	add	sp, #116	@ 0x74
 800af26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af2a:	89ab      	ldrh	r3, [r5, #12]
 800af2c:	0598      	lsls	r0, r3, #22
 800af2e:	d4f7      	bmi.n	800af20 <_vfiprintf_r+0x44>
 800af30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800af32:	f7fe fb1f 	bl	8009574 <__retarget_lock_release_recursive>
 800af36:	e7f3      	b.n	800af20 <_vfiprintf_r+0x44>
 800af38:	2300      	movs	r3, #0
 800af3a:	9309      	str	r3, [sp, #36]	@ 0x24
 800af3c:	2320      	movs	r3, #32
 800af3e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800af42:	f8cd 800c 	str.w	r8, [sp, #12]
 800af46:	2330      	movs	r3, #48	@ 0x30
 800af48:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b0f8 <_vfiprintf_r+0x21c>
 800af4c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800af50:	f04f 0901 	mov.w	r9, #1
 800af54:	4623      	mov	r3, r4
 800af56:	469a      	mov	sl, r3
 800af58:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af5c:	b10a      	cbz	r2, 800af62 <_vfiprintf_r+0x86>
 800af5e:	2a25      	cmp	r2, #37	@ 0x25
 800af60:	d1f9      	bne.n	800af56 <_vfiprintf_r+0x7a>
 800af62:	ebba 0b04 	subs.w	fp, sl, r4
 800af66:	d00b      	beq.n	800af80 <_vfiprintf_r+0xa4>
 800af68:	465b      	mov	r3, fp
 800af6a:	4622      	mov	r2, r4
 800af6c:	4629      	mov	r1, r5
 800af6e:	4630      	mov	r0, r6
 800af70:	f7ff ffa2 	bl	800aeb8 <__sfputs_r>
 800af74:	3001      	adds	r0, #1
 800af76:	f000 80a7 	beq.w	800b0c8 <_vfiprintf_r+0x1ec>
 800af7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800af7c:	445a      	add	r2, fp
 800af7e:	9209      	str	r2, [sp, #36]	@ 0x24
 800af80:	f89a 3000 	ldrb.w	r3, [sl]
 800af84:	2b00      	cmp	r3, #0
 800af86:	f000 809f 	beq.w	800b0c8 <_vfiprintf_r+0x1ec>
 800af8a:	2300      	movs	r3, #0
 800af8c:	f04f 32ff 	mov.w	r2, #4294967295
 800af90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af94:	f10a 0a01 	add.w	sl, sl, #1
 800af98:	9304      	str	r3, [sp, #16]
 800af9a:	9307      	str	r3, [sp, #28]
 800af9c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800afa0:	931a      	str	r3, [sp, #104]	@ 0x68
 800afa2:	4654      	mov	r4, sl
 800afa4:	2205      	movs	r2, #5
 800afa6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800afaa:	4853      	ldr	r0, [pc, #332]	@ (800b0f8 <_vfiprintf_r+0x21c>)
 800afac:	f7f5 f930 	bl	8000210 <memchr>
 800afb0:	9a04      	ldr	r2, [sp, #16]
 800afb2:	b9d8      	cbnz	r0, 800afec <_vfiprintf_r+0x110>
 800afb4:	06d1      	lsls	r1, r2, #27
 800afb6:	bf44      	itt	mi
 800afb8:	2320      	movmi	r3, #32
 800afba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800afbe:	0713      	lsls	r3, r2, #28
 800afc0:	bf44      	itt	mi
 800afc2:	232b      	movmi	r3, #43	@ 0x2b
 800afc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800afc8:	f89a 3000 	ldrb.w	r3, [sl]
 800afcc:	2b2a      	cmp	r3, #42	@ 0x2a
 800afce:	d015      	beq.n	800affc <_vfiprintf_r+0x120>
 800afd0:	9a07      	ldr	r2, [sp, #28]
 800afd2:	4654      	mov	r4, sl
 800afd4:	2000      	movs	r0, #0
 800afd6:	f04f 0c0a 	mov.w	ip, #10
 800afda:	4621      	mov	r1, r4
 800afdc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800afe0:	3b30      	subs	r3, #48	@ 0x30
 800afe2:	2b09      	cmp	r3, #9
 800afe4:	d94b      	bls.n	800b07e <_vfiprintf_r+0x1a2>
 800afe6:	b1b0      	cbz	r0, 800b016 <_vfiprintf_r+0x13a>
 800afe8:	9207      	str	r2, [sp, #28]
 800afea:	e014      	b.n	800b016 <_vfiprintf_r+0x13a>
 800afec:	eba0 0308 	sub.w	r3, r0, r8
 800aff0:	fa09 f303 	lsl.w	r3, r9, r3
 800aff4:	4313      	orrs	r3, r2
 800aff6:	9304      	str	r3, [sp, #16]
 800aff8:	46a2      	mov	sl, r4
 800affa:	e7d2      	b.n	800afa2 <_vfiprintf_r+0xc6>
 800affc:	9b03      	ldr	r3, [sp, #12]
 800affe:	1d19      	adds	r1, r3, #4
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	9103      	str	r1, [sp, #12]
 800b004:	2b00      	cmp	r3, #0
 800b006:	bfbb      	ittet	lt
 800b008:	425b      	neglt	r3, r3
 800b00a:	f042 0202 	orrlt.w	r2, r2, #2
 800b00e:	9307      	strge	r3, [sp, #28]
 800b010:	9307      	strlt	r3, [sp, #28]
 800b012:	bfb8      	it	lt
 800b014:	9204      	strlt	r2, [sp, #16]
 800b016:	7823      	ldrb	r3, [r4, #0]
 800b018:	2b2e      	cmp	r3, #46	@ 0x2e
 800b01a:	d10a      	bne.n	800b032 <_vfiprintf_r+0x156>
 800b01c:	7863      	ldrb	r3, [r4, #1]
 800b01e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b020:	d132      	bne.n	800b088 <_vfiprintf_r+0x1ac>
 800b022:	9b03      	ldr	r3, [sp, #12]
 800b024:	1d1a      	adds	r2, r3, #4
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	9203      	str	r2, [sp, #12]
 800b02a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b02e:	3402      	adds	r4, #2
 800b030:	9305      	str	r3, [sp, #20]
 800b032:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b108 <_vfiprintf_r+0x22c>
 800b036:	7821      	ldrb	r1, [r4, #0]
 800b038:	2203      	movs	r2, #3
 800b03a:	4650      	mov	r0, sl
 800b03c:	f7f5 f8e8 	bl	8000210 <memchr>
 800b040:	b138      	cbz	r0, 800b052 <_vfiprintf_r+0x176>
 800b042:	9b04      	ldr	r3, [sp, #16]
 800b044:	eba0 000a 	sub.w	r0, r0, sl
 800b048:	2240      	movs	r2, #64	@ 0x40
 800b04a:	4082      	lsls	r2, r0
 800b04c:	4313      	orrs	r3, r2
 800b04e:	3401      	adds	r4, #1
 800b050:	9304      	str	r3, [sp, #16]
 800b052:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b056:	4829      	ldr	r0, [pc, #164]	@ (800b0fc <_vfiprintf_r+0x220>)
 800b058:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b05c:	2206      	movs	r2, #6
 800b05e:	f7f5 f8d7 	bl	8000210 <memchr>
 800b062:	2800      	cmp	r0, #0
 800b064:	d03f      	beq.n	800b0e6 <_vfiprintf_r+0x20a>
 800b066:	4b26      	ldr	r3, [pc, #152]	@ (800b100 <_vfiprintf_r+0x224>)
 800b068:	bb1b      	cbnz	r3, 800b0b2 <_vfiprintf_r+0x1d6>
 800b06a:	9b03      	ldr	r3, [sp, #12]
 800b06c:	3307      	adds	r3, #7
 800b06e:	f023 0307 	bic.w	r3, r3, #7
 800b072:	3308      	adds	r3, #8
 800b074:	9303      	str	r3, [sp, #12]
 800b076:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b078:	443b      	add	r3, r7
 800b07a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b07c:	e76a      	b.n	800af54 <_vfiprintf_r+0x78>
 800b07e:	fb0c 3202 	mla	r2, ip, r2, r3
 800b082:	460c      	mov	r4, r1
 800b084:	2001      	movs	r0, #1
 800b086:	e7a8      	b.n	800afda <_vfiprintf_r+0xfe>
 800b088:	2300      	movs	r3, #0
 800b08a:	3401      	adds	r4, #1
 800b08c:	9305      	str	r3, [sp, #20]
 800b08e:	4619      	mov	r1, r3
 800b090:	f04f 0c0a 	mov.w	ip, #10
 800b094:	4620      	mov	r0, r4
 800b096:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b09a:	3a30      	subs	r2, #48	@ 0x30
 800b09c:	2a09      	cmp	r2, #9
 800b09e:	d903      	bls.n	800b0a8 <_vfiprintf_r+0x1cc>
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d0c6      	beq.n	800b032 <_vfiprintf_r+0x156>
 800b0a4:	9105      	str	r1, [sp, #20]
 800b0a6:	e7c4      	b.n	800b032 <_vfiprintf_r+0x156>
 800b0a8:	fb0c 2101 	mla	r1, ip, r1, r2
 800b0ac:	4604      	mov	r4, r0
 800b0ae:	2301      	movs	r3, #1
 800b0b0:	e7f0      	b.n	800b094 <_vfiprintf_r+0x1b8>
 800b0b2:	ab03      	add	r3, sp, #12
 800b0b4:	9300      	str	r3, [sp, #0]
 800b0b6:	462a      	mov	r2, r5
 800b0b8:	4b12      	ldr	r3, [pc, #72]	@ (800b104 <_vfiprintf_r+0x228>)
 800b0ba:	a904      	add	r1, sp, #16
 800b0bc:	4630      	mov	r0, r6
 800b0be:	f7fd fc2b 	bl	8008918 <_printf_float>
 800b0c2:	4607      	mov	r7, r0
 800b0c4:	1c78      	adds	r0, r7, #1
 800b0c6:	d1d6      	bne.n	800b076 <_vfiprintf_r+0x19a>
 800b0c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b0ca:	07d9      	lsls	r1, r3, #31
 800b0cc:	d405      	bmi.n	800b0da <_vfiprintf_r+0x1fe>
 800b0ce:	89ab      	ldrh	r3, [r5, #12]
 800b0d0:	059a      	lsls	r2, r3, #22
 800b0d2:	d402      	bmi.n	800b0da <_vfiprintf_r+0x1fe>
 800b0d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b0d6:	f7fe fa4d 	bl	8009574 <__retarget_lock_release_recursive>
 800b0da:	89ab      	ldrh	r3, [r5, #12]
 800b0dc:	065b      	lsls	r3, r3, #25
 800b0de:	f53f af1f 	bmi.w	800af20 <_vfiprintf_r+0x44>
 800b0e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b0e4:	e71e      	b.n	800af24 <_vfiprintf_r+0x48>
 800b0e6:	ab03      	add	r3, sp, #12
 800b0e8:	9300      	str	r3, [sp, #0]
 800b0ea:	462a      	mov	r2, r5
 800b0ec:	4b05      	ldr	r3, [pc, #20]	@ (800b104 <_vfiprintf_r+0x228>)
 800b0ee:	a904      	add	r1, sp, #16
 800b0f0:	4630      	mov	r0, r6
 800b0f2:	f7fd fea9 	bl	8008e48 <_printf_i>
 800b0f6:	e7e4      	b.n	800b0c2 <_vfiprintf_r+0x1e6>
 800b0f8:	0800b637 	.word	0x0800b637
 800b0fc:	0800b641 	.word	0x0800b641
 800b100:	08008919 	.word	0x08008919
 800b104:	0800aeb9 	.word	0x0800aeb9
 800b108:	0800b63d 	.word	0x0800b63d

0800b10c <_raise_r>:
 800b10c:	291f      	cmp	r1, #31
 800b10e:	b538      	push	{r3, r4, r5, lr}
 800b110:	4605      	mov	r5, r0
 800b112:	460c      	mov	r4, r1
 800b114:	d904      	bls.n	800b120 <_raise_r+0x14>
 800b116:	2316      	movs	r3, #22
 800b118:	6003      	str	r3, [r0, #0]
 800b11a:	f04f 30ff 	mov.w	r0, #4294967295
 800b11e:	bd38      	pop	{r3, r4, r5, pc}
 800b120:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b122:	b112      	cbz	r2, 800b12a <_raise_r+0x1e>
 800b124:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b128:	b94b      	cbnz	r3, 800b13e <_raise_r+0x32>
 800b12a:	4628      	mov	r0, r5
 800b12c:	f000 f830 	bl	800b190 <_getpid_r>
 800b130:	4622      	mov	r2, r4
 800b132:	4601      	mov	r1, r0
 800b134:	4628      	mov	r0, r5
 800b136:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b13a:	f000 b817 	b.w	800b16c <_kill_r>
 800b13e:	2b01      	cmp	r3, #1
 800b140:	d00a      	beq.n	800b158 <_raise_r+0x4c>
 800b142:	1c59      	adds	r1, r3, #1
 800b144:	d103      	bne.n	800b14e <_raise_r+0x42>
 800b146:	2316      	movs	r3, #22
 800b148:	6003      	str	r3, [r0, #0]
 800b14a:	2001      	movs	r0, #1
 800b14c:	e7e7      	b.n	800b11e <_raise_r+0x12>
 800b14e:	2100      	movs	r1, #0
 800b150:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b154:	4620      	mov	r0, r4
 800b156:	4798      	blx	r3
 800b158:	2000      	movs	r0, #0
 800b15a:	e7e0      	b.n	800b11e <_raise_r+0x12>

0800b15c <raise>:
 800b15c:	4b02      	ldr	r3, [pc, #8]	@ (800b168 <raise+0xc>)
 800b15e:	4601      	mov	r1, r0
 800b160:	6818      	ldr	r0, [r3, #0]
 800b162:	f7ff bfd3 	b.w	800b10c <_raise_r>
 800b166:	bf00      	nop
 800b168:	20000058 	.word	0x20000058

0800b16c <_kill_r>:
 800b16c:	b538      	push	{r3, r4, r5, lr}
 800b16e:	4d07      	ldr	r5, [pc, #28]	@ (800b18c <_kill_r+0x20>)
 800b170:	2300      	movs	r3, #0
 800b172:	4604      	mov	r4, r0
 800b174:	4608      	mov	r0, r1
 800b176:	4611      	mov	r1, r2
 800b178:	602b      	str	r3, [r5, #0]
 800b17a:	f7f6 fc49 	bl	8001a10 <_kill>
 800b17e:	1c43      	adds	r3, r0, #1
 800b180:	d102      	bne.n	800b188 <_kill_r+0x1c>
 800b182:	682b      	ldr	r3, [r5, #0]
 800b184:	b103      	cbz	r3, 800b188 <_kill_r+0x1c>
 800b186:	6023      	str	r3, [r4, #0]
 800b188:	bd38      	pop	{r3, r4, r5, pc}
 800b18a:	bf00      	nop
 800b18c:	20020938 	.word	0x20020938

0800b190 <_getpid_r>:
 800b190:	f7f6 bc36 	b.w	8001a00 <_getpid>

0800b194 <_init>:
 800b194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b196:	bf00      	nop
 800b198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b19a:	bc08      	pop	{r3}
 800b19c:	469e      	mov	lr, r3
 800b19e:	4770      	bx	lr

0800b1a0 <_fini>:
 800b1a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1a2:	bf00      	nop
 800b1a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1a6:	bc08      	pop	{r3}
 800b1a8:	469e      	mov	lr, r3
 800b1aa:	4770      	bx	lr
