Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 27 18:53:50 2020
| Host              : Shears running 64-bit Ubuntu 16.04.6 LTS
| Command           : report_timing_summary -file ./rundir/post_place_timing_summary.rpt
| Design            : top
| Device            : xczu9eg-ffvb1156
| Speed File        : -3  ADVANCE 1.09 03-31-2017
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 325 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1027 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.644        0.000                      0                35596       -0.221     -562.695                   5174                35596        0.558        0.000                       0                 19764  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.666}        3.333           300.030         
clk2x  {0.000 0.833}        1.666           600.240         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.071        0.000                      0                11340       -0.024       -0.108                     11                11340        1.171        0.000                       0                 13428  
clk2x               0.728        0.000                      0                19648       -0.030       -0.039                      2                19648        0.558        0.000                       0                  6336  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk2x         clk                 0.856        0.000                      0                 4096       -0.221     -435.593                   3958                 4096  
clk           clk2x               0.644        0.000                      0                 1536       -0.206     -126.956                   1203                 1536  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.071ns,  Total Violation        0.000ns
Hold  :           11  Failing Endpoints,  Worst Slack       -0.024ns,  Total Violation       -0.108ns
PW    :            0  Failing Endpoints,  Worst Slack        1.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 fsm/state/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            mem_e_6/memory_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.197ns (10.724%)  route 1.640ns (89.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.114ns = ( 5.447 - 3.333 ) 
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.294ns (routing 1.370ns, distribution 0.924ns)
  Clock Net Delay (Destination): 2.114ns (routing 1.262ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=13427, unset)        2.294     2.294    fsm/state/clk
    SLICE_X54Y194        FDRE                                         r  fsm/state/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y194        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.073     2.367 f  fsm/state/q_reg[1]/Q
                         net (fo=27, estimated)       0.393     2.760    fsm/state/Q[1]
    SLICE_X44Y202        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.124     2.884 r  fsm/state/S_AXIS_TREADY_INST_0/O
                         net (fo=52, estimated)       1.247     4.131    mem_e_6/S_AXIS_TREADY
    RAMB18_X7Y116        RAMB18E2                                     r  mem_e_6/memory_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=13427, unset)        2.114     5.447    mem_e_6/clk
    RAMB18_X7Y116        RAMB18E2                                     r  mem_e_6/memory_reg_bram_0/CLKARDCLK
                         clock pessimism              0.108     5.555    
                         clock uncertainty           -0.035     5.520    
    RAMB18_X7Y116        RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ENARDEN)
                                                     -0.317     5.203    mem_e_6/memory_reg_bram_0
  -------------------------------------------------------------------
                         required time                          5.203    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                  1.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.024ns  (arrival time - required time)
  Source:                 array/pe_5_6/int8_quad_mac/mul/dff_mul_ae/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_5_6/int8_quad_mac/acc_w_dff/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.101ns (46.245%)  route 0.117ns (53.755%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      2.032ns (routing 1.262ns, distribution 0.770ns)
  Clock Net Delay (Destination): 2.336ns (routing 1.370ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=13427, unset)        2.032     2.032    array/pe_5_6/int8_quad_mac/mul/dff_mul_ae/clk
    SLICE_X48Y298        FDRE                                         r  array/pe_5_6/int8_quad_mac/mul/dff_mul_ae/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y298        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.056     2.088 r  array/pe_5_6/int8_quad_mac/mul/dff_mul_ae/q_reg[4]/Q
                         net (fo=2, estimated)        0.106     2.194    array/pe_5_6/int8_quad_mac/acc_w/Q[4]
    SLICE_X48Y300        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_O[5])
                                                      0.045     2.239 r  array/pe_5_6/int8_quad_mac/acc_w/z_carry/O[5]
                         net (fo=1, routed)           0.011     2.250    array/pe_5_6/int8_quad_mac/acc_w_dff/D[5]
    SLICE_X48Y300        FDRE                                         r  array/pe_5_6/int8_quad_mac/acc_w_dff/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=13427, unset)        2.336     2.336    array/pe_5_6/int8_quad_mac/acc_w_dff/clk
    SLICE_X48Y300        FDRE                                         r  array/pe_5_6/int8_quad_mac/acc_w_dff/q_reg[5]/C
                         clock pessimism             -0.108     2.228    
    SLICE_X48Y300        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.274    array/pe_5_6/int8_quad_mac/acc_w_dff/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                 -0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.392         3.333       1.941      RAMB18_X7Y83  mem_a_0/memory_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.495         1.666       1.171      RAMB18_X5Y84  mem_a_3/memory_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.495         1.666       1.171      RAMB18_X6Y89  mem_a_1/memory_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.728ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.030ns,  Total Violation       -0.039ns
PW    :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 array/pe_5_7/int8_quad_mac/mul/dff_dsp_in0/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_5_7/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[23]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk2x rise@1.666ns - clk2x rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.070ns (13.109%)  route 0.464ns (86.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 3.768 - 1.666 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.304ns (routing 1.382ns, distribution 0.922ns)
  Clock Net Delay (Destination): 2.102ns (routing 1.275ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=6591, unset)         2.304     2.304    array/pe_5_7/int8_quad_mac/mul/dff_dsp_in0/clk2x
    SLICE_X46Y286        FDRE                                         r  array/pe_5_7/int8_quad_mac/mul/dff_dsp_in0/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y286        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.070     2.374 r  array/pe_5_7/int8_quad_mac/mul/dff_dsp_in0/q_reg[6]/Q
                         net (fo=1, estimated)        0.464     2.838    array/pe_5_7/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[23]
    DSP48E2_X9Y123       DSP_A_B_DATA                                 r  array/pe_5_7/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=6591, unset)         2.102     3.768    array/pe_5_7/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X9Y123       DSP_A_B_DATA                                 r  array/pe_5_7/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.107     3.875    
                         clock uncertainty           -0.035     3.840    
    DSP48E2_X9Y123       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[23])
                                                     -0.273     3.567    array/pe_5_7/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.567    
                         arrival time                          -2.838    
  -------------------------------------------------------------------
                         slack                                  0.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.030ns  (arrival time - required time)
  Source:                 array/pe_3_3/int8_quad_mac/mul/dff_ae0/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_3_3/int8_quad_mac/mul/dff_ae1/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.056ns (33.745%)  route 0.110ns (66.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      2.045ns (routing 1.275ns, distribution 0.770ns)
  Clock Net Delay (Destination): 2.302ns (routing 1.382ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=6591, unset)         2.045     2.045    array/pe_3_3/int8_quad_mac/mul/dff_ae0/clk2x
    SLICE_X47Y238        FDRE                                         r  array/pe_3_3/int8_quad_mac/mul/dff_ae0/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y238        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.056     2.101 r  array/pe_3_3/int8_quad_mac/mul/dff_ae0/q_reg[9]/Q
                         net (fo=2, estimated)        0.110     2.211    array/pe_3_3/int8_quad_mac/mul/dff_ae1/D[9]
    SLICE_X47Y240        FDRE                                         r  array/pe_3_3/int8_quad_mac/mul/dff_ae1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=6591, unset)         2.302     2.302    array/pe_3_3/int8_quad_mac/mul/dff_ae1/clk2x
    SLICE_X47Y240        FDRE                                         r  array/pe_3_3/int8_quad_mac/mul/dff_ae1/q_reg[9]/C
                         clock pessimism             -0.107     2.195    
    SLICE_X47Y240        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.241    array/pe_3_3/int8_quad_mac/mul/dff_ae1/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                 -0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2x
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.666
Sources:            { clk2x }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         1.666       1.116      SLICE_X51Y297  array/pe_4_6/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/i_carryin4/opt_has_pipe.first_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.833       0.558      SLICE_X45Y311  array/pe_6_7/int8_quad_mac/mul/dff_be0/q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.833       0.558      SLICE_X50Y294  array/pe_4_6/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.856ns,  Total Violation        0.000ns
Hold  :         3958  Failing Endpoints,  Worst Slack       -0.221ns,  Total Violation     -435.593ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 array/pe_0_2/int8_quad_mac/mul/dff_ae0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_0_2/int8_quad_mac/mul/dff_mul_ce/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk rise@3.333ns - clk2x rise@1.666ns)
  Data Path Delay:        0.525ns  (logic 0.069ns (13.143%)  route 0.456ns (86.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 5.359 - 3.333 ) 
    Source Clock Delay      (SCD):    2.308ns = ( 3.974 - 1.666 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.308ns (routing 1.382ns, distribution 0.926ns)
  Clock Net Delay (Destination): 2.026ns (routing 1.262ns, distribution 0.764ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=6591, unset)         2.308     3.974    array/pe_0_2/int8_quad_mac/mul/dff_ae0/clk2x
    SLICE_X55Y222        FDRE                                         r  array/pe_0_2/int8_quad_mac/mul/dff_ae0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y222        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     4.043 r  array/pe_0_2/int8_quad_mac/mul/dff_ae0/q_reg[0]/Q
                         net (fo=2, estimated)        0.456     4.499    array/pe_0_2/int8_quad_mac/mul/dff_mul_ce/D[0]
    SLICE_X44Y222        FDRE                                         r  array/pe_0_2/int8_quad_mac/mul/dff_mul_ce/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=13427, unset)        2.026     5.359    array/pe_0_2/int8_quad_mac/mul/dff_mul_ce/clk
    SLICE_X44Y222        FDRE                                         r  array/pe_0_2/int8_quad_mac/mul/dff_mul_ce/q_reg[0]/C
                         clock pessimism              0.000     5.359    
                         clock uncertainty           -0.035     5.324    
    SLICE_X44Y222        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.032     5.356    array/pe_0_2/int8_quad_mac/mul/dff_mul_ce/q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.356    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                  0.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.221ns  (arrival time - required time)
  Source:                 array/pe_5_6/int8_quad_mac/mul/dff_ae1/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_5_6/int8_quad_mac/mul/dff_mul_ae/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.056ns (37.185%)  route 0.095ns (62.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.044ns (routing 1.275ns, distribution 0.769ns)
  Clock Net Delay (Destination): 2.333ns (routing 1.370ns, distribution 0.963ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=6591, unset)         2.044     2.044    array/pe_5_6/int8_quad_mac/mul/dff_ae1/clk2x
    SLICE_X47Y299        FDRE                                         r  array/pe_5_6/int8_quad_mac/mul/dff_ae1/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y299        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.056     2.100 r  array/pe_5_6/int8_quad_mac/mul/dff_ae1/q_reg[9]/Q
                         net (fo=1, estimated)        0.095     2.195    array/pe_5_6/int8_quad_mac/mul/dff_mul_ae/D[9]
    SLICE_X47Y300        FDRE                                         r  array/pe_5_6/int8_quad_mac/mul/dff_mul_ae/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=13427, unset)        2.333     2.333    array/pe_5_6/int8_quad_mac/mul/dff_mul_ae/clk
    SLICE_X47Y300        FDRE                                         r  array/pe_5_6/int8_quad_mac/mul/dff_mul_ae/q_reg[9]/C
                         clock pessimism              0.000     2.333    
                         clock uncertainty            0.035     2.369    
    SLICE_X47Y300        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.416    array/pe_5_6/int8_quad_mac/mul/dff_mul_ae/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.416    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                 -0.221    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.644ns,  Total Violation        0.000ns
Hold  :         1203  Failing Endpoints,  Worst Slack       -0.206ns,  Total Violation     -126.956ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 mem_e_1/memory_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_0_1/int8_quad_mac/mul/dff_dsp_in2/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk2x rise@1.666ns - clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.207ns (33.768%)  route 0.406ns (66.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 3.706 - 1.666 ) 
    Source Clock Delay      (SCD):    2.446ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.446ns (routing 1.370ns, distribution 1.076ns)
  Clock Net Delay (Destination): 2.040ns (routing 1.275ns, distribution 0.765ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=13427, unset)        2.446     2.446    mem_e_1/clk
    RAMB18_X7Y79         RAMB18E2                                     r  mem_e_1/memory_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y79         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[7])
                                                      0.207     2.653 r  mem_e_1/memory_reg_bram_0/DOUTBDOUT[7]
                         net (fo=2, estimated)        0.406     3.059    array/pe_0_1/int8_quad_mac/mul/dff_dsp_in2/memory_reg_bram_0[7]
    SLICE_X54Y203        FDRE                                         r  array/pe_0_1/int8_quad_mac/mul/dff_dsp_in2/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=6591, unset)         2.040     3.706    array/pe_0_1/int8_quad_mac/mul/dff_dsp_in2/clk2x
    SLICE_X54Y203        FDRE                                         r  array/pe_0_1/int8_quad_mac/mul/dff_dsp_in2/q_reg[7]/C
                         clock pessimism              0.000     3.706    
                         clock uncertainty           -0.035     3.671    
    SLICE_X54Y203        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.033     3.704    array/pe_0_1/int8_quad_mac/mul/dff_dsp_in2/q_reg[7]
  -------------------------------------------------------------------
                         required time                          3.704    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                  0.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.206ns  (arrival time - required time)
  Source:                 array/pe_7_5/dff_e/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_7_5/int8_quad_mac/mul/dff_dsp_in2/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.056ns (37.185%)  route 0.095ns (62.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.008ns (routing 1.262ns, distribution 0.746ns)
  Clock Net Delay (Destination): 2.282ns (routing 1.382ns, distribution 0.900ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=13427, unset)        2.008     2.008    array/pe_7_5/dff_e/clk
    SLICE_X45Y271        FDRE                                         r  array/pe_7_5/dff_e/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y271        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.056     2.064 r  array/pe_7_5/dff_e/q_reg[3]/Q
                         net (fo=1, estimated)        0.095     2.159    array/pe_7_5/int8_quad_mac/mul/dff_dsp_in2/D[3]
    SLICE_X45Y272        FDRE                                         r  array/pe_7_5/int8_quad_mac/mul/dff_dsp_in2/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=6591, unset)         2.282     2.282    array/pe_7_5/int8_quad_mac/mul/dff_dsp_in2/clk2x
    SLICE_X45Y272        FDRE                                         r  array/pe_7_5/int8_quad_mac/mul/dff_dsp_in2/q_reg[3]/C
                         clock pessimism              0.000     2.282    
                         clock uncertainty            0.035     2.318    
    SLICE_X45Y272        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.365    array/pe_7_5/int8_quad_mac/mul/dff_dsp_in2/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                 -0.206    





