Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 912963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 912963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 912963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 915293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 1722963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 1722963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 1722963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 2532963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 2532963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 2532963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 2535293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 3342963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 3342963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 3342963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 4152963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 4152963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 4152963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 4155293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 4962963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 4962963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 4962963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[19]/TChk166_1806 at time 4965139 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[20]/TChk166_1806 at time 4965141 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[7]/TChk166_1806 at time 4965209 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[8]/TChk166_1806 at time 4965211 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[25]/TChk166_1806 at time 4965226 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[26]/TChk166_1806 at time 4965238 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 5772963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 5772963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 5772963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 5775293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 6582963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 6582963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 6582963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 7392963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 7392963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 7392963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 7395293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 8202963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 8202963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 8202963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[7]/TChk166_1806 at time 8205209 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[8]/TChk166_1806 at time 8205211 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 9012963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 9012963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 9012963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 9015293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 9822963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 9822963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 9822963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 10632963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 10632963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 10632963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 10635293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 11442963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 11442963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 11442963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 12252963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 12252963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 12252963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 12255293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 13062963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 13062963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 13062963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 13872963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 13872963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 13872963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 13875293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 14682963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 14682963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 14682963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[7]/TChk166_1806 at time 14685209 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[8]/TChk166_1806 at time 14685211 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 15492963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 15492963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 15492963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 15495293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 16302963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 16302963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 16302963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 17112963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 17112963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 17112963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 17115293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 17922963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 17922963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 17922963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 18732963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 18732963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 18732963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 18735293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 19542963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 19542963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 19542963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 20352963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 20352963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 20352963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 20355293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 21162963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 21162963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 21162963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[7]/TChk166_1806 at time 21165209 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[8]/TChk166_1806 at time 21165211 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 21972963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 21972963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 21972963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 21975293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 22782963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 22782963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 22782963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 23592963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 23592963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 23592963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 23595293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 24402963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 24402963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 24402963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 25212963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 25212963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 25212963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 25215293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 26022963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 26022963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 26022963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 26832963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 26832963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 26832963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 26835293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 27642963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 27642963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 27642963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[7]/TChk166_1806 at time 27645209 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[8]/TChk166_1806 at time 27645211 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 28452963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 28452963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 28452963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 28455293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 29262963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 29262963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 29262963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 30072963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 30072963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 30072963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 30075293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 30882963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 30882963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 30882963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 31692963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 31692963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 31692963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 31695293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 32502963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 32502963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 32502963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 33312963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 33312963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 33312963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 33315293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 34122963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 34122963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 34122963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[7]/TChk166_1806 at time 34125209 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[8]/TChk166_1806 at time 34125211 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 34932963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 34932963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 34932963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 34935293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 35742963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 35742963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 35742963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 36552963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 36552963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 36552963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 36555293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 37362963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 37362963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 37362963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 38172963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 38172963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 38172963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 38175293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 38982963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 38982963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 38982963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 39792963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 39792963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 39792963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 39795293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 40602963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 40602963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 40602963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[7]/TChk166_1806 at time 40605209 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[8]/TChk166_1806 at time 40605211 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 41412963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 41412963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 41412963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 41415293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 42222963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 42222963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 42222963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 43032963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 43032963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 43032963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 43035293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 43842963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 43842963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 43842963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 44652963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 44652963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 44652963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 44655293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 45462963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 45462963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 45462963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 46272963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 46272963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 46272963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 46275293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 47082963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 47082963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 47082963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[7]/TChk166_1806 at time 47085209 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[8]/TChk166_1806 at time 47085211 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 47892963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 47892963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 47892963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 47895293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 48702963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 48702963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 48702963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 49512963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 49512963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 49512963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 49515293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 50322963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 50322963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 50322963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 51132963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 51132963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 51132963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 51135293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 51942963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 51942963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 51942963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 52752963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 52752963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 52752963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 52755293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 53562963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 53562963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 53562963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[7]/TChk166_1806 at time 53565209 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[8]/TChk166_1806 at time 53565211 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 54372963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 54372963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 54372963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 54375293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 55182963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 55182963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 55182963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 55992963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 55992963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 55992963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 55995293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 56802963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 56802963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 56802963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 57612963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 57612963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 57612963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 57615293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 58422963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 58422963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 58422963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 59232963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 59232963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 59232963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 59235293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 60042963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 60042963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 60042963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[7]/TChk166_1806 at time 60045209 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[8]/TChk166_1806 at time 60045211 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 60852963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 60852963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 60852963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 60855293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 61662963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 61662963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 61662963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 62472963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 62472963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 62472963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 62475293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 63282963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 63282963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 63282963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 64092963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 64092963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 64092963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 64095293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 64902963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 64902963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 64902963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 65712963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 65712963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 65712963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 65715293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 66522963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 66522963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 66522963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[7]/TChk166_1806 at time 66525209 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[8]/TChk166_1806 at time 66525211 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 67332963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 67332963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 67332963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 67335293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 68142963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 68142963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 68142963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 68952963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 68952963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 68952963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 68955293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 69762963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 69762963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 69762963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 70572963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 70572963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 70572963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 70575293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 71382963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 71382963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 71382963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 72192963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 72192963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 72192963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 72195293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 73002963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 73002963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 73002963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[7]/TChk166_1806 at time 73005209 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[8]/TChk166_1806 at time 73005211 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 73812963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 73812963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 73812963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 73815293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 74622963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 74622963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 74622963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 75432963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 75432963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 75432963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 75435293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 76242963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 76242963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 76242963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 77052963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 77052963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 77052963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 77055293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 77862963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 77862963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 77862963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 78672963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 78672963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 78672963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 78675293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 79482963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 79482963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 79482963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[7]/TChk166_1806 at time 79485209 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[8]/TChk166_1806 at time 79485211 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 80292963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 80292963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 80292963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 80295293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 81102963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 81102963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 81102963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 81912963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 81912963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 81912963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 81915293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 82722963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 82722963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 82722963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 83532963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 83532963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 83532963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 83535293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 84342963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 84342963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 84342963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 85152963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 85152963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 85152963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 85155293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 85962963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 85962963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 85962963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[7]/TChk166_1806 at time 85965209 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[8]/TChk166_1806 at time 85965211 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 86772963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 86772963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 86772963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 86775293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 87582963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 87582963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 87582963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 88392963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 88392963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 88392963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 88395293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 89202963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 89202963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 89202963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 90012963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 90012963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 90012963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 90015293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 90822963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 90822963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 90822963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 91632963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 91632963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 91632963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 91635293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 92442963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 92442963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 92442963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[7]/TChk166_1806 at time 92445209 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[8]/TChk166_1806 at time 92445211 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 93252963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 93252963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 93252963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 93255293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 94062963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 94062963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 94062963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 94872963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 94872963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 94872963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 94875293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 95682963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 95682963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 95682963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 96492963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 96492963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 96492963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 96495293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 97302963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 97302963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 97302963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 98112963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 98112963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 98112963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 98115293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 98922963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 98922963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 98922963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[7]/TChk166_1806 at time 98925209 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[8]/TChk166_1806 at time 98925211 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 99732963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 99732963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 99732963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /Top/head/write_24b/colour_decoder/offset_reg[2]/TChk163_1803 at time 99735293 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[0]/TChk154_659 at time 100542963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[4]/TChk154_659 at time 100542963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/data/verilog/src/unisims/FDRE.v" Line 154: Timing violation in scope /Top/head/write_24b/colour_decoder/counter/int_counter_reg[6]/TChk154_659 at time 100542963 ps $setuphold (posedge C,posedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
