Fitter report for TRANS_CL3
Sat Apr 11 16:47:20 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. Output Pin Default Load For Reported TCO
 23. Fitter Resource Utilization by Entity
 24. Delay Chain Summary
 25. Pad To Core Delay Chain Fanout
 26. Control Signals
 27. Global & Other Fast Signals
 28. Non-Global High Fan-Out Signals
 29. Fitter RAM Summary
 30. |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_bhf1:auto_generated|ALTSYNCRAM
 31. |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_k5g1:auto_generated|ALTSYNCRAM
 32. |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_l872:auto_generated|ALTSYNCRAM
 33. |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iaf1:auto_generated|ALTSYNCRAM
 34. |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_haf1:auto_generated|ALTSYNCRAM
 35. |TRANS_CL3|TRANS_3:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_tj41:auto_generated|ALTSYNCRAM
 36. |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_hsf1:auto_generated|ALTSYNCRAM
 37. Interconnect Usage Summary
 38. LAB Logic Elements
 39. LAB-wide Signals
 40. LAB Signals Sourced
 41. LAB Signals Sourced Out
 42. LAB Distinct Inputs
 43. I/O Rules Summary
 44. I/O Rules Details
 45. I/O Rules Matrix
 46. Fitter Device Options
 47. Operating Settings and Conditions
 48. Estimated Delay Added for Hold Timing
 49. Fitter Messages
 50. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+------------------------------------+------------------------------------------+
; Fitter Status                      ; Successful - Sat Apr 11 16:47:20 2015    ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name                      ; TRANS_CL3                                ;
; Top-level Entity Name              ; TRANS_CL3                                ;
; Family                             ; Cyclone III                              ;
; Device                             ; EP3C25Q240C8                             ;
; Timing Models                      ; Final                                    ;
; Total logic elements               ; 4,605 / 24,624 ( 19 % )                  ;
;     Total combinational functions  ; 4,152 / 24,624 ( 17 % )                  ;
;     Dedicated logic registers      ; 2,656 / 24,624 ( 11 % )                  ;
; Total registers                    ; 2724                                     ;
; Total pins                         ; 63 / 149 ( 42 % )                        ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 55,424 / 608,256 ( 9 % )                 ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                          ;
; Total PLLs                         ; 1 / 4 ( 25 % )                           ;
+------------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C25Q240C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                           ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Use TimeQuest Timing Analyzer                                              ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; Off                                   ; Off                                   ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; On                                    ; On                                    ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Stop After Congestion Map Generation                                       ; Off                                   ; Off                                   ;
; Save Intermediate Fitting Results                                          ; Off                                   ; Off                                   ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Use Best Effort Settings for Compilation                                   ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  14.5%      ;
+----------------------------+-------------+


+--------------------------------------+
; I/O Assignment Warnings              ;
+-------------+------------------------+
; Pin Name    ; Reason                 ;
+-------------+------------------------+
; sd_clk      ; Missing drive strength ;
; TxD_usb     ; Missing drive strength ;
; epcs_dclk   ; Missing drive strength ;
; epcs_ce     ; Missing drive strength ;
; epcs_do     ; Missing drive strength ;
; c1_ce       ; Missing drive strength ;
; c1_clk      ; Missing drive strength ;
; c1_cs       ; Missing drive strength ;
; c2_ce       ; Missing drive strength ;
; c2_clk      ; Missing drive strength ;
; c2_cs       ; Missing drive strength ;
; clk_24      ; Missing drive strength ;
; led1        ; Missing drive strength ;
; led2        ; Missing drive strength ;
; led3        ; Missing drive strength ;
; reset_9557  ; Missing drive strength ;
; scl_9557    ; Missing drive strength ;
; sd_cas      ; Missing drive strength ;
; sd_cke      ; Missing drive strength ;
; sd_cs       ; Missing drive strength ;
; sd_ras      ; Missing drive strength ;
; sd_we       ; Missing drive strength ;
; sd_addr[11] ; Missing drive strength ;
; sd_addr[10] ; Missing drive strength ;
; sd_addr[9]  ; Missing drive strength ;
; sd_addr[8]  ; Missing drive strength ;
; sd_addr[7]  ; Missing drive strength ;
; sd_addr[6]  ; Missing drive strength ;
; sd_addr[5]  ; Missing drive strength ;
; sd_addr[4]  ; Missing drive strength ;
; sd_addr[3]  ; Missing drive strength ;
; sd_addr[2]  ; Missing drive strength ;
; sd_addr[1]  ; Missing drive strength ;
; sd_addr[0]  ; Missing drive strength ;
; sd_ba[1]    ; Missing drive strength ;
; sd_ba[0]    ; Missing drive strength ;
; sd_dqm[1]   ; Missing drive strength ;
; sd_dqm[0]   ; Missing drive strength ;
; c1_data     ; Missing drive strength ;
; c2_data     ; Missing drive strength ;
; data_24     ; Missing drive strength ;
; sda_9557    ; Missing drive strength ;
; sd_data[15] ; Missing drive strength ;
; sd_data[14] ; Missing drive strength ;
; sd_data[13] ; Missing drive strength ;
; sd_data[12] ; Missing drive strength ;
; sd_data[11] ; Missing drive strength ;
; sd_data[10] ; Missing drive strength ;
; sd_data[9]  ; Missing drive strength ;
; sd_data[8]  ; Missing drive strength ;
; sd_data[7]  ; Missing drive strength ;
; sd_data[6]  ; Missing drive strength ;
; sd_data[5]  ; Missing drive strength ;
; sd_data[4]  ; Missing drive strength ;
; sd_data[3]  ; Missing drive strength ;
; sd_data[2]  ; Missing drive strength ;
; sd_data[1]  ; Missing drive strength ;
; sd_data[0]  ; Missing drive strength ;
+-------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                              ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                        ; Destination Port ; Destination Port Name ;
+---------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; TRANS_3:inst|cpu_0:the_cpu_0|D_bht_data[0]        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_hsf1:auto_generated|q_b[0] ; PORTBDATAOUT     ;                       ;
; TRANS_3:inst|cpu_0:the_cpu_0|D_bht_data[1]        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_hsf1:auto_generated|q_b[1] ; PORTBDATAOUT     ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_addr[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_addr[0]~output                                                                                                       ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_addr[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_addr[1]~output                                                                                                       ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_addr[2]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_addr[2]~output                                                                                                       ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_addr[3]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_addr[3]~output                                                                                                       ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_addr[4]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_addr[4]~output                                                                                                       ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_addr[5]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_addr[5]~output                                                                                                       ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_addr[6]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_addr[6]~output                                                                                                       ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_addr[7]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_addr[7]~output                                                                                                       ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_addr[8]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_addr[8]~output                                                                                                       ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_addr[9]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_addr[9]~output                                                                                                       ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_addr[10]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_addr[10]~output                                                                                                      ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_addr[11]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_addr[11]~output                                                                                                      ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_bank[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_ba[0]~output                                                                                                         ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_bank[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_ba[1]~output                                                                                                         ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_cmd[0]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|m_cmd[0]~_Duplicate_1                                                                  ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_cmd[0]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_we~output                                                                                                            ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_cmd[0]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                         ;                  ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_cmd[1]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|m_cmd[1]~_Duplicate_1                                                                  ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_cmd[1]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_cas~output                                                                                                           ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_cmd[1]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                         ;                  ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_cmd[2]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|m_cmd[2]~_Duplicate_1                                                                  ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_cmd[2]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_ras~output                                                                                                           ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_cmd[2]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                         ;                  ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_cmd[3]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_cs~output                                                                                                            ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_cmd[3]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                         ;                  ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[0]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|m_data[0]~_Duplicate_1                                                                 ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_data[0]~output                                                                                                       ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[1]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|m_data[1]~_Duplicate_1                                                                 ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_data[1]~output                                                                                                       ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[2]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|m_data[2]~_Duplicate_1                                                                 ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[2]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_data[2]~output                                                                                                       ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[3]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|m_data[3]~_Duplicate_1                                                                 ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[3]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_data[3]~output                                                                                                       ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[4]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|m_data[4]~_Duplicate_1                                                                 ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[4]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_data[4]~output                                                                                                       ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[5]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|m_data[5]~_Duplicate_1                                                                 ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[5]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_data[5]~output                                                                                                       ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[6]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|m_data[6]~_Duplicate_1                                                                 ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[6]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_data[6]~output                                                                                                       ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[7]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|m_data[7]~_Duplicate_1                                                                 ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[7]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_data[7]~output                                                                                                       ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[8]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|m_data[8]~_Duplicate_1                                                                 ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[8]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_data[8]~output                                                                                                       ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[9]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|m_data[9]~_Duplicate_1                                                                 ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[9]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_data[9]~output                                                                                                       ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[10]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|m_data[10]~_Duplicate_1                                                                ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[10]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_data[10]~output                                                                                                      ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[11]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|m_data[11]~_Duplicate_1                                                                ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[11]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_data[11]~output                                                                                                      ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[12]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|m_data[12]~_Duplicate_1                                                                ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[12]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_data[12]~output                                                                                                      ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[13]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|m_data[13]~_Duplicate_1                                                                ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[13]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_data[13]~output                                                                                                      ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[14]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|m_data[14]~_Duplicate_1                                                                ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[14]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_data[14]~output                                                                                                      ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[15]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|m_data[15]~_Duplicate_1                                                                ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_data[15]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_data[15]~output                                                                                                      ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_dqm[0]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_dqm[0]~output                                                                                                        ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_dqm[1]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sd_dqm[1]~output                                                                                                        ; I                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_1                                                                        ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sd_data[15]~output                                                                                                      ; OE               ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                         ;                  ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_1  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_2                                                                        ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_1  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sd_data[14]~output                                                                                                      ; OE               ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_1  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                         ;                  ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_2  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_3                                                                        ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_2  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sd_data[13]~output                                                                                                      ; OE               ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_2  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                         ;                  ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_3  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_4                                                                        ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_3  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sd_data[12]~output                                                                                                      ; OE               ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_3  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                         ;                  ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_4  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_5                                                                        ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_4  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sd_data[11]~output                                                                                                      ; OE               ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_4  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                         ;                  ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_5  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_6                                                                        ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_5  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sd_data[10]~output                                                                                                      ; OE               ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_5  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                         ;                  ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_6  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_7                                                                        ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_6  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sd_data[9]~output                                                                                                       ; OE               ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_6  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                         ;                  ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_7  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_8                                                                        ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_7  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sd_data[8]~output                                                                                                       ; OE               ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_7  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                         ;                  ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_8  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_9                                                                        ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_8  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sd_data[7]~output                                                                                                       ; OE               ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_8  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                         ;                  ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_9  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_10                                                                       ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_9  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sd_data[6]~output                                                                                                       ; OE               ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_9  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                         ;                  ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_10 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_11                                                                       ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_10 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sd_data[5]~output                                                                                                       ; OE               ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_10 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                         ;                  ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_11 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_12                                                                       ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_11 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sd_data[4]~output                                                                                                       ; OE               ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_11 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                         ;                  ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_12 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_13                                                                       ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_12 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sd_data[3]~output                                                                                                       ; OE               ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_12 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                         ;                  ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_13 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_14                                                                       ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_13 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sd_data[2]~output                                                                                                       ; OE               ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_13 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                         ;                  ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_14 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_15                                                                       ; Q                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_14 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sd_data[1]~output                                                                                                       ; OE               ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_14 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                         ;                  ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_15 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sd_data[0]~output                                                                                                       ; OE               ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_15 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                         ;                  ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|za_data[0]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sd_data[0]~input                                                                                                        ; O                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|za_data[1]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sd_data[1]~input                                                                                                        ; O                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|za_data[2]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sd_data[2]~input                                                                                                        ; O                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|za_data[3]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sd_data[3]~input                                                                                                        ; O                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|za_data[4]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sd_data[4]~input                                                                                                        ; O                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|za_data[5]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sd_data[5]~input                                                                                                        ; O                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|za_data[6]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sd_data[6]~input                                                                                                        ; O                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|za_data[7]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sd_data[7]~input                                                                                                        ; O                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|za_data[8]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sd_data[8]~input                                                                                                        ; O                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|za_data[9]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sd_data[9]~input                                                                                                        ; O                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|za_data[10]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sd_data[10]~input                                                                                                       ; O                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|za_data[11]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sd_data[11]~input                                                                                                       ; O                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|za_data[12]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sd_data[12]~input                                                                                                       ; O                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|za_data[13]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sd_data[13]~input                                                                                                       ; O                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|za_data[14]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sd_data[14]~input                                                                                                       ; O                ;                       ;
; TRANS_3:inst|sdram_0:the_sdram_0|za_data[15]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sd_data[15]~input                                                                                                       ; O                ;                       ;
+---------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                   ;
+-----------------------------+----------------+--------------+------------+---------------+----------------------------+
; Name                        ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------+--------------+------------+---------------+----------------------------+
; Fast Output Enable Register ; sdram_0        ;              ; m_data[0]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[10] ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[11] ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[12] ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[13] ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[14] ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[15] ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[1]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[2]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[3]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[4]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[5]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[6]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[7]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[8]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[9]  ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+----------------+--------------+------------+---------------+----------------------------+


+-----------------------------------------------+
; Incremental Compilation Preservation Summary  ;
+-------------------------+---------------------+
; Type                    ; Value               ;
+-------------------------+---------------------+
; Netlist                 ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
;                         ;                     ;
; Placement               ;                     ;
;     -- Requested        ; 0 / 7281 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 7281 ( 0.00 % ) ;
;                         ;                     ;
; Routing (by Connection) ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
+-------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                 ;
+------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------+
; Partition Name   ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents         ;
+------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------+
; Top              ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                  ;
; sld_hub:auto_hub ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub ;
+------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------+


+----------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                               ;
+------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name   ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+------------------+---------+-------------------+-------------------------+-------------------+
; Top              ; 7087    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub ; 194     ; 0                 ; N/A                     ; Post-Synthesis    ;
+------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in G:/Quartus/transfer_new/TRANS_CL3.pin.


+------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Total logic elements                        ; 4,605 / 24,624 ( 19 % )                                                              ;
;     -- Combinational with no register       ; 1949                                                                                 ;
;     -- Register only                        ; 453                                                                                  ;
;     -- Combinational with a register        ; 2203                                                                                 ;
;                                             ;                                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                                      ;
;     -- 4 input functions                    ; 2072                                                                                 ;
;     -- 3 input functions                    ; 1504                                                                                 ;
;     -- <=2 input functions                  ; 576                                                                                  ;
;     -- Register only                        ; 453                                                                                  ;
;                                             ;                                                                                      ;
; Logic elements by mode                      ;                                                                                      ;
;     -- normal mode                          ; 3653                                                                                 ;
;     -- arithmetic mode                      ; 499                                                                                  ;
;                                             ;                                                                                      ;
; Total registers*                            ; 2,724 / 25,294 ( 11 % )                                                              ;
;     -- Dedicated logic registers            ; 2,656 / 24,624 ( 11 % )                                                              ;
;     -- I/O registers                        ; 68 / 670 ( 10 % )                                                                    ;
;                                             ;                                                                                      ;
; Total LABs:  partially or completely used   ; 350 / 1,539 ( 23 % )                                                                 ;
; User inserted logic elements                ; 0                                                                                    ;
; Virtual pins                                ; 0                                                                                    ;
; I/O pins                                    ; 63 / 149 ( 42 % )                                                                    ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )                                                                       ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )                                                                       ;
; Global signals                              ; 5                                                                                    ;
; M9Ks                                        ; 15 / 66 ( 23 % )                                                                     ;
; Total block memory bits                     ; 55,424 / 608,256 ( 9 % )                                                             ;
; Total block memory implementation bits      ; 138,240 / 608,256 ( 23 % )                                                           ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )                                                                      ;
; PLLs                                        ; 1 / 4 ( 25 % )                                                                       ;
; Global clocks                               ; 5 / 20 ( 25 % )                                                                      ;
; JTAGs                                       ; 1 / 1 ( 100 % )                                                                      ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                        ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                        ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                                                                        ;
; Average interconnect usage (total/H/V)      ; 9% / 9% / 10%                                                                        ;
; Peak interconnect usage (total/H/V)         ; 50% / 45% / 57%                                                                      ;
; Maximum fan-out node                        ; PLL:inst1|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl ;
; Maximum fan-out                             ; 2586                                                                                 ;
; Highest non-global fan-out signal           ; TRANS_3:inst|cpu_0:the_cpu_0|A_stall                                                 ;
; Highest non-global fan-out                  ; 845                                                                                  ;
; Total fan-out                               ; 25439                                                                                ;
; Average fan-out                             ; 3.43                                                                                 ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                  ;
+----------------------------------------------+-----------------------+-----------------------+
; Statistic                                    ; Top                   ; sld_hub:auto_hub      ;
+----------------------------------------------+-----------------------+-----------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                   ;
;                                              ;                       ;                       ;
; Total logic elements                         ; 4479 / 24624 ( 18 % ) ; 126 / 24624 ( < 1 % ) ;
;     -- Combinational with no register        ; 1899                  ; 50                    ;
;     -- Register only                         ; 445                   ; 8                     ;
;     -- Combinational with a register         ; 2135                  ; 68                    ;
;                                              ;                       ;                       ;
; Logic element usage by number of LUT inputs  ;                       ;                       ;
;     -- 4 input functions                     ; 2013                  ; 59                    ;
;     -- 3 input functions                     ; 1469                  ; 35                    ;
;     -- <=2 input functions                   ; 552                   ; 24                    ;
;     -- Register only                         ; 445                   ; 8                     ;
;                                              ;                       ;                       ;
; Logic elements by mode                       ;                       ;                       ;
;     -- normal mode                           ; 3539                  ; 114                   ;
;     -- arithmetic mode                       ; 495                   ; 4                     ;
;                                              ;                       ;                       ;
; Total registers                              ; 2648                  ; 76                    ;
;     -- Dedicated logic registers             ; 2580 / 24624 ( 10 % ) ; 76 / 24624 ( < 1 % )  ;
;     -- I/O registers                         ; 136                   ; 0                     ;
;                                              ;                       ;                       ;
; Total LABs:  partially or completely used    ; 339 / 1539 ( 22 % )   ; 12 / 1539 ( < 1 % )   ;
;                                              ;                       ;                       ;
; Virtual pins                                 ; 0                     ; 0                     ;
; I/O pins                                     ; 63                    ; 0                     ;
; Embedded Multiplier 9-bit elements           ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )       ;
; Total memory bits                            ; 55424                 ; 0                     ;
; Total RAM block bits                         ; 138240                ; 0                     ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ;
; PLL                                          ; 1 / 4 ( 25 % )        ; 0 / 4 ( 0 % )         ;
; M9K                                          ; 15 / 66 ( 22 % )      ; 0 / 66 ( 0 % )        ;
; Clock control block                          ; 5 / 24 ( 20 % )       ; 0 / 24 ( 0 % )        ;
; Double Data Rate I/O output circuitry        ; 36 / 220 ( 16 % )     ; 0 / 220 ( 0 % )       ;
; Double Data Rate I/O output enable circuitry ; 16 / 220 ( 7 % )      ; 0 / 220 ( 0 % )       ;
;                                              ;                       ;                       ;
; Connections                                  ;                       ;                       ;
;     -- Input Connections                     ; 296                   ; 118                   ;
;     -- Registered Input Connections          ; 126                   ; 84                    ;
;     -- Output Connections                    ; 230                   ; 184                   ;
;     -- Registered Output Connections         ; 4                     ; 183                   ;
;                                              ;                       ;                       ;
; Internal Connections                         ;                       ;                       ;
;     -- Total Connections                     ; 24960                 ; 839                   ;
;     -- Registered Connections                ; 8887                  ; 610                   ;
;                                              ;                       ;                       ;
; External Connections                         ;                       ;                       ;
;     -- Top                                   ; 226                   ; 300                   ;
;     -- sld_hub:auto_hub                      ; 300                   ; 2                     ;
;                                              ;                       ;                       ;
; Partition Interface                          ;                       ;                       ;
;     -- Input Ports                           ; 45                    ; 22                    ;
;     -- Output Ports                          ; 45                    ; 39                    ;
;     -- Bidir Ports                           ; 20                    ; 0                     ;
;                                              ;                       ;                       ;
; Registered Ports                             ;                       ;                       ;
;     -- Registered Input Ports                ; 0                     ; 3                     ;
;     -- Registered Output Ports               ; 0                     ; 29                    ;
;                                              ;                       ;                       ;
; Port Connectivity                            ;                       ;                       ;
;     -- Input Ports driven by GND             ; 0                     ; 9                     ;
;     -- Output Ports driven by GND            ; 0                     ; 0                     ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                     ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                     ;
;     -- Input Ports with no Source            ; 0                     ; 0                     ;
;     -- Output Ports with no Source           ; 0                     ; 0                     ;
;     -- Input Ports with no Fanout            ; 0                     ; 1                     ;
;     -- Output Ports with no Fanout           ; 0                     ; 25                    ;
+----------------------------------------------+-----------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; RxD_usb   ; 195   ; 7        ; 38           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; c1_dr     ; 218   ; 8        ; 20           ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; c2_dr     ; 161   ; 6        ; 53           ; 21           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; clk       ; 149   ; 5        ; 53           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; epcs_data ; 24    ; 1        ; 0            ; 22           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; TxD_usb     ; 196   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; c1_ce       ; 216   ; 8        ; 23           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; c1_clk      ; 221   ; 8        ; 18           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; c1_cs       ; 230   ; 8        ; 14           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; c2_ce       ; 173   ; 6        ; 53           ; 26           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; c2_clk      ; 164   ; 6        ; 53           ; 22           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; c2_cs       ; 169   ; 6        ; 53           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; clk_24      ; 106   ; 4        ; 38           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; epcs_ce     ; 14    ; 1        ; 0            ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; epcs_dclk   ; 23    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; epcs_do     ; 12    ; 1        ; 0            ; 27           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; led1        ; 186   ; 7        ; 45           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; led2        ; 188   ; 7        ; 45           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; led3        ; 194   ; 7        ; 40           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; reset_9557  ; 120   ; 4        ; 51           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; scl_9557    ; 111   ; 4        ; 43           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sd_addr[0]  ; 94    ; 4        ; 29           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sd_addr[10] ; 93    ; 4        ; 29           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sd_addr[11] ; 73    ; 3        ; 7            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sd_addr[1]  ; 95    ; 4        ; 29           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sd_addr[2]  ; 98    ; 4        ; 34           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sd_addr[3]  ; 99    ; 4        ; 34           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sd_addr[4]  ; 84    ; 3        ; 18           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sd_addr[5]  ; 83    ; 3        ; 18           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sd_addr[6]  ; 82    ; 3        ; 14           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sd_addr[7]  ; 81    ; 3        ; 14           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sd_addr[8]  ; 78    ; 3        ; 11           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sd_addr[9]  ; 80    ; 3        ; 14           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sd_ba[0]    ; 88    ; 3        ; 20           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sd_ba[1]    ; 87    ; 3        ; 20           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sd_cas      ; 51    ; 2        ; 0            ; 7            ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sd_cke      ; 76    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sd_clk      ; 71    ; 3        ; 5            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sd_cs       ; 55    ; 2        ; 0            ; 5            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sd_dqm[0]   ; 49    ; 2        ; 0            ; 8            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sd_dqm[1]   ; 72    ; 3        ; 5            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sd_ras      ; 52    ; 2        ; 0            ; 6            ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sd_we       ; 50    ; 2        ; 0            ; 7            ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------------------------------------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                           ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------------------------------------------------+---------------------+
; c1_data     ; 224   ; 8        ; 16           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; TRANS_3:inst|pio_c1_data:the_pio_c1_data|data_dir (inverted)   ; -                   ;
; c2_data     ; 167   ; 6        ; 53           ; 23           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; TRANS_3:inst|pio_c2_data:the_pio_c2_data|data_dir (inverted)   ; -                   ;
; data_24     ; 108   ; 4        ; 40           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; TRANS_3:inst|pio_data_24:the_pio_data_24|data_dir (inverted)   ; -                   ;
; sd_data[0]  ; 37    ; 2        ; 0            ; 14           ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_15              ; -                   ;
; sd_data[10] ; 65    ; 3        ; 3            ; 0            ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_5               ; -                   ;
; sd_data[11] ; 68    ; 3        ; 3            ; 0            ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_4               ; -                   ;
; sd_data[12] ; 63    ; 3        ; 1            ; 0            ; 7            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_3               ; -                   ;
; sd_data[13] ; 64    ; 3        ; 1            ; 0            ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_2               ; -                   ;
; sd_data[14] ; 56    ; 2        ; 0            ; 4            ; 14           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_1               ; -                   ;
; sd_data[15] ; 57    ; 2        ; 0            ; 4            ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; TRANS_3:inst|sdram_0:the_sdram_0|oe                            ; -                   ;
; sd_data[1]  ; 38    ; 2        ; 0            ; 14           ; 7            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_14              ; -                   ;
; sd_data[2]  ; 39    ; 2        ; 0            ; 13           ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_13              ; -                   ;
; sd_data[3]  ; 41    ; 2        ; 0            ; 12           ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_12              ; -                   ;
; sd_data[4]  ; 43    ; 2        ; 0            ; 12           ; 7            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_11              ; -                   ;
; sd_data[5]  ; 44    ; 2        ; 0            ; 11           ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_10              ; -                   ;
; sd_data[6]  ; 45    ; 2        ; 0            ; 11           ; 7            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_9               ; -                   ;
; sd_data[7]  ; 46    ; 2        ; 0            ; 10           ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_8               ; -                   ;
; sd_data[8]  ; 69    ; 3        ; 5            ; 0            ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_7               ; -                   ;
; sd_data[9]  ; 70    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_6               ; -                   ;
; sda_9557    ; 112   ; 4        ; 43           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; TRANS_3:inst|pio_sda_9557:the_pio_sda_9557|data_dir (inverted) ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------------------------------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                  ;
+----------+-----------------------------------------+---------------------------+---------------------+---------------------------+
; Location ; Pin Name                                ; Reserved As               ; User Signal Name    ; Pin Type                  ;
+----------+-----------------------------------------+---------------------------+---------------------+---------------------------+
; 12       ; DIFFIO_L3n, DATA1, ASDO                 ; Use as regular IO         ; epcs_do             ; Dual Purpose Pin          ;
; 14       ; DIFFIO_L4p, FLASH_nCE, nCSO             ; Use as regular IO         ; epcs_ce             ; Dual Purpose Pin          ;
; 17       ; nSTATUS                                 ; -                         ; -                   ; Dedicated Programming Pin ;
; 23       ; DCLK                                    ; Use as regular IO         ; epcs_dclk           ; Dual Purpose Pin          ;
; 24       ; DATA0                                   ; Use as regular IO         ; epcs_data           ; Dual Purpose Pin          ;
; 25       ; nCONFIG                                 ; -                         ; -                   ; Dedicated Programming Pin ;
; 26       ; TDI                                     ; -                         ; altera_reserved_tdi ; JTAG Pin                  ;
; 27       ; TCK                                     ; -                         ; altera_reserved_tck ; JTAG Pin                  ;
; 28       ; TMS                                     ; -                         ; altera_reserved_tms ; JTAG Pin                  ;
; 29       ; TDO                                     ; -                         ; altera_reserved_tdo ; JTAG Pin                  ;
; 30       ; nCE                                     ; -                         ; -                   ; Dedicated Programming Pin ;
; 153      ; CONF_DONE                               ; -                         ; -                   ; Dedicated Programming Pin ;
; 155      ; MSEL0                                   ; -                         ; -                   ; Dedicated Programming Pin ;
; 157      ; MSEL1                                   ; -                         ; -                   ; Dedicated Programming Pin ;
; 158      ; MSEL2                                   ; -                         ; -                   ; Dedicated Programming Pin ;
; 158      ; MSEL3                                   ; -                         ; -                   ; Dedicated Programming Pin ;
; 164      ; DIFFIO_R4p, CLKUSR                      ; Use as general purpose IO ; c2_clk              ; Dual Purpose Pin          ;
; 167      ; DIFFIO_R3n, nWE                         ; Use as regular IO         ; c2_data             ; Dual Purpose Pin          ;
; 173      ; PADD23                                  ; Use as regular IO         ; c2_ce               ; Dual Purpose Pin          ;
; 194      ; DIFFIO_T20p, PADD0                      ; Use as regular IO         ; led3                ; Dual Purpose Pin          ;
; 196      ; DIFFIO_T19n, PADD1                      ; Use as regular IO         ; TxD_usb             ; Dual Purpose Pin          ;
; 218      ; DIFFIO_T10n, DATA2                      ; Use as regular IO         ; c1_dr               ; Dual Purpose Pin          ;
; 221      ; DIFFIO_T9p, DATA4                       ; Use as regular IO         ; c1_clk              ; Dual Purpose Pin          ;
; 224      ; DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11 ; Use as regular IO         ; c1_data             ; Dual Purpose Pin          ;
+----------+-----------------------------------------+---------------------------+---------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 4 / 14 ( 29 % )  ; 3.3V          ; --           ;
; 2        ; 15 / 17 ( 88 % ) ; 3.3V          ; --           ;
; 3        ; 18 / 20 ( 90 % ) ; 3.3V          ; --           ;
; 4        ; 10 / 22 ( 45 % ) ; 3.3V          ; --           ;
; 5        ; 1 / 19 ( 5 % )   ; 3.3V          ; --           ;
; 6        ; 5 / 15 ( 33 % )  ; 3.3V          ; --           ;
; 7        ; 5 / 20 ( 25 % )  ; 3.3V          ; --           ;
; 8        ; 5 / 22 ( 23 % )  ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ;            ;          ; VCCD_PLL3                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 2        ;            ;          ; GNDA3                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 3        ;            ; --       ; VCCA3                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 4        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 5        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 6        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 7        ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 8        ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 9        ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 10       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 11       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 7          ; 1        ; epcs_do                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 13       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 14       ; 9          ; 1        ; epcs_ce                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 15       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 16       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 11         ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 18       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 19       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 20       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 22       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 23       ; 17         ; 1        ; epcs_dclk                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 24       ; 18         ; 1        ; epcs_data                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 25       ; 19         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 26       ; 20         ; 1        ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 27       ; 21         ; 1        ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 28       ; 22         ; 1        ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 29       ; 23         ; 1        ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 30       ; 24         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 31       ; 25         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 26         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 33       ; 27         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 34       ; 28         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 35       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ; 31         ; 2        ; sd_data[0]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 38       ; 32         ; 2        ; sd_data[1]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 39       ; 35         ; 2        ; sd_data[2]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 40       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 41       ; 36         ; 2        ; sd_data[3]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 42       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 43       ; 37         ; 2        ; sd_data[4]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 44       ; 38         ; 2        ; sd_data[5]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 45       ; 39         ; 2        ; sd_data[6]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 46       ; 40         ; 2        ; sd_data[7]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 47       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 43         ; 2        ; sd_dqm[0]                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 50       ; 44         ; 2        ; sd_we                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 51       ; 45         ; 2        ; sd_cas                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 52       ; 46         ; 2        ; sd_ras                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 53       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 54       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 55       ; 49         ; 2        ; sd_cs                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 56       ; 50         ; 2        ; sd_data[14]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 57       ; 51         ; 2        ; sd_data[15]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 58       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 59       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 60       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 61       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 63       ; 54         ; 3        ; sd_data[12]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 64       ; 55         ; 3        ; sd_data[13]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 56         ; 3        ; sd_data[10]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 67       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 68       ; 59         ; 3        ; sd_data[11]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 60         ; 3        ; sd_data[8]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 61         ; 3        ; sd_data[9]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 62         ; 3        ; sd_clk                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 63         ; 3        ; sd_dqm[1]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ; 64         ; 3        ; sd_addr[11]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 74       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 75       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 76       ; 67         ; 3        ; sd_cke                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 77       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 78       ; 68         ; 3        ; sd_addr[8]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 79       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 72         ; 3        ; sd_addr[9]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 81       ; 73         ; 3        ; sd_addr[7]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 82       ; 74         ; 3        ; sd_addr[6]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 83       ; 77         ; 3        ; sd_addr[5]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 84       ; 79         ; 3        ; sd_addr[4]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 85       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 86       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 87       ; 81         ; 3        ; sd_ba[1]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 88       ; 82         ; 3        ; sd_ba[0]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 89       ; 86         ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 90       ; 87         ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 91       ; 88         ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 92       ; 89         ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 93       ; 90         ; 4        ; sd_addr[10]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 94       ; 91         ; 4        ; sd_addr[0]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 95       ; 93         ; 4        ; sd_addr[1]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 96       ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 97       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 96         ; 4        ; sd_addr[2]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 99       ; 97         ; 4        ; sd_addr[3]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 100      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 101      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 102      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 103      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 104      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 105      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 106      ; 105        ; 4        ; clk_24                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 107      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 108      ; 107        ; 4        ; data_24                         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 109      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 110      ; 110        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 111        ; 4        ; scl_9557                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 112        ; 4        ; sda_9557                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 116      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 117      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 118      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 119      ; 121        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 120      ; 122        ; 4        ; reset_9557                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ;            ;          ; VCCD_PLL4                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 122      ;            ;          ; GNDA4                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 123      ;            ; --       ; VCCA4                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 124      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 125      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 126      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 127      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 128      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 129      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 130      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 131      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 132      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 133      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 134      ; 135        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 135      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 136      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 137      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 138      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 139      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 140      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 141      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 142      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 143      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 144      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 145      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 146      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 147      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 148      ; 147        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 149      ; 148        ; 5        ; clk                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 150      ; 149        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 151      ; 150        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 152      ; 151        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 153      ; 152        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 154      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 155      ; 153        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 156      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 157      ; 154        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 158      ; 155        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 158      ; 156        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 159      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 160      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 161      ; 161        ; 6        ; c2_dr                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 162      ; 162        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 163      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 164      ; 163        ; 6        ; c2_clk                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 165      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 166      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 167      ; 165        ; 6        ; c2_data                         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 168      ; 166        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 169      ; 167        ; 6        ; c2_cs                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 170      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 171      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 172      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 173      ; 170        ; 6        ; c2_ce                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 174      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 175      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 176      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 177      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 178      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 179      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 180      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 181      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 182      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 183      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 184      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 185      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 186      ; 182        ; 7        ; led1                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 187      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 188      ; 184        ; 7        ; led2                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 189      ; 185        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 190      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 191      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 192      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 193      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 194      ; 189        ; 7        ; led3                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 195      ; 190        ; 7        ; RxD_usb                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 196      ; 191        ; 7        ; TxD_usb                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 197      ; 192        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 198      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 199      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 200      ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 201      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 202      ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 203      ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 204      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 205      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 206      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 207      ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 208      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 209      ; 209        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 210      ; 210        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 211      ; 211        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 212      ; 212        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 213      ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 214      ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 215      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 216      ; 216        ; 8        ; c1_ce                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 217      ; 217        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 218      ; 218        ; 8        ; c1_dr                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 219      ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 220      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 221      ; 221        ; 8        ; c1_clk                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 222      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 223      ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 224      ; 225        ; 8        ; c1_data                         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 225      ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 226      ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 227      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 228      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 229      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 230      ; 230        ; 8        ; c1_cs                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 231      ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 232      ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 233      ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 234      ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 235      ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 236      ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 237      ; 243        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 238      ; 244        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 239      ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 240      ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                      ;
+-------------------------------+------------------------------------------------------------------+
; Name                          ; PLL:inst1|altpll:altpll_component|PLL_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------+
; SDC pin name                  ; inst1|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                           ;
; Compensate clock              ; clock0                                                           ;
; Compensated input/output pins ; --                                                               ;
; Switchover type               ; --                                                               ;
; Input frequency 0             ; 50.0 MHz                                                         ;
; Input frequency 1             ; --                                                               ;
; Nominal PFD frequency         ; 50.0 MHz                                                         ;
; Nominal VCO frequency         ; 450.0 MHz                                                        ;
; VCO post scale                ; 2                                                                ;
; VCO frequency control         ; Auto                                                             ;
; VCO phase shift step          ; 277 ps                                                           ;
; VCO multiply                  ; --                                                               ;
; VCO divide                    ; --                                                               ;
; Freq min lock                 ; 33.34 MHz                                                        ;
; Freq max lock                 ; 72.24 MHz                                                        ;
; M VCO Tap                     ; 6                                                                ;
; M Initial                     ; 2                                                                ;
; M value                       ; 9                                                                ;
; N value                       ; 1                                                                ;
; Charge pump current           ; setting 1                                                        ;
; Loop filter resistance        ; setting 27                                                       ;
; Loop filter capacitance       ; setting 0                                                        ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                             ;
; Real time reconfigurable      ; Off                                                              ;
; Scan chain MIF file           ; --                                                               ;
; Preserve PLL counter order    ; Off                                                              ;
; PLL location                  ; PLL_2                                                            ;
; Inclk0 signal                 ; clk                                                              ;
; Inclk1 signal                 ; --                                                               ;
; Inclk0 signal type            ; Dedicated Pin                                                    ;
; Inclk1 signal type            ; --                                                               ;
+-------------------------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; Name                                                                         ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                      ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; PLL:inst1|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 5.00 (277 ps)    ; 50/50      ; C0      ; 9             ; 5/4 Odd    ; --            ; 2       ; 6       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; PLL:inst1|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 1    ; 1   ; 50.0 MHz         ; -70 (-3889 ps) ; 5.00 (277 ps)    ; 50/50      ; C1      ; 9             ; 5/4 Odd    ; --            ; 1       ; 0       ; inst1|altpll_component|auto_generated|pll1|clk[1] ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.0-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.0-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.0-V PCI                        ; 10 pF ; Not Available                      ;
; 3.0-V PCI-X                      ; 10 pF ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 1.2 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class I  ; 0 pF  ; (See SSTL-2)                       ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; 1.2-V HSTL Class I               ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class I  ; 0 pF  ; Not Available                      ;
; 1.2-V HSTL Class II              ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class II ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS_E_3R                        ; 0 pF  ; Not Available                      ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS_E_1R                        ; 0 pF  ; Not Available                      ;
; RSDS_E_3R                        ; 0 pF  ; Not Available                      ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS_E_3R                   ; 0 pF  ; Not Available                      ;
; PPDS                             ; 0 pF  ; Not Available                      ;
; PPDS_E_3R                        ; 0 pF  ; Not Available                      ;
; Bus LVDS                         ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                    ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |TRANS_CL3                                                                                                                ; 4605 (2)    ; 2656 (0)                  ; 68 (68)       ; 55424       ; 15   ; 0            ; 0       ; 0         ; 63   ; 0            ; 1949 (2)     ; 453 (0)           ; 2203 (0)         ; |TRANS_CL3                                                                                                                                                                                                                                                             ; work         ;
;    |PLL:inst1|                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|PLL:inst1                                                                                                                                                                                                                                                   ;              ;
;       |altpll:altpll_component|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|PLL:inst1|altpll:altpll_component                                                                                                                                                                                                                           ;              ;
;          |PLL_altpll:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|PLL:inst1|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                                                                                                                 ;              ;
;    |TRANS_3:inst|                                                                                                         ; 4477 (0)    ; 2580 (0)                  ; 0 (0)         ; 55424       ; 15   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1897 (0)     ; 445 (0)           ; 2135 (1)         ; |TRANS_CL3|TRANS_3:inst                                                                                                                                                                                                                                                ;              ;
;       |TRANS_3_reset_clk_0_domain_synch_module:TRANS_3_reset_clk_0_domain_synch|                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TRANS_CL3|TRANS_3:inst|TRANS_3_reset_clk_0_domain_synch_module:TRANS_3_reset_clk_0_domain_synch                                                                                                                                                                       ;              ;
;       |cpu_0:the_cpu_0|                                                                                                   ; 2938 (2467) ; 1765 (1544)               ; 0 (0)         ; 46208       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1173 (922)   ; 304 (261)         ; 1461 (1284)      ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0                                                                                                                                                                                                                                ;              ;
;          |cpu_0_bht_module:cpu_0_bht|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht                                                                                                                                                                                                     ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram                                                                                                                                                                           ;              ;
;                |altsyncram_hsf1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_hsf1:auto_generated                                                                                                                                            ;              ;
;          |cpu_0_dc_data_module:cpu_0_dc_data|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data                                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram                                                                                                                                                                   ;              ;
;                |altsyncram_bcf1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_bcf1:auto_generated                                                                                                                                    ;              ;
;          |cpu_0_dc_tag_module:cpu_0_dc_tag|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag                                                                                                                                                                                               ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                     ;              ;
;                |altsyncram_bhf1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_bhf1:auto_generated                                                                                                                                      ;              ;
;          |cpu_0_dc_victim_module:cpu_0_dc_victim|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim                                                                                                                                                                                         ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram                                                                                                                                                               ;              ;
;                |altsyncram_i2d1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated                                                                                                                                ;              ;
;          |cpu_0_ic_data_module:cpu_0_ic_data|                                                                             ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data                                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                   ;              ;
;                |altsyncram_lcd1:auto_generated|                                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_lcd1:auto_generated                                                                                                                                    ;              ;
;          |cpu_0_ic_tag_module:cpu_0_ic_tag|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1408        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag                                                                                                                                                                                               ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1408        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                     ;              ;
;                |altsyncram_k5g1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1408        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_k5g1:auto_generated                                                                                                                                      ;              ;
;          |cpu_0_mult_cell:the_cpu_0_mult_cell|                                                                            ; 177 (0)     ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 145 (0)      ; 0 (0)             ; 32 (0)           ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell                                                                                                                                                                                            ;              ;
;             |altmult_add:the_altmult_add|                                                                                 ; 177 (0)     ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 145 (0)      ; 0 (0)             ; 32 (0)           ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add                                                                                                                                                                ;              ;
;                |mult_add_jar2:auto_generated|                                                                             ; 177 (0)     ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 145 (0)      ; 0 (0)             ; 32 (0)           ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_jar2:auto_generated                                                                                                                                   ;              ;
;                   |ded_mult_hi81:ded_mult1|                                                                               ; 177 (14)    ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 145 (0)      ; 0 (0)             ; 32 (14)          ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_jar2:auto_generated|ded_mult_hi81:ded_mult1                                                                                                           ;              ;
;                      |ded_mult_5qf1:left_mult|                                                                            ; 62 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (0)       ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_jar2:auto_generated|ded_mult_hi81:ded_mult1|ded_mult_5qf1:left_mult                                                                                   ;              ;
;                         |mac_mult_vp31:mac_mult2|                                                                         ; 62 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (0)       ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_jar2:auto_generated|ded_mult_hi81:ded_mult1|ded_mult_5qf1:left_mult|mac_mult_vp31:mac_mult2                                                           ;              ;
;                            |mult_vrm:mult4|                                                                               ; 62 (62)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_jar2:auto_generated|ded_mult_hi81:ded_mult1|ded_mult_5qf1:left_mult|mac_mult_vp31:mac_mult2|mult_vrm:mult4                                            ;              ;
;                      |ded_mult_9qf1:right_mult|                                                                           ; 101 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (0)       ; 0 (0)             ; 18 (0)           ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_jar2:auto_generated|ded_mult_hi81:ded_mult1|ded_mult_9qf1:right_mult                                                                                  ;              ;
;                         |mac_mult_up31:mac_mult22|                                                                        ; 101 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (0)       ; 0 (0)             ; 18 (0)           ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_jar2:auto_generated|ded_mult_hi81:ded_mult1|ded_mult_9qf1:right_mult|mac_mult_up31:mac_mult22                                                         ;              ;
;                            |mult_urm:mult24|                                                                              ; 101 (101)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (83)      ; 0 (0)             ; 18 (18)          ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_jar2:auto_generated|ded_mult_hi81:ded_mult1|ded_mult_9qf1:right_mult|mac_mult_up31:mac_mult22|mult_urm:mult24                                         ;              ;
;          |cpu_0_nios2_oci:the_cpu_0_nios2_oci|                                                                            ; 282 (35)    ; 188 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (35)      ; 43 (0)            ; 145 (0)          ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci                                                                                                                                                                                            ;              ;
;             |cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|                                         ; 138 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 43 (0)            ; 53 (0)           ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper                                                                                                                        ; work         ;
;                |cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|                                        ; 50 (46)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 39 (37)           ; 10 (8)           ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk                                                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                |cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|                                              ; 86 (82)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 4 (0)             ; 43 (43)          ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck                                                            ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ; work         ;
;                |sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|                                                       ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy                                                                     ; work         ;
;             |cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|                                                           ; 14 (14)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 9 (9)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg                                                                                                                                          ;              ;
;             |cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break                                                                                                                                            ;              ;
;             |cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|                                                             ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug                                                                                                                                            ;              ;
;             |cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|                                                                   ; 56 (56)     ; 44 (44)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 44 (44)          ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem                                                                                                                                                  ;              ;
;                |cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component                                                                   ;              ;
;                   |altsyncram:the_altsyncram|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ;              ;
;                      |altsyncram_l872:auto_generated|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_l872:auto_generated          ;              ;
;          |cpu_0_register_bank_a_module:cpu_0_register_bank_a|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;                |altsyncram_haf1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_haf1:auto_generated                                                                                                                    ;              ;
;          |cpu_0_register_bank_b_module:cpu_0_register_bank_b|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;                |altsyncram_iaf1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iaf1:auto_generated                                                                                                                    ;              ;
;          |cpu_0_test_bench:the_cpu_0_test_bench|                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench                                                                                                                                                                                          ;              ;
;       |cpu_0_data_master_arbitrator:the_cpu_0_data_master|                                                                ; 267 (267)   ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 195 (195)    ; 0 (0)             ; 72 (72)          ; |TRANS_CL3|TRANS_3:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master                                                                                                                                                                                             ;              ;
;       |cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|                                                  ; 96 (96)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (44)      ; 4 (4)             ; 48 (48)          ; |TRANS_CL3|TRANS_3:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master                                                                                                                                                                               ;              ;
;       |cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|                                                    ; 35 (35)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 8 (8)            ; |TRANS_CL3|TRANS_3:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module                                                                                                                                                                                 ;              ;
;       |epcs_flash_controller_0:the_epcs_flash_controller_0|                                                               ; 164 (19)    ; 115 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (18)      ; 38 (0)            ; 78 (1)           ; |TRANS_CL3|TRANS_3:inst|epcs_flash_controller_0:the_epcs_flash_controller_0                                                                                                                                                                                            ;              ;
;          |altsyncram:the_boot_copier_rom|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom                                                                                                                                                             ;              ;
;             |altsyncram_tj41:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_tj41:auto_generated                                                                                                                              ;              ;
;          |epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|                                                    ; 145 (145)   ; 115 (115)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 38 (38)           ; 77 (77)          ; |TRANS_CL3|TRANS_3:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub                                                                                                                                ;              ;
;       |epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|                ; 26 (26)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 4 (4)            ; |TRANS_CL3|TRANS_3:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port                                                                                                                                             ; work         ;
;       |jtag_uart_0:the_jtag_uart_0|                                                                                       ; 168 (50)    ; 107 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (37)      ; 17 (0)            ; 90 (12)          ; |TRANS_CL3|TRANS_3:inst|jtag_uart_0:the_jtag_uart_0                                                                                                                                                                                                                    ;              ;
;          |alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|                                                                ; 68 (68)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 17 (17)           ; 38 (38)          ; |TRANS_CL3|TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                    ;              ;
;          |jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|                                                                  ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |TRANS_CL3|TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r                                                                                                                                                                      ;              ;
;             |scfifo:rfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |TRANS_CL3|TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                         ;              ;
;                |scfifo_aq21:auto_generated|                                                                               ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |TRANS_CL3|TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated                                                                                                                              ;              ;
;                   |a_dpfifo_h031:dpfifo|                                                                                  ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |TRANS_CL3|TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                         ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                            ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |TRANS_CL3|TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ;              ;
;                         |cntr_4n7:count_usedw|                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |TRANS_CL3|TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                            ;              ;
;                      |cntr_omb:rd_ptr_count|                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |TRANS_CL3|TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                   ;              ;
;                      |cntr_omb:wr_ptr|                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |TRANS_CL3|TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                         ;              ;
;                      |dpram_ek21:FIFOram|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                      ;              ;
;                         |altsyncram_i0m1:altsyncram1|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                          ;              ;
;          |jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|                                                                  ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |TRANS_CL3|TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w                                                                                                                                                                      ;              ;
;             |scfifo:wfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |TRANS_CL3|TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                         ;              ;
;                |scfifo_aq21:auto_generated|                                                                               ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |TRANS_CL3|TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated                                                                                                                              ;              ;
;                   |a_dpfifo_h031:dpfifo|                                                                                  ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |TRANS_CL3|TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                         ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                            ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |TRANS_CL3|TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ;              ;
;                         |cntr_4n7:count_usedw|                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |TRANS_CL3|TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                            ;              ;
;                      |cntr_omb:rd_ptr_count|                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |TRANS_CL3|TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                   ;              ;
;                      |cntr_omb:wr_ptr|                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |TRANS_CL3|TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                         ;              ;
;                      |dpram_ek21:FIFOram|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                      ;              ;
;                         |altsyncram_i0m1:altsyncram1|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                          ;              ;
;       |jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave|                                        ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |TRANS_CL3|TRANS_3:inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave                                                                                                                                                                     ;              ;
;       |pio_c1_ce:the_pio_c1_ce|                                                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_c1_ce:the_pio_c1_ce                                                                                                                                                                                                                        ;              ;
;       |pio_c1_ce_s1_arbitrator:the_pio_c1_ce_s1|                                                                          ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_c1_ce_s1_arbitrator:the_pio_c1_ce_s1                                                                                                                                                                                                       ;              ;
;       |pio_c1_clk:the_pio_c1_clk|                                                                                         ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_c1_clk:the_pio_c1_clk                                                                                                                                                                                                                      ;              ;
;       |pio_c1_clk_s1_arbitrator:the_pio_c1_clk_s1|                                                                        ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_c1_clk_s1_arbitrator:the_pio_c1_clk_s1                                                                                                                                                                                                     ;              ;
;       |pio_c1_cs:the_pio_c1_cs|                                                                                           ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_c1_cs:the_pio_c1_cs                                                                                                                                                                                                                        ; work         ;
;       |pio_c1_cs_s1_arbitrator:the_pio_c1_cs_s1|                                                                          ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_c1_cs_s1_arbitrator:the_pio_c1_cs_s1                                                                                                                                                                                                       ;              ;
;       |pio_c1_data:the_pio_c1_data|                                                                                       ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |TRANS_CL3|TRANS_3:inst|pio_c1_data:the_pio_c1_data                                                                                                                                                                                                                    ; work         ;
;       |pio_c1_data_s1_arbitrator:the_pio_c1_data_s1|                                                                      ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_c1_data_s1_arbitrator:the_pio_c1_data_s1                                                                                                                                                                                                   ; work         ;
;       |pio_c1_dr:the_pio_c1_dr|                                                                                           ; 8 (8)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (2)             ; 3 (3)            ; |TRANS_CL3|TRANS_3:inst|pio_c1_dr:the_pio_c1_dr                                                                                                                                                                                                                        ;              ;
;       |pio_c1_dr_s1_arbitrator:the_pio_c1_dr_s1|                                                                          ; 5 (5)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_c1_dr_s1_arbitrator:the_pio_c1_dr_s1                                                                                                                                                                                                       ;              ;
;       |pio_c2_ce:the_pio_c2_ce|                                                                                           ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_c2_ce:the_pio_c2_ce                                                                                                                                                                                                                        ;              ;
;       |pio_c2_ce_s1_arbitrator:the_pio_c2_ce_s1|                                                                          ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_c2_ce_s1_arbitrator:the_pio_c2_ce_s1                                                                                                                                                                                                       ;              ;
;       |pio_c2_clk:the_pio_c2_clk|                                                                                         ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_c2_clk:the_pio_c2_clk                                                                                                                                                                                                                      ;              ;
;       |pio_c2_clk_s1_arbitrator:the_pio_c2_clk_s1|                                                                        ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_c2_clk_s1_arbitrator:the_pio_c2_clk_s1                                                                                                                                                                                                     ;              ;
;       |pio_c2_cs:the_pio_c2_cs|                                                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_c2_cs:the_pio_c2_cs                                                                                                                                                                                                                        ;              ;
;       |pio_c2_cs_s1_arbitrator:the_pio_c2_cs_s1|                                                                          ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_c2_cs_s1_arbitrator:the_pio_c2_cs_s1                                                                                                                                                                                                       ;              ;
;       |pio_c2_data:the_pio_c2_data|                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |TRANS_CL3|TRANS_3:inst|pio_c2_data:the_pio_c2_data                                                                                                                                                                                                                    ;              ;
;       |pio_c2_data_s1_arbitrator:the_pio_c2_data_s1|                                                                      ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_c2_data_s1_arbitrator:the_pio_c2_data_s1                                                                                                                                                                                                   ;              ;
;       |pio_c2_dr:the_pio_c2_dr|                                                                                           ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 3 (3)            ; |TRANS_CL3|TRANS_3:inst|pio_c2_dr:the_pio_c2_dr                                                                                                                                                                                                                        ;              ;
;       |pio_c2_dr_s1_arbitrator:the_pio_c2_dr_s1|                                                                          ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_c2_dr_s1_arbitrator:the_pio_c2_dr_s1                                                                                                                                                                                                       ;              ;
;       |pio_clk_24:the_pio_clk_24|                                                                                         ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_clk_24:the_pio_clk_24                                                                                                                                                                                                                      ;              ;
;       |pio_clk_24_s1_arbitrator:the_pio_clk_24_s1|                                                                        ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_clk_24_s1_arbitrator:the_pio_clk_24_s1                                                                                                                                                                                                     ;              ;
;       |pio_data_24:the_pio_data_24|                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |TRANS_CL3|TRANS_3:inst|pio_data_24:the_pio_data_24                                                                                                                                                                                                                    ;              ;
;       |pio_data_24_s1_arbitrator:the_pio_data_24_s1|                                                                      ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_data_24_s1_arbitrator:the_pio_data_24_s1                                                                                                                                                                                                   ;              ;
;       |pio_led1:the_pio_led1|                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_led1:the_pio_led1                                                                                                                                                                                                                          ;              ;
;       |pio_led1_s1_arbitrator:the_pio_led1_s1|                                                                            ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_led1_s1_arbitrator:the_pio_led1_s1                                                                                                                                                                                                         ;              ;
;       |pio_led2:the_pio_led2|                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_led2:the_pio_led2                                                                                                                                                                                                                          ;              ;
;       |pio_led2_s1_arbitrator:the_pio_led2_s1|                                                                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_led2_s1_arbitrator:the_pio_led2_s1                                                                                                                                                                                                         ;              ;
;       |pio_led3:the_pio_led3|                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_led3:the_pio_led3                                                                                                                                                                                                                          ;              ;
;       |pio_led3_s1_arbitrator:the_pio_led3_s1|                                                                            ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_led3_s1_arbitrator:the_pio_led3_s1                                                                                                                                                                                                         ;              ;
;       |pio_reset_9557:the_pio_reset_9557|                                                                                 ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_reset_9557:the_pio_reset_9557                                                                                                                                                                                                              ; work         ;
;       |pio_reset_9557_s1_arbitrator:the_pio_reset_9557_s1|                                                                ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_reset_9557_s1_arbitrator:the_pio_reset_9557_s1                                                                                                                                                                                             ; work         ;
;       |pio_scl_9557:the_pio_scl_9557|                                                                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_scl_9557:the_pio_scl_9557                                                                                                                                                                                                                  ;              ;
;       |pio_scl_9557_s1_arbitrator:the_pio_scl_9557_s1|                                                                    ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_scl_9557_s1_arbitrator:the_pio_scl_9557_s1                                                                                                                                                                                                 ; work         ;
;       |pio_sda_9557:the_pio_sda_9557|                                                                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |TRANS_CL3|TRANS_3:inst|pio_sda_9557:the_pio_sda_9557                                                                                                                                                                                                                  ; work         ;
;       |pio_sda_9557_s1_arbitrator:the_pio_sda_9557_s1|                                                                    ; 7 (7)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|pio_sda_9557_s1_arbitrator:the_pio_sda_9557_s1                                                                                                                                                                                                 ;              ;
;       |sdram_0:the_sdram_0|                                                                                               ; 346 (236)   ; 204 (118)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 141 (135)    ; 43 (2)            ; 162 (78)         ; |TRANS_CL3|TRANS_3:inst|sdram_0:the_sdram_0                                                                                                                                                                                                                            ;              ;
;          |sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|                                                      ; 133 (133)   ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 41 (41)           ; 86 (86)          ; |TRANS_CL3|TRANS_3:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module                                                                                                                                                                  ;              ;
;       |sdram_0_s1_arbitrator:the_sdram_0_s1|                                                                              ; 106 (54)    ; 42 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (20)      ; 2 (0)             ; 64 (34)          ; |TRANS_CL3|TRANS_3:inst|sdram_0_s1_arbitrator:the_sdram_0_s1                                                                                                                                                                                                           ; work         ;
;          |rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|               ; 34 (34)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 1 (1)             ; 19 (19)          ; |TRANS_CL3|TRANS_3:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1                                                                                                          ; work         ;
;          |rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1| ; 25 (25)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 18 (18)          ; |TRANS_CL3|TRANS_3:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1                                                                                            ;              ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                            ; 5 (5)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                         ;              ;
;       |timer_0:the_timer_0|                                                                                               ; 143 (143)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 21 (21)           ; 99 (99)          ; |TRANS_CL3|TRANS_3:inst|timer_0:the_timer_0                                                                                                                                                                                                                            ;              ;
;       |timer_0_s1_arbitrator:the_timer_0_s1|                                                                              ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|timer_0_s1_arbitrator:the_timer_0_s1                                                                                                                                                                                                           ;              ;
;       |timer_watchdog:the_timer_watchdog|                                                                                 ; 43 (43)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 32 (32)          ; |TRANS_CL3|TRANS_3:inst|timer_watchdog:the_timer_watchdog                                                                                                                                                                                                              ;              ;
;       |timer_watchdog_s1_arbitrator:the_timer_watchdog_s1|                                                                ; 7 (7)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|timer_watchdog_s1_arbitrator:the_timer_watchdog_s1                                                                                                                                                                                             ;              ;
;       |uart_usb:the_uart_usb|                                                                                             ; 135 (0)     ; 92 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (0)       ; 12 (0)            ; 80 (0)           ; |TRANS_CL3|TRANS_3:inst|uart_usb:the_uart_usb                                                                                                                                                                                                                          ;              ;
;          |uart_usb_regs:the_uart_usb_regs|                                                                                ; 49 (49)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 9 (9)             ; 27 (27)          ; |TRANS_CL3|TRANS_3:inst|uart_usb:the_uart_usb|uart_usb_regs:the_uart_usb_regs                                                                                                                                                                                          ;              ;
;          |uart_usb_rx:the_uart_usb_rx|                                                                                    ; 56 (54)     ; 37 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 3 (2)             ; 34 (34)          ; |TRANS_CL3|TRANS_3:inst|uart_usb:the_uart_usb|uart_usb_rx:the_uart_usb_rx                                                                                                                                                                                              ;              ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|uart_usb:the_uart_usb|uart_usb_rx:the_uart_usb_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                          ;              ;
;          |uart_usb_tx:the_uart_usb_tx|                                                                                    ; 37 (37)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 26 (26)          ; |TRANS_CL3|TRANS_3:inst|uart_usb:the_uart_usb|uart_usb_tx:the_uart_usb_tx                                                                                                                                                                                              ;              ;
;       |uart_usb_s1_arbitrator:the_uart_usb_s1|                                                                            ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |TRANS_CL3|TRANS_3:inst|uart_usb_s1_arbitrator:the_uart_usb_s1                                                                                                                                                                                                         ;              ;
;    |sld_hub:auto_hub|                                                                                                     ; 126 (85)    ; 76 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (37)      ; 8 (8)             ; 68 (43)          ; |TRANS_CL3|sld_hub:auto_hub                                                                                                                                                                                                                                            ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                           ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |TRANS_CL3|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                    ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                         ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |TRANS_CL3|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                  ;              ;
+---------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                  ;
+-------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+-------------+----------+---------------+---------------+-----------------------+----------+----------+
; sd_clk      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; TxD_usb     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; epcs_dclk   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; epcs_ce     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; epcs_do     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; c1_ce       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; c1_clk      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; c1_cs       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; c2_ce       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; c2_clk      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; c2_cs       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; clk_24      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; led1        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; led2        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; led3        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; reset_9557  ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; scl_9557    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sd_cas      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sd_cke      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sd_cs       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sd_ras      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sd_we       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sd_addr[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sd_addr[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sd_addr[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sd_addr[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sd_addr[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sd_addr[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sd_addr[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sd_addr[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sd_addr[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sd_addr[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sd_addr[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sd_addr[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sd_ba[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sd_ba[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sd_dqm[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sd_dqm[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; c1_data     ; Bidir    ; --            ; (6) 2587 ps   ; --                    ; --       ; --       ;
; c2_data     ; Bidir    ; (6) 2585 ps   ; --            ; --                    ; --       ; --       ;
; data_24     ; Bidir    ; --            ; (6) 2587 ps   ; --                    ; --       ; --       ;
; sda_9557    ; Bidir    ; (6) 2587 ps   ; --            ; --                    ; --       ; --       ;
; sd_data[15] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sd_data[14] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sd_data[13] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sd_data[12] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sd_data[11] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sd_data[10] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sd_data[9]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sd_data[8]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sd_data[7]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sd_data[6]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sd_data[5]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sd_data[4]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sd_data[3]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sd_data[2]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sd_data[1]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sd_data[0]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; clk         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; c1_dr       ; Input    ; --            ; (6) 2587 ps   ; --                    ; --       ; --       ;
; c2_dr       ; Input    ; (6) 2585 ps   ; --            ; --                    ; --       ; --       ;
; epcs_data   ; Input    ; (6) 2585 ps   ; --            ; --                    ; --       ; --       ;
; RxD_usb     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --       ; --       ;
+-------------+----------+---------------+---------------+-----------------------+----------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                            ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; c1_data                                                                                                                                        ;                   ;         ;
;      - TRANS_3:inst|pio_c1_data:the_pio_c1_data|read_mux_out                                                                                   ; 1                 ; 6       ;
; c2_data                                                                                                                                        ;                   ;         ;
;      - TRANS_3:inst|pio_c2_data:the_pio_c2_data|read_mux_out                                                                                   ; 0                 ; 6       ;
; data_24                                                                                                                                        ;                   ;         ;
;      - TRANS_3:inst|pio_data_24:the_pio_data_24|read_mux_out                                                                                   ; 1                 ; 6       ;
; sda_9557                                                                                                                                       ;                   ;         ;
;      - TRANS_3:inst|pio_sda_9557:the_pio_sda_9557|read_mux_out                                                                                 ; 0                 ; 6       ;
; sd_data[15]                                                                                                                                    ;                   ;         ;
; sd_data[14]                                                                                                                                    ;                   ;         ;
; sd_data[13]                                                                                                                                    ;                   ;         ;
; sd_data[12]                                                                                                                                    ;                   ;         ;
; sd_data[11]                                                                                                                                    ;                   ;         ;
; sd_data[10]                                                                                                                                    ;                   ;         ;
; sd_data[9]                                                                                                                                     ;                   ;         ;
; sd_data[8]                                                                                                                                     ;                   ;         ;
; sd_data[7]                                                                                                                                     ;                   ;         ;
; sd_data[6]                                                                                                                                     ;                   ;         ;
; sd_data[5]                                                                                                                                     ;                   ;         ;
; sd_data[4]                                                                                                                                     ;                   ;         ;
; sd_data[3]                                                                                                                                     ;                   ;         ;
; sd_data[2]                                                                                                                                     ;                   ;         ;
; sd_data[1]                                                                                                                                     ;                   ;         ;
; sd_data[0]                                                                                                                                     ;                   ;         ;
; clk                                                                                                                                            ;                   ;         ;
; c1_dr                                                                                                                                          ;                   ;         ;
;      - TRANS_3:inst|pio_c1_dr:the_pio_c1_dr|d1_data_in                                                                                         ; 1                 ; 6       ;
;      - TRANS_3:inst|pio_c1_dr:the_pio_c1_dr|read_mux_out~0                                                                                     ; 1                 ; 6       ;
; c2_dr                                                                                                                                          ;                   ;         ;
;      - TRANS_3:inst|pio_c2_dr:the_pio_c2_dr|d1_data_in                                                                                         ; 0                 ; 6       ;
;      - TRANS_3:inst|pio_c2_dr:the_pio_c2_dr|read_mux_out~0                                                                                     ; 0                 ; 6       ;
; epcs_data                                                                                                                                      ;                   ;         ;
;      - TRANS_3:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|MISO_reg~0 ; 0                 ; 6       ;
; RxD_usb                                                                                                                                        ;                   ;         ;
;      - TRANS_3:inst|uart_usb:the_uart_usb|uart_usb_rx:the_uart_usb_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1               ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                            ; Location              ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; PLL:inst1|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                    ; PLL_2                 ; 2580    ; Clock                                              ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; TRANS_3:inst|TRANS_3_reset_clk_0_domain_synch_module:TRANS_3_reset_clk_0_domain_synch|data_out                                                                                                                                  ; FF_X15_Y16_N25        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|TRANS_3_reset_clk_0_domain_synch_module:TRANS_3_reset_clk_0_domain_synch|data_out                                                                                                                                  ; FF_X15_Y16_N25        ; 2304    ; Async. clear, Async. load                          ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_ctrl_div                                                                                                                                                                                         ; FF_X31_Y22_N23        ; 29      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_dc_rd_addr_cnt[2]~0                                                                                                                                                                              ; LCCOMB_X26_Y16_N22    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[3]~0                                                                                                                                                                              ; LCCOMB_X26_Y16_N4     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[3]~1                                                                                                                                                                              ; LCCOMB_X25_Y17_N10    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_dc_wb_en                                                                                                                                                                                         ; LCCOMB_X25_Y16_N18    ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_dc_wb_update_av_writedata                                                                                                                                                                        ; LCCOMB_X25_Y16_N28    ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_dc_wb_wr_want_dmaster                                                                                                                                                                            ; LCCOMB_X25_Y16_N0     ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[1]~2                                                                                                                                                                              ; LCCOMB_X25_Y16_N14    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_dc_xfer_rd_data_starting                                                                                                                                                                         ; FF_X27_Y17_N25        ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_dc_xfer_wr_active                                                                                                                                                                                ; FF_X28_Y24_N1         ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_div_den_en                                                                                                                                                                                       ; LCCOMB_X39_Y17_N4     ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_div_quot_en                                                                                                                                                                                      ; LCCOMB_X39_Y17_N18    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_div_rem_en                                                                                                                                                                                       ; LCCOMB_X39_Y17_N22    ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_ienable_reg_irq0~0                                                                                                                                                                               ; LCCOMB_X29_Y15_N20    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_mul_stall_d3                                                                                                                                                                                     ; FF_X34_Y20_N25        ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_slow_inst_result_en~0                                                                                                                                                                            ; LCCOMB_X26_Y17_N18    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_stall                                                                                                                                                                                            ; LCCOMB_X28_Y20_N16    ; 845     ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_wr_dst_reg_from_M                                                                                                                                                                                ; FF_X31_Y20_N27        ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|Add8~5                                                                                                                                                                                             ; LCCOMB_X37_Y13_N12    ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|D_ctrl_src2_choose_imm~1                                                                                                                                                                           ; LCCOMB_X31_Y16_N14    ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|D_ic_fill_starting~1                                                                                                                                                                               ; LCCOMB_X30_Y24_N16    ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|D_src1_hazard_E                                                                                                                                                                                    ; LCCOMB_X34_Y15_N20    ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|E_hbreak_req                                                                                                                                                                                       ; LCCOMB_X29_Y19_N28    ; 29      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|E_iw[0]                                                                                                                                                                                            ; FF_X27_Y14_N3         ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|E_iw[4]                                                                                                                                                                                            ; FF_X28_Y15_N9         ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|F_stall                                                                                                                                                                                            ; LCCOMB_X28_Y21_N2     ; 161     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|M_bht_wr_en_unfiltered                                                                                                                                                                             ; LCCOMB_X29_Y21_N6     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|M_br_cond_taken_history[0]~0                                                                                                                                                                       ; LCCOMB_X29_Y19_N6     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|M_ctrl_rdctl_inst                                                                                                                                                                                  ; FF_X29_Y13_N27        ; 32      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|M_pipe_flush                                                                                                                                                                                       ; FF_X28_Y21_N17        ; 48      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|M_rot_rn[3]                                                                                                                                                                                        ; FF_X37_Y13_N17        ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|always158~0                                                                                                                                                                                        ; LCCOMB_X39_Y17_N24    ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_lcd1:auto_generated|ram_block1a0~0                                                                                         ; LCCOMB_X28_Y21_N20    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jxuir                    ; FF_X18_Y18_N17        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a     ; LCCOMB_X20_Y15_N24    ; 15      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; LCCOMB_X20_Y16_N8     ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~1   ; LCCOMB_X20_Y16_N30    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b     ; LCCOMB_X20_Y16_N20    ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0 ; LCCOMB_X20_Y16_N10    ; 64      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe        ; FF_X18_Y18_N23        ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24]~20                      ; LCCOMB_X19_Y19_N28    ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37]~28                      ; LCCOMB_X19_Y19_N4     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[5]~13                       ; LCCOMB_X18_Y19_N6     ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|virtual_state_sdr~0                     ; LCCOMB_X18_Y19_N30    ; 38      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|virtual_state_uir~0                     ; LCCOMB_X18_Y18_N12    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                              ; LCCOMB_X25_Y18_N14    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[0]~13                                                                                                        ; LCCOMB_X21_Y17_N30    ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonWr                                                                                                                ; FF_X21_Y15_N21        ; 3       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|comb~3                                                                                                               ; LCCOMB_X23_Y14_N30    ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|d_address_offset_field[0]~0                                                                                                                                                                        ; LCCOMB_X25_Y17_N18    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|d_writedata[9]~32                                                                                                                                                                                  ; LCCOMB_X25_Y16_N30    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|dc_data_wr_port_en                                                                                                                                                                                 ; LCCOMB_X29_Y14_N30    ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|dc_tag_wr_port_en                                                                                                                                                                                  ; LCCOMB_X32_Y18_N6     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|i_readdatavalid_d1                                                                                                                                                                                 ; FF_X24_Y15_N25        ; 5       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|ic_fill_ap_offset[0]~0                                                                                                                                                                             ; LCCOMB_X26_Y20_N30    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|ic_fill_dp_offset_en~0                                                                                                                                                                             ; LCCOMB_X34_Y21_N18    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|ic_fill_valid_bits_en                                                                                                                                                                              ; LCCOMB_X34_Y21_N14    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|ic_tag_clr_valid_bits_nxt~2                                                                                                                                                                        ; LCCOMB_X34_Y21_N20    ; 6       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|ic_tag_wraddress[5]~5                                                                                                                                                                              ; LCCOMB_X38_Y15_N22    ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0:the_cpu_0|ic_tag_wren                                                                                                                                                                                        ; LCCOMB_X34_Y22_N8     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|always2~0                                                                                                                                                       ; LCCOMB_X21_Y21_N22    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|always2~0                                                                                                                                         ; LCCOMB_X24_Y22_N22    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|always11~0                                                                                         ; LCCOMB_X27_Y25_N10    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|always6~0                                                                                          ; LCCOMB_X26_Y27_N16    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|control_wr_strobe                                                                                  ; LCCOMB_X26_Y24_N28    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|endofpacketvalue_wr_strobe                                                                         ; LCCOMB_X26_Y24_N18    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|shift_reg[3]~1                                                                                     ; LCCOMB_X26_Y24_N20    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|slaveselect_wr_strobe                                                                              ; LCCOMB_X26_Y24_N16    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|transmitting~2                                                                                     ; LCCOMB_X27_Y25_N4     ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|write_tx_holding                                                                                   ; LCCOMB_X26_Y24_N0     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_address[1]~1                                                          ; LCCOMB_X18_Y17_N16    ; 24      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                ; LCCOMB_X19_Y23_N10    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write~0                                                                                                                           ; LCCOMB_X18_Y23_N28    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                          ; LCCOMB_X18_Y19_N0     ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                        ; LCCOMB_X18_Y23_N24    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|fifo_rd~2                                                                                                                                                                              ; LCCOMB_X21_Y20_N16    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|fifo_wr                                                                                                                                                                                ; FF_X26_Y22_N1         ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|ien_AE~0                                                                                                                                                                               ; LCCOMB_X24_Y21_N4     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                 ; LCCOMB_X20_Y23_N2     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                 ; LCCOMB_X23_Y23_N6     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|r_val~0                                                                                                                                                                                ; LCCOMB_X23_Y23_N8     ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|wr_rfifo                                                                                                                                                                               ; LCCOMB_X20_Y23_N14    ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|pio_c1_data:the_pio_c1_data|data_dir                                                                                                                                                                               ; FF_X21_Y19_N13        ; 3       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|pio_c2_data:the_pio_c2_data|data_dir                                                                                                                                                                               ; FF_X21_Y19_N25        ; 3       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|pio_data_24:the_pio_data_24|data_dir                                                                                                                                                                               ; FF_X21_Y19_N5         ; 3       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|pio_sda_9557:the_pio_sda_9557|data_dir                                                                                                                                                                             ; FF_X24_Y20_N15        ; 3       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|reset_n_sources~0                                                                                                                                                                                                  ; LCCOMB_X21_Y17_N0     ; 2       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; TRANS_3:inst|sdram_0:the_sdram_0|Selector27~6                                                                                                                                                                                   ; LCCOMB_X15_Y14_N22    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0:the_sdram_0|Selector34~5                                                                                                                                                                                   ; LCCOMB_X14_Y13_N4     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0:the_sdram_0|WideOr16~0                                                                                                                                                                                     ; LCCOMB_X16_Y12_N22    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0:the_sdram_0|active_rnw~1                                                                                                                                                                                   ; LCCOMB_X14_Y14_N16    ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0:the_sdram_0|f_select                                                                                                                                                                                       ; LCCOMB_X17_Y14_N20    ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_addr[9]~4                                                                                                                                                                                    ; LCCOMB_X15_Y13_N14    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_state.000010000                                                                                                                                                                              ; FF_X15_Y14_N13        ; 62      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_state.001000000                                                                                                                                                                              ; FF_X15_Y13_N1         ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe                                                                                                                                                                                             ; DDIOOECELL_X0_Y4_N26  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_1                                                                                                                                                                                ; DDIOOECELL_X0_Y4_N19  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_10                                                                                                                                                                               ; DDIOOECELL_X0_Y11_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_11                                                                                                                                                                               ; DDIOOECELL_X0_Y12_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_12                                                                                                                                                                               ; DDIOOECELL_X0_Y12_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_13                                                                                                                                                                               ; DDIOOECELL_X0_Y13_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_14                                                                                                                                                                               ; DDIOOECELL_X0_Y14_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_15                                                                                                                                                                               ; DDIOOECELL_X0_Y14_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_2                                                                                                                                                                                ; DDIOOECELL_X1_Y0_N5   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_3                                                                                                                                                                                ; DDIOOECELL_X1_Y0_N12  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_4                                                                                                                                                                                ; DDIOOECELL_X3_Y0_N5   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_5                                                                                                                                                                                ; DDIOOECELL_X3_Y0_N26  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_6                                                                                                                                                                                ; DDIOOECELL_X5_Y0_N19  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_7                                                                                                                                                                                ; DDIOOECELL_X5_Y0_N26  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_8                                                                                                                                                                                ; DDIOOECELL_X0_Y10_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0:the_sdram_0|oe~_Duplicate_9                                                                                                                                                                                ; DDIOOECELL_X0_Y11_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[40]~2                                                                                                                        ; LCCOMB_X17_Y14_N18    ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[40]~2                                                                                                                        ; LCCOMB_X17_Y14_N16    ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|always0~0                                                                    ; LCCOMB_X16_Y11_N6     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|always10~0                                                                   ; LCCOMB_X16_Y11_N24    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|always12~0                                                                   ; LCCOMB_X17_Y15_N28    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|always15~0                                                                   ; LCCOMB_X16_Y15_N6     ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|always1~0                                                                    ; LCCOMB_X16_Y11_N18    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|always2~0                                                                    ; LCCOMB_X16_Y11_N4     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|always4~0                                                                    ; LCCOMB_X16_Y11_N8     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|always6~0                                                                    ; LCCOMB_X16_Y11_N28    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|always8~0                                                                    ; LCCOMB_X16_Y11_N16    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_counter_enable~0                                                                                                                                               ; LCCOMB_X24_Y13_N22    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_winner~2                                                                                                                                                       ; LCCOMB_X23_Y13_N14    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|timer_0:the_timer_0|always0~0                                                                                                                                                                                      ; LCCOMB_X21_Y26_N28    ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|timer_0:the_timer_0|always0~1                                                                                                                                                                                      ; LCCOMB_X21_Y26_N22    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|timer_0:the_timer_0|control_wr_strobe~0                                                                                                                                                                            ; LCCOMB_X21_Y26_N4     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|timer_0:the_timer_0|period_h_wr_strobe~0                                                                                                                                                                           ; LCCOMB_X21_Y26_N16    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|timer_0:the_timer_0|period_l_wr_strobe~0                                                                                                                                                                           ; LCCOMB_X21_Y26_N26    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|timer_0:the_timer_0|snap_strobe~0                                                                                                                                                                                  ; LCCOMB_X21_Y26_N20    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|timer_watchdog:the_timer_watchdog|always0~0                                                                                                                                                                        ; LCCOMB_X21_Y18_N18    ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|timer_watchdog:the_timer_watchdog|always0~1                                                                                                                                                                        ; LCCOMB_X21_Y18_N30    ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|uart_usb:the_uart_usb|uart_usb_regs:the_uart_usb_regs|control_wr_strobe~0                                                                                                                                          ; LCCOMB_X24_Y24_N0     ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|uart_usb:the_uart_usb|uart_usb_regs:the_uart_usb_regs|tx_wr_strobe~0                                                                                                                                               ; LCCOMB_X23_Y27_N0     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|uart_usb:the_uart_usb|uart_usb_rx:the_uart_usb_rx|got_new_char                                                                                                                                                     ; LCCOMB_X23_Y24_N14    ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|uart_usb:the_uart_usb|uart_usb_rx:the_uart_usb_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]~0                                                                                                         ; LCCOMB_X24_Y28_N22    ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|uart_usb:the_uart_usb|uart_usb_tx:the_uart_usb_tx|always4~0                                                                                                                                                        ; LCCOMB_X24_Y26_N18    ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; TRANS_3:inst|uart_usb:the_uart_usb|uart_usb_tx:the_uart_usb_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~1                                                                                                  ; LCCOMB_X24_Y26_N8     ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                    ; JTAG_X1_Y17_N0        ; 159     ; Clock                                              ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                    ; JTAG_X1_Y17_N0        ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                             ; PIN_149               ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                        ; FF_X17_Y20_N27        ; 68      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[1][0]~4                                                                                                                                                                                                ; LCCOMB_X18_Y20_N24    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[2][0]~10                                                                                                                                                                                               ; LCCOMB_X18_Y20_N26    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irsr_reg[2]~3                                                                                                                                                                                                  ; LCCOMB_X18_Y20_N2     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|node_ena~4                                                                                                                                                                                                     ; LCCOMB_X17_Y19_N22    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~2                                                                                                                                                                                         ; LCCOMB_X16_Y19_N30    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[2][0]~9                                                                                                                                                                                         ; LCCOMB_X16_Y19_N4     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~2                                                                                                                                                                           ; LCCOMB_X17_Y18_N4     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~11                                                                                                                                                                     ; LCCOMB_X17_Y18_N26    ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~12                                                                                                                                                                     ; LCCOMB_X17_Y18_N22    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                             ; FF_X17_Y19_N19        ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                            ; FF_X17_Y19_N3         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; FF_X17_Y19_N13        ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; FF_X16_Y19_N3         ; 42      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                             ; FF_X16_Y19_N9         ; 8       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                      ; LCCOMB_X17_Y19_N26    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                            ; FF_X15_Y19_N25        ; 25      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                           ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; PLL:inst1|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]                   ; PLL_2             ; 2580    ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; PLL:inst1|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1]                   ; PLL_2             ; 1       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; TRANS_3:inst|TRANS_3_reset_clk_0_domain_synch_module:TRANS_3_reset_clk_0_domain_synch|data_out ; FF_X15_Y16_N25    ; 2304    ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; TRANS_3:inst|reset_n_sources~0                                                                 ; LCCOMB_X21_Y17_N0 ; 2       ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                   ; JTAG_X1_Y17_N0    ; 159     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                            ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; TRANS_3:inst|cpu_0:the_cpu_0|A_stall                                                                                                                                                                                            ; 845     ;
; TRANS_3:inst|cpu_0:the_cpu_0|F_stall                                                                                                                                                                                            ; 162     ;
; TRANS_3:inst|cpu_0:the_cpu_0|d_read                                                                                                                                                                                             ; 97      ;
; TRANS_3:inst|cpu_0:the_cpu_0|d_address_offset_field[0]                                                                                                                                                                          ; 90      ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_mul_stall                                                                                                                                                                                        ; 81      ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_mul_src2[1]                                                                                                                                                                                      ; 69      ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                        ; 68      ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0 ; 64      ;
; TRANS_3:inst|sdram_0:the_sdram_0|m_state.000010000                                                                                                                                                                              ; 62      ;
; TRANS_3:inst|cpu_0:the_cpu_0|d_address_offset_field[1]                                                                                                                                                                          ; 59      ;
; TRANS_3:inst|cpu_0:the_cpu_0|E_ctrl_cmp                                                                                                                                                                                         ; 56      ;
; TRANS_3:inst|cpu_0:the_cpu_0|d_address_offset_field[2]                                                                                                                                                                          ; 56      ;
; TRANS_3:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|fifo_contains_ones_n                                                         ; 56      ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_dc_fill_active                                                                                                                                                                                   ; 55      ;
; TRANS_3:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_select~0                                                                                                                                                  ; 49      ;
; TRANS_3:inst|cpu_0:the_cpu_0|E_src1[12]~2                                                                                                                                                                                       ; 48      ;
; TRANS_3:inst|cpu_0:the_cpu_0|E_src1[12]~1                                                                                                                                                                                       ; 48      ;
; TRANS_3:inst|cpu_0:the_cpu_0|D_src2_reg[18]~13                                                                                                                                                                                  ; 48      ;
; TRANS_3:inst|cpu_0:the_cpu_0|D_src2_reg[18]~12                                                                                                                                                                                  ; 48      ;
; TRANS_3:inst|cpu_0:the_cpu_0|M_pipe_flush                                                                                                                                                                                       ; 48      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; 42      ;
; TRANS_3:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                                           ; 42      ;
; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                  ; 41      ;
; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                  ; 41      ;
; TRANS_3:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[40]~2                                                                                                                        ; 41      ;
; TRANS_3:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[40]~2                                                                                                                        ; 41      ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_en_d1                                                                                                                                                                                            ; 41      ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_dc_valid_st_bypass_hit                                                                                                                                                                           ; 41      ;
; TRANS_3:inst|sdram_0:the_sdram_0|active_rnw~1                                                                                                                                                                                   ; 41      ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_ctrl_mul_lsw                                                                                                                                                                                     ; 40      ;
; TRANS_3:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_data_master_granted_sdram_0_s1~0                                                                                                                                        ; 40      ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_mem_bypass_pending                                                                                                                                                                               ; 40      ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe        ; 39      ;
; TRANS_3:inst|sdram_0:the_sdram_0|za_valid                                                                                                                                                                                       ; 39      ;
; TRANS_3:inst|cpu_0:the_cpu_0|F_iw[2]~7                                                                                                                                                                                          ; 38      ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|virtual_state_sdr~0                     ; 38      ;
; TRANS_3:inst|cpu_0:the_cpu_0|d_writedata[0]                                                                                                                                                                                     ; 38      ;
; ~GND                                                                                                                                                                                                                            ; 35      ;
; TRANS_3:inst|cpu_0:the_cpu_0|F_ic_data_rd_addr_nxt[2]~1                                                                                                                                                                         ; 35      ;
; TRANS_3:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_in_a_read_cycle~2                                                                                                           ; 34      ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_div_do_sub                                                                                                                                                                                       ; 34      ;
; TRANS_3:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~8                                                                                                                ; 34      ;
; TRANS_3:inst|cpu_0:the_cpu_0|F_ic_data_rd_addr_nxt[2]~0                                                                                                                                                                         ; 34      ;
; TRANS_3:inst|cpu_0:the_cpu_0|E_iw[4]                                                                                                                                                                                            ; 34      ;
; TRANS_3:inst|cpu_0:the_cpu_0|d_write                                                                                                                                                                                            ; 34      ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[10]                                                                                                          ; 34      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; 33      ;
; TRANS_3:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_in_a_read_cycle~3                                                     ; 33      ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_div_rem_en                                                                                                                                                                                       ; 33      ;
; TRANS_3:inst|cpu_0:the_cpu_0|A_div_den_en                                                                                                                                                                                       ; 33      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------+--------------------------------+
; Name                                                                                                                                                                                                                                                          ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                  ; Location                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------+--------------------------------+
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_hsf1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; cpu_0_bht_ram.mif                    ; M9K_X33_Y21_N0                 ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_bcf1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None                                 ; M9K_X33_Y14_N0, M9K_X33_Y13_N0 ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_bhf1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1    ; cpu_0_dc_tag_ram.mif                 ; M9K_X33_Y18_N0                 ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None                                 ; M9K_X33_Y12_N0                 ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_lcd1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None                                 ; M9K_X22_Y20_N0, M9K_X22_Y22_N0 ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_k5g1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 22           ; 64           ; 22           ; yes                    ; no                      ; yes                    ; no                      ; 1408  ; 64                          ; 22                          ; 64                          ; 22                          ; 1408                ; 1    ; cpu_0_ic_tag_ram.mif                 ; M9K_X33_Y24_N0                 ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_l872:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2    ; cpu_0_ociram_default_contents.mif    ; M9K_X22_Y14_N0, M9K_X22_Y15_N0 ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_haf1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; cpu_0_rf_ram_a.mif                   ; M9K_X33_Y16_N0                 ;
; TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iaf1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; cpu_0_rf_ram_b.mif                   ; M9K_X33_Y17_N0                 ;
; TRANS_3:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_tj41:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; ROM              ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; epcs_flash_controller_0_boot_rom.hex ; M9K_X22_Y21_N0                 ;
; TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                 ; M9K_X22_Y24_N0                 ;
; TRANS_3:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                 ; M9K_X22_Y23_N0                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------+--------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_bhf1:auto_generated|ALTSYNCRAM                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0001111011011100) (17334) (7900) (1EDC)    ;(1100111100010010) (147422) (53010) (CF12)   ;(0001111001001000) (17110) (7752) (1E48)   ;(0011101101011010) (35532) (15194) (3B5A)   ;(1000111001001000) (107110) (36424) (8E48)   ;(1110111100011110) (167436) (61214) (EF1E)   ;(1111000110011010) (170632) (61850) (F19A)   ;(1110111110111111) (167677) (61375) (EFBF)   ;
;8;(1001100000110011) (114063) (38963) (9833)    ;(0101110100100011) (56443) (23843) (5D23)   ;(1001010101001010) (112512) (38218) (954A)   ;(1100100100100011) (144443) (51491) (C923)   ;(0100011001111001) (43171) (18041) (4679)   ;(1100111011010110) (147326) (52950) (CED6)   ;(1010111000011000) (127030) (44568) (AE18)   ;(1101100110111000) (154670) (55736) (D9B8)   ;
;16;(1011111001010111) (137127) (48727) (BE57)    ;(1101101101001000) (155510) (56136) (DB48)   ;(0010101011111001) (25371) (11001) (2AF9)   ;(0011001111100011) (31743) (13283) (33E3)   ;(0011111100000100) (37404) (16132) (3F04)   ;(1110001001000100) (161104) (57924) (E244)   ;(0101110100010001) (56421) (23825) (5D11)   ;(1100100101011000) (144530) (51544) (C958)   ;
;24;(0110010110111101) (62675) (26045) (65BD)    ;(1010100011001011) (124313) (43211) (A8CB)   ;(1100010100111111) (142477) (50495) (C53F)   ;(1110011001100100) (163144) (58980) (E664)   ;(0111100101111100) (74574) (31100) (797C)   ;(1110101011001000) (165310) (60104) (EAC8)   ;(1010101010100100) (125244) (43684) (AAA4)   ;(0000011011100101) (3345) (1765) (6E5)   ;
;32;(1111011110000101) (173605) (63365) (F785)    ;(1110001001001110) (161116) (57934) (E24E)   ;(1001010101010001) (112521) (38225) (9551)   ;(0000000001110111) (167) (119) (77)   ;(0101101101101111) (55557) (23407) (5B6F)   ;(0101010110100011) (52643) (21923) (55A3)   ;(0010101000111100) (25074) (10812) (2A3C)   ;(0111010010011010) (72232) (29850) (749A)   ;
;40;(1010100100101110) (124456) (43310) (A92E)    ;(0110101011100110) (65346) (27366) (6AE6)   ;(1011001000010001) (131021) (45585) (B211)   ;(0111111110110000) (77660) (32688) (7FB0)   ;(0010011000101010) (23052) (9770) (262A)   ;(0010010101001110) (22516) (9550) (254E)   ;(1011100011000100) (134304) (47300) (B8C4)   ;(1101101001110100) (155164) (55924) (DA74)   ;
;48;(1111011010010000) (173220) (63120) (F690)    ;(0111000011101110) (70356) (28910) (70EE)   ;(1001111001111111) (117177) (40575) (9E7F)   ;(1000000010111000) (100270) (32952) (80B8)   ;(1000001101000101) (101505) (33605) (8345)   ;(0010100010110100) (24264) (10420) (28B4)   ;(0100101010101111) (45257) (19119) (4AAF)   ;(0110110110011000) (66630) (28056) (6D98)   ;
;56;(1001011000000010) (113002) (38402) (9602)    ;(0011001101110010) (31562) (13170) (3372)   ;(1101000100010110) (150426) (53526) (D116)   ;(0110001111101101) (61755) (25581) (63ED)   ;(0011001110100011) (31643) (13219) (33A3)   ;(1100000000000111) (140007) (49159) (C007)   ;(0000111001111111) (7177) (3711) (E7F)   ;(0000011011101110) (3356) (1774) (6EE)   ;




RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_k5g1:auto_generated|ALTSYNCRAM                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(1010001001100101111010) (12114572) (2660730) (28997A)    ;(1110011010101110101010) (16325652) (3779498) (39ABAA)   ;(1101011001010100110010) (15312462) (3511602) (359532)   ;(1111010001010011010001) (17212321) (4003025) (3D14D1)   ;(1001100110000110010011) (11460623) (2515347) (266193)   ;(1101001100011010100110) (15143246) (3458726) (34C6A6)   ;(1010100000100100001011) (12404413) (2754827) (2A090B)   ;(0100111101111001011011) (4757133) (1302107) (13DE5B)   ;
;8;(1100011101100100110000) (14354460) (3266864) (31D930)    ;(0010001011110011010000) (2136320) (572624) (8BCD0)   ;(1011100010101000011100) (13425034) (3025436) (2E2A1C)   ;(1010111010111010000101) (12727205) (2862725) (2BAE85)   ;(1000010001110110101101) (10216655) (2170285) (211DAD)   ;(0100111000011001001101) (4703115) (1279565) (13864D)   ;(1111110110001001101000) (17661150) (4153960) (3F6268)   ;(0000000001010010000110) (12206) (5254) (1486)   ;
;16;(0100011010001111011000) (4321730) (1156056) (11A3D8)    ;(1100000111101011110111) (14075367) (3177207) (307AF7)   ;(1100111001111001000111) (14717107) (3382855) (339E47)   ;(0100011011010100000011) (4332403) (1160451) (11B503)   ;(0010101001011101101110) (2513556) (694126) (A976E)   ;(0001001001100000010100) (1114024) (301076) (49814)   ;(0000000100000101001100) (40514) (16716) (414C)   ;(0011110110010001110001) (3662161) (1008753) (F6471)   ;
;24;(0100011101110000001010) (4356012) (1170442) (11DC0A)    ;(0001010111110101001000) (1276510) (359752) (57D48)   ;(0110101110001100101010) (6561452) (1762090) (1AE32A)   ;(0000110010100111110011) (624763) (207347) (329F3)   ;(0101001110110011110100) (5166364) (1371380) (14ECF4)   ;(1010011101110011001101) (12356315) (2743501) (29DCCD)   ;(1100010010010100100100) (14222444) (3220772) (312524)   ;(0000010100001011101001) (241351) (82665) (142E9)   ;
;32;(0010110111111001001011) (2677113) (753227) (B7E4B)    ;(0001011011101110010010) (1335622) (375698) (5BB92)   ;(1101110110001001000101) (15661105) (3629637) (376245)   ;(1001001010001111000101) (11121705) (2401221) (24A3C5)   ;(1110100000110110010100) (16406624) (3804564) (3A0D94)   ;(0011110110011001010010) (3663122) (1009234) (F6652)   ;(0111010111110000001111) (7276017) (1932303) (1D7C0F)   ;(0101010010001001000010) (5221102) (1385026) (152242)   ;
;40;(0101010010101111010101) (5225725) (1387477) (152BD5)    ;(0011011101000111110100) (3350764) (905716) (DD1F4)   ;(1111010001000101011101) (17210535) (4002141) (3D115D)   ;(0110010000010000100010) (6202042) (1639458) (190422)   ;(1110000000000101101011) (16000553) (3670379) (38016B)   ;(0111111001101010111001) (7715271) (2071225) (1F9AB9)   ;(0111110000011100010110) (7603426) (2033430) (1F0716)   ;(1010101100100110110100) (12544664) (2804148) (2AC9B4)   ;
;48;(1111100101011010011010) (17453232) (4085402) (3E569A)    ;(1100111100011011100001) (14743341) (3393249) (33C6E1)   ;(1101101110011100101111) (15563457) (3598127) (36E72F)   ;(1100011001100100110010) (14314462) (3250482) (319932)   ;(1111101011000001011000) (17530130) (4108376) (3EB058)   ;(1011010001110111001100) (13216714) (2956748) (2D1DCC)   ;(1101100101000111100001) (15450741) (3559905) (3651E1)   ;(1010111001101111111011) (12715773) (2857979) (2B9BFB)   ;
;56;(1100101111010011111100) (14572374) (3339516) (32F4FC)    ;(0101000000010111010011) (5002723) (1312211) (1405D3)   ;(0110000100011100000111) (6043407) (1591047) (184707)   ;(0110101000000101000011) (6500503) (1737027) (1A8143)   ;(0011001110010000100000) (3162040) (844832) (CE420)   ;(0111110011111100111110) (7637476) (2047806) (1F3F3E)   ;(0100010001001111000010) (4211702) (1119170) (1113C2)   ;(0111010010100000000011) (7224003) (1910787) (1D2803)   ;




RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_l872:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000100000000000000000100000) (40000040) (8388640) (800020)    ;(00000000000000000001100100011001) (14431) (6425) (1919)   ;(00000000000001000000000000000000) (1000000) (262144) (40000)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00100000000000000000101100001011) (-294961883) (536873739) (20000B0B)   ;(00000001000000000001100000000000) (100014000) (16783360) (1001800)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000001100101110000000111010) (14560072) (3334202) (32E03A)    ;(11001000000000000110000000111010) (1812216886) (-939499462) (-3-7-15-15-9-15-12-6)   ;(00000000000000000000000000000110) (6) (6) (06)   ;(00000000001111111111110000000110) (17776006) (4193286) (3FFC06)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;16;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;24;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;32;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;40;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;48;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;56;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;64;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;72;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;80;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;88;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;96;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;104;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;112;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;120;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;128;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;136;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;144;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;152;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;160;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;168;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;176;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;184;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;192;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;200;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;208;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;216;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;224;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;232;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;240;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;248;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;




RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iaf1:auto_generated|ALTSYNCRAM                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;8;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;16;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;24;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;




RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_haf1:auto_generated|ALTSYNCRAM                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;8;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;16;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;24;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;




RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |TRANS_CL3|TRANS_3:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_tj41:auto_generated|ALTSYNCRAM                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000010111000000111010) (270072) (94266) (1703A)    ;(00000100110000000000000001110100) (460000164) (79691892) (4C00074)   ;(10011000000000010100100000111010) (1664917238) (-1744746438) (-6-7-15-14-11-7-12-6)   ;(10011100111111111111100000000100) (2142447170) (-1660946428) (-6-3000-7-15-12)   ;(10011000001111111111110100011110) (1682449602) (-1740636898) (-6-7-1200-2-14-2)   ;(00000000000000000010000000111010) (20072) (8250) (203A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000100101000000110) (45006) (18950) (4A06)   ;
;8;(00000001011111111111111111000100) (137777704) (25165764) (17FFFC4)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000001101100000110) (15406) (6918) (1B06)   ;(00110000000001111000100000111010) (1706736776) (805799994) (3007883A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000001100000000110) (14006) (6150) (1806)   ;(00110000000010011000100000111010) (1707336776) (805931066) (3009883A)   ;(00011000000000000000010000100110) (-1294965250) (402654246) (18000426)   ;
;16;(00011001011111111111111100100110) (-1157189850) (427818790) (197FFF26)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000010101000000110) (25006) (10758) (2A06)   ;(00000000001111111111010100000110) (17772406) (4191494) (3FF506)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000000101000000110) (5006) (2566) (A06)   ;(00100000001111101110100000111010) (-277403224) (540993594) (203EE83A)   ;(00000000001111111111111100000110) (17777406) (4194054) (3FFF06)   ;
;24;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)    ;(00000000000000000000011000000110) (3006) (1542) (606)   ;(00000000001111111111111100000110) (17777406) (4194054) (3FFF06)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000001100000000110100) (260140064) (46186548) (2C0C034)   ;(01011000100101101011000000111010) (898046424) (1486270522) (5896B03A)   ;(00000000000000000000011100000110) (3406) (1798) (706)   ;
;32;(10111101110000000000000100000100) (1929706274) (-1111490300) (-4-2-3-15-15-14-15-12)    ;(10010011000000000000001000110111) (964674233) (-1828715977) (-6-12-15-15-15-13-12-9)   ;(01100011000000000000100000001100) (-2142446930) (1660946444) (6300080C)   ;(01100000001111111111110100100110) (1870292798) (1614806310) (603FFD26)   ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(10111000000000000110100000111010) (1369769942) (-1207932870) (-4-7-15-15-9-7-12-6)   ;(00000000000101111000100000111010) (5704072) (1542202) (17883A)   ;(10111010000000000000000100000100) (1569706274) (-1174404860) (-4-5-15-15-15-14-15-12)   ;
;40;(00000000000011011000100000111010) (3304072) (886842) (D883A)    ;(00000101000000000000000100000100) (500000404) (83886340) (5000104)   ;(01011000000101100001001000111010) (857927424) (1477841466) (5816123A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000000011000000110) (3006) (1542) (606)   ;(00110010100011001011000000111010) (1948162776) (848080954) (328CB03A)   ;(00110000000011000001011000111010) (1708045776) (806098490) (300C163A)   ;(10100101001111111111111111000100) (-1112516426) (-1522532412) (-5-10-12000-3-12)   ;
;48;(10100000001111111111100100011110) (-1612519694) (-1606420194) (-5-15-1200-6-14-2)    ;(01000000000000000110100000111010) (-2147419576) (1073768506) (4000683A)   ;(00000000000101111000100000111010) (5704072) (1542202) (17883A)   ;(10111101110000000000000100000100) (1929706274) (-1111490300) (-4-2-3-15-15-14-15-12)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000001000000001100) (-927473634) (1245712396) (4A40100C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010110000000000000100110101) (924673631) (-1832910539) (-6-13-3-15-15-14-12-11)   ;
;56;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)    ;(01001010010000000010000000001100) (-927463634) (1245716492) (4A40200C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010100000000000000000100011) (904673209) (-1837105117) (-6-13-7-15-15-15-13-13)   ;(10111000000000000110100000111010) (1369769942) (-1207932870) (-4-7-15-15-9-7-12-6)   ;(10111101110000000000000100000100) (1929706274) (-1111490300) (-4-2-3-15-15-14-15-12)   ;(00011001000001111000100000111010) (-1193263224) (419924026) (1907883A)   ;(00011000111111111111111111000100) (-1217189592) (419430340) (18FFFFC4)   ;
;64;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)    ;(01001010010000000001000000001100) (-927473634) (1245712396) (4A40100C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010000000000000000000100110101) (664673631) (-1879047883) (-6-15-15-15-15-14-12-11)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000010000000001100) (-927463634) (1245716492) (4A40200C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010010000000000000000110111) (884673233) (-1841299401) (-6-13-11-15-15-15-12-9)   ;
;72;(10010000000000000000000100110101) (664673631) (-1879047883) (-6-15-15-15-15-14-12-11)    ;(00100010010000000000000000100101) (-74967251) (574619685) (22400025)   ;(00100001000000000000000001000100) (-194967192) (553648196) (21000044)   ;(00100000111111111111100000011110) (-217193260) (553646110) (20FFF81E)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000010000000001100) (-927463634) (1245716492) (4A40200C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010010000000000000000110111) (884673233) (-1841299401) (-6-13-11-15-15-15-12-9)   ;
;80;(00100010010000000000000000100101) (-74967251) (574619685) (22400025)    ;(10111000000000000110100000111010) (1369769942) (-1207932870) (-4-7-15-15-9-7-12-6)   ;(10111011010000000000000100000100) (1689706274) (-1153433340) (-4-4-11-15-15-14-15-12)   ;(00000000000111001110000000111010) (7160072) (1892410) (1CE03A)   ;(01110100100000001111111111010100) (-2273220) (1954611156) (7480FFD4)   ;(10010100100000000000000001000100) (1104673270) (-1803550652) (-6-11-7-15-15-15-11-12)   ;(00000000100000000000000000000100) (40000004) (8388612) (800004)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;88;(00000000001111111100001000000110) (17741006) (4178438) (3FC206)    ;(00000100000000000000100000000100) (400004004) (67110916) (4000804)   ;(00000011100000000011111111000100) (340037704) (58736580) (3803FC4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111101010100000110) (17752406) (4183302) (3FD506)   ;(01010011100000000010010000011110) (192538388) (1400906782) (5380241E)   ;(10000100001111111111111111000100) (-917549130) (-2076180540) (-7-11-12000-3-12)   ;(10000000001111111111101100011110) (-1317551398) (-2143290594) (-7-15-1200-4-14-2)   ;
;96;(00000100000000000000011001000100) (400003104) (67110468) (4000644)    ;(00000011100000000000000000000100) (340000004) (58720260) (3800004)   ;(00000000100000000000110000000100) (40006004) (8391684) (800C04)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111011101100000110) (17735406) (4176646) (3FBB06)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111011010000000110) (17732006) (4174854) (3FB406)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;104;(00000000001111111100100100000110) (17744406) (4180230) (3FC906)    ;(01010010100000000000100000001100) (92520366) (1384122380) (5280080C)   ;(01010000000101001001011010111010) (-142370376) (1343526586) (501496BA)   ;(01110000000111001101000001111010) (-435300772) (1880936570) (701CD07A)   ;(01110010100111001011000000111010) (-195320872) (1922871354) (729CB03A)   ;(10000100001111111111111111000100) (-917549130) (-2076180540) (-7-11-12000-3-12)   ;(10000000001111111111100000011110) (-1317552798) (-2143291362) (-7-15-1200-7-14-2)   ;(00000100000000000000000111000100) (400000704) (67109316) (40001C4)   ;
;112;(00000000100000000000100001000100) (40004104) (8390724) (800844)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111010110100000110) (17726406) (4173062) (3FAD06)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111010011000000110) (17723006) (4171270) (3FA606)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111011101100000110) (17735406) (4176646) (3FBB06)   ;(01010010100000000000010000001100) (92518366) (1384121356) (5280040C)   ;
;120;(01010000000101001001011011111010) (-142370276) (1343526650) (501496FA)    ;(01110000000111001101000001111010) (-435300772) (1880936570) (701CD07A)   ;(01110010100111001011000000111010) (-195320872) (1922871354) (729CB03A)   ;(10000100001111111111111111000100) (-917549130) (-2076180540) (-7-11-12000-3-12)   ;(10000000001111111111100000011110) (-1317552798) (-2143291362) (-7-15-1200-7-14-2)   ;(01110000000001011000100000111010) (-441146872) (1879410746) (7005883A)   ;(00000011101111111111111111000100) (357777704) (62914500) (3BFFFC4)   ;(00010011101111111001100000100110) (-1937253250) (331323430) (13BF9826)   ;
;128;(00010000100000000000000111000100) (2040000704) (276824516) (108001C4)    ;(00010000000001001101000011111010) (2001150372) (268751098) (1004D0FA)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111001110000000110) (17716006) (4168710) (3F9C06)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111001010100000110) (17712406) (4166918) (3F9506)   ;(01101000000000000110100000111010) (-1442386872) (1744857146) (6800683A)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;




RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |TRANS_CL3|TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_hsf1:auto_generated|ALTSYNCRAM                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11) (3) (3) (03)    ;(00) (0) (0) (00)   ;(10) (2) (2) (02)   ;(10) (2) (2) (02)   ;(10) (2) (2) (02)   ;(01) (1) (1) (01)   ;(00) (0) (0) (00)   ;(00) (0) (0) (00)   ;
;8;(11) (3) (3) (03)    ;(00) (0) (0) (00)   ;(01) (1) (1) (01)   ;(10) (2) (2) (02)   ;(11) (3) (3) (03)   ;(11) (3) (3) (03)   ;(01) (1) (1) (01)   ;(11) (3) (3) (03)   ;
;16;(01) (1) (1) (01)    ;(01) (1) (1) (01)   ;(10) (2) (2) (02)   ;(10) (2) (2) (02)   ;(01) (1) (1) (01)   ;(00) (0) (0) (00)   ;(11) (3) (3) (03)   ;(11) (3) (3) (03)   ;
;24;(00) (0) (0) (00)    ;(00) (0) (0) (00)   ;(10) (2) (2) (02)   ;(01) (1) (1) (01)   ;(11) (3) (3) (03)   ;(01) (1) (1) (01)   ;(01) (1) (1) (01)   ;(01) (1) (1) (01)   ;
;32;(01) (1) (1) (01)    ;(11) (3) (3) (03)   ;(10) (2) (2) (02)   ;(00) (0) (0) (00)   ;(01) (1) (1) (01)   ;(10) (2) (2) (02)   ;(00) (0) (0) (00)   ;(00) (0) (0) (00)   ;
;40;(01) (1) (1) (01)    ;(00) (0) (0) (00)   ;(11) (3) (3) (03)   ;(11) (3) (3) (03)   ;(01) (1) (1) (01)   ;(10) (2) (2) (02)   ;(01) (1) (1) (01)   ;(01) (1) (1) (01)   ;
;48;(11) (3) (3) (03)    ;(00) (0) (0) (00)   ;(10) (2) (2) (02)   ;(01) (1) (1) (01)   ;(11) (3) (3) (03)   ;(01) (1) (1) (01)   ;(11) (3) (3) (03)   ;(01) (1) (1) (01)   ;
;56;(11) (3) (3) (03)    ;(10) (2) (2) (02)   ;(11) (3) (3) (03)   ;(10) (2) (2) (02)   ;(01) (1) (1) (01)   ;(01) (1) (1) (01)   ;(01) (1) (1) (01)   ;(00) (0) (0) (00)   ;
;64;(11) (3) (3) (03)    ;(10) (2) (2) (02)   ;(10) (2) (2) (02)   ;(10) (2) (2) (02)   ;(11) (3) (3) (03)   ;(11) (3) (3) (03)   ;(00) (0) (0) (00)   ;(00) (0) (0) (00)   ;
;72;(11) (3) (3) (03)    ;(01) (1) (1) (01)   ;(10) (2) (2) (02)   ;(00) (0) (0) (00)   ;(10) (2) (2) (02)   ;(11) (3) (3) (03)   ;(00) (0) (0) (00)   ;(10) (2) (2) (02)   ;
;80;(10) (2) (2) (02)    ;(10) (2) (2) (02)   ;(10) (2) (2) (02)   ;(11) (3) (3) (03)   ;(00) (0) (0) (00)   ;(10) (2) (2) (02)   ;(10) (2) (2) (02)   ;(00) (0) (0) (00)   ;
;88;(01) (1) (1) (01)    ;(10) (2) (2) (02)   ;(01) (1) (1) (01)   ;(11) (3) (3) (03)   ;(00) (0) (0) (00)   ;(01) (1) (1) (01)   ;(00) (0) (0) (00)   ;(11) (3) (3) (03)   ;
;96;(01) (1) (1) (01)    ;(11) (3) (3) (03)   ;(00) (0) (0) (00)   ;(10) (2) (2) (02)   ;(10) (2) (2) (02)   ;(01) (1) (1) (01)   ;(10) (2) (2) (02)   ;(10) (2) (2) (02)   ;
;104;(10) (2) (2) (02)    ;(01) (1) (1) (01)   ;(01) (1) (1) (01)   ;(00) (0) (0) (00)   ;(10) (2) (2) (02)   ;(00) (0) (0) (00)   ;(00) (0) (0) (00)   ;(01) (1) (1) (01)   ;
;112;(00) (0) (0) (00)    ;(00) (0) (0) (00)   ;(11) (3) (3) (03)   ;(11) (3) (3) (03)   ;(10) (2) (2) (02)   ;(10) (2) (2) (02)   ;(01) (1) (1) (01)   ;(11) (3) (3) (03)   ;
;120;(10) (2) (2) (02)    ;(11) (3) (3) (03)   ;(01) (1) (1) (01)   ;(11) (3) (3) (03)   ;(11) (3) (3) (03)   ;(01) (1) (1) (01)   ;(11) (3) (3) (03)   ;(01) (1) (1) (01)   ;
;128;(01) (1) (1) (01)    ;(11) (3) (3) (03)   ;(11) (3) (3) (03)   ;(10) (2) (2) (02)   ;(01) (1) (1) (01)   ;(11) (3) (3) (03)   ;(10) (2) (2) (02)   ;(10) (2) (2) (02)   ;
;136;(00) (0) (0) (00)    ;(10) (2) (2) (02)   ;(11) (3) (3) (03)   ;(10) (2) (2) (02)   ;(01) (1) (1) (01)   ;(00) (0) (0) (00)   ;(01) (1) (1) (01)   ;(11) (3) (3) (03)   ;
;144;(10) (2) (2) (02)    ;(11) (3) (3) (03)   ;(00) (0) (0) (00)   ;(11) (3) (3) (03)   ;(01) (1) (1) (01)   ;(11) (3) (3) (03)   ;(11) (3) (3) (03)   ;(01) (1) (1) (01)   ;
;152;(00) (0) (0) (00)    ;(11) (3) (3) (03)   ;(10) (2) (2) (02)   ;(00) (0) (0) (00)   ;(10) (2) (2) (02)   ;(01) (1) (1) (01)   ;(10) (2) (2) (02)   ;(00) (0) (0) (00)   ;
;160;(10) (2) (2) (02)    ;(11) (3) (3) (03)   ;(00) (0) (0) (00)   ;(10) (2) (2) (02)   ;(11) (3) (3) (03)   ;(01) (1) (1) (01)   ;(01) (1) (1) (01)   ;(01) (1) (1) (01)   ;
;168;(01) (1) (1) (01)    ;(01) (1) (1) (01)   ;(11) (3) (3) (03)   ;(11) (3) (3) (03)   ;(01) (1) (1) (01)   ;(00) (0) (0) (00)   ;(10) (2) (2) (02)   ;(01) (1) (1) (01)   ;
;176;(00) (0) (0) (00)    ;(00) (0) (0) (00)   ;(00) (0) (0) (00)   ;(01) (1) (1) (01)   ;(00) (0) (0) (00)   ;(00) (0) (0) (00)   ;(10) (2) (2) (02)   ;(11) (3) (3) (03)   ;
;184;(10) (2) (2) (02)    ;(10) (2) (2) (02)   ;(00) (0) (0) (00)   ;(10) (2) (2) (02)   ;(10) (2) (2) (02)   ;(11) (3) (3) (03)   ;(00) (0) (0) (00)   ;(11) (3) (3) (03)   ;
;192;(10) (2) (2) (02)    ;(11) (3) (3) (03)   ;(01) (1) (1) (01)   ;(01) (1) (1) (01)   ;(11) (3) (3) (03)   ;(10) (2) (2) (02)   ;(01) (1) (1) (01)   ;(10) (2) (2) (02)   ;
;200;(01) (1) (1) (01)    ;(10) (2) (2) (02)   ;(11) (3) (3) (03)   ;(00) (0) (0) (00)   ;(11) (3) (3) (03)   ;(01) (1) (1) (01)   ;(10) (2) (2) (02)   ;(01) (1) (1) (01)   ;
;208;(00) (0) (0) (00)    ;(11) (3) (3) (03)   ;(11) (3) (3) (03)   ;(10) (2) (2) (02)   ;(10) (2) (2) (02)   ;(01) (1) (1) (01)   ;(00) (0) (0) (00)   ;(11) (3) (3) (03)   ;
;216;(10) (2) (2) (02)    ;(11) (3) (3) (03)   ;(10) (2) (2) (02)   ;(10) (2) (2) (02)   ;(00) (0) (0) (00)   ;(11) (3) (3) (03)   ;(11) (3) (3) (03)   ;(01) (1) (1) (01)   ;
;224;(01) (1) (1) (01)    ;(01) (1) (1) (01)   ;(11) (3) (3) (03)   ;(10) (2) (2) (02)   ;(01) (1) (1) (01)   ;(00) (0) (0) (00)   ;(01) (1) (1) (01)   ;(10) (2) (2) (02)   ;
;232;(11) (3) (3) (03)    ;(01) (1) (1) (01)   ;(10) (2) (2) (02)   ;(01) (1) (1) (01)   ;(10) (2) (2) (02)   ;(11) (3) (3) (03)   ;(10) (2) (2) (02)   ;(00) (0) (0) (00)   ;
;240;(00) (0) (0) (00)    ;(00) (0) (0) (00)   ;(10) (2) (2) (02)   ;(10) (2) (2) (02)   ;(00) (0) (0) (00)   ;(01) (1) (1) (01)   ;(01) (1) (1) (01)   ;(00) (0) (0) (00)   ;
;248;(00) (0) (0) (00)    ;(01) (1) (1) (01)   ;(11) (3) (3) (03)   ;(00) (0) (0) (00)   ;(01) (1) (1) (01)   ;(01) (1) (1) (01)   ;(11) (3) (3) (03)   ;(11) (3) (3) (03)   ;




+------------------------------------------------------+
; Interconnect Usage Summary                           ;
+----------------------------+-------------------------+
; Interconnect Resource Type ; Usage                   ;
+----------------------------+-------------------------+
; Block interconnects        ; 7,733 / 71,559 ( 11 % ) ;
; C16 interconnects          ; 119 / 2,597 ( 5 % )     ;
; C4 interconnects           ; 5,044 / 46,848 ( 11 % ) ;
; Direct links               ; 835 / 71,559 ( 1 % )    ;
; Global clocks              ; 5 / 20 ( 25 % )         ;
; Local interconnects        ; 2,159 / 24,624 ( 9 % )  ;
; R24 interconnects          ; 142 / 2,496 ( 6 % )     ;
; R4 interconnects           ; 5,750 / 62,424 ( 9 % )  ;
+----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.16) ; Number of LABs  (Total = 350) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 28                            ;
; 2                                           ; 11                            ;
; 3                                           ; 4                             ;
; 4                                           ; 9                             ;
; 5                                           ; 2                             ;
; 6                                           ; 5                             ;
; 7                                           ; 4                             ;
; 8                                           ; 4                             ;
; 9                                           ; 3                             ;
; 10                                          ; 4                             ;
; 11                                          ; 2                             ;
; 12                                          ; 6                             ;
; 13                                          ; 4                             ;
; 14                                          ; 11                            ;
; 15                                          ; 8                             ;
; 16                                          ; 245                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.72) ; Number of LABs  (Total = 350) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 301                           ;
; 1 Clock                            ; 320                           ;
; 1 Clock enable                     ; 188                           ;
; 1 Sync. clear                      ; 21                            ;
; 1 Sync. load                       ; 61                            ;
; 2 Async. clears                    ; 2                             ;
; 2 Clock enables                    ; 50                            ;
; 2 Clocks                           ; 9                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.47) ; Number of LABs  (Total = 350) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 12                            ;
; 2                                            ; 16                            ;
; 3                                            ; 3                             ;
; 4                                            ; 9                             ;
; 5                                            ; 2                             ;
; 6                                            ; 5                             ;
; 7                                            ; 3                             ;
; 8                                            ; 4                             ;
; 9                                            ; 2                             ;
; 10                                           ; 0                             ;
; 11                                           ; 1                             ;
; 12                                           ; 4                             ;
; 13                                           ; 1                             ;
; 14                                           ; 4                             ;
; 15                                           ; 1                             ;
; 16                                           ; 11                            ;
; 17                                           ; 9                             ;
; 18                                           ; 14                            ;
; 19                                           ; 13                            ;
; 20                                           ; 13                            ;
; 21                                           ; 18                            ;
; 22                                           ; 21                            ;
; 23                                           ; 30                            ;
; 24                                           ; 23                            ;
; 25                                           ; 24                            ;
; 26                                           ; 27                            ;
; 27                                           ; 18                            ;
; 28                                           ; 14                            ;
; 29                                           ; 12                            ;
; 30                                           ; 10                            ;
; 31                                           ; 7                             ;
; 32                                           ; 19                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.17) ; Number of LABs  (Total = 350) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 0                             ;
; 1                                                ; 30                            ;
; 2                                                ; 12                            ;
; 3                                                ; 6                             ;
; 4                                                ; 10                            ;
; 5                                                ; 8                             ;
; 6                                                ; 16                            ;
; 7                                                ; 19                            ;
; 8                                                ; 22                            ;
; 9                                                ; 33                            ;
; 10                                               ; 28                            ;
; 11                                               ; 21                            ;
; 12                                               ; 20                            ;
; 13                                               ; 20                            ;
; 14                                               ; 20                            ;
; 15                                               ; 19                            ;
; 16                                               ; 40                            ;
; 17                                               ; 15                            ;
; 18                                               ; 3                             ;
; 19                                               ; 1                             ;
; 20                                               ; 2                             ;
; 21                                               ; 1                             ;
; 22                                               ; 1                             ;
; 23                                               ; 1                             ;
; 24                                               ; 0                             ;
; 25                                               ; 0                             ;
; 26                                               ; 0                             ;
; 27                                               ; 2                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 20.48) ; Number of LABs  (Total = 350) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 5                             ;
; 3                                            ; 15                            ;
; 4                                            ; 12                            ;
; 5                                            ; 9                             ;
; 6                                            ; 6                             ;
; 7                                            ; 6                             ;
; 8                                            ; 2                             ;
; 9                                            ; 5                             ;
; 10                                           ; 11                            ;
; 11                                           ; 4                             ;
; 12                                           ; 2                             ;
; 13                                           ; 9                             ;
; 14                                           ; 6                             ;
; 15                                           ; 10                            ;
; 16                                           ; 9                             ;
; 17                                           ; 7                             ;
; 18                                           ; 4                             ;
; 19                                           ; 10                            ;
; 20                                           ; 16                            ;
; 21                                           ; 14                            ;
; 22                                           ; 17                            ;
; 23                                           ; 17                            ;
; 24                                           ; 15                            ;
; 25                                           ; 14                            ;
; 26                                           ; 8                             ;
; 27                                           ; 14                            ;
; 28                                           ; 12                            ;
; 29                                           ; 12                            ;
; 30                                           ; 17                            ;
; 31                                           ; 13                            ;
; 32                                           ; 14                            ;
; 33                                           ; 18                            ;
; 34                                           ; 14                            ;
; 35                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                      ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 63           ; 36           ; 63           ; 0            ; 0            ; 67        ; 63           ; 0            ; 67        ; 67        ; 0            ; 0            ; 0            ; 4            ; 24           ; 0            ; 0            ; 24           ; 4            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 67        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 31           ; 4            ; 67           ; 67           ; 0         ; 4            ; 67           ; 0         ; 0         ; 67           ; 67           ; 67           ; 63           ; 43           ; 67           ; 67           ; 43           ; 63           ; 67           ; 67           ; 67           ; 67           ; 67           ; 67           ; 67           ; 67           ; 0         ; 67           ; 67           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; sd_clk              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TxD_usb             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; epcs_dclk           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; epcs_ce             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; epcs_do             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; c1_ce               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; c1_clk              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; c1_cs               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; c2_ce               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; c2_clk              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; c2_cs               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_24              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led1                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led2                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led3                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset_9557          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; scl_9557            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_cas              ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_cke              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_cs               ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_ras              ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_we               ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_addr[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_addr[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_addr[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_addr[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_addr[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_addr[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_addr[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_addr[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_addr[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_addr[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_addr[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_addr[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_ba[1]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_ba[0]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_dqm[1]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_dqm[0]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; c1_data             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; c2_data             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_24             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sda_9557            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_data[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; c1_dr               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; c2_dr               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; epcs_data           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RxD_usb             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+--------------------------------------------------------------+
; Fitter Device Options                                        ;
+----------------------------------------------+---------------+
; Option                                       ; Setting       ;
+----------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off           ;
; Enable device-wide reset (DEV_CLRn)          ; Off           ;
; Enable device-wide output enable (DEV_OE)    ; Off           ;
; Enable INIT_DONE output                      ; Off           ;
; Configuration scheme                         ; Active Serial ;
; Error detection CRC                          ; Off           ;
; Enable Open Drain on CRC Error pin           ; Off           ;
; Configuration Voltage Level                  ; Auto          ;
; Force Configuration Voltage Level            ; On            ;
; nCEO                                         ; Unreserved    ;
; Data[0]                                      ; Unreserved    ;
; Data[1]/ASDO                                 ; Unreserved    ;
; Data[7..2]                                   ; Unreserved    ;
; FLASH_nCE/nCSO                               ; Unreserved    ;
; Other Active Parallel pins                   ; Unreserved    ;
; DCLK                                         ; Unreserved    ;
; Base pin-out file on sameframe device        ; Off           ;
+----------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Sat Apr 11 16:45:43 2015
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off TRANS_CL3 -c TRANS_CL3
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EP3C25Q240C8 for design "TRANS_CL3"
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Implemented PLL "PLL:inst1|altpll:altpll_component|PLL_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:inst1|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] port
    Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of -70 degrees (-3889 ps) for PLL:inst1|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] port
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP3C16Q240C8 is compatible
    Info: Device EP3C40Q240C8 is compatible
Info: DATA[0] dual-purpose pin not reserved
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Info: Evaluating HDL-embedded SDC commands
    Info: Entity alt_jtag_atlantic
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_write}] -to [get_registers {*|alt_jtag_atlantic:*|read_write1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
Warning: Overwriting existing clock: altera_reserved_tck
Info: Reading SDC File: 'cpu_0.sdc'
Warning: Node: clk was determined to be a clock but was found without an associated clock assignment.
Warning: PLL cross checking found inconsistent PLL clock settings:
    Warning: Node: inst1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning: Node: inst1|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info: Found 1 clocks
    Info:   Period   Clock Name
    Info: ======== ============
    Info:  100.000 altera_reserved_tck
Info: Automatically promoted node PLL:inst1|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info: Automatically promoted node PLL:inst1|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_2)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info: Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node TRANS_3:inst|TRANS_3_reset_clk_0_domain_synch_module:TRANS_3_reset_clk_0_domain_synch|data_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node TRANS_3:inst|sdram_0:the_sdram_0|active_rnw~1
        Info: Destination node TRANS_3:inst|sdram_0:the_sdram_0|active_cs_n~0
        Info: Destination node TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|jtag_break~1
        Info: Destination node TRANS_3:inst|sdram_0:the_sdram_0|i_refs[2]
        Info: Destination node TRANS_3:inst|sdram_0:the_sdram_0|i_refs[1]
        Info: Destination node TRANS_3:inst|sdram_0:the_sdram_0|i_refs[0]
        Info: Destination node TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetlatch~0
Info: Automatically promoted node TRANS_3:inst|reset_n_sources~0 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Starting register packing
Warning: Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info: Finished register packing
    Extra Info: Packed 2 registers into blocks of type EC
    Extra Info: Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info: Packed 52 registers into blocks of type I/O Output Buffer
    Extra Info: Created 34 register duplicates
Warning: PLL "PLL:inst1|altpll:altpll_component|PLL_altpll:auto_generated|pll1" output port clk[1] feeds output pin "sd_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info: Fitter preparation operations ending: elapsed time is 00:00:33
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:03
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:10
Info: Fitter routing operations beginning
Info: Average interconnect usage is 8% of the available device resources
    Info: Peak interconnect usage is 43% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info: Fitter routing operations ending: elapsed time is 00:00:15
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning: Following 1 pins must use external clamping diodes.
    Info: Pin epcs_data uses I/O standard 3.3-V LVTTL at 24
Warning: 24 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems).
    Info: Pin c1_data uses I/O standard 3.3-V LVTTL at 224
    Info: Pin c2_data uses I/O standard 3.3-V LVTTL at 167
    Info: Pin data_24 uses I/O standard 3.3-V LVTTL at 108
    Info: Pin sda_9557 uses I/O standard 3.3-V LVTTL at 112
    Info: Pin sd_data[15] uses I/O standard 3.3-V LVTTL at 57
    Info: Pin sd_data[14] uses I/O standard 3.3-V LVTTL at 56
    Info: Pin sd_data[13] uses I/O standard 3.3-V LVTTL at 64
    Info: Pin sd_data[12] uses I/O standard 3.3-V LVTTL at 63
    Info: Pin sd_data[11] uses I/O standard 3.3-V LVTTL at 68
    Info: Pin sd_data[10] uses I/O standard 3.3-V LVTTL at 65
    Info: Pin sd_data[9] uses I/O standard 3.3-V LVTTL at 70
    Info: Pin sd_data[8] uses I/O standard 3.3-V LVTTL at 69
    Info: Pin sd_data[7] uses I/O standard 3.3-V LVTTL at 46
    Info: Pin sd_data[6] uses I/O standard 3.3-V LVTTL at 45
    Info: Pin sd_data[5] uses I/O standard 3.3-V LVTTL at 44
    Info: Pin sd_data[4] uses I/O standard 3.3-V LVTTL at 43
    Info: Pin sd_data[3] uses I/O standard 3.3-V LVTTL at 41
    Info: Pin sd_data[2] uses I/O standard 3.3-V LVTTL at 39
    Info: Pin sd_data[1] uses I/O standard 3.3-V LVTTL at 38
    Info: Pin sd_data[0] uses I/O standard 3.3-V LVTTL at 37
    Info: Pin clk uses I/O standard 3.3-V LVTTL at 149
    Info: Pin c1_dr uses I/O standard 3.3-V LVTTL at 218
    Info: Pin c2_dr uses I/O standard 3.3-V LVTTL at 161
    Info: Pin RxD_usb uses I/O standard 3.3-V LVTTL at 195
Warning: PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447.
    Info: Pin epcs_data uses I/O standard 3.3-V LVTTL at 24
Info: Generated suppressed messages file G:/Quartus/transfer_new/TRANS_CL3.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 351 megabytes
    Info: Processing ended: Sat Apr 11 16:47:28 2015
    Info: Elapsed time: 00:01:45
    Info: Total CPU time (on all processors): 00:02:01


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in G:/Quartus/transfer_new/TRANS_CL3.fit.smsg.


