TimeQuest Timing Analyzer report for DE0_TOP
Tue May 19 20:44:56 2009
Quartus II Version 9.0 Internal Build 220 05/13/2009 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width
 12. Setup Times
 13. Hold Times
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. MTBF Summary
 17. Synchronizer Summary
 18. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 19. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 20. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 21. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 22. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 23. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 24. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 25. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 26. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 27. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 28. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 29. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 30. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 31. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 32. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 33. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 34. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 35. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 36. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
 51. Slow 1200mV 0C Model Fmax Summary
 52. Slow 1200mV 0C Model Setup Summary
 53. Slow 1200mV 0C Model Hold Summary
 54. Slow 1200mV 0C Model Recovery Summary
 55. Slow 1200mV 0C Model Removal Summary
 56. Slow 1200mV 0C Model Minimum Pulse Width
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. MTBF Summary
 62. Synchronizer Summary
 63. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 87. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
 88. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
 89. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
 90. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
 91. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
 92. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
 93. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
 94. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
 96. Fast 1200mV 0C Model Setup Summary
 97. Fast 1200mV 0C Model Hold Summary
 98. Fast 1200mV 0C Model Recovery Summary
 99. Fast 1200mV 0C Model Removal Summary
100. Fast 1200mV 0C Model Minimum Pulse Width
101. Setup Times
102. Hold Times
103. Clock to Output Times
104. Minimum Clock to Output Times
105. MTBF Summary
106. Synchronizer Summary
107. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
140. Multicorner Timing Analysis Summary
141. Setup Times
142. Hold Times
143. Clock to Output Times
144. Minimum Clock to Output Times
145. Board Trace Model Assignments
146. Input Transition Times
147. Slow Corner Signal Integrity Metrics
148. Fast Corner Signal Integrity Metrics
149. Setup Transfers
150. Hold Transfers
151. Recovery Transfers
152. Removal Transfers
153. Report TCCS
154. Report RSKM
155. Unconstrained Paths
156. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                             ;
+--------------------+--------------------------------------------------------------------------+
; Quartus II Version ; Version 9.0 Internal Build 220 05/13/2009 Service Pack 2 SJ Full Version ;
; Revision Name      ; DE0_TOP                                                                  ;
; Device Family      ; Cyclone III                                                              ;
; Device Name        ; EP3C16F484C6                                                             ;
; Timing Models      ; Final                                                                    ;
; Delay Model        ; Combined                                                                 ;
; Rise/Fall Delays   ; Enabled                                                                  ;
+--------------------+--------------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.31        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  18.2%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                          ;
+----------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                      ; Status ; Read at                  ;
+----------------------------------------------------------------------------------------------------+--------+--------------------------+
; cpu.sdc                                                                                            ; OK     ; Tue May 19 20:44:46 2009 ;
; C:/altera/90/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc ; OK     ; Tue May 19 20:44:46 2009 ;
; pll.sdc                                                                                            ; OK     ; Tue May 19 20:44:46 2009 ;
; DE0_TOP.sdc                                                                                        ; OK     ; Tue May 19 20:44:46 2009 ;
+----------------------------------------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Clock Name                                                                ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                      ; Targets                                                                       ;
+---------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; altera_reserved_tck                                                       ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                             ; { altera_reserved_tck }                                                       ;
; CLOCK_50                                                                  ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                             ; { CLOCK_50 }                                                                  ;
; CLOCK_50_2                                                                ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                             ; { CLOCK_50_2 }                                                                ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|inclk[0] ; { DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.333 ; 6.667  ; 50.00      ; 1         ; 1           ; -60.0 ;        ;           ;            ; false    ; CLOCK_50 ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|inclk[0] ; { DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1] } ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|inclk[0] ; { DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] } ;
+---------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                       ;
+------------+-----------------+---------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                ; Note                                                          ;
+------------+-----------------+---------------------------------------------------------------------------+---------------------------------------------------------------+
; 95.95 MHz  ; 95.95 MHz       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 115.74 MHz ; 115.74 MHz      ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 169.95 MHz ; 169.95 MHz      ; altera_reserved_tck                                                       ;                                                               ;
; 321.34 MHz ; 250.0 MHz       ; CLOCK_50                                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 5.899  ; 0.000         ;
; CLOCK_50                                                                  ; 16.888 ; 0.000         ;
; altera_reserved_tck                                                       ; 47.058 ; 0.000         ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; 91.360 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.358 ; 0.000         ;
; altera_reserved_tck                                                       ; 0.358 ; 0.000         ;
; CLOCK_50                                                                  ; 0.359 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                             ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.424  ; 0.000         ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; 15.142 ; 0.000         ;
; CLOCK_50                                                                  ; 17.625 ; 0.000         ;
; altera_reserved_tck                                                       ; 48.163 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                             ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                  ; 0.660 ; 0.000         ;
; altera_reserved_tck                                                       ; 0.884 ; 0.000         ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.654 ; 0.000         ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; 2.716 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+-------+-----------------+---------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; CCPP  ; Type            ; Clock                                                                     ; Clock Edge ; Target                                                                                                                             ;
+-------+--------------+----------------+-------+-----------------+---------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 9.591 ; 9.692        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1  ;
; 9.591 ; 9.692        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1 ;
; 9.591 ; 9.692        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_read                    ;
; 9.591 ; 9.692        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_read_done               ;
; 9.591 ; 9.692        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ;
; 9.591 ; 9.692        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_state.100               ;
; 9.591 ; 9.692        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_write                   ;
; 9.591 ; 9.692        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]          ;
; 9.591 ; 9.692        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]          ;
; 9.591 ; 9.692        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_nativeaddress[0]                                               ;
; 9.591 ; 9.692        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_nativeaddress[1]                                               ;
; 9.591 ; 9.692        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_nativeaddress[2]                                               ;
; 9.591 ; 9.692        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll_s1_arbitrator:the_pll_s1|d1_reasons_to_wait                                                             ;
; 9.592 ; 9.693        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_write_done              ;
; 9.592 ; 9.693        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1           ;
; 9.592 ; 9.693        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1           ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[0]                                                   ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[10]                                                  ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[11]                                                  ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[12]                                                  ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[13]                                                  ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[14]                                                  ;
; 9.592 ; 9.693        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[15]                                                  ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[1]                                                   ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[2]                                                   ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[3]                                                   ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[4]                                                   ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[5]                                                   ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[6]                                                   ;
; 9.592 ; 9.693        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[7]                                                   ;
; 9.592 ; 9.693        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[8]                                                   ;
; 9.592 ; 9.693        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[9]                                                   ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[0]                                                  ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[10]                                                 ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[11]                                                 ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[12]                                                 ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[13]                                                 ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[14]                                                 ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[15]                                                 ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[1]                                                  ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[2]                                                  ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[3]                                                  ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[4]                                                  ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[5]                                                  ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[6]                                                  ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[7]                                                  ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[8]                                                  ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[9]                                                  ;
; 9.592 ; 9.693        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch|data_in_d1                           ;
; 9.592 ; 9.693        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch|data_out                             ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[0]                                                                              ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[10]                                                                             ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[11]                                                                             ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[12]                                                                             ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[13]                                                                             ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[14]                                                                             ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[15]                                                                             ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[1]                                                                              ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[2]                                                                              ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[3]                                                                              ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[4]                                                                              ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[5]                                                                              ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[6]                                                                              ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[7]                                                                              ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[8]                                                                              ;
; 9.592 ; 9.692        ; 0.184          ; 0.084 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[9]                                                                              ;
; 9.592 ; 9.693        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|count_done                                                                                      ;
; 9.592 ; 9.693        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|countup[0]                                                                                      ;
; 9.592 ; 9.693        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|countup[1]                                                                                      ;
; 9.592 ; 9.693        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|countup[2]                                                                                      ;
; 9.592 ; 9.693        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|countup[3]                                                                                      ;
; 9.592 ; 9.693        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|countup[4]                                                                                      ;
; 9.592 ; 9.693        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|countup[5]                                                                                      ;
; 9.592 ; 9.693        ; 0.184          ; 0.083 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|not_areset                                                                                      ;
; 9.651 ; 9.529        ; 0.294          ; 0.416 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[16]                                                                                  ;
; 9.651 ; 9.529        ; 0.294          ; 0.416 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[17]                                                                                  ;
; 9.651 ; 9.529        ; 0.294          ; 0.416 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[18]                                                                                  ;
; 9.651 ; 9.529        ; 0.294          ; 0.416 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[19]                                                                                  ;
; 9.651 ; 9.529        ; 0.294          ; 0.416 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[20]                                                                                  ;
; 9.651 ; 9.529        ; 0.294          ; 0.416 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[21]                                                                                  ;
; 9.651 ; 9.529        ; 0.294          ; 0.416 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[22]                                                                                  ;
; 9.651 ; 9.529        ; 0.294          ; 0.416 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[23]                                                                                  ;
; 9.651 ; 9.529        ; 0.294          ; 0.416 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[24]                                                                                  ;
; 9.651 ; 9.529        ; 0.294          ; 0.416 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[25]                                                                                  ;
; 9.651 ; 9.529        ; 0.294          ; 0.416 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[26]                                                                                  ;
; 9.651 ; 9.529        ; 0.294          ; 0.416 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[27]                                                                                  ;
; 9.651 ; 9.529        ; 0.294          ; 0.416 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[28]                                                                                  ;
; 9.651 ; 9.529        ; 0.294          ; 0.416 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[29]                                                                                  ;
; 9.651 ; 9.529        ; 0.294          ; 0.416 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[30]                                                                                  ;
; 9.651 ; 9.529        ; 0.294          ; 0.416 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[31]                                                                                  ;
; 9.651 ; 9.529        ; 0.294          ; 0.416 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[0]~_Duplicate_1                                                                      ;
; 9.651 ; 9.529        ; 0.294          ; 0.416 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[10]~_Duplicate_1                                                                     ;
; 9.651 ; 9.529        ; 0.294          ; 0.416 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[11]~_Duplicate_1                                                                     ;
; 9.651 ; 9.529        ; 0.294          ; 0.416 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[12]~_Duplicate_1                                                                     ;
; 9.651 ; 9.529        ; 0.294          ; 0.416 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[13]~_Duplicate_1                                                                     ;
; 9.651 ; 9.529        ; 0.294          ; 0.416 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[14]~_Duplicate_1                                                                     ;
; 9.651 ; 9.529        ; 0.294          ; 0.416 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[15]~_Duplicate_1                                                                     ;
; 9.651 ; 9.529        ; 0.294          ; 0.416 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[1]~_Duplicate_1                                                                      ;
; 9.651 ; 9.529        ; 0.294          ; 0.416 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[2]~_Duplicate_1                                                                      ;
; 9.651 ; 9.529        ; 0.294          ; 0.416 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[3]~_Duplicate_1                                                                      ;
+-------+--------------+----------------+-------+-----------------+---------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 1.233 ; 1.491 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.211 ; 1.469 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.213 ; 1.471 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.223 ; 1.481 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.213 ; 1.471 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.213 ; 1.471 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.213 ; 1.471 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.233 ; 1.491 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.212 ; 1.470 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.231 ; 1.489 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.231 ; 1.489 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.231 ; 1.489 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.221 ; 1.479 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.221 ; 1.479 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.231 ; 1.489 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.211 ; 1.469 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.213 ; 1.471 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_DQ[*]            ; CLOCK_50            ; 1.345 ; 1.599 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; 1.295 ; 1.549 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; 1.285 ; 1.539 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; 1.275 ; 1.529 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; 1.319 ; 1.573 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; 1.339 ; 1.593 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; 1.298 ; 1.552 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; 1.335 ; 1.589 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; 1.341 ; 1.595 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[8]           ; CLOCK_50            ; 1.287 ; 1.541 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[9]           ; CLOCK_50            ; 1.295 ; 1.549 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[10]          ; CLOCK_50            ; 1.288 ; 1.542 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[11]          ; CLOCK_50            ; 1.329 ; 1.583 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[12]          ; CLOCK_50            ; 1.331 ; 1.585 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[13]          ; CLOCK_50            ; 1.309 ; 1.563 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[14]          ; CLOCK_50            ; 1.345 ; 1.599 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[15]          ; CLOCK_50            ; 1.341 ; 1.595 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; BUTTON[*]           ; CLOCK_50            ; 4.788 ; 5.363 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  BUTTON[0]          ; CLOCK_50            ; 4.103 ; 4.622 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  BUTTON[1]          ; CLOCK_50            ; 4.330 ; 4.852 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  BUTTON[2]          ; CLOCK_50            ; 4.788 ; 5.363 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_DATA[*]         ; CLOCK_50            ; 6.328 ; 6.963 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 5.067 ; 5.616 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 5.014 ; 5.568 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 5.050 ; 5.627 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 6.328 ; 6.963 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 5.186 ; 5.778 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 5.634 ; 6.202 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 5.256 ; 5.866 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 5.082 ; 5.668 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_CMD              ; CLOCK_50            ; 4.853 ; 5.412 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_DAT              ; CLOCK_50            ; 5.283 ; 5.894 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_WP_N             ; CLOCK_50            ; 4.598 ; 5.192 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SW[*]               ; CLOCK_50            ; 4.666 ; 5.234 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[0]              ; CLOCK_50            ; 4.653 ; 5.227 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[1]              ; CLOCK_50            ; 4.646 ; 5.229 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[2]              ; CLOCK_50            ; 4.303 ; 4.843 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[3]              ; CLOCK_50            ; 4.586 ; 5.155 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[4]              ; CLOCK_50            ; 4.666 ; 5.234 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[5]              ; CLOCK_50            ; 4.596 ; 5.175 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[6]              ; CLOCK_50            ; 4.623 ; 5.169 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[7]              ; CLOCK_50            ; 4.514 ; 5.052 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[8]              ; CLOCK_50            ; 4.408 ; 4.963 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[9]              ; CLOCK_50            ; 4.577 ; 5.090 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.547 ; 1.758 ; Rise       ; altera_reserved_tck                                                       ;
; altera_reserved_tms ; altera_reserved_tck ; 6.090 ; 6.307 ; Rise       ; altera_reserved_tck                                                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.662 ; -0.920 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.662 ; -0.920 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.664 ; -0.922 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.674 ; -0.932 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.664 ; -0.922 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.664 ; -0.922 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.664 ; -0.922 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.684 ; -0.942 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.664 ; -0.922 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.682 ; -0.940 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.682 ; -0.940 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.682 ; -0.940 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.672 ; -0.930 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.672 ; -0.930 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.682 ; -0.940 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.662 ; -0.920 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.664 ; -0.922 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_DQ[*]            ; CLOCK_50            ; -0.729 ; -0.983 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; -0.749 ; -1.003 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; -0.739 ; -0.993 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; -0.729 ; -0.983 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; -0.772 ; -1.026 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; -0.792 ; -1.046 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; -0.751 ; -1.005 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; -0.788 ; -1.042 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; -0.794 ; -1.048 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[8]           ; CLOCK_50            ; -0.740 ; -0.994 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[9]           ; CLOCK_50            ; -0.749 ; -1.003 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[10]          ; CLOCK_50            ; -0.741 ; -0.995 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[11]          ; CLOCK_50            ; -0.782 ; -1.036 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[12]          ; CLOCK_50            ; -0.784 ; -1.038 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[13]          ; CLOCK_50            ; -0.762 ; -1.016 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[14]          ; CLOCK_50            ; -0.798 ; -1.052 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[15]          ; CLOCK_50            ; -0.794 ; -1.048 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; BUTTON[*]           ; CLOCK_50            ; -3.411 ; -3.907 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  BUTTON[0]          ; CLOCK_50            ; -3.411 ; -3.907 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  BUTTON[1]          ; CLOCK_50            ; -3.610 ; -4.129 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  BUTTON[2]          ; CLOCK_50            ; -3.966 ; -4.513 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_DATA[*]         ; CLOCK_50            ; -4.293 ; -4.831 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[0]        ; CLOCK_50            ; -4.344 ; -4.877 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[1]        ; CLOCK_50            ; -4.293 ; -4.831 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[2]        ; CLOCK_50            ; -4.326 ; -4.888 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[3]        ; CLOCK_50            ; -5.555 ; -6.171 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[4]        ; CLOCK_50            ; -4.458 ; -5.034 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[5]        ; CLOCK_50            ; -4.888 ; -5.439 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[6]        ; CLOCK_50            ; -4.522 ; -5.117 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[7]        ; CLOCK_50            ; -4.357 ; -4.927 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_CMD              ; CLOCK_50            ; -4.133 ; -4.669 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_DAT              ; CLOCK_50            ; -4.535 ; -5.104 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_WP_N             ; CLOCK_50            ; -3.889 ; -4.459 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SW[*]               ; CLOCK_50            ; -3.494 ; -4.015 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[0]              ; CLOCK_50            ; -3.697 ; -4.215 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[1]              ; CLOCK_50            ; -3.834 ; -4.377 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[2]              ; CLOCK_50            ; -3.494 ; -4.015 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[3]              ; CLOCK_50            ; -3.852 ; -4.419 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[4]              ; CLOCK_50            ; -3.699 ; -4.223 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[5]              ; CLOCK_50            ; -3.861 ; -4.435 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[6]              ; CLOCK_50            ; -3.657 ; -4.162 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[7]              ; CLOCK_50            ; -3.781 ; -4.313 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[8]              ; CLOCK_50            ; -3.705 ; -4.235 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[9]              ; CLOCK_50            ; -3.845 ; -4.354 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.333  ; 1.122  ; Rise       ; altera_reserved_tck                                                       ;
; altera_reserved_tms ; altera_reserved_tck ; -0.865 ; -1.030 ; Rise       ; altera_reserved_tck                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.658  ; 2.513  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.638  ; 2.493  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.658  ; 2.513  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.658  ; 2.513  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.638  ; 2.493  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.657  ; 2.512  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.627  ; 2.482  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.647  ; 2.502  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.657  ; 2.512  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.627  ; 2.482  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.647  ; 2.502  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.657  ; 2.512  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.637  ; 2.492  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0           ; CLOCK_50            ; 2.647  ; 2.502  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1           ; CLOCK_50            ; 2.647  ; 2.502  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.617  ; 2.472  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.608  ; 2.463  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.640  ; 4.275  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.981  ; 2.923  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.979  ; 2.921  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.989  ; 2.931  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 4.640  ; 4.275  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.979  ; 2.921  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.979  ; 2.921  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.999  ; 2.941  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.979  ; 2.921  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.001  ; 2.943  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.001  ; 2.943  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.001  ; 2.943  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.991  ; 2.933  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.991  ; 2.933  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.001  ; 2.943  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.981  ; 2.923  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.979  ; 2.921  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM           ; CLOCK_50            ; 2.628  ; 2.483  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.618  ; 2.473  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM           ; CLOCK_50            ; 2.639  ; 2.494  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 4.641  ; 4.276  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_ADDR[*]          ; CLOCK_50            ; 4.692  ; 4.371  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[0]         ; CLOCK_50            ; 2.832  ; 2.675  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[1]         ; CLOCK_50            ; 2.701  ; 2.574  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[2]         ; CLOCK_50            ; 2.833  ; 2.676  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[3]         ; CLOCK_50            ; 2.840  ; 2.683  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[4]         ; CLOCK_50            ; 2.694  ; 2.567  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[5]         ; CLOCK_50            ; 2.830  ; 2.673  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[6]         ; CLOCK_50            ; 2.836  ; 2.679  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[7]         ; CLOCK_50            ; 2.835  ; 2.678  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[8]         ; CLOCK_50            ; 2.844  ; 2.687  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[9]         ; CLOCK_50            ; 2.845  ; 2.688  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[10]        ; CLOCK_50            ; 2.855  ; 2.698  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[11]        ; CLOCK_50            ; 2.835  ; 2.678  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[12]        ; CLOCK_50            ; 2.845  ; 2.688  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[13]        ; CLOCK_50            ; 2.845  ; 2.688  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[14]        ; CLOCK_50            ; 2.695  ; 2.568  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[15]        ; CLOCK_50            ; 2.835  ; 2.678  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[16]        ; CLOCK_50            ; 2.872  ; 2.715  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[17]        ; CLOCK_50            ; 4.692  ; 4.371  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[18]        ; CLOCK_50            ; 2.835  ; 2.678  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[19]        ; CLOCK_50            ; 2.854  ; 2.697  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[20]        ; CLOCK_50            ; 2.842  ; 2.685  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_CE_N             ; CLOCK_50            ; 2.846  ; 2.689  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_DQ[*]            ; CLOCK_50            ; 2.968  ; 2.910  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; 2.911  ; 2.853  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; 2.901  ; 2.843  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; 2.891  ; 2.833  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; 2.948  ; 2.890  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; 2.968  ; 2.910  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; 2.929  ; 2.871  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; 2.952  ; 2.894  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; 2.966  ; 2.908  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[8]           ; CLOCK_50            ; 2.920  ; 2.862  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[9]           ; CLOCK_50            ; 2.911  ; 2.853  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[10]          ; CLOCK_50            ; 2.919  ; 2.861  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[11]          ; CLOCK_50            ; 2.958  ; 2.900  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[12]          ; CLOCK_50            ; 2.956  ; 2.898  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[13]          ; CLOCK_50            ; 2.938  ; 2.880  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[14]          ; CLOCK_50            ; 2.962  ; 2.904  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[15]          ; CLOCK_50            ; 2.966  ; 2.908  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_OE_N             ; CLOCK_50            ; 2.834  ; 2.677  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_WE_N             ; CLOCK_50            ; 2.843  ; 2.686  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.297 ;        ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.423 ; Fall       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1] ;
; HEX0_D[*]           ; CLOCK_50            ; 3.850  ; 3.773  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[0]          ; CLOCK_50            ; 3.791  ; 3.727  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[1]          ; CLOCK_50            ; 3.850  ; 3.773  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[2]          ; CLOCK_50            ; 3.292  ; 3.220  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[3]          ; CLOCK_50            ; 3.265  ; 3.182  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[4]          ; CLOCK_50            ; 3.276  ; 3.211  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[5]          ; CLOCK_50            ; 3.222  ; 3.141  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[6]          ; CLOCK_50            ; 3.342  ; 3.272  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX0_DP             ; CLOCK_50            ; 3.774  ; 3.698  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX1_D[*]           ; CLOCK_50            ; 3.689  ; 3.599  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[0]          ; CLOCK_50            ; 3.543  ; 3.469  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[1]          ; CLOCK_50            ; 3.689  ; 3.599  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[2]          ; CLOCK_50            ; 3.542  ; 3.438  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[3]          ; CLOCK_50            ; 3.627  ; 3.551  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[4]          ; CLOCK_50            ; 3.341  ; 3.285  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[5]          ; CLOCK_50            ; 3.455  ; 3.373  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[6]          ; CLOCK_50            ; 3.328  ; 3.260  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX1_DP             ; CLOCK_50            ; 3.269  ; 3.172  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX2_D[*]           ; CLOCK_50            ; 3.950  ; 3.822  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[0]          ; CLOCK_50            ; 3.748  ; 3.694  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[1]          ; CLOCK_50            ; 3.679  ; 3.645  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[2]          ; CLOCK_50            ; 3.566  ; 3.486  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[3]          ; CLOCK_50            ; 3.753  ; 3.678  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[4]          ; CLOCK_50            ; 3.773  ; 3.689  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[5]          ; CLOCK_50            ; 3.744  ; 3.708  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[6]          ; CLOCK_50            ; 3.950  ; 3.822  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX2_DP             ; CLOCK_50            ; 3.776  ; 3.720  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX3_D[*]           ; CLOCK_50            ; 4.242  ; 4.160  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[0]          ; CLOCK_50            ; 3.800  ; 3.712  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[1]          ; CLOCK_50            ; 3.983  ; 3.927  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[2]          ; CLOCK_50            ; 4.242  ; 4.160  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[3]          ; CLOCK_50            ; 3.809  ; 3.707  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[4]          ; CLOCK_50            ; 3.948  ; 3.875  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[5]          ; CLOCK_50            ; 3.932  ; 3.822  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[6]          ; CLOCK_50            ; 3.499  ; 3.411  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX3_DP             ; CLOCK_50            ; 4.138  ; 4.030  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_BLON            ; CLOCK_50            ; 3.686  ; 3.554  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_DATA[*]         ; CLOCK_50            ; 5.212  ; 5.095  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 4.981  ; 4.908  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 4.918  ; 4.918  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 4.919  ; 4.919  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 5.191  ; 5.040  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 5.186  ; 5.075  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 5.212  ; 5.095  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 5.027  ; 4.910  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 4.910  ; 4.910  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_EN              ; CLOCK_50            ; 7.368  ; 7.315  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_RS              ; CLOCK_50            ; 4.948  ; 4.821  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_RW              ; CLOCK_50            ; 4.741  ; 4.572  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]             ; CLOCK_50            ; 6.049  ; 5.842  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[0]            ; CLOCK_50            ; 5.050  ; 5.030  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[1]            ; CLOCK_50            ; 4.247  ; 4.223  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[2]            ; CLOCK_50            ; 6.049  ; 5.842  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[3]            ; CLOCK_50            ; 4.218  ; 4.192  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[4]            ; CLOCK_50            ; 3.941  ; 3.893  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[5]            ; CLOCK_50            ; 4.121  ; 4.051  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[6]            ; CLOCK_50            ; 4.404  ; 4.373  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[7]            ; CLOCK_50            ; 4.309  ; 4.277  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[8]            ; CLOCK_50            ; 4.677  ; 4.654  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[9]            ; CLOCK_50            ; 4.967  ; 4.884  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_CLK              ; CLOCK_50            ; 4.502  ; 4.427  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_CMD              ; CLOCK_50            ; 4.865  ; 4.777  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_DAT              ; CLOCK_50            ; 4.269  ; 4.192  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; UART_TXD            ; CLOCK_50            ; 4.981  ; 5.013  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.183 ; 11.169 ; Fall       ; altera_reserved_tck                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.216  ; 2.071  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.227  ; 2.082  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.247  ; 2.102  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.247  ; 2.102  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.227  ; 2.082  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.246  ; 2.101  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.217  ; 2.072  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.236  ; 2.091  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.246  ; 2.101  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.216  ; 2.071  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.236  ; 2.091  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.247  ; 2.102  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.226  ; 2.081  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0           ; CLOCK_50            ; 2.236  ; 2.091  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1           ; CLOCK_50            ; 2.237  ; 2.092  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.207  ; 2.062  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.197  ; 2.052  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.206  ; 2.061  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.208  ; 2.063  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.206  ; 2.061  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.216  ; 2.071  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.216  ; 2.216  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.206  ; 2.061  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.206  ; 2.061  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.226  ; 2.081  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.207  ; 2.062  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.228  ; 2.083  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.228  ; 2.083  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.228  ; 2.083  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.218  ; 2.073  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.218  ; 2.073  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.228  ; 2.083  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.208  ; 2.063  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.206  ; 2.061  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM           ; CLOCK_50            ; 2.217  ; 2.072  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.207  ; 2.062  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM           ; CLOCK_50            ; 2.228  ; 2.083  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 4.230  ; 3.865  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_ADDR[*]          ; CLOCK_50            ; 2.285  ; 2.158  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[0]         ; CLOCK_50            ; 2.423  ; 2.266  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[1]         ; CLOCK_50            ; 2.292  ; 2.165  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[2]         ; CLOCK_50            ; 2.424  ; 2.267  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[3]         ; CLOCK_50            ; 2.431  ; 2.274  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[4]         ; CLOCK_50            ; 2.285  ; 2.158  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[5]         ; CLOCK_50            ; 2.421  ; 2.264  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[6]         ; CLOCK_50            ; 2.427  ; 2.270  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[7]         ; CLOCK_50            ; 2.426  ; 2.269  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[8]         ; CLOCK_50            ; 2.435  ; 2.278  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[9]         ; CLOCK_50            ; 2.436  ; 2.279  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[10]        ; CLOCK_50            ; 2.446  ; 2.289  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[11]        ; CLOCK_50            ; 2.426  ; 2.269  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[12]        ; CLOCK_50            ; 2.436  ; 2.279  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[13]        ; CLOCK_50            ; 2.436  ; 2.279  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[14]        ; CLOCK_50            ; 2.286  ; 2.159  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[15]        ; CLOCK_50            ; 2.426  ; 2.269  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[16]        ; CLOCK_50            ; 2.463  ; 2.306  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[17]        ; CLOCK_50            ; 4.283  ; 3.962  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[18]        ; CLOCK_50            ; 2.426  ; 2.269  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[19]        ; CLOCK_50            ; 2.445  ; 2.288  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[20]        ; CLOCK_50            ; 2.433  ; 2.276  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_CE_N             ; CLOCK_50            ; 2.437  ; 2.280  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_DQ[*]            ; CLOCK_50            ; 2.147  ; 2.147  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; 2.167  ; 2.167  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; 2.157  ; 2.157  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; 2.147  ; 2.147  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; 2.203  ; 2.203  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; 2.223  ; 2.223  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; 2.184  ; 2.178  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; 2.207  ; 2.207  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; 2.221  ; 2.221  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[8]           ; CLOCK_50            ; 2.175  ; 2.175  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[9]           ; CLOCK_50            ; 2.167  ; 2.167  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[10]          ; CLOCK_50            ; 2.174  ; 2.168  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[11]          ; CLOCK_50            ; 2.213  ; 2.213  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[12]          ; CLOCK_50            ; 2.211  ; 2.211  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[13]          ; CLOCK_50            ; 2.193  ; 2.187  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[14]          ; CLOCK_50            ; 2.217  ; 2.217  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[15]          ; CLOCK_50            ; 2.221  ; 2.221  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_OE_N             ; CLOCK_50            ; 2.425  ; 2.268  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_WE_N             ; CLOCK_50            ; 2.434  ; 2.277  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.670 ;        ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.796 ; Fall       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1] ;
; HEX0_D[*]           ; CLOCK_50            ; 2.792  ; 2.709  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[0]          ; CLOCK_50            ; 3.338  ; 3.272  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[1]          ; CLOCK_50            ; 3.395  ; 3.317  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[2]          ; CLOCK_50            ; 2.860  ; 2.786  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[3]          ; CLOCK_50            ; 2.833  ; 2.748  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[4]          ; CLOCK_50            ; 2.845  ; 2.778  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[5]          ; CLOCK_50            ; 2.792  ; 2.709  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[6]          ; CLOCK_50            ; 2.906  ; 2.834  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX0_DP             ; CLOCK_50            ; 3.322  ; 3.243  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX1_D[*]           ; CLOCK_50            ; 2.894  ; 2.823  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[0]          ; CLOCK_50            ; 3.100  ; 3.024  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[1]          ; CLOCK_50            ; 3.241  ; 3.149  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[2]          ; CLOCK_50            ; 3.099  ; 2.994  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[3]          ; CLOCK_50            ; 3.181  ; 3.103  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[4]          ; CLOCK_50            ; 2.907  ; 2.848  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[5]          ; CLOCK_50            ; 3.015  ; 2.932  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[6]          ; CLOCK_50            ; 2.894  ; 2.823  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX1_DP             ; CLOCK_50            ; 2.838  ; 2.739  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX2_D[*]           ; CLOCK_50            ; 3.123  ; 3.041  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[0]          ; CLOCK_50            ; 3.297  ; 3.241  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[1]          ; CLOCK_50            ; 3.231  ; 3.194  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[2]          ; CLOCK_50            ; 3.123  ; 3.041  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[3]          ; CLOCK_50            ; 3.302  ; 3.225  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[4]          ; CLOCK_50            ; 3.322  ; 3.237  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[5]          ; CLOCK_50            ; 3.295  ; 3.255  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[6]          ; CLOCK_50            ; 3.492  ; 3.363  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX2_DP             ; CLOCK_50            ; 3.326  ; 3.267  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX3_D[*]           ; CLOCK_50            ; 3.058  ; 2.968  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[0]          ; CLOCK_50            ; 3.348  ; 3.259  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[1]          ; CLOCK_50            ; 3.523  ; 3.464  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[2]          ; CLOCK_50            ; 3.773  ; 3.689  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[3]          ; CLOCK_50            ; 3.357  ; 3.254  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[4]          ; CLOCK_50            ; 3.490  ; 3.415  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[5]          ; CLOCK_50            ; 3.475  ; 3.364  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[6]          ; CLOCK_50            ; 3.058  ; 2.968  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX3_DP             ; CLOCK_50            ; 3.672  ; 3.563  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_BLON            ; CLOCK_50            ; 3.249  ; 3.116  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_DATA[*]         ; CLOCK_50            ; 4.128  ; 3.991  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 4.166  ; 4.148  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 4.176  ; 4.129  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 4.177  ; 4.173  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 4.197  ; 4.193  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 4.187  ; 4.183  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 4.187  ; 4.183  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 4.167  ; 4.164  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 4.128  ; 3.991  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_EN              ; CLOCK_50            ; 4.349  ; 4.235  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_RS              ; CLOCK_50            ; 4.479  ; 4.352  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_RW              ; CLOCK_50            ; 4.281  ; 4.112  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]             ; CLOCK_50            ; 3.493  ; 3.442  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[0]            ; CLOCK_50            ; 4.557  ; 4.532  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[1]            ; CLOCK_50            ; 3.786  ; 3.757  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[2]            ; CLOCK_50            ; 5.591  ; 5.380  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[3]            ; CLOCK_50            ; 3.759  ; 3.729  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[4]            ; CLOCK_50            ; 3.493  ; 3.442  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[5]            ; CLOCK_50            ; 3.666  ; 3.594  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[6]            ; CLOCK_50            ; 3.939  ; 3.904  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[7]            ; CLOCK_50            ; 3.848  ; 3.811  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[8]            ; CLOCK_50            ; 4.201  ; 4.173  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[9]            ; CLOCK_50            ; 4.479  ; 4.394  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_CLK              ; CLOCK_50            ; 4.033  ; 3.955  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_CMD              ; CLOCK_50            ; 3.895  ; 3.895  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_DAT              ; CLOCK_50            ; 3.342  ; 3.342  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; UART_TXD            ; CLOCK_50            ; 4.486  ; 4.522  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 8.051  ; 9.041  ; Fall       ; altera_reserved_tck                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+009 years or 3.15e+016 seconds.

Number of Synchronizer Chains Found: 33
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 32.708 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                           ; Synchronization Node                                                                                                                                                                                                                                         ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_read_done                                                                                  ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_write_done                                                                                 ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request                                                                                 ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                  ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                 ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                 ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[3]         ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[3]                ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[4]         ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[4]                ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[0]         ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[0]                ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[1]         ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[1]                ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[2]         ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[2]                ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[3]       ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[3]                       ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[0]       ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[0]                       ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[2]       ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[2]                       ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[4]       ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[4]                       ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[6]       ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[6]                       ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[5]       ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[5]                       ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[1]       ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[1]                       ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                     ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[3]               ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[3]                     ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[4]               ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[4]                     ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[1]               ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[1]                     ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[0]               ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[0]                     ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[5]               ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[5]                     ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[2]               ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[2]                     ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[6]               ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[6]                     ; Greater than 1 Billion ; Yes                     ;
; UART_RXD                                                                                                                                                                                              ; DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                          ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[1] ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[1]                 ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[2] ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[2]                 ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[0] ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[0]                 ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[3] ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[3]                 ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[4] ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[4]                 ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_read_done    ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                              ; 32.708                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_read_done     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 18.988       ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 13.720       ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_write_done    ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 32.803                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_write_done     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 18.688       ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 14.115       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request    ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 35.673                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 18.785       ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 16.888       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request     ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 36.488                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 18.799       ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 17.689       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                   ; 37.503                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 18.704       ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 18.799       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                   ; 37.775                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 18.965       ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 18.810       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[3]                                                 ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                   ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                   ; 49.833                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[3] ;                        ;              ;                  ; 18.497       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe11a[3] ;                        ;              ;                  ; 18.172       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ;                        ;              ;                  ; 13.164       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[4]                                                 ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                   ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                   ; 50.413                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[4] ;                        ;              ;                  ; 18.724       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe11a[4] ;                        ;              ;                  ; 18.525       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ;                        ;              ;                  ; 13.164       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[0]                                                 ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                   ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                   ; 51.142                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[0] ;                        ;              ;                  ; 18.988       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe11a[0] ;                        ;              ;                  ; 18.725       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;                        ;              ;                  ; 13.429       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[1]                                                 ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                   ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                   ; 51.272                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[1] ;                        ;              ;                  ; 18.958       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe11a[1] ;                        ;              ;                  ; 18.885       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;                        ;              ;                  ; 13.429       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[2]                                                 ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                   ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                   ; 51.476                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[2] ;                        ;              ;                  ; 19.130       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe11a[2] ;                        ;              ;                  ; 18.917       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;                        ;              ;                  ; 13.429       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 52.773                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[3] ;                        ;              ;                  ; 18.770       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe8a[3] ;                        ;              ;                  ; 17.850       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 16.153       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 52.900                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[0] ;                        ;              ;                  ; 18.745       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe8a[0] ;                        ;              ;                  ; 18.002       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 16.153       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 52.930                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[2] ;                        ;              ;                  ; 18.967       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe8a[2] ;                        ;              ;                  ; 17.810       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 16.153       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 53.448                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[4] ;                        ;              ;                  ; 19.143       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe8a[4] ;                        ;              ;                  ; 18.359       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 15.946       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 53.487                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[6] ;                        ;              ;                  ; 19.000       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe8a[6] ;                        ;              ;                  ; 18.541       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 15.946       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 53.657                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[5] ;                        ;              ;                  ; 18.997       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe8a[5] ;                        ;              ;                  ; 18.714       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 15.946       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 53.959                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[1] ;                        ;              ;                  ; 19.124       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe8a[1] ;                        ;              ;                  ; 18.682       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 16.153       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                     ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                            ; 196.431                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                               ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.120       ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.311       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 196.486                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[3] ;                        ;              ;                  ; 98.720       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[3] ;                        ;              ;                  ; 97.766       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 196.500                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[4] ;                        ;              ;                  ; 99.121       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[4] ;                        ;              ;                  ; 97.379       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 196.675                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[1] ;                        ;              ;                  ; 98.958       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[1] ;                        ;              ;                  ; 97.717       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 196.702                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[0] ;                        ;              ;                  ; 98.780       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[0] ;                        ;              ;                  ; 97.922       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 196.873                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[5] ;                        ;              ;                  ; 98.492       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[5] ;                        ;              ;                  ; 98.381       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 197.104                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[2] ;                        ;              ;                  ; 98.748       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[2] ;                        ;              ;                  ; 98.356       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 197.382                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[6] ;                        ;              ;                  ; 98.961       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[6] ;                        ;              ;                  ; 98.421       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------+
; Source Node             ; UART_RXD                                                                                                            ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                          ; 197.422                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                             ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                            ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                   ;                        ;              ;                  ;              ;
;  UART_RXD                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                             ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 98.959       ;
;  DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.463       ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                           ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                             ; 197.606                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.120       ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.486       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 291.555                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[1] ;                        ;              ;                  ; 98.461       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe8a[1] ;                        ;              ;                  ; 98.466       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 94.628       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 291.939                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[2] ;                        ;              ;                  ; 98.700       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe8a[2] ;                        ;              ;                  ; 98.611       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 94.628       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 292.309                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[0] ;                        ;              ;                  ; 98.832       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe8a[0] ;                        ;              ;                  ; 98.849       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 94.628       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 292.473                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[3] ;                        ;              ;                  ; 98.775       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe8a[3] ;                        ;              ;                  ; 98.681       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 95.017       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 292.673                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[4] ;                        ;              ;                  ; 99.123       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe8a[4] ;                        ;              ;                  ; 98.533       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 95.017       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                        ;
+------------+-----------------+---------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                ; Note                                                          ;
+------------+-----------------+---------------------------------------------------------------------------+---------------------------------------------------------------+
; 106.93 MHz ; 106.93 MHz      ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 127.94 MHz ; 127.94 MHz      ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 194.78 MHz ; 194.78 MHz      ; altera_reserved_tck                                                       ;                                                               ;
; 360.75 MHz ; 250.0 MHz       ; CLOCK_50                                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                 ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.310  ; 0.000         ;
; CLOCK_50                                                                  ; 17.228 ; 0.000         ;
; altera_reserved_tck                                                       ; 47.433 ; 0.000         ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; 92.184 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                 ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.311 ; 0.000         ;
; altera_reserved_tck                                                       ; 0.311 ; 0.000         ;
; CLOCK_50                                                                  ; 0.312 ; 0.000         ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.312 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                              ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.791  ; 0.000         ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; 15.711 ; 0.000         ;
; CLOCK_50                                                                  ; 17.864 ; 0.000         ;
; altera_reserved_tck                                                       ; 48.438 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                              ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                  ; 0.715 ; 0.000         ;
; altera_reserved_tck                                                       ; 0.789 ; 0.000         ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.389 ; 0.000         ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; 2.443 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-------+-----------------+---------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; CCPP  ; Type            ; Clock                                                                     ; Clock Edge ; Target                                                                                                                             ;
+-------+--------------+----------------+-------+-----------------+---------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 9.587 ; 9.698        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|count_done                                                                                      ;
; 9.587 ; 9.698        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|countup[0]                                                                                      ;
; 9.587 ; 9.698        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|countup[1]                                                                                      ;
; 9.587 ; 9.698        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|countup[2]                                                                                      ;
; 9.587 ; 9.698        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|countup[3]                                                                                      ;
; 9.587 ; 9.698        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|countup[4]                                                                                      ;
; 9.587 ; 9.698        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|countup[5]                                                                                      ;
; 9.587 ; 9.698        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|not_areset                                                                                      ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1  ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1 ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_read                    ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_read_done               ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_state.100               ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_write                   ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_write_done              ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1           ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]          ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1           ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]          ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_nativeaddress[0]                                               ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_nativeaddress[1]                                               ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_nativeaddress[2]                                               ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[0]                                                   ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[10]                                                  ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[11]                                                  ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[12]                                                  ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[13]                                                  ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[14]                                                  ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[15]                                                  ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[1]                                                   ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[2]                                                   ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[3]                                                   ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[4]                                                   ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[5]                                                   ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[6]                                                   ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[7]                                                   ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[8]                                                   ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[9]                                                   ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[0]                                                  ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[10]                                                 ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[11]                                                 ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[12]                                                 ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[13]                                                 ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[14]                                                 ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[15]                                                 ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[1]                                                  ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[2]                                                  ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[3]                                                  ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[4]                                                  ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[5]                                                  ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[6]                                                  ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[7]                                                  ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[8]                                                  ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[9]                                                  ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch|data_in_d1                           ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch|data_out                             ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[0]                                                                              ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[10]                                                                             ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[11]                                                                             ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[12]                                                                             ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[13]                                                                             ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[14]                                                                             ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[15]                                                                             ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[1]                                                                              ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[2]                                                                              ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[3]                                                                              ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[4]                                                                              ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[5]                                                                              ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[6]                                                                              ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[7]                                                                              ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[8]                                                                              ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[9]                                                                              ;
; 9.588 ; 9.699        ; 0.184          ; 0.073 ; Low Pulse Width ; CLOCK_50                                                                  ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll_s1_arbitrator:the_pll_s1|d1_reasons_to_wait                                                             ;
; 9.682 ; 9.587        ; 0.271          ; 0.366 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[0]                                                                                   ;
; 9.682 ; 9.587        ; 0.271          ; 0.366 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[10]                                                                                  ;
; 9.682 ; 9.587        ; 0.271          ; 0.366 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[11]                                                                                  ;
; 9.682 ; 9.587        ; 0.271          ; 0.366 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[12]                                                                                  ;
; 9.682 ; 9.587        ; 0.271          ; 0.366 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[13]                                                                                  ;
; 9.682 ; 9.587        ; 0.271          ; 0.366 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[14]                                                                                  ;
; 9.682 ; 9.587        ; 0.271          ; 0.366 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[15]                                                                                  ;
; 9.682 ; 9.587        ; 0.271          ; 0.366 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[1]                                                                                   ;
; 9.682 ; 9.587        ; 0.271          ; 0.366 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[2]                                                                                   ;
; 9.682 ; 9.587        ; 0.271          ; 0.366 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[3]                                                                                   ;
; 9.682 ; 9.587        ; 0.271          ; 0.366 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[4]                                                                                   ;
; 9.682 ; 9.587        ; 0.271          ; 0.366 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[5]                                                                                   ;
; 9.682 ; 9.587        ; 0.271          ; 0.366 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[6]                                                                                   ;
; 9.682 ; 9.587        ; 0.271          ; 0.366 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[7]                                                                                   ;
; 9.682 ; 9.587        ; 0.271          ; 0.366 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[8]                                                                                   ;
; 9.682 ; 9.587        ; 0.271          ; 0.366 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[9]                                                                                   ;
; 9.682 ; 9.587        ; 0.271          ; 0.366 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[0]                                                                                   ;
; 9.682 ; 9.587        ; 0.271          ; 0.366 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[10]                                                                                  ;
; 9.682 ; 9.587        ; 0.271          ; 0.366 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[11]                                                                                  ;
; 9.682 ; 9.587        ; 0.271          ; 0.366 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[12]                                                                                  ;
; 9.682 ; 9.587        ; 0.271          ; 0.366 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[13]                                                                                  ;
; 9.682 ; 9.587        ; 0.271          ; 0.366 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[14]                                                                                  ;
; 9.682 ; 9.587        ; 0.271          ; 0.366 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[15]                                                                                  ;
; 9.682 ; 9.587        ; 0.271          ; 0.366 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[1]                                                                                   ;
; 9.682 ; 9.587        ; 0.271          ; 0.366 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[2]                                                                                   ;
; 9.682 ; 9.587        ; 0.271          ; 0.366 ; Low Pulse Width ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[3]                                                                                   ;
+-------+--------------+----------------+-------+-----------------+---------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 1.053 ; 1.310 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.031 ; 1.288 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.033 ; 1.290 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.043 ; 1.300 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.033 ; 1.290 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.033 ; 1.290 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.033 ; 1.290 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.053 ; 1.310 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.033 ; 1.290 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.051 ; 1.308 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.051 ; 1.308 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.051 ; 1.308 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.041 ; 1.298 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.041 ; 1.298 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.051 ; 1.308 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.031 ; 1.288 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.033 ; 1.290 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_DQ[*]            ; CLOCK_50            ; 1.160 ; 1.413 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; 1.112 ; 1.365 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; 1.102 ; 1.355 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; 1.092 ; 1.345 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; 1.135 ; 1.388 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; 1.155 ; 1.408 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; 1.113 ; 1.366 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; 1.150 ; 1.403 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; 1.157 ; 1.410 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[8]           ; CLOCK_50            ; 1.102 ; 1.355 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[9]           ; CLOCK_50            ; 1.112 ; 1.365 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[10]          ; CLOCK_50            ; 1.103 ; 1.356 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[11]          ; CLOCK_50            ; 1.145 ; 1.398 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[12]          ; CLOCK_50            ; 1.147 ; 1.400 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[13]          ; CLOCK_50            ; 1.125 ; 1.378 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[14]          ; CLOCK_50            ; 1.160 ; 1.413 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[15]          ; CLOCK_50            ; 1.157 ; 1.410 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; BUTTON[*]           ; CLOCK_50            ; 4.153 ; 4.638 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  BUTTON[0]          ; CLOCK_50            ; 3.530 ; 3.983 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  BUTTON[1]          ; CLOCK_50            ; 3.730 ; 4.182 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  BUTTON[2]          ; CLOCK_50            ; 4.153 ; 4.638 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_DATA[*]         ; CLOCK_50            ; 5.616 ; 6.083 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 4.444 ; 4.892 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 4.401 ; 4.847 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 4.434 ; 4.876 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 5.616 ; 6.083 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 4.557 ; 5.027 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 4.963 ; 5.405 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 4.613 ; 5.104 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 4.465 ; 4.910 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_CMD              ; CLOCK_50            ; 4.217 ; 4.690 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_DAT              ; CLOCK_50            ; 4.610 ; 5.125 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_WP_N             ; CLOCK_50            ; 3.985 ; 4.478 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SW[*]               ; CLOCK_50            ; 4.055 ; 4.518 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[0]              ; CLOCK_50            ; 4.031 ; 4.502 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[1]              ; CLOCK_50            ; 4.030 ; 4.515 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[2]              ; CLOCK_50            ; 3.709 ; 4.165 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[3]              ; CLOCK_50            ; 3.978 ; 4.447 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[4]              ; CLOCK_50            ; 4.055 ; 4.518 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[5]              ; CLOCK_50            ; 3.980 ; 4.462 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[6]              ; CLOCK_50            ; 4.006 ; 4.449 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[7]              ; CLOCK_50            ; 3.910 ; 4.357 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[8]              ; CLOCK_50            ; 3.814 ; 4.271 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[9]              ; CLOCK_50            ; 3.963 ; 4.415 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.661 ; 1.879 ; Rise       ; altera_reserved_tck                                                       ;
; altera_reserved_tms ; altera_reserved_tck ; 6.099 ; 6.280 ; Rise       ; altera_reserved_tck                                                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.543 ; -0.800 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.543 ; -0.800 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.546 ; -0.803 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.556 ; -0.813 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.546 ; -0.803 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.545 ; -0.802 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.546 ; -0.803 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.565 ; -0.822 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.545 ; -0.802 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.564 ; -0.821 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.564 ; -0.821 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.563 ; -0.820 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.554 ; -0.811 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.553 ; -0.810 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.563 ; -0.820 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.543 ; -0.800 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.545 ; -0.802 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_DQ[*]            ; CLOCK_50            ; -0.606 ; -0.859 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; -0.626 ; -0.879 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; -0.616 ; -0.869 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; -0.606 ; -0.859 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; -0.649 ; -0.902 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; -0.669 ; -0.922 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; -0.627 ; -0.880 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; -0.663 ; -0.916 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; -0.671 ; -0.924 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[8]           ; CLOCK_50            ; -0.615 ; -0.868 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[9]           ; CLOCK_50            ; -0.626 ; -0.879 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[10]          ; CLOCK_50            ; -0.617 ; -0.870 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[11]          ; CLOCK_50            ; -0.659 ; -0.912 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[12]          ; CLOCK_50            ; -0.661 ; -0.914 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[13]          ; CLOCK_50            ; -0.639 ; -0.892 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[14]          ; CLOCK_50            ; -0.673 ; -0.926 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[15]          ; CLOCK_50            ; -0.671 ; -0.924 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; BUTTON[*]           ; CLOCK_50            ; -2.920 ; -3.356 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  BUTTON[0]          ; CLOCK_50            ; -2.920 ; -3.356 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  BUTTON[1]          ; CLOCK_50            ; -3.095 ; -3.542 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  BUTTON[2]          ; CLOCK_50            ; -3.428 ; -3.899 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_DATA[*]         ; CLOCK_50            ; -3.754 ; -4.190 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[0]        ; CLOCK_50            ; -3.795 ; -4.233 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[1]        ; CLOCK_50            ; -3.754 ; -4.190 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[2]        ; CLOCK_50            ; -3.784 ; -4.216 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[3]        ; CLOCK_50            ; -4.920 ; -5.375 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[4]        ; CLOCK_50            ; -3.902 ; -4.364 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[5]        ; CLOCK_50            ; -4.292 ; -4.725 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[6]        ; CLOCK_50            ; -3.955 ; -4.434 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[7]        ; CLOCK_50            ; -3.814 ; -4.251 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_CMD              ; CLOCK_50            ; -3.580 ; -4.037 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_DAT              ; CLOCK_50            ; -3.949 ; -4.432 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_WP_N             ; CLOCK_50            ; -3.360 ; -3.835 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SW[*]               ; CLOCK_50            ; -2.997 ; -3.432 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[0]              ; CLOCK_50            ; -3.186 ; -3.614 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[1]              ; CLOCK_50            ; -3.312 ; -3.776 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[2]              ; CLOCK_50            ; -2.997 ; -3.432 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[3]              ; CLOCK_50            ; -3.330 ; -3.795 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[4]              ; CLOCK_50            ; -3.191 ; -3.629 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[5]              ; CLOCK_50            ; -3.331 ; -3.807 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[6]              ; CLOCK_50            ; -3.147 ; -3.564 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[7]              ; CLOCK_50            ; -3.263 ; -3.703 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[8]              ; CLOCK_50            ; -3.194 ; -3.633 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[9]              ; CLOCK_50            ; -3.316 ; -3.762 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.074  ; 0.846  ; Rise       ; altera_reserved_tck                                                       ;
; altera_reserved_tms ; altera_reserved_tck ; -1.100 ; -1.291 ; Rise       ; altera_reserved_tck                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.719  ; 2.580  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.700  ; 2.561  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.719  ; 2.580  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.719  ; 2.580  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.699  ; 2.560  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.719  ; 2.580  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.689  ; 2.550  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.708  ; 2.569  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.718  ; 2.579  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.688  ; 2.549  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.708  ; 2.569  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.719  ; 2.580  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.698  ; 2.559  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0           ; CLOCK_50            ; 2.709  ; 2.570  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1           ; CLOCK_50            ; 2.709  ; 2.570  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.679  ; 2.540  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.670  ; 2.531  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.701  ; 4.342  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.946  ; 2.946  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.943  ; 2.943  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.953  ; 2.953  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 4.701  ; 4.342  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.944  ; 2.944  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.943  ; 2.943  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.964  ; 2.964  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.944  ; 2.944  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.965  ; 2.965  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.965  ; 2.965  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.966  ; 2.966  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.955  ; 2.955  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.956  ; 2.956  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.966  ; 2.966  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.946  ; 2.946  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.944  ; 2.944  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM           ; CLOCK_50            ; 2.689  ; 2.550  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.680  ; 2.541  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM           ; CLOCK_50            ; 2.700  ; 2.561  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 4.702  ; 4.343  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_ADDR[*]          ; CLOCK_50            ; 4.760  ; 4.445  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[0]         ; CLOCK_50            ; 2.898  ; 2.747  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[1]         ; CLOCK_50            ; 2.767  ; 2.646  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[2]         ; CLOCK_50            ; 2.900  ; 2.749  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[3]         ; CLOCK_50            ; 2.906  ; 2.755  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[4]         ; CLOCK_50            ; 2.761  ; 2.640  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[5]         ; CLOCK_50            ; 2.896  ; 2.745  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[6]         ; CLOCK_50            ; 2.904  ; 2.753  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[7]         ; CLOCK_50            ; 2.901  ; 2.750  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[8]         ; CLOCK_50            ; 2.912  ; 2.761  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[9]         ; CLOCK_50            ; 2.911  ; 2.760  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[10]        ; CLOCK_50            ; 2.921  ; 2.770  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[11]        ; CLOCK_50            ; 2.901  ; 2.750  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[12]        ; CLOCK_50            ; 2.912  ; 2.761  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[13]        ; CLOCK_50            ; 2.912  ; 2.761  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[14]        ; CLOCK_50            ; 2.763  ; 2.642  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[15]        ; CLOCK_50            ; 2.902  ; 2.751  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[16]        ; CLOCK_50            ; 2.938  ; 2.787  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[17]        ; CLOCK_50            ; 4.760  ; 4.445  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[18]        ; CLOCK_50            ; 2.902  ; 2.751  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[19]        ; CLOCK_50            ; 2.922  ; 2.771  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[20]        ; CLOCK_50            ; 2.908  ; 2.757  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_CE_N             ; CLOCK_50            ; 2.914  ; 2.763  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_DQ[*]            ; CLOCK_50            ; 2.961  ; 2.961  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; 2.904  ; 2.904  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; 2.894  ; 2.894  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; 2.884  ; 2.884  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; 2.941  ; 2.941  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; 2.961  ; 2.961  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; 2.923  ; 2.923  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; 2.947  ; 2.947  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; 2.959  ; 2.959  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[8]           ; CLOCK_50            ; 2.915  ; 2.915  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[9]           ; CLOCK_50            ; 2.904  ; 2.904  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[10]          ; CLOCK_50            ; 2.913  ; 2.913  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[11]          ; CLOCK_50            ; 2.951  ; 2.951  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[12]          ; CLOCK_50            ; 2.949  ; 2.949  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[13]          ; CLOCK_50            ; 2.931  ; 2.931  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[14]          ; CLOCK_50            ; 2.957  ; 2.957  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[15]          ; CLOCK_50            ; 2.959  ; 2.959  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_OE_N             ; CLOCK_50            ; 2.902  ; 2.751  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_WE_N             ; CLOCK_50            ; 2.910  ; 2.759  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.172 ;        ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.317 ; Fall       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1] ;
; HEX0_D[*]           ; CLOCK_50            ; 3.831  ; 3.731  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[0]          ; CLOCK_50            ; 3.769  ; 3.645  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[1]          ; CLOCK_50            ; 3.831  ; 3.731  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[2]          ; CLOCK_50            ; 3.304  ; 3.191  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[3]          ; CLOCK_50            ; 3.283  ; 3.159  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[4]          ; CLOCK_50            ; 3.288  ; 3.181  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[5]          ; CLOCK_50            ; 3.242  ; 3.124  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[6]          ; CLOCK_50            ; 3.354  ; 3.263  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX0_DP             ; CLOCK_50            ; 3.755  ; 3.610  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX1_D[*]           ; CLOCK_50            ; 3.684  ; 3.534  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[0]          ; CLOCK_50            ; 3.543  ; 3.418  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[1]          ; CLOCK_50            ; 3.684  ; 3.534  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[2]          ; CLOCK_50            ; 3.536  ; 3.409  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[3]          ; CLOCK_50            ; 3.620  ; 3.496  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[4]          ; CLOCK_50            ; 3.360  ; 3.248  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[5]          ; CLOCK_50            ; 3.452  ; 3.327  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[6]          ; CLOCK_50            ; 3.333  ; 3.228  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX1_DP             ; CLOCK_50            ; 3.287  ; 3.154  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX2_D[*]           ; CLOCK_50            ; 3.916  ; 3.735  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[0]          ; CLOCK_50            ; 3.733  ; 3.617  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[1]          ; CLOCK_50            ; 3.667  ; 3.585  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[2]          ; CLOCK_50            ; 3.553  ; 3.440  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[3]          ; CLOCK_50            ; 3.732  ; 3.621  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[4]          ; CLOCK_50            ; 3.750  ; 3.638  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[5]          ; CLOCK_50            ; 3.727  ; 3.648  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[6]          ; CLOCK_50            ; 3.916  ; 3.735  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX2_DP             ; CLOCK_50            ; 3.760  ; 3.641  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX3_D[*]           ; CLOCK_50            ; 4.187  ; 4.037  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[0]          ; CLOCK_50            ; 3.773  ; 3.650  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[1]          ; CLOCK_50            ; 3.948  ; 3.811  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[2]          ; CLOCK_50            ; 4.187  ; 4.037  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[3]          ; CLOCK_50            ; 3.784  ; 3.671  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[4]          ; CLOCK_50            ; 3.919  ; 3.787  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[5]          ; CLOCK_50            ; 3.898  ; 3.778  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[6]          ; CLOCK_50            ; 3.504  ; 3.378  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX3_DP             ; CLOCK_50            ; 4.098  ; 3.941  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_BLON            ; CLOCK_50            ; 3.695  ; 3.529  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_DATA[*]         ; CLOCK_50            ; 5.085  ; 4.918  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 4.874  ; 4.732  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 4.757  ; 4.742  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 4.758  ; 4.743  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 5.066  ; 4.873  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 5.064  ; 4.888  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 5.085  ; 4.918  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 4.923  ; 4.734  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 4.749  ; 4.734  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_EN              ; CLOCK_50            ; 7.052  ; 6.904  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_RS              ; CLOCK_50            ; 4.842  ; 4.679  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_RW              ; CLOCK_50            ; 4.658  ; 4.449  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]             ; CLOCK_50            ; 6.023  ; 5.747  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[0]            ; CLOCK_50            ; 4.960  ; 4.843  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[1]            ; CLOCK_50            ; 4.207  ; 4.117  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[2]            ; CLOCK_50            ; 6.023  ; 5.747  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[3]            ; CLOCK_50            ; 4.190  ; 4.092  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[4]            ; CLOCK_50            ; 3.928  ; 3.823  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[5]            ; CLOCK_50            ; 4.110  ; 3.983  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[6]            ; CLOCK_50            ; 4.370  ; 4.255  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[7]            ; CLOCK_50            ; 4.266  ; 4.189  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[8]            ; CLOCK_50            ; 4.626  ; 4.504  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[9]            ; CLOCK_50            ; 4.906  ; 4.721  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_CLK              ; CLOCK_50            ; 4.448  ; 4.301  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_CMD              ; CLOCK_50            ; 4.791  ; 4.667  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_DAT              ; CLOCK_50            ; 4.242  ; 4.096  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; UART_TXD            ; CLOCK_50            ; 4.837  ; 4.915  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 9.822  ; 10.839 ; Fall       ; altera_reserved_tck                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.325  ; 2.186  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.336  ; 2.197  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.356  ; 2.217  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.356  ; 2.217  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.336  ; 2.197  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.355  ; 2.216  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.325  ; 2.186  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.345  ; 2.206  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.355  ; 2.216  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.325  ; 2.186  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.345  ; 2.206  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.355  ; 2.216  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.335  ; 2.196  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0           ; CLOCK_50            ; 2.345  ; 2.206  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1           ; CLOCK_50            ; 2.345  ; 2.206  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.315  ; 2.176  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.306  ; 2.167  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.024  ; 2.024  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.026  ; 2.026  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.024  ; 2.024  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.034  ; 2.034  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.024  ; 2.024  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.024  ; 2.024  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.024  ; 2.024  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.044  ; 2.044  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.024  ; 2.024  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.046  ; 2.046  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.046  ; 2.046  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.046  ; 2.046  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.036  ; 2.036  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.036  ; 2.036  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.046  ; 2.046  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.026  ; 2.026  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.024  ; 2.024  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM           ; CLOCK_50            ; 2.326  ; 2.187  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.316  ; 2.177  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM           ; CLOCK_50            ; 2.337  ; 2.198  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 4.339  ; 3.980  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_ADDR[*]          ; CLOCK_50            ; 2.399  ; 2.278  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[0]         ; CLOCK_50            ; 2.536  ; 2.385  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[1]         ; CLOCK_50            ; 2.405  ; 2.284  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[2]         ; CLOCK_50            ; 2.538  ; 2.387  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[3]         ; CLOCK_50            ; 2.544  ; 2.393  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[4]         ; CLOCK_50            ; 2.399  ; 2.278  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[5]         ; CLOCK_50            ; 2.534  ; 2.383  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[6]         ; CLOCK_50            ; 2.541  ; 2.390  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[7]         ; CLOCK_50            ; 2.539  ; 2.388  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[8]         ; CLOCK_50            ; 2.549  ; 2.398  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[9]         ; CLOCK_50            ; 2.549  ; 2.398  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[10]        ; CLOCK_50            ; 2.559  ; 2.408  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[11]        ; CLOCK_50            ; 2.539  ; 2.388  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[12]        ; CLOCK_50            ; 2.549  ; 2.398  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[13]        ; CLOCK_50            ; 2.549  ; 2.398  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[14]        ; CLOCK_50            ; 2.400  ; 2.279  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[15]        ; CLOCK_50            ; 2.539  ; 2.388  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[16]        ; CLOCK_50            ; 2.576  ; 2.425  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[17]        ; CLOCK_50            ; 4.397  ; 4.082  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[18]        ; CLOCK_50            ; 2.539  ; 2.388  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[19]        ; CLOCK_50            ; 2.559  ; 2.408  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[20]        ; CLOCK_50            ; 2.546  ; 2.395  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_CE_N             ; CLOCK_50            ; 2.551  ; 2.400  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_DQ[*]            ; CLOCK_50            ; 1.958  ; 1.958  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; 1.978  ; 1.978  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; 1.968  ; 1.968  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; 1.958  ; 1.958  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; 2.015  ; 2.015  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; 2.035  ; 2.035  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; 1.997  ; 1.997  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; 2.020  ; 2.020  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; 2.033  ; 2.033  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[8]           ; CLOCK_50            ; 1.988  ; 1.988  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[9]           ; CLOCK_50            ; 1.978  ; 1.978  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[10]          ; CLOCK_50            ; 1.987  ; 1.987  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[11]          ; CLOCK_50            ; 2.025  ; 2.025  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[12]          ; CLOCK_50            ; 2.023  ; 2.023  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[13]          ; CLOCK_50            ; 2.005  ; 2.005  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[14]          ; CLOCK_50            ; 2.030  ; 2.030  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[15]          ; CLOCK_50            ; 2.033  ; 2.033  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_OE_N             ; CLOCK_50            ; 2.539  ; 2.388  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_WE_N             ; CLOCK_50            ; 2.548  ; 2.397  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.501 ;        ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.645 ; Fall       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1] ;
; HEX0_D[*]           ; CLOCK_50            ; 2.861  ; 2.743  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[0]          ; CLOCK_50            ; 3.367  ; 3.243  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[1]          ; CLOCK_50            ; 3.427  ; 3.326  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[2]          ; CLOCK_50            ; 2.921  ; 2.809  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[3]          ; CLOCK_50            ; 2.902  ; 2.778  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[4]          ; CLOCK_50            ; 2.906  ; 2.799  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[5]          ; CLOCK_50            ; 2.861  ; 2.743  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[6]          ; CLOCK_50            ; 2.969  ; 2.877  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX0_DP             ; CLOCK_50            ; 3.354  ; 3.210  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX1_D[*]           ; CLOCK_50            ; 2.949  ; 2.844  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[0]          ; CLOCK_50            ; 3.151  ; 3.027  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[1]          ; CLOCK_50            ; 3.287  ; 3.138  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[2]          ; CLOCK_50            ; 3.144  ; 3.017  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[3]          ; CLOCK_50            ; 3.226  ; 3.101  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[4]          ; CLOCK_50            ; 2.976  ; 2.863  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[5]          ; CLOCK_50            ; 3.063  ; 2.938  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[6]          ; CLOCK_50            ; 2.949  ; 2.844  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX1_DP             ; CLOCK_50            ; 2.905  ; 2.773  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX2_D[*]           ; CLOCK_50            ; 3.162  ; 3.049  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[0]          ; CLOCK_50            ; 3.334  ; 3.217  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[1]          ; CLOCK_50            ; 3.272  ; 3.187  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[2]          ; CLOCK_50            ; 3.162  ; 3.049  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[3]          ; CLOCK_50            ; 3.333  ; 3.221  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[4]          ; CLOCK_50            ; 3.351  ; 3.239  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[5]          ; CLOCK_50            ; 3.330  ; 3.249  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[6]          ; CLOCK_50            ; 3.509  ; 3.331  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX2_DP             ; CLOCK_50            ; 3.361  ; 3.242  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX3_D[*]           ; CLOCK_50            ; 3.114  ; 2.988  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[0]          ; CLOCK_50            ; 3.374  ; 3.251  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[1]          ; CLOCK_50            ; 3.540  ; 3.404  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[2]          ; CLOCK_50            ; 3.771  ; 3.622  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[3]          ; CLOCK_50            ; 3.384  ; 3.271  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[4]          ; CLOCK_50            ; 3.513  ; 3.382  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[5]          ; CLOCK_50            ; 3.493  ; 3.373  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[6]          ; CLOCK_50            ; 3.114  ; 2.988  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX3_DP             ; CLOCK_50            ; 3.684  ; 3.529  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_BLON            ; CLOCK_50            ; 3.309  ; 3.143  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_DATA[*]         ; CLOCK_50            ; 3.823  ; 3.762  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 3.823  ; 3.762  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 3.833  ; 3.772  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 3.834  ; 3.782  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 3.854  ; 3.802  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 3.844  ; 3.792  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 3.844  ; 3.792  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 3.825  ; 3.772  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 3.825  ; 3.772  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_EN              ; CLOCK_50            ; 4.312  ; 4.168  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_RS              ; CLOCK_50            ; 4.425  ; 4.263  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_RW              ; CLOCK_50            ; 4.249  ; 4.043  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]             ; CLOCK_50            ; 3.531  ; 3.425  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[0]            ; CLOCK_50            ; 4.522  ; 4.404  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[1]            ; CLOCK_50            ; 3.799  ; 3.707  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[2]            ; CLOCK_50            ; 5.617  ; 5.340  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[3]            ; CLOCK_50            ; 3.783  ; 3.683  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[4]            ; CLOCK_50            ; 3.531  ; 3.425  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[5]            ; CLOCK_50            ; 3.707  ; 3.579  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[6]            ; CLOCK_50            ; 3.956  ; 3.840  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[7]            ; CLOCK_50            ; 3.857  ; 3.777  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[8]            ; CLOCK_50            ; 4.203  ; 4.080  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[9]            ; CLOCK_50            ; 4.472  ; 4.288  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_CLK              ; CLOCK_50            ; 4.032  ; 3.885  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_CMD              ; CLOCK_50            ; 3.599  ; 3.599  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_DAT              ; CLOCK_50            ; 3.080  ; 3.080  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; UART_TXD            ; CLOCK_50            ; 4.399  ; 4.480  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.707  ; 8.725  ; Fall       ; altera_reserved_tck                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+009 years or 3.15e+016 seconds.

Number of Synchronizer Chains Found: 33
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.390 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                           ; Synchronization Node                                                                                                                                                                                                                                         ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_read_done                                                                                  ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_write_done                                                                                 ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request                                                                                 ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                  ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                 ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                 ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[3]         ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[3]                ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[4]         ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[4]                ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[0]         ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[0]                ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[1]         ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[1]                ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[2]         ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[2]                ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[3]       ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[3]                       ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[0]       ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[0]                       ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[2]       ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[2]                       ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[4]       ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[4]                       ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[6]       ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[6]                       ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[5]       ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[5]                       ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[1]       ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[1]                       ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                     ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[4]               ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[4]                     ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[3]               ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[3]                     ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[0]               ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[0]                     ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[1]               ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[1]                     ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[5]               ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[5]                     ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[2]               ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[2]                     ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[6]               ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[6]                     ; Greater than 1 Billion ; Yes                     ;
; UART_RXD                                                                                                                                                                                              ; DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                          ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[1] ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[1]                 ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[2] ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[2]                 ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[0] ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[0]                 ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[3] ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[3]                 ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[4] ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[4]                 ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_read_done    ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                              ; 33.390                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_read_done     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.099       ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 14.291       ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_write_done    ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 33.484                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_write_done     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 18.825       ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 14.659       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request    ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 36.141                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 18.913       ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 17.228       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request     ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 36.853                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 18.926       ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 17.927       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                   ; 37.787                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 18.848       ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 18.939       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                   ; 38.033                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.084       ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 18.949       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[3]                                                 ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                   ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                   ; 50.949                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[3] ;                        ;              ;                  ; 18.647       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe11a[3] ;                        ;              ;                  ; 18.356       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ;                        ;              ;                  ; 13.946       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[4]                                                 ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                   ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                   ; 51.505                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[4] ;                        ;              ;                  ; 18.862       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe11a[4] ;                        ;              ;                  ; 18.697       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ;                        ;              ;                  ; 13.946       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[0]                                                 ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                   ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                   ; 52.145                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[0] ;                        ;              ;                  ; 19.100       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe11a[0] ;                        ;              ;                  ; 18.867       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;                        ;              ;                  ; 14.178       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[1]                                                 ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                   ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                   ; 52.254                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[1] ;                        ;              ;                  ; 19.075       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe11a[1] ;                        ;              ;                  ; 19.001       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;                        ;              ;                  ; 14.178       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[2]                                                 ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                   ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                   ; 52.445                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[2] ;                        ;              ;                  ; 19.235       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe11a[2] ;                        ;              ;                  ; 19.032       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;                        ;              ;                  ; 14.178       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 53.541                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[3] ;                        ;              ;                  ; 18.906       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe8a[3] ;                        ;              ;                  ; 18.091       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 16.544       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 53.648                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[0] ;                        ;              ;                  ; 18.883       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe8a[0] ;                        ;              ;                  ; 18.221       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 16.544       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 53.666                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[2] ;                        ;              ;                  ; 19.087       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe8a[2] ;                        ;              ;                  ; 18.035       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 16.544       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 54.137                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[4] ;                        ;              ;                  ; 19.239       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe8a[4] ;                        ;              ;                  ; 18.537       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 16.361       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 54.162                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[6] ;                        ;              ;                  ; 19.104       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe8a[6] ;                        ;              ;                  ; 18.697       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 16.361       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 54.314                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[5] ;                        ;              ;                  ; 19.099       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe8a[5] ;                        ;              ;                  ; 18.854       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 16.361       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 54.578                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[1] ;                        ;              ;                  ; 19.215       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe8a[1] ;                        ;              ;                  ; 18.819       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 16.544       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                     ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                            ; 196.785                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                               ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.213       ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.572       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 196.842                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[4] ;                        ;              ;                  ; 99.212       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[4] ;                        ;              ;                  ; 97.630       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 196.878                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[3] ;                        ;              ;                  ; 98.858       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[3] ;                        ;              ;                  ; 98.020       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 197.029                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[0] ;                        ;              ;                  ; 98.911       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[0] ;                        ;              ;                  ; 98.118       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 197.035                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[1] ;                        ;              ;                  ; 99.074       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[1] ;                        ;              ;                  ; 97.961       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 197.206                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[5] ;                        ;              ;                  ; 98.653       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[5] ;                        ;              ;                  ; 98.553       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 197.422                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[2] ;                        ;              ;                  ; 98.879       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[2] ;                        ;              ;                  ; 98.543       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 197.669                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[6] ;                        ;              ;                  ; 99.080       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[6] ;                        ;              ;                  ; 98.589       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------+
; Source Node             ; UART_RXD                                                                                                            ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                          ; 197.716                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                             ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                            ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                   ;                        ;              ;                  ;              ;
;  UART_RXD                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                             ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.079       ;
;  DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.637       ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                           ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                             ; 197.866                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.213       ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.653       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 292.412                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[1] ;                        ;              ;                  ; 98.620       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe8a[1] ;                        ;              ;                  ; 98.644       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 95.148       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 292.753                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[2] ;                        ;              ;                  ; 98.838       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe8a[2] ;                        ;              ;                  ; 98.767       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 95.148       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 293.089                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[0] ;                        ;              ;                  ; 98.964       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe8a[0] ;                        ;              ;                  ; 98.977       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 95.148       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 293.185                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[3] ;                        ;              ;                  ; 98.909       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe8a[3] ;                        ;              ;                  ; 98.809       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 95.467       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 293.374                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[4] ;                        ;              ;                  ; 99.213       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe8a[4] ;                        ;              ;                  ; 98.694       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 95.467       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                 ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.595  ; 0.000         ;
; CLOCK_50                                                                  ; 18.185 ; 0.000         ;
; altera_reserved_tck                                                       ; 48.705 ; 0.000         ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; 95.061 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                 ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                       ; 0.185 ; 0.000         ;
; CLOCK_50                                                                  ; 0.187 ; 0.000         ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.187 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                              ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.875  ; 0.000         ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; 17.230 ; 0.000         ;
; CLOCK_50                                                                  ; 18.695 ; 0.000         ;
; altera_reserved_tck                                                       ; 49.265 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                              ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                  ; 0.265 ; 0.000         ;
; altera_reserved_tck                                                       ; 0.494 ; 0.000         ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.515 ; 0.000         ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.552 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width                                                                                                                                                                                     ;
+-------+--------------+----------------+-------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; CCPP  ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                             ;
+-------+--------------+----------------+-------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 9.267 ; 9.402        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[0]                                                  ;
; 9.267 ; 9.402        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[10]                                                 ;
; 9.267 ; 9.402        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[11]                                                 ;
; 9.267 ; 9.402        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[12]                                                 ;
; 9.267 ; 9.402        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[13]                                                 ;
; 9.267 ; 9.402        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[14]                                                 ;
; 9.267 ; 9.402        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[15]                                                 ;
; 9.267 ; 9.402        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[1]                                                  ;
; 9.267 ; 9.402        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[2]                                                  ;
; 9.267 ; 9.402        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[3]                                                  ;
; 9.267 ; 9.402        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[4]                                                  ;
; 9.267 ; 9.402        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[5]                                                  ;
; 9.267 ; 9.402        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[6]                                                  ;
; 9.267 ; 9.402        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[7]                                                  ;
; 9.267 ; 9.402        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[8]                                                  ;
; 9.267 ; 9.402        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_readdata_p1[9]                                                  ;
; 9.267 ; 9.402        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[0]                                                                              ;
; 9.267 ; 9.402        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[10]                                                                             ;
; 9.267 ; 9.402        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[11]                                                                             ;
; 9.267 ; 9.402        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[1]                                                                              ;
; 9.267 ; 9.402        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[2]                                                                              ;
; 9.267 ; 9.402        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[3]                                                                              ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1  ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1 ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_read                    ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_read_done               ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_state.100               ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_write                   ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_write_done              ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1           ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]          ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1           ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]          ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_nativeaddress[0]                                               ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_nativeaddress[1]                                               ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_nativeaddress[2]                                               ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[0]                                                   ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[10]                                                  ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[11]                                                  ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[12]                                                  ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[13]                                                  ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[14]                                                  ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[15]                                                  ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[1]                                                   ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[2]                                                   ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[3]                                                   ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[4]                                                   ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[5]                                                   ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[6]                                                   ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[7]                                                   ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[8]                                                   ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[9]                                                   ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch|data_in_d1                           ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch|data_out                             ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[12]                                                                             ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[13]                                                                             ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[14]                                                                             ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[15]                                                                             ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[4]                                                                              ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[5]                                                                              ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[6]                                                                              ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[7]                                                                              ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[8]                                                                              ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_out[9]                                                                              ;
; 9.268 ; 9.402        ; 0.184          ; 0.050 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|count_done                                                                                      ;
; 9.268 ; 9.402        ; 0.184          ; 0.050 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|countup[0]                                                                                      ;
; 9.268 ; 9.402        ; 0.184          ; 0.050 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|countup[1]                                                                                      ;
; 9.268 ; 9.402        ; 0.184          ; 0.050 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|countup[2]                                                                                      ;
; 9.268 ; 9.402        ; 0.184          ; 0.050 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|countup[3]                                                                                      ;
; 9.268 ; 9.402        ; 0.184          ; 0.050 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|countup[4]                                                                                      ;
; 9.268 ; 9.402        ; 0.184          ; 0.050 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|countup[5]                                                                                      ;
; 9.268 ; 9.402        ; 0.184          ; 0.050 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|not_areset                                                                                      ;
; 9.268 ; 9.403        ; 0.184          ; 0.049 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC:DE0_SOPC_inst|pll_s1_arbitrator:the_pll_s1|d1_reasons_to_wait                                                             ;
; 9.425 ; 9.278        ; 0.000          ; 0.147 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                          ;
; 9.425 ; 9.278        ; 0.000          ; 0.147 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]                                                          ;
; 9.425 ; 9.278        ; 0.000          ; 0.147 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                          ;
; 9.425 ; 9.278        ; 0.000          ; 0.147 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|observablevcoout                                                ;
; 9.441 ; 9.441        ; 0.000          ; 0.000 ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                   ;
; 9.447 ; 9.421        ; 0.000          ; 0.026 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC_inst|the_DE0_SOPC_clock_0|master_FSM|master_read_done|clk                                                                 ;
; 9.447 ; 9.421        ; 0.000          ; 0.026 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC_inst|the_DE0_SOPC_clock_0|master_FSM|master_read|clk                                                                      ;
; 9.447 ; 9.421        ; 0.000          ; 0.026 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC_inst|the_DE0_SOPC_clock_0|master_FSM|master_state.001|clk                                                                 ;
; 9.447 ; 9.421        ; 0.000          ; 0.026 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC_inst|the_DE0_SOPC_clock_0|master_FSM|master_state.100|clk                                                                 ;
; 9.447 ; 9.421        ; 0.000          ; 0.026 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC_inst|the_DE0_SOPC_clock_0|master_FSM|master_write|clk                                                                     ;
; 9.447 ; 9.421        ; 0.000          ; 0.026 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC_inst|the_DE0_SOPC_clock_0|master_nativeaddress[0]|clk                                                                     ;
; 9.447 ; 9.421        ; 0.000          ; 0.026 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC_inst|the_DE0_SOPC_clock_0|master_nativeaddress[1]|clk                                                                     ;
; 9.447 ; 9.421        ; 0.000          ; 0.026 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC_inst|the_DE0_SOPC_clock_0|master_nativeaddress[2]|clk                                                                     ;
; 9.447 ; 9.421        ; 0.000          ; 0.026 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC_inst|the_DE0_SOPC_clock_0|master_writedata[0]|clk                                                                         ;
; 9.447 ; 9.421        ; 0.000          ; 0.026 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC_inst|the_DE0_SOPC_clock_0|master_writedata[10]|clk                                                                        ;
; 9.447 ; 9.421        ; 0.000          ; 0.026 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC_inst|the_DE0_SOPC_clock_0|master_writedata[11]|clk                                                                        ;
; 9.447 ; 9.421        ; 0.000          ; 0.026 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC_inst|the_DE0_SOPC_clock_0|master_writedata[12]|clk                                                                        ;
; 9.447 ; 9.421        ; 0.000          ; 0.026 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC_inst|the_DE0_SOPC_clock_0|master_writedata[13]|clk                                                                        ;
; 9.447 ; 9.421        ; 0.000          ; 0.026 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC_inst|the_DE0_SOPC_clock_0|master_writedata[14]|clk                                                                        ;
; 9.447 ; 9.421        ; 0.000          ; 0.026 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC_inst|the_DE0_SOPC_clock_0|master_writedata[1]|clk                                                                         ;
; 9.447 ; 9.421        ; 0.000          ; 0.026 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC_inst|the_DE0_SOPC_clock_0|master_writedata[2]|clk                                                                         ;
; 9.447 ; 9.421        ; 0.000          ; 0.026 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC_inst|the_DE0_SOPC_clock_0|master_writedata[3]|clk                                                                         ;
; 9.447 ; 9.421        ; 0.000          ; 0.026 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC_inst|the_DE0_SOPC_clock_0|master_writedata[4]|clk                                                                         ;
; 9.447 ; 9.421        ; 0.000          ; 0.026 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC_inst|the_DE0_SOPC_clock_0|master_writedata[5]|clk                                                                         ;
; 9.447 ; 9.421        ; 0.000          ; 0.026 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC_inst|the_DE0_SOPC_clock_0|master_writedata[6]|clk                                                                         ;
; 9.447 ; 9.421        ; 0.000          ; 0.026 ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_SOPC_inst|the_DE0_SOPC_clock_0|read_request_edge_to_pulse|data_in_d1|clk                                                       ;
+-------+--------------+----------------+-------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 0.691 ; 1.251 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 0.669 ; 1.229 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.672 ; 1.232 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 0.682 ; 1.242 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 0.672 ; 1.232 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 0.671 ; 1.231 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 0.672 ; 1.232 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 0.691 ; 1.251 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 0.671 ; 1.231 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 0.690 ; 1.250 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 0.690 ; 1.250 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 0.689 ; 1.249 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 0.680 ; 1.240 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 0.679 ; 1.239 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 0.689 ; 1.249 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 0.669 ; 1.229 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 0.671 ; 1.231 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_DQ[*]            ; CLOCK_50            ; 0.769 ; 1.327 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; 0.717 ; 1.275 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; 0.707 ; 1.265 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; 0.697 ; 1.255 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; 0.745 ; 1.303 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; 0.765 ; 1.323 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; 0.723 ; 1.281 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; 0.759 ; 1.317 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; 0.767 ; 1.325 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[8]           ; CLOCK_50            ; 0.711 ; 1.269 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[9]           ; CLOCK_50            ; 0.717 ; 1.275 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[10]          ; CLOCK_50            ; 0.713 ; 1.271 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[11]          ; CLOCK_50            ; 0.755 ; 1.313 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[12]          ; CLOCK_50            ; 0.757 ; 1.315 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[13]          ; CLOCK_50            ; 0.735 ; 1.293 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[14]          ; CLOCK_50            ; 0.769 ; 1.327 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[15]          ; CLOCK_50            ; 0.767 ; 1.325 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; BUTTON[*]           ; CLOCK_50            ; 2.754 ; 3.584 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  BUTTON[0]          ; CLOCK_50            ; 2.364 ; 3.146 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  BUTTON[1]          ; CLOCK_50            ; 2.484 ; 3.272 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  BUTTON[2]          ; CLOCK_50            ; 2.754 ; 3.584 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_DATA[*]         ; CLOCK_50            ; 3.615 ; 4.573 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 2.892 ; 3.755 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 2.891 ; 3.774 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 2.893 ; 3.756 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 3.615 ; 4.573 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 2.974 ; 3.847 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 3.216 ; 4.115 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 3.004 ; 3.876 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 2.910 ; 3.768 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_CMD              ; CLOCK_50            ; 2.783 ; 3.618 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_DAT              ; CLOCK_50            ; 3.084 ; 3.958 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_WP_N             ; CLOCK_50            ; 2.656 ; 3.467 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SW[*]               ; CLOCK_50            ; 2.678 ; 3.494 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[0]              ; CLOCK_50            ; 2.663 ; 3.489 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[1]              ; CLOCK_50            ; 2.678 ; 3.494 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[2]              ; CLOCK_50            ; 2.466 ; 3.242 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[3]              ; CLOCK_50            ; 2.631 ; 3.454 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[4]              ; CLOCK_50            ; 2.675 ; 3.494 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[5]              ; CLOCK_50            ; 2.635 ; 3.452 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[6]              ; CLOCK_50            ; 2.649 ; 3.451 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[7]              ; CLOCK_50            ; 2.586 ; 3.383 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[8]              ; CLOCK_50            ; 2.539 ; 3.349 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[9]              ; CLOCK_50            ; 2.641 ; 3.433 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.389 ; 0.922 ; Rise       ; altera_reserved_tck                                                       ;
; altera_reserved_tms ; altera_reserved_tck ; 2.400 ; 2.967 ; Rise       ; altera_reserved_tck                                                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.351 ; -0.911 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.351 ; -0.911 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.353 ; -0.913 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.363 ; -0.923 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.354 ; -0.914 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.353 ; -0.913 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.353 ; -0.913 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.373 ; -0.933 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.353 ; -0.913 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.371 ; -0.931 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.371 ; -0.931 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.371 ; -0.931 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.361 ; -0.921 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.361 ; -0.921 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.371 ; -0.931 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.351 ; -0.911 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.353 ; -0.913 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_DQ[*]            ; CLOCK_50            ; -0.380 ; -0.938 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; -0.400 ; -0.958 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; -0.390 ; -0.948 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; -0.380 ; -0.938 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; -0.427 ; -0.985 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; -0.447 ; -1.005 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; -0.406 ; -0.964 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; -0.442 ; -1.000 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; -0.449 ; -1.007 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[8]           ; CLOCK_50            ; -0.394 ; -0.952 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[9]           ; CLOCK_50            ; -0.400 ; -0.958 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[10]          ; CLOCK_50            ; -0.396 ; -0.954 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[11]          ; CLOCK_50            ; -0.437 ; -0.995 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[12]          ; CLOCK_50            ; -0.439 ; -0.997 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[13]          ; CLOCK_50            ; -0.417 ; -0.975 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[14]          ; CLOCK_50            ; -0.452 ; -1.010 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[15]          ; CLOCK_50            ; -0.449 ; -1.007 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; BUTTON[*]           ; CLOCK_50            ; -1.962 ; -2.730 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  BUTTON[0]          ; CLOCK_50            ; -1.962 ; -2.730 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  BUTTON[1]          ; CLOCK_50            ; -2.072 ; -2.851 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  BUTTON[2]          ; CLOCK_50            ; -2.271 ; -3.078 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_DATA[*]         ; CLOCK_50            ; -2.462 ; -3.313 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[0]        ; CLOCK_50            ; -2.462 ; -3.313 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[1]        ; CLOCK_50            ; -2.462 ; -3.331 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[2]        ; CLOCK_50            ; -2.462 ; -3.315 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[3]        ; CLOCK_50            ; -3.157 ; -4.101 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[4]        ; CLOCK_50            ; -2.541 ; -3.403 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[5]        ; CLOCK_50            ; -2.773 ; -3.660 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[6]        ; CLOCK_50            ; -2.570 ; -3.430 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[7]        ; CLOCK_50            ; -2.479 ; -3.327 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_CMD              ; CLOCK_50            ; -2.366 ; -3.184 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_DAT              ; CLOCK_50            ; -2.648 ; -3.496 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_WP_N             ; CLOCK_50            ; -2.244 ; -3.039 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SW[*]               ; CLOCK_50            ; -2.001 ; -2.781 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[0]              ; CLOCK_50            ; -2.112 ; -2.905 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[1]              ; CLOCK_50            ; -2.200 ; -2.985 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[2]              ; CLOCK_50            ; -2.001 ; -2.781 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[3]              ; CLOCK_50            ; -2.208 ; -3.025 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[4]              ; CLOCK_50            ; -2.120 ; -2.915 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[5]              ; CLOCK_50            ; -2.210 ; -3.022 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[6]              ; CLOCK_50            ; -2.093 ; -2.871 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[7]              ; CLOCK_50            ; -2.164 ; -2.957 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[8]              ; CLOCK_50            ; -2.128 ; -2.923 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[9]              ; CLOCK_50            ; -2.217 ; -3.006 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.094  ; 0.599  ; Rise       ; altera_reserved_tck                                                       ;
; altera_reserved_tms ; altera_reserved_tck ; 0.110  ; -0.368 ; Rise       ; altera_reserved_tck                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.670  ; 1.575  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.650  ; 1.555  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.670  ; 1.575  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.670  ; 1.575  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.650  ; 1.555  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.669  ; 1.574  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.639  ; 1.544  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.658  ; 1.563  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.668  ; 1.573  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.639  ; 1.544  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.658  ; 1.563  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.669  ; 1.574  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.648  ; 1.553  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0           ; CLOCK_50            ; 1.659  ; 1.564  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1           ; CLOCK_50            ; 1.659  ; 1.564  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.629  ; 1.534  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.620  ; 1.525  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.162  ; 2.874  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.511  ; 2.511  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.509  ; 2.509  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.519  ; 2.519  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.162  ; 2.874  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.509  ; 2.509  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.509  ; 2.509  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.529  ; 2.529  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.509  ; 2.509  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.531  ; 2.531  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.531  ; 2.531  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.531  ; 2.531  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.521  ; 2.521  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.521  ; 2.521  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.531  ; 2.531  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.511  ; 2.511  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.509  ; 2.509  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM           ; CLOCK_50            ; 1.640  ; 1.545  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.630  ; 1.535  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM           ; CLOCK_50            ; 1.651  ; 1.556  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.164  ; 2.876  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_ADDR[*]          ; CLOCK_50            ; 3.203  ; 2.926  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[0]         ; CLOCK_50            ; 1.749  ; 1.661  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[1]         ; CLOCK_50            ; 1.670  ; 1.578  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[2]         ; CLOCK_50            ; 1.750  ; 1.662  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[3]         ; CLOCK_50            ; 1.757  ; 1.669  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[4]         ; CLOCK_50            ; 1.663  ; 1.571  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[5]         ; CLOCK_50            ; 1.747  ; 1.659  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[6]         ; CLOCK_50            ; 1.754  ; 1.666  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[7]         ; CLOCK_50            ; 1.753  ; 1.665  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[8]         ; CLOCK_50            ; 1.762  ; 1.674  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[9]         ; CLOCK_50            ; 1.763  ; 1.675  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[10]        ; CLOCK_50            ; 1.773  ; 1.685  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[11]        ; CLOCK_50            ; 1.753  ; 1.665  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[12]        ; CLOCK_50            ; 1.764  ; 1.676  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[13]        ; CLOCK_50            ; 1.764  ; 1.676  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[14]        ; CLOCK_50            ; 1.665  ; 1.573  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[15]        ; CLOCK_50            ; 1.754  ; 1.666  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[16]        ; CLOCK_50            ; 1.789  ; 1.701  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[17]        ; CLOCK_50            ; 3.203  ; 2.926  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[18]        ; CLOCK_50            ; 1.754  ; 1.666  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[19]        ; CLOCK_50            ; 1.772  ; 1.684  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[20]        ; CLOCK_50            ; 1.759  ; 1.671  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_CE_N             ; CLOCK_50            ; 1.764  ; 1.676  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_DQ[*]            ; CLOCK_50            ; 2.559  ; 2.559  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; 2.506  ; 2.506  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; 2.496  ; 2.496  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; 2.486  ; 2.486  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; 2.539  ; 2.539  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; 2.559  ; 2.559  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; 2.520  ; 2.520  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; 2.544  ; 2.544  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; 2.557  ; 2.557  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[8]           ; CLOCK_50            ; 2.512  ; 2.512  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[9]           ; CLOCK_50            ; 2.506  ; 2.506  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[10]          ; CLOCK_50            ; 2.510  ; 2.510  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[11]          ; CLOCK_50            ; 2.549  ; 2.549  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[12]          ; CLOCK_50            ; 2.547  ; 2.547  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[13]          ; CLOCK_50            ; 2.529  ; 2.529  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[14]          ; CLOCK_50            ; 2.554  ; 2.554  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[15]          ; CLOCK_50            ; 2.557  ; 2.557  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_OE_N             ; CLOCK_50            ; 1.752  ; 1.664  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_WE_N             ; CLOCK_50            ; 1.760  ; 1.672  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.037 ;        ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.090 ; Fall       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1] ;
; HEX0_D[*]           ; CLOCK_50            ; 2.314  ; 2.359  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[0]          ; CLOCK_50            ; 2.292  ; 2.312  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[1]          ; CLOCK_50            ; 2.314  ; 2.359  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[2]          ; CLOCK_50            ; 2.001  ; 1.983  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[3]          ; CLOCK_50            ; 1.984  ; 1.961  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[4]          ; CLOCK_50            ; 2.002  ; 1.977  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[5]          ; CLOCK_50            ; 1.958  ; 1.932  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[6]          ; CLOCK_50            ; 2.026  ; 2.019  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX0_DP             ; CLOCK_50            ; 2.264  ; 2.290  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX1_D[*]           ; CLOCK_50            ; 2.230  ; 2.231  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[0]          ; CLOCK_50            ; 2.159  ; 2.149  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[1]          ; CLOCK_50            ; 2.230  ; 2.231  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[2]          ; CLOCK_50            ; 2.132  ; 2.132  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[3]          ; CLOCK_50            ; 2.187  ; 2.210  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[4]          ; CLOCK_50            ; 2.034  ; 2.015  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[5]          ; CLOCK_50            ; 2.085  ; 2.074  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[6]          ; CLOCK_50            ; 2.026  ; 2.012  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX1_DP             ; CLOCK_50            ; 1.974  ; 1.945  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX2_D[*]           ; CLOCK_50            ; 2.335  ; 2.357  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[0]          ; CLOCK_50            ; 2.274  ; 2.277  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[1]          ; CLOCK_50            ; 2.259  ; 2.275  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[2]          ; CLOCK_50            ; 2.160  ; 2.162  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[3]          ; CLOCK_50            ; 2.260  ; 2.266  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[4]          ; CLOCK_50            ; 2.279  ; 2.288  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[5]          ; CLOCK_50            ; 2.303  ; 2.324  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[6]          ; CLOCK_50            ; 2.335  ; 2.357  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX2_DP             ; CLOCK_50            ; 2.305  ; 2.307  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX3_D[*]           ; CLOCK_50            ; 2.552  ; 2.597  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[0]          ; CLOCK_50            ; 2.299  ; 2.310  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[1]          ; CLOCK_50            ; 2.401  ; 2.416  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[2]          ; CLOCK_50            ; 2.552  ; 2.597  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[3]          ; CLOCK_50            ; 2.301  ; 2.320  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[4]          ; CLOCK_50            ; 2.390  ; 2.410  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[5]          ; CLOCK_50            ; 2.373  ; 2.407  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[6]          ; CLOCK_50            ; 2.102  ; 2.093  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX3_DP             ; CLOCK_50            ; 2.466  ; 2.499  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_BLON            ; CLOCK_50            ; 2.207  ; 2.186  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_DATA[*]         ; CLOCK_50            ; 3.784  ; 3.784  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 3.747  ; 3.747  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 3.757  ; 3.757  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 3.764  ; 3.764  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 3.784  ; 3.784  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 3.774  ; 3.774  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 3.774  ; 3.774  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 3.755  ; 3.755  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 3.755  ; 3.755  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_EN              ; CLOCK_50            ; 4.215  ; 4.383  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_RS              ; CLOCK_50            ; 2.947  ; 3.013  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_RW              ; CLOCK_50            ; 2.822  ; 2.844  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]             ; CLOCK_50            ; 3.979  ; 3.844  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[0]            ; CLOCK_50            ; 3.003  ; 3.162  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[1]            ; CLOCK_50            ; 2.553  ; 2.628  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[2]            ; CLOCK_50            ; 3.979  ; 3.844  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[3]            ; CLOCK_50            ; 2.541  ; 2.598  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[4]            ; CLOCK_50            ; 2.363  ; 2.402  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[5]            ; CLOCK_50            ; 2.482  ; 2.514  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[6]            ; CLOCK_50            ; 2.657  ; 2.707  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[7]            ; CLOCK_50            ; 2.610  ; 2.683  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[8]            ; CLOCK_50            ; 2.824  ; 2.894  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[9]            ; CLOCK_50            ; 2.969  ; 3.033  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_CLK              ; CLOCK_50            ; 2.691  ; 2.744  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_CMD              ; CLOCK_50            ; 3.641  ; 3.641  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_DAT              ; CLOCK_50            ; 3.282  ; 3.282  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; UART_TXD            ; CLOCK_50            ; 3.137  ; 3.050  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.013  ; 6.764  ; Fall       ; altera_reserved_tck                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.391  ; 1.296  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.403  ; 1.308  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.422  ; 1.327  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.422  ; 1.327  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.402  ; 1.307  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.422  ; 1.327  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.392  ; 1.297  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.411  ; 1.316  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.421  ; 1.326  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.391  ; 1.296  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.411  ; 1.316  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.422  ; 1.327  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.401  ; 1.306  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0           ; CLOCK_50            ; 1.412  ; 1.317  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1           ; CLOCK_50            ; 1.412  ; 1.317  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.382  ; 1.287  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.373  ; 1.278  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.354  ; 1.286  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.357  ; 1.289  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.354  ; 1.286  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.364  ; 1.296  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.354  ; 1.354  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.355  ; 1.287  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.354  ; 1.286  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.375  ; 1.307  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.355  ; 1.287  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.376  ; 1.308  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.376  ; 1.308  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.377  ; 1.309  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.366  ; 1.298  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.367  ; 1.299  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.377  ; 1.309  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.357  ; 1.289  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.355  ; 1.287  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM           ; CLOCK_50            ; 1.392  ; 1.297  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.383  ; 1.288  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM           ; CLOCK_50            ; 1.403  ; 1.308  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.916  ; 2.628  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_ADDR[*]          ; CLOCK_50            ; 1.417  ; 1.325  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[0]         ; CLOCK_50            ; 1.502  ; 1.414  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[1]         ; CLOCK_50            ; 1.423  ; 1.331  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[2]         ; CLOCK_50            ; 1.504  ; 1.416  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[3]         ; CLOCK_50            ; 1.510  ; 1.422  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[4]         ; CLOCK_50            ; 1.417  ; 1.325  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[5]         ; CLOCK_50            ; 1.500  ; 1.412  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[6]         ; CLOCK_50            ; 1.508  ; 1.420  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[7]         ; CLOCK_50            ; 1.507  ; 1.419  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[8]         ; CLOCK_50            ; 1.516  ; 1.428  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[9]         ; CLOCK_50            ; 1.517  ; 1.429  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[10]        ; CLOCK_50            ; 1.527  ; 1.439  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[11]        ; CLOCK_50            ; 1.507  ; 1.419  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[12]        ; CLOCK_50            ; 1.517  ; 1.429  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[13]        ; CLOCK_50            ; 1.517  ; 1.429  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[14]        ; CLOCK_50            ; 1.419  ; 1.327  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[15]        ; CLOCK_50            ; 1.507  ; 1.419  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[16]        ; CLOCK_50            ; 1.542  ; 1.454  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[17]        ; CLOCK_50            ; 2.957  ; 2.680  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[18]        ; CLOCK_50            ; 1.507  ; 1.419  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[19]        ; CLOCK_50            ; 1.526  ; 1.438  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[20]        ; CLOCK_50            ; 1.512  ; 1.424  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_CE_N             ; CLOCK_50            ; 1.518  ; 1.430  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_DQ[*]            ; CLOCK_50            ; 1.307  ; 1.307  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; 1.327  ; 1.327  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; 1.317  ; 1.317  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; 1.307  ; 1.307  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; 1.359  ; 1.359  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; 1.379  ; 1.379  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; 1.341  ; 1.341  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; 1.365  ; 1.365  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; 1.377  ; 1.377  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[8]           ; CLOCK_50            ; 1.333  ; 1.333  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[9]           ; CLOCK_50            ; 1.327  ; 1.327  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[10]          ; CLOCK_50            ; 1.331  ; 1.331  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[11]          ; CLOCK_50            ; 1.369  ; 1.369  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[12]          ; CLOCK_50            ; 1.367  ; 1.367  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[13]          ; CLOCK_50            ; 1.349  ; 1.349  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[14]          ; CLOCK_50            ; 1.375  ; 1.375  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[15]          ; CLOCK_50            ; 1.377  ; 1.377  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_OE_N             ; CLOCK_50            ; 1.506  ; 1.418  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_WE_N             ; CLOCK_50            ; 1.514  ; 1.426  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.261 ;        ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.315 ; Fall       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1] ;
; HEX0_D[*]           ; CLOCK_50            ; 1.701  ; 1.673  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[0]          ; CLOCK_50            ; 2.023  ; 2.039  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[1]          ; CLOCK_50            ; 2.044  ; 2.084  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[2]          ; CLOCK_50            ; 1.744  ; 1.723  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[3]          ; CLOCK_50            ; 1.727  ; 1.701  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[4]          ; CLOCK_50            ; 1.745  ; 1.717  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[5]          ; CLOCK_50            ; 1.701  ; 1.673  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[6]          ; CLOCK_50            ; 1.767  ; 1.757  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX0_DP             ; CLOCK_50            ; 1.996  ; 2.018  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX1_D[*]           ; CLOCK_50            ; 1.767  ; 1.751  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[0]          ; CLOCK_50            ; 1.896  ; 1.883  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[1]          ; CLOCK_50            ; 1.965  ; 1.962  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[2]          ; CLOCK_50            ; 1.869  ; 1.865  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[3]          ; CLOCK_50            ; 1.923  ; 1.941  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[4]          ; CLOCK_50            ; 1.776  ; 1.755  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[5]          ; CLOCK_50            ; 1.824  ; 1.810  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[6]          ; CLOCK_50            ; 1.767  ; 1.751  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX1_DP             ; CLOCK_50            ; 1.718  ; 1.687  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX2_D[*]           ; CLOCK_50            ; 1.897  ; 1.895  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[0]          ; CLOCK_50            ; 2.005  ; 2.005  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[1]          ; CLOCK_50            ; 1.992  ; 2.004  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[2]          ; CLOCK_50            ; 1.897  ; 1.895  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[3]          ; CLOCK_50            ; 1.991  ; 1.994  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[4]          ; CLOCK_50            ; 2.011  ; 2.017  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[5]          ; CLOCK_50            ; 2.035  ; 2.051  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[6]          ; CLOCK_50            ; 2.064  ; 2.082  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX2_DP             ; CLOCK_50            ; 2.037  ; 2.036  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX3_D[*]           ; CLOCK_50            ; 1.840  ; 1.829  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[0]          ; CLOCK_50            ; 2.030  ; 2.038  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[1]          ; CLOCK_50            ; 2.127  ; 2.139  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[2]          ; CLOCK_50            ; 2.274  ; 2.313  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[3]          ; CLOCK_50            ; 2.033  ; 2.048  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[4]          ; CLOCK_50            ; 2.118  ; 2.133  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[5]          ; CLOCK_50            ; 2.101  ; 2.130  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[6]          ; CLOCK_50            ; 1.840  ; 1.829  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX3_DP             ; CLOCK_50            ; 2.190  ; 2.218  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_BLON            ; CLOCK_50            ; 1.948  ; 1.924  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_DATA[*]         ; CLOCK_50            ; 2.449  ; 2.449  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 2.449  ; 2.449  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 2.459  ; 2.459  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 2.469  ; 2.469  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 2.489  ; 2.489  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 2.479  ; 2.479  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 2.479  ; 2.479  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 2.460  ; 2.460  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 2.460  ; 2.460  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_EN              ; CLOCK_50            ; 2.578  ; 2.597  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_RS              ; CLOCK_50            ; 2.667  ; 2.728  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_RW              ; CLOCK_50            ; 2.548  ; 2.566  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]             ; CLOCK_50            ; 2.098  ; 2.132  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[0]            ; CLOCK_50            ; 2.711  ; 2.861  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[1]            ; CLOCK_50            ; 2.279  ; 2.348  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[2]            ; CLOCK_50            ; 3.707  ; 3.567  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[3]            ; CLOCK_50            ; 2.267  ; 2.319  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[4]            ; CLOCK_50            ; 2.098  ; 2.132  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[5]            ; CLOCK_50            ; 2.211  ; 2.239  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[6]            ; CLOCK_50            ; 2.381  ; 2.425  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[7]            ; CLOCK_50            ; 2.336  ; 2.403  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[8]            ; CLOCK_50            ; 2.541  ; 2.606  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[9]            ; CLOCK_50            ; 2.680  ; 2.739  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_CLK              ; CLOCK_50            ; 2.413  ; 2.461  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_CMD              ; CLOCK_50            ; 2.309  ; 2.309  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_DAT              ; CLOCK_50            ; 2.001  ; 2.001  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; UART_TXD            ; CLOCK_50            ; 2.839  ; 2.758  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 4.889  ; 5.643  ; Fall       ; altera_reserved_tck                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+009 years or 3.15e+016 seconds.

Number of Synchronizer Chains Found: 33
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 35.745 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                           ; Synchronization Node                                                                                                                                                                                                                                         ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_read_done                                                                                  ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_write_done                                                                                 ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request                                                                                 ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                  ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                 ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                 ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[3]         ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[3]                ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[4]         ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[4]                ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[0]         ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[0]                ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[1]         ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[1]                ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[2]         ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[2]                ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[3]       ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[3]                       ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[0]       ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[0]                       ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[2]       ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[2]                       ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[4]       ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[4]                       ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[6]       ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[6]                       ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[5]       ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[5]                       ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[1]       ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[1]                       ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                     ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[4]               ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[4]                     ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[3]               ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[3]                     ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[1]               ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[1]                     ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[0]               ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[0]                     ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[5]               ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[5]                     ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[2]               ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[2]                     ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[6]               ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[6]                     ; Greater than 1 Billion ; Yes                     ;
; UART_RXD                                                                                                                                                                                              ; DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                          ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[1] ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[1]                 ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[2] ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[2]                 ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[0] ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[0]                 ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[3] ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[3]                 ; Greater than 1 Billion ; Yes                     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[4] ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[4]                 ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_read_done    ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                              ; 35.745                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_read_done     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.454       ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 16.291       ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_write_done    ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 35.761                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_write_done     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 19.266       ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 16.495       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request    ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 37.509                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.324       ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 18.185       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request     ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 38.050                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.335       ;
;  DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 18.715       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                   ; 38.601                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.268       ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.333       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                   ; 38.767                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.428       ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.339       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[3]                                                 ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                   ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                   ; 54.154                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[3] ;                        ;              ;                  ; 19.130       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe11a[3] ;                        ;              ;                  ; 18.982       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ;                        ;              ;                  ; 16.042       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[4]                                                 ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                   ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                   ; 54.509                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[4] ;                        ;              ;                  ; 19.286       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe11a[4] ;                        ;              ;                  ; 19.181       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ;                        ;              ;                  ; 16.042       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[0]                                                 ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                   ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                   ; 54.948                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[0] ;                        ;              ;                  ; 19.455       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe11a[0] ;                        ;              ;                  ; 19.300       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;                        ;              ;                  ; 16.193       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[1]                                                 ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                   ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                   ; 55.025                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[1] ;                        ;              ;                  ; 19.436       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe11a[1] ;                        ;              ;                  ; 19.396       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;                        ;              ;                  ; 16.193       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[2]                                                 ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                   ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                   ; 55.104                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a[2] ;                        ;              ;                  ; 19.519       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9|dffe11a[2] ;                        ;              ;                  ; 19.392       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;                        ;              ;                  ; 16.193       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 55.951                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[3] ;                        ;              ;                  ; 19.334       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe8a[3] ;                        ;              ;                  ; 18.796       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 17.821       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 56.015                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[0] ;                        ;              ;                  ; 19.316       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe8a[0] ;                        ;              ;                  ; 18.878       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 17.821       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 56.027                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[2] ;                        ;              ;                  ; 19.431       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe8a[2] ;                        ;              ;                  ; 18.775       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 17.821       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 56.310                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[4] ;                        ;              ;                  ; 19.523       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe8a[4] ;                        ;              ;                  ; 19.086       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 17.701       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 56.346                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[6] ;                        ;              ;                  ; 19.460       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe8a[6] ;                        ;              ;                  ; 19.185       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 17.701       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 56.453                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[5] ;                        ;              ;                  ; 19.456       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe8a[5] ;                        ;              ;                  ; 19.296       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 17.701       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 56.630                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a[1] ;                        ;              ;                  ; 19.535       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6|dffe8a[1] ;                        ;              ;                  ; 19.274       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 17.821       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                     ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                            ; 197.991                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                               ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.532       ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.459       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 197.998                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[4] ;                        ;              ;                  ; 99.533       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[4] ;                        ;              ;                  ; 98.465       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 198.028                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[3] ;                        ;              ;                  ; 99.278       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[3] ;                        ;              ;                  ; 98.750       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 198.157                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[1] ;                        ;              ;                  ; 99.434       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[1] ;                        ;              ;                  ; 98.723       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 198.189                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[0] ;                        ;              ;                  ; 99.327       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[0] ;                        ;              ;                  ; 98.862       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 198.247                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[5] ;                        ;              ;                  ; 99.155       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[5] ;                        ;              ;                  ; 99.092       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 198.372                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[2] ;                        ;              ;                  ; 99.294       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[2] ;                        ;              ;                  ; 99.078       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 198.521                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a[6] ;                        ;              ;                  ; 99.431       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10|dffe12a[6] ;                        ;              ;                  ; 99.090       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------+
; Source Node             ; UART_RXD                                                                                                            ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                          ; 198.545                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                             ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                            ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                   ;                        ;              ;                  ;              ;
;  UART_RXD                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                             ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.427       ;
;  DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 99.118       ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                           ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                             ; 198.677                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.533       ;
;  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.144       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 295.167                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[1] ;                        ;              ;                  ; 99.123       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe8a[1] ;                        ;              ;                  ; 99.144       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 96.900       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 295.389                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[2] ;                        ;              ;                  ; 99.266       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe8a[2] ;                        ;              ;                  ; 99.223       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 96.900       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 295.587                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[0] ;                        ;              ;                  ; 99.330       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe8a[0] ;                        ;              ;                  ; 99.357       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 96.900       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 295.737                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[3] ;                        ;              ;                  ; 99.335       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe8a[3] ;                        ;              ;                  ; 99.263       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 97.139       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 295.870                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a[4] ;                        ;              ;                  ; 99.535       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6|dffe8a[4] ;                        ;              ;                  ; 99.196       ;
;  DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 97.139       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                    ;
+----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                      ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                                  ; 16.888 ; 0.187 ; 17.625   ; 0.265   ; N/A                 ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 5.899  ; 0.187 ; 6.424    ; 1.515   ; N/A                 ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; 91.360 ; 0.187 ; 15.142   ; 1.552   ; N/A                 ;
;  altera_reserved_tck                                                       ; 47.058 ; 0.185 ; 48.163   ; 0.494   ; N/A                 ;
; Design-wide TNS                                                            ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; N/A                 ;
;  CLOCK_50                                                                  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; N/A                 ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; N/A                 ;
;  DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; N/A                 ;
;  altera_reserved_tck                                                       ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; N/A                 ;
+----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 1.233 ; 1.491 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.211 ; 1.469 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.213 ; 1.471 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.223 ; 1.481 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.213 ; 1.471 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.213 ; 1.471 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.213 ; 1.471 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.233 ; 1.491 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.212 ; 1.470 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.231 ; 1.489 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.231 ; 1.489 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.231 ; 1.489 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.221 ; 1.479 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.221 ; 1.479 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.231 ; 1.489 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.211 ; 1.469 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.213 ; 1.471 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_DQ[*]            ; CLOCK_50            ; 1.345 ; 1.599 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; 1.295 ; 1.549 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; 1.285 ; 1.539 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; 1.275 ; 1.529 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; 1.319 ; 1.573 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; 1.339 ; 1.593 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; 1.298 ; 1.552 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; 1.335 ; 1.589 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; 1.341 ; 1.595 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[8]           ; CLOCK_50            ; 1.287 ; 1.541 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[9]           ; CLOCK_50            ; 1.295 ; 1.549 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[10]          ; CLOCK_50            ; 1.288 ; 1.542 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[11]          ; CLOCK_50            ; 1.329 ; 1.583 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[12]          ; CLOCK_50            ; 1.331 ; 1.585 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[13]          ; CLOCK_50            ; 1.309 ; 1.563 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[14]          ; CLOCK_50            ; 1.345 ; 1.599 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[15]          ; CLOCK_50            ; 1.341 ; 1.595 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; BUTTON[*]           ; CLOCK_50            ; 4.788 ; 5.363 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  BUTTON[0]          ; CLOCK_50            ; 4.103 ; 4.622 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  BUTTON[1]          ; CLOCK_50            ; 4.330 ; 4.852 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  BUTTON[2]          ; CLOCK_50            ; 4.788 ; 5.363 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_DATA[*]         ; CLOCK_50            ; 6.328 ; 6.963 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 5.067 ; 5.616 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 5.014 ; 5.568 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 5.050 ; 5.627 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 6.328 ; 6.963 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 5.186 ; 5.778 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 5.634 ; 6.202 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 5.256 ; 5.866 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 5.082 ; 5.668 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_CMD              ; CLOCK_50            ; 4.853 ; 5.412 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_DAT              ; CLOCK_50            ; 5.283 ; 5.894 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_WP_N             ; CLOCK_50            ; 4.598 ; 5.192 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SW[*]               ; CLOCK_50            ; 4.666 ; 5.234 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[0]              ; CLOCK_50            ; 4.653 ; 5.227 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[1]              ; CLOCK_50            ; 4.646 ; 5.229 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[2]              ; CLOCK_50            ; 4.303 ; 4.843 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[3]              ; CLOCK_50            ; 4.586 ; 5.155 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[4]              ; CLOCK_50            ; 4.666 ; 5.234 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[5]              ; CLOCK_50            ; 4.596 ; 5.175 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[6]              ; CLOCK_50            ; 4.623 ; 5.169 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[7]              ; CLOCK_50            ; 4.514 ; 5.052 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[8]              ; CLOCK_50            ; 4.408 ; 4.963 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[9]              ; CLOCK_50            ; 4.577 ; 5.090 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.661 ; 1.879 ; Rise       ; altera_reserved_tck                                                       ;
; altera_reserved_tms ; altera_reserved_tck ; 6.099 ; 6.307 ; Rise       ; altera_reserved_tck                                                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.351 ; -0.800 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.351 ; -0.800 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.353 ; -0.803 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.363 ; -0.813 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.354 ; -0.803 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.353 ; -0.802 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.353 ; -0.803 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.373 ; -0.822 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.353 ; -0.802 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.371 ; -0.821 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.371 ; -0.821 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.371 ; -0.820 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.361 ; -0.811 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.361 ; -0.810 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.371 ; -0.820 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.351 ; -0.800 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.353 ; -0.802 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_DQ[*]            ; CLOCK_50            ; -0.380 ; -0.859 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; -0.400 ; -0.879 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; -0.390 ; -0.869 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; -0.380 ; -0.859 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; -0.427 ; -0.902 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; -0.447 ; -0.922 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; -0.406 ; -0.880 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; -0.442 ; -0.916 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; -0.449 ; -0.924 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[8]           ; CLOCK_50            ; -0.394 ; -0.868 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[9]           ; CLOCK_50            ; -0.400 ; -0.879 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[10]          ; CLOCK_50            ; -0.396 ; -0.870 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[11]          ; CLOCK_50            ; -0.437 ; -0.912 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[12]          ; CLOCK_50            ; -0.439 ; -0.914 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[13]          ; CLOCK_50            ; -0.417 ; -0.892 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[14]          ; CLOCK_50            ; -0.452 ; -0.926 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[15]          ; CLOCK_50            ; -0.449 ; -0.924 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; BUTTON[*]           ; CLOCK_50            ; -1.962 ; -2.730 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  BUTTON[0]          ; CLOCK_50            ; -1.962 ; -2.730 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  BUTTON[1]          ; CLOCK_50            ; -2.072 ; -2.851 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  BUTTON[2]          ; CLOCK_50            ; -2.271 ; -3.078 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_DATA[*]         ; CLOCK_50            ; -2.462 ; -3.313 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[0]        ; CLOCK_50            ; -2.462 ; -3.313 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[1]        ; CLOCK_50            ; -2.462 ; -3.331 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[2]        ; CLOCK_50            ; -2.462 ; -3.315 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[3]        ; CLOCK_50            ; -3.157 ; -4.101 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[4]        ; CLOCK_50            ; -2.541 ; -3.403 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[5]        ; CLOCK_50            ; -2.773 ; -3.660 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[6]        ; CLOCK_50            ; -2.570 ; -3.430 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[7]        ; CLOCK_50            ; -2.479 ; -3.327 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_CMD              ; CLOCK_50            ; -2.366 ; -3.184 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_DAT              ; CLOCK_50            ; -2.648 ; -3.496 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_WP_N             ; CLOCK_50            ; -2.244 ; -3.039 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SW[*]               ; CLOCK_50            ; -2.001 ; -2.781 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[0]              ; CLOCK_50            ; -2.112 ; -2.905 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[1]              ; CLOCK_50            ; -2.200 ; -2.985 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[2]              ; CLOCK_50            ; -2.001 ; -2.781 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[3]              ; CLOCK_50            ; -2.208 ; -3.025 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[4]              ; CLOCK_50            ; -2.120 ; -2.915 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[5]              ; CLOCK_50            ; -2.210 ; -3.022 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[6]              ; CLOCK_50            ; -2.093 ; -2.871 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[7]              ; CLOCK_50            ; -2.164 ; -2.957 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[8]              ; CLOCK_50            ; -2.128 ; -2.923 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[9]              ; CLOCK_50            ; -2.217 ; -3.006 ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.333  ; 1.122  ; Rise       ; altera_reserved_tck                                                       ;
; altera_reserved_tms ; altera_reserved_tck ; 0.110  ; -0.368 ; Rise       ; altera_reserved_tck                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.719  ; 2.580  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.700  ; 2.561  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.719  ; 2.580  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.719  ; 2.580  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.699  ; 2.560  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.719  ; 2.580  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.689  ; 2.550  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.708  ; 2.569  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.718  ; 2.579  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.688  ; 2.549  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.708  ; 2.569  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.719  ; 2.580  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.698  ; 2.559  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0           ; CLOCK_50            ; 2.709  ; 2.570  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1           ; CLOCK_50            ; 2.709  ; 2.570  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.679  ; 2.540  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.670  ; 2.531  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.701  ; 4.342  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.981  ; 2.946  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.979  ; 2.943  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.989  ; 2.953  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 4.701  ; 4.342  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.979  ; 2.944  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.979  ; 2.943  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.999  ; 2.964  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.979  ; 2.944  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.001  ; 2.965  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.001  ; 2.965  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.001  ; 2.966  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.991  ; 2.955  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.991  ; 2.956  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.001  ; 2.966  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.981  ; 2.946  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.979  ; 2.944  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM           ; CLOCK_50            ; 2.689  ; 2.550  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.680  ; 2.541  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM           ; CLOCK_50            ; 2.700  ; 2.561  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 4.702  ; 4.343  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_ADDR[*]          ; CLOCK_50            ; 4.760  ; 4.445  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[0]         ; CLOCK_50            ; 2.898  ; 2.747  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[1]         ; CLOCK_50            ; 2.767  ; 2.646  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[2]         ; CLOCK_50            ; 2.900  ; 2.749  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[3]         ; CLOCK_50            ; 2.906  ; 2.755  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[4]         ; CLOCK_50            ; 2.761  ; 2.640  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[5]         ; CLOCK_50            ; 2.896  ; 2.745  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[6]         ; CLOCK_50            ; 2.904  ; 2.753  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[7]         ; CLOCK_50            ; 2.901  ; 2.750  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[8]         ; CLOCK_50            ; 2.912  ; 2.761  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[9]         ; CLOCK_50            ; 2.911  ; 2.760  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[10]        ; CLOCK_50            ; 2.921  ; 2.770  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[11]        ; CLOCK_50            ; 2.901  ; 2.750  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[12]        ; CLOCK_50            ; 2.912  ; 2.761  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[13]        ; CLOCK_50            ; 2.912  ; 2.761  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[14]        ; CLOCK_50            ; 2.763  ; 2.642  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[15]        ; CLOCK_50            ; 2.902  ; 2.751  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[16]        ; CLOCK_50            ; 2.938  ; 2.787  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[17]        ; CLOCK_50            ; 4.760  ; 4.445  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[18]        ; CLOCK_50            ; 2.902  ; 2.751  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[19]        ; CLOCK_50            ; 2.922  ; 2.771  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[20]        ; CLOCK_50            ; 2.908  ; 2.757  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_CE_N             ; CLOCK_50            ; 2.914  ; 2.763  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_DQ[*]            ; CLOCK_50            ; 2.968  ; 2.961  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; 2.911  ; 2.904  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; 2.901  ; 2.894  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; 2.891  ; 2.884  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; 2.948  ; 2.941  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; 2.968  ; 2.961  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; 2.929  ; 2.923  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; 2.952  ; 2.947  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; 2.966  ; 2.959  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[8]           ; CLOCK_50            ; 2.920  ; 2.915  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[9]           ; CLOCK_50            ; 2.911  ; 2.904  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[10]          ; CLOCK_50            ; 2.919  ; 2.913  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[11]          ; CLOCK_50            ; 2.958  ; 2.951  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[12]          ; CLOCK_50            ; 2.956  ; 2.949  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[13]          ; CLOCK_50            ; 2.938  ; 2.931  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[14]          ; CLOCK_50            ; 2.962  ; 2.957  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[15]          ; CLOCK_50            ; 2.966  ; 2.959  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_OE_N             ; CLOCK_50            ; 2.902  ; 2.751  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_WE_N             ; CLOCK_50            ; 2.910  ; 2.759  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.172 ;        ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.317 ; Fall       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1] ;
; HEX0_D[*]           ; CLOCK_50            ; 3.850  ; 3.773  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[0]          ; CLOCK_50            ; 3.791  ; 3.727  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[1]          ; CLOCK_50            ; 3.850  ; 3.773  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[2]          ; CLOCK_50            ; 3.304  ; 3.220  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[3]          ; CLOCK_50            ; 3.283  ; 3.182  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[4]          ; CLOCK_50            ; 3.288  ; 3.211  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[5]          ; CLOCK_50            ; 3.242  ; 3.141  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[6]          ; CLOCK_50            ; 3.354  ; 3.272  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX0_DP             ; CLOCK_50            ; 3.774  ; 3.698  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX1_D[*]           ; CLOCK_50            ; 3.689  ; 3.599  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[0]          ; CLOCK_50            ; 3.543  ; 3.469  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[1]          ; CLOCK_50            ; 3.689  ; 3.599  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[2]          ; CLOCK_50            ; 3.542  ; 3.438  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[3]          ; CLOCK_50            ; 3.627  ; 3.551  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[4]          ; CLOCK_50            ; 3.360  ; 3.285  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[5]          ; CLOCK_50            ; 3.455  ; 3.373  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[6]          ; CLOCK_50            ; 3.333  ; 3.260  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX1_DP             ; CLOCK_50            ; 3.287  ; 3.172  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX2_D[*]           ; CLOCK_50            ; 3.950  ; 3.822  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[0]          ; CLOCK_50            ; 3.748  ; 3.694  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[1]          ; CLOCK_50            ; 3.679  ; 3.645  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[2]          ; CLOCK_50            ; 3.566  ; 3.486  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[3]          ; CLOCK_50            ; 3.753  ; 3.678  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[4]          ; CLOCK_50            ; 3.773  ; 3.689  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[5]          ; CLOCK_50            ; 3.744  ; 3.708  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[6]          ; CLOCK_50            ; 3.950  ; 3.822  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX2_DP             ; CLOCK_50            ; 3.776  ; 3.720  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX3_D[*]           ; CLOCK_50            ; 4.242  ; 4.160  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[0]          ; CLOCK_50            ; 3.800  ; 3.712  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[1]          ; CLOCK_50            ; 3.983  ; 3.927  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[2]          ; CLOCK_50            ; 4.242  ; 4.160  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[3]          ; CLOCK_50            ; 3.809  ; 3.707  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[4]          ; CLOCK_50            ; 3.948  ; 3.875  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[5]          ; CLOCK_50            ; 3.932  ; 3.822  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[6]          ; CLOCK_50            ; 3.504  ; 3.411  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX3_DP             ; CLOCK_50            ; 4.138  ; 4.030  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_BLON            ; CLOCK_50            ; 3.695  ; 3.554  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_DATA[*]         ; CLOCK_50            ; 5.212  ; 5.095  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 4.981  ; 4.908  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 4.918  ; 4.918  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 4.919  ; 4.919  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 5.191  ; 5.040  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 5.186  ; 5.075  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 5.212  ; 5.095  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 5.027  ; 4.910  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 4.910  ; 4.910  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_EN              ; CLOCK_50            ; 7.368  ; 7.315  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_RS              ; CLOCK_50            ; 4.948  ; 4.821  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_RW              ; CLOCK_50            ; 4.741  ; 4.572  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]             ; CLOCK_50            ; 6.049  ; 5.842  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[0]            ; CLOCK_50            ; 5.050  ; 5.030  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[1]            ; CLOCK_50            ; 4.247  ; 4.223  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[2]            ; CLOCK_50            ; 6.049  ; 5.842  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[3]            ; CLOCK_50            ; 4.218  ; 4.192  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[4]            ; CLOCK_50            ; 3.941  ; 3.893  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[5]            ; CLOCK_50            ; 4.121  ; 4.051  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[6]            ; CLOCK_50            ; 4.404  ; 4.373  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[7]            ; CLOCK_50            ; 4.309  ; 4.277  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[8]            ; CLOCK_50            ; 4.677  ; 4.654  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[9]            ; CLOCK_50            ; 4.967  ; 4.884  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_CLK              ; CLOCK_50            ; 4.502  ; 4.427  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_CMD              ; CLOCK_50            ; 4.865  ; 4.777  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_DAT              ; CLOCK_50            ; 4.269  ; 4.192  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; UART_TXD            ; CLOCK_50            ; 4.981  ; 5.013  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.183 ; 11.169 ; Fall       ; altera_reserved_tck                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.391  ; 1.296  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.403  ; 1.308  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.422  ; 1.327  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.422  ; 1.327  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.402  ; 1.307  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.422  ; 1.327  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.392  ; 1.297  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.411  ; 1.316  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.421  ; 1.326  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.391  ; 1.296  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.411  ; 1.316  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.422  ; 1.327  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.401  ; 1.306  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0           ; CLOCK_50            ; 1.412  ; 1.317  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1           ; CLOCK_50            ; 1.412  ; 1.317  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.382  ; 1.287  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.373  ; 1.278  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.354  ; 1.286  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.357  ; 1.289  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.354  ; 1.286  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.364  ; 1.296  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.354  ; 1.354  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.355  ; 1.287  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.354  ; 1.286  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.375  ; 1.307  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.355  ; 1.287  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.376  ; 1.308  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.376  ; 1.308  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.377  ; 1.309  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.366  ; 1.298  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.367  ; 1.299  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.377  ; 1.309  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.357  ; 1.289  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.355  ; 1.287  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM           ; CLOCK_50            ; 1.392  ; 1.297  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.383  ; 1.288  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM           ; CLOCK_50            ; 1.403  ; 1.308  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.916  ; 2.628  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_ADDR[*]          ; CLOCK_50            ; 1.417  ; 1.325  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[0]         ; CLOCK_50            ; 1.502  ; 1.414  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[1]         ; CLOCK_50            ; 1.423  ; 1.331  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[2]         ; CLOCK_50            ; 1.504  ; 1.416  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[3]         ; CLOCK_50            ; 1.510  ; 1.422  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[4]         ; CLOCK_50            ; 1.417  ; 1.325  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[5]         ; CLOCK_50            ; 1.500  ; 1.412  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[6]         ; CLOCK_50            ; 1.508  ; 1.420  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[7]         ; CLOCK_50            ; 1.507  ; 1.419  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[8]         ; CLOCK_50            ; 1.516  ; 1.428  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[9]         ; CLOCK_50            ; 1.517  ; 1.429  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[10]        ; CLOCK_50            ; 1.527  ; 1.439  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[11]        ; CLOCK_50            ; 1.507  ; 1.419  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[12]        ; CLOCK_50            ; 1.517  ; 1.429  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[13]        ; CLOCK_50            ; 1.517  ; 1.429  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[14]        ; CLOCK_50            ; 1.419  ; 1.327  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[15]        ; CLOCK_50            ; 1.507  ; 1.419  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[16]        ; CLOCK_50            ; 1.542  ; 1.454  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[17]        ; CLOCK_50            ; 2.957  ; 2.680  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[18]        ; CLOCK_50            ; 1.507  ; 1.419  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[19]        ; CLOCK_50            ; 1.526  ; 1.438  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_ADDR[20]        ; CLOCK_50            ; 1.512  ; 1.424  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_CE_N             ; CLOCK_50            ; 1.518  ; 1.430  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_DQ[*]            ; CLOCK_50            ; 1.307  ; 1.307  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; 1.327  ; 1.327  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; 1.317  ; 1.317  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; 1.307  ; 1.307  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; 1.359  ; 1.359  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; 1.379  ; 1.379  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; 1.341  ; 1.341  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; 1.365  ; 1.365  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; 1.377  ; 1.377  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[8]           ; CLOCK_50            ; 1.333  ; 1.333  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[9]           ; CLOCK_50            ; 1.327  ; 1.327  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[10]          ; CLOCK_50            ; 1.331  ; 1.331  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[11]          ; CLOCK_50            ; 1.369  ; 1.369  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[12]          ; CLOCK_50            ; 1.367  ; 1.367  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[13]          ; CLOCK_50            ; 1.349  ; 1.349  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[14]          ; CLOCK_50            ; 1.375  ; 1.375  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  FL_DQ[15]          ; CLOCK_50            ; 1.377  ; 1.377  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_OE_N             ; CLOCK_50            ; 1.506  ; 1.418  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; FL_WE_N             ; CLOCK_50            ; 1.514  ; 1.426  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.261 ;        ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.315 ; Fall       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1] ;
; HEX0_D[*]           ; CLOCK_50            ; 1.701  ; 1.673  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[0]          ; CLOCK_50            ; 2.023  ; 2.039  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[1]          ; CLOCK_50            ; 2.044  ; 2.084  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[2]          ; CLOCK_50            ; 1.744  ; 1.723  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[3]          ; CLOCK_50            ; 1.727  ; 1.701  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[4]          ; CLOCK_50            ; 1.745  ; 1.717  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[5]          ; CLOCK_50            ; 1.701  ; 1.673  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0_D[6]          ; CLOCK_50            ; 1.767  ; 1.757  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX0_DP             ; CLOCK_50            ; 1.996  ; 2.018  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX1_D[*]           ; CLOCK_50            ; 1.767  ; 1.751  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[0]          ; CLOCK_50            ; 1.896  ; 1.883  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[1]          ; CLOCK_50            ; 1.965  ; 1.962  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[2]          ; CLOCK_50            ; 1.869  ; 1.865  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[3]          ; CLOCK_50            ; 1.923  ; 1.941  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[4]          ; CLOCK_50            ; 1.776  ; 1.755  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[5]          ; CLOCK_50            ; 1.824  ; 1.810  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1_D[6]          ; CLOCK_50            ; 1.767  ; 1.751  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX1_DP             ; CLOCK_50            ; 1.718  ; 1.687  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX2_D[*]           ; CLOCK_50            ; 1.897  ; 1.895  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[0]          ; CLOCK_50            ; 2.005  ; 2.005  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[1]          ; CLOCK_50            ; 1.992  ; 2.004  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[2]          ; CLOCK_50            ; 1.897  ; 1.895  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[3]          ; CLOCK_50            ; 1.991  ; 1.994  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[4]          ; CLOCK_50            ; 2.011  ; 2.017  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[5]          ; CLOCK_50            ; 2.035  ; 2.051  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2_D[6]          ; CLOCK_50            ; 2.064  ; 2.082  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX2_DP             ; CLOCK_50            ; 2.037  ; 2.036  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX3_D[*]           ; CLOCK_50            ; 1.840  ; 1.829  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[0]          ; CLOCK_50            ; 2.030  ; 2.038  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[1]          ; CLOCK_50            ; 2.127  ; 2.139  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[2]          ; CLOCK_50            ; 2.274  ; 2.313  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[3]          ; CLOCK_50            ; 2.033  ; 2.048  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[4]          ; CLOCK_50            ; 2.118  ; 2.133  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[5]          ; CLOCK_50            ; 2.101  ; 2.130  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3_D[6]          ; CLOCK_50            ; 1.840  ; 1.829  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; HEX3_DP             ; CLOCK_50            ; 2.190  ; 2.218  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_BLON            ; CLOCK_50            ; 1.948  ; 1.924  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_DATA[*]         ; CLOCK_50            ; 2.449  ; 2.449  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 2.449  ; 2.449  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 2.459  ; 2.459  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 2.469  ; 2.469  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 2.489  ; 2.489  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 2.479  ; 2.479  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 2.479  ; 2.479  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 2.460  ; 2.460  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 2.460  ; 2.460  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_EN              ; CLOCK_50            ; 2.578  ; 2.597  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_RS              ; CLOCK_50            ; 2.667  ; 2.728  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LCD_RW              ; CLOCK_50            ; 2.548  ; 2.566  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]             ; CLOCK_50            ; 2.098  ; 2.132  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[0]            ; CLOCK_50            ; 2.711  ; 2.861  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[1]            ; CLOCK_50            ; 2.279  ; 2.348  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[2]            ; CLOCK_50            ; 3.707  ; 3.567  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[3]            ; CLOCK_50            ; 2.267  ; 2.319  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[4]            ; CLOCK_50            ; 2.098  ; 2.132  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[5]            ; CLOCK_50            ; 2.211  ; 2.239  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[6]            ; CLOCK_50            ; 2.381  ; 2.425  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[7]            ; CLOCK_50            ; 2.336  ; 2.403  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[8]            ; CLOCK_50            ; 2.541  ; 2.606  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[9]            ; CLOCK_50            ; 2.680  ; 2.739  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_CLK              ; CLOCK_50            ; 2.413  ; 2.461  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_CMD              ; CLOCK_50            ; 2.309  ; 2.309  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_DAT              ; CLOCK_50            ; 2.001  ; 2.001  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; UART_TXD            ; CLOCK_50            ; 2.839  ; 2.758  ; Rise       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 4.889  ; 5.643  ; Fall       ; altera_reserved_tck                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; HEX0_D[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0_D[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0_D[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0_D[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0_D[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0_D[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0_D[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0_DP             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1_D[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1_D[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1_D[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1_D[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1_D[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1_D[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1_D[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1_DP             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2_D[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2_D[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2_D[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2_D[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2_D[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2_D[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2_D[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2_DP             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3_D[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3_D[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3_D[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3_D[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3_D[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3_D[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3_D[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3_DP             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; UART_CTS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_LDQM           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_UDQM           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_BA_0           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_BA_1           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_BYTE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_CLKOUT[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_CLKOUT[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_CLKOUT[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_CLKOUT[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PS2_KBDAT           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PS2_KBCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PS2_MSDAT           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PS2_MSCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0_D[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1_D[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_DQ[8]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_DQ[9]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_DQ[10]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_DQ[11]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_DQ[12]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_DQ[13]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_DQ[14]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_DQ[15]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SD_DAT              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50_2              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_CLKIN[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_CLKIN[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_CLKIN[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_CLKIN[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BUTTON[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BUTTON[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BUTTON[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_KBDAT               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_KBCLK               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_MSDAT               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_MSCLK               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_D[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[12]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[13]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[14]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[15]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX0_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX0_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX0_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX0_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX0_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX0_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX0_DP             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX1_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX1_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX1_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX1_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX1_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX1_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX1_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX1_DP             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX2_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX2_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX2_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX2_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX2_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX2_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX2_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX2_DP             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX3_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX3_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX3_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX3_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX3_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX3_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX3_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; HEX3_DP             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; LEDG[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; LEDG[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; LEDG[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.08 V              ; -0.0041 V           ; 0.274 V                              ; 0.267 V                              ; 5.67e-009 s                 ; 4.62e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.08 V             ; -0.0041 V          ; 0.274 V                             ; 0.267 V                             ; 5.67e-009 s                ; 4.62e-009 s                ; No                        ; Yes                       ;
; LEDG[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; LEDG[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; LEDG[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; LEDG[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; LEDG[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; LEDG[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; LEDG[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; UART_CTS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_LDQM           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_UDQM           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.08 V              ; -0.00548 V          ; 0.305 V                              ; 0.267 V                              ; 5.3e-009 s                  ; 4.39e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 3.08e-006 V                 ; 3.08 V             ; -0.00548 V         ; 0.305 V                             ; 0.267 V                             ; 5.3e-009 s                 ; 4.39e-009 s                ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_BA_0           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_BA_1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0393 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-010 s                 ; 8.33e-010 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0393 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-010 s                ; 8.33e-010 s                ; No                        ; Yes                       ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0393 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-010 s                 ; 8.33e-010 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0393 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-010 s                ; 8.33e-010 s                ; No                        ; Yes                       ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0393 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-010 s                 ; 8.33e-010 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0393 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-010 s                ; 8.33e-010 s                ; No                        ; Yes                       ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.08 V              ; -0.0041 V           ; 0.274 V                              ; 0.267 V                              ; 5.67e-009 s                 ; 4.62e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.08 V             ; -0.0041 V          ; 0.274 V                             ; 0.267 V                             ; 5.67e-009 s                ; 4.62e-009 s                ; No                        ; Yes                       ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.08 V              ; -0.0041 V           ; 0.274 V                              ; 0.267 V                              ; 5.67e-009 s                 ; 4.62e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.08 V             ; -0.0041 V          ; 0.274 V                             ; 0.267 V                             ; 5.67e-009 s                ; 4.62e-009 s                ; No                        ; Yes                       ;
; FL_BYTE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; GPIO0_CLKOUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_CLKOUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_CLKOUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_CLKOUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.08e-006 V                  ; 3.1 V               ; 9.08e-006 V         ; 0.109 V                              ; 0.153 V                              ; 1.19e-009 s                 ; 3.37e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 9.08e-006 V                 ; 3.1 V              ; 9.08e-006 V        ; 0.109 V                             ; 0.153 V                             ; 1.19e-009 s                ; 3.37e-009 s                ; Yes                       ; Yes                       ;
; PS2_KBDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; PS2_KBCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; PS2_MSDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; PS2_MSCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; GPIO0_D[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO0_D[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; GPIO1_D[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.08 V              ; -0.00548 V          ; 0.305 V                              ; 0.267 V                              ; 5.3e-009 s                  ; 4.39e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 3.08e-006 V                 ; 3.08 V             ; -0.00548 V         ; 0.305 V                             ; 0.267 V                             ; 5.3e-009 s                 ; 4.39e-009 s                ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-006 V                  ; 3.13 V              ; -0.054 V            ; 0.237 V                              ; 0.168 V                              ; 6.67e-010 s                 ; 6.12e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 3.08e-006 V                 ; 3.13 V             ; -0.054 V           ; 0.237 V                             ; 0.168 V                             ; 6.67e-010 s                ; 6.12e-010 s                ; No                        ; No                        ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0393 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-010 s                 ; 8.33e-010 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0393 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-010 s                ; 8.33e-010 s                ; No                        ; Yes                       ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_DQ[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_DQ[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_DQ[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0393 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-010 s                 ; 8.33e-010 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0393 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-010 s                ; 8.33e-010 s                ; No                        ; Yes                       ;
; FL_DQ[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_DQ[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_DQ[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0393 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-010 s                 ; 8.33e-010 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0393 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-010 s                ; 8.33e-010 s                ; No                        ; Yes                       ;
; FL_DQ[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; FL_DQ[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; SD_DAT              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-006 V                  ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-009 s                 ; 1.07e-009 s                 ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-006 V                 ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-009 s                ; 1.07e-009 s                ; No                        ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-006 V                  ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-010 s                 ; 4.36e-010 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-006 V                 ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-010 s                ; 4.36e-010 s                ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX0_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX0_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX0_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX0_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX0_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX0_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX0_DP             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX1_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX1_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX1_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX1_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX1_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX1_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX1_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX1_DP             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX2_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX2_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX2_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX2_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX2_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX2_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX2_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX2_DP             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX3_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX3_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX3_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX3_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX3_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX3_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX3_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; HEX3_DP             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; LEDG[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; LEDG[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; LEDG[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.48 V              ; -0.0136 V           ; 0.352 V                              ; 0.339 V                              ; 4.12e-009 s                 ; 3.35e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.48 V             ; -0.0136 V          ; 0.352 V                             ; 0.339 V                             ; 4.12e-009 s                ; 3.35e-009 s                ; No                        ; No                        ;
; LEDG[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; LEDG[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; LEDG[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; LEDG[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; LEDG[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; LEDG[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; LEDG[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; UART_CTS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_LDQM           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_UDQM           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.48 V              ; -0.0139 V           ; 0.362 V                              ; 0.29 V                               ; 3.89e-009 s                 ; 3.25e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 1.9e-007 V                  ; 3.48 V             ; -0.0139 V          ; 0.362 V                             ; 0.29 V                              ; 3.89e-009 s                ; 3.25e-009 s                ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_BA_0           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_BA_1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.57 V              ; -0.0639 V           ; 0.332 V                              ; 0.164 V                              ; 6.78e-010 s                 ; 6.18e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.57 V             ; -0.0639 V          ; 0.332 V                             ; 0.164 V                             ; 6.78e-010 s                ; 6.18e-010 s                ; No                        ; No                        ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.57 V              ; -0.0639 V           ; 0.332 V                              ; 0.164 V                              ; 6.78e-010 s                 ; 6.18e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.57 V             ; -0.0639 V          ; 0.332 V                             ; 0.164 V                             ; 6.78e-010 s                ; 6.18e-010 s                ; No                        ; No                        ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.57 V              ; -0.0639 V           ; 0.332 V                              ; 0.164 V                              ; 6.78e-010 s                 ; 6.18e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.57 V             ; -0.0639 V          ; 0.332 V                             ; 0.164 V                             ; 6.78e-010 s                ; 6.18e-010 s                ; No                        ; No                        ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.48 V              ; -0.0136 V           ; 0.352 V                              ; 0.339 V                              ; 4.12e-009 s                 ; 3.35e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.48 V             ; -0.0136 V          ; 0.352 V                             ; 0.339 V                             ; 4.12e-009 s                ; 3.35e-009 s                ; No                        ; No                        ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.48 V              ; -0.0136 V           ; 0.352 V                              ; 0.339 V                              ; 4.12e-009 s                 ; 3.35e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.48 V             ; -0.0136 V          ; 0.352 V                             ; 0.339 V                             ; 4.12e-009 s                ; 3.35e-009 s                ; No                        ; No                        ;
; FL_BYTE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; GPIO0_CLKOUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_CLKOUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_CLKOUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_CLKOUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.66e-007 V                  ; 3.51 V              ; -0.00933 V          ; 0.247 V                              ; 0.283 V                              ; 8.78e-010 s                 ; 2.48e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 5.66e-007 V                 ; 3.51 V             ; -0.00933 V         ; 0.247 V                             ; 0.283 V                             ; 8.78e-010 s                ; 2.48e-009 s                ; No                        ; No                        ;
; PS2_KBDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; PS2_KBCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; PS2_MSDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; PS2_MSCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; GPIO0_D[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO0_D[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; GPIO1_D[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.48 V              ; -0.0139 V           ; 0.362 V                              ; 0.29 V                               ; 3.89e-009 s                 ; 3.25e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 1.9e-007 V                  ; 3.48 V             ; -0.0139 V          ; 0.362 V                             ; 0.29 V                              ; 3.89e-009 s                ; 3.25e-009 s                ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-007 V                   ; 3.59 V              ; -0.0885 V           ; 0.332 V                              ; 0.186 V                              ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-007 V                  ; 3.59 V             ; -0.0885 V          ; 0.332 V                             ; 0.186 V                             ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; Yes                       ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.57 V              ; -0.0639 V           ; 0.332 V                              ; 0.164 V                              ; 6.78e-010 s                 ; 6.18e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.57 V             ; -0.0639 V          ; 0.332 V                             ; 0.164 V                             ; 6.78e-010 s                ; 6.18e-010 s                ; No                        ; No                        ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_DQ[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_DQ[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_DQ[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.57 V              ; -0.0639 V           ; 0.332 V                              ; 0.164 V                              ; 6.78e-010 s                 ; 6.18e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.57 V             ; -0.0639 V          ; 0.332 V                             ; 0.164 V                             ; 6.78e-010 s                ; 6.18e-010 s                ; No                        ; No                        ;
; FL_DQ[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_DQ[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_DQ[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.57 V              ; -0.0639 V           ; 0.332 V                              ; 0.164 V                              ; 6.78e-010 s                 ; 6.18e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.57 V             ; -0.0639 V          ; 0.332 V                             ; 0.164 V                             ; 6.78e-010 s                ; 6.18e-010 s                ; No                        ; No                        ;
; FL_DQ[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; FL_DQ[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; SD_DAT              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-007 V                  ; 3.55 V              ; -0.0531 V           ; 0.341 V                              ; 0.351 V                              ; 9.04e-010 s                 ; 7.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.29e-007 V                 ; 3.55 V             ; -0.0531 V          ; 0.341 V                             ; 0.351 V                             ; 9.04e-010 s                ; 7.28e-010 s                ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-008 V                  ; 3.58 V              ; -0.0641 V           ; 0.234 V                              ; 0.085 V                              ; 2.93e-010 s                 ; 3.07e-010 s                 ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-008 V                 ; 3.58 V             ; -0.0641 V          ; 0.234 V                             ; 0.085 V                             ; 2.93e-010 s                ; 3.07e-010 s                ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                   ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                       ; altera_reserved_tck                                                       ; 1206     ; 0        ; 19       ; 2        ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                       ; 79       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                  ; CLOCK_50                                                                  ; 221      ; 0        ; 0        ; 0        ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                                  ; 21       ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 62       ; 1        ; 0        ; 0        ;
; CLOCK_50                                                                  ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 196820   ; 64       ; 224      ; 0        ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 41       ; 0        ; 0        ; 0        ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; 12       ; 0        ; 0        ; 0        ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; 38384    ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                    ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                       ; altera_reserved_tck                                                       ; 1206     ; 0        ; 19       ; 2        ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                       ; 79       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                  ; CLOCK_50                                                                  ; 221      ; 0        ; 0        ; 0        ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                                  ; 21       ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 62       ; 1        ; 0        ; 0        ;
; CLOCK_50                                                                  ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 196820   ; 64       ; 224      ; 0        ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 41       ; 0        ; 0        ; 0        ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; 12       ; 0        ; 0        ; 0        ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; 38384    ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                       ; altera_reserved_tck                                                       ; 65       ; 0        ; 2        ; 0        ;
; CLOCK_50                                                                  ; CLOCK_50                                                                  ; 73       ; 0        ; 0        ; 0        ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                                  ; 2        ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                  ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 2044     ; 0        ; 32       ; 0        ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 64       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                  ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; 70       ; 0        ; 0        ; 0        ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; 410      ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                 ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                       ; altera_reserved_tck                                                       ; 65       ; 0        ; 2        ; 0        ;
; CLOCK_50                                                                  ; CLOCK_50                                                                  ; 73       ; 0        ; 0        ; 0        ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                                  ; 2        ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                  ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 2044     ; 0        ; 32       ; 0        ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 64       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                  ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; 70       ; 0        ; 0        ; 0        ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; 410      ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design.


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design.


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 58    ; 58   ;
; Unconstrained Input Port Paths  ; 118   ; 118  ;
; Unconstrained Output Ports      ; 136   ; 136  ;
; Unconstrained Output Port Paths ; 191   ; 191  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.0 Internal Build 220 05/13/2009 Service Pack 2 SJ Full Version
    Info: Processing started: Tue May 19 20:44:43 2009
Info: Command: quartus_sta DE0_TOP -c DE0_TOP
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity alt_jtag_atlantic
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_write}] -to [get_registers {*|alt_jtag_atlantic:*|read_write1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity dcfifo_0uf1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a* 
    Info: Entity dcfifo_u1g1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a* 
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
Info: Reading SDC File: 'cpu.sdc'
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|monitor_ready_sync1 could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready}] -to [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|monitor_ready_sync1}]
    Warning: Argument -to with value [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|monitor_ready_sync1}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|debugack_sync1 could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*cpu:the_cpu|hbreak_enabled}] -to [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|debugack_sync1}]
    Warning: Argument -to with value [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|debugack_sync1}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|uir_sync1 could not be matched with a clock or keeper or register or port or pin or cell or partition.
Warning: Ignored assignment: set_false_path -from [get_keepers {sld_hub:sld_hub_inst*}] -to [get_clocks {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|uir_sync1}]
    Warning: Argument -to with value *cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|uir_sync1 could not match any element of the following types: ( clk kpr reg port pin cell partition )
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|udr_sync1 could not be matched with a clock or keeper or register or port or pin or cell or partition.
Warning: Ignored assignment: set_false_path -from [get_keepers {sld_hub:sld_hub_inst*}] -to [get_clocks {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|udr_sync1}]
    Warning: Argument -to with value *cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|udr_sync1 could not match any element of the following types: ( clk kpr reg port pin cell partition )
Info: Reading SDC File: 'C:/altera/90/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc'
Info: Reading SDC File: 'pll.sdc'
Info: Reading SDC File: 'DE0_TOP.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]} {DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|inclk[0]} -phase -60.00 -duty_cycle 50.00 -name {DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]} {DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_generated_clock -source {DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]} {DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning: From CLOCK_50 (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Fall) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Fall) (setup and hold)
    Critical Warning: From CLOCK_50 (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 5.899
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     5.899         0.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    16.888         0.000 CLOCK_50 
    Info:    47.058         0.000 altera_reserved_tck 
    Info:    91.360         0.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] 
Info: Worst-case hold slack is 0.358
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.358         0.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.358         0.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:     0.358         0.000 altera_reserved_tck 
    Info:     0.359         0.000 CLOCK_50 
Info: Worst-case recovery slack is 6.424
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.424         0.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    15.142         0.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:    17.625         0.000 CLOCK_50 
    Info:    48.163         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.660
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.660         0.000 CLOCK_50 
    Info:     0.884         0.000 altera_reserved_tck 
    Info:     2.654         0.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     2.716         0.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] 
Info: The Metastability Analysis global option is set to OFF.
Info: Report Metastability: Found 33 synchronizer chains.
    Info: Typical MTBF of Design is 1e+009 years or 3.15e+016 seconds.

    Info: Number of Synchronizer Chains Found: 33
    Info: Shortest Synchronizer Chain: 2 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 32.708 ns
    Info: 
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning: From CLOCK_50 (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Fall) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Fall) (setup and hold)
    Critical Warning: From CLOCK_50 (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
Info: Worst-case setup slack is 6.310
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.310         0.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    17.228         0.000 CLOCK_50 
    Info:    47.433         0.000 altera_reserved_tck 
    Info:    92.184         0.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] 
Info: Worst-case hold slack is 0.311
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.311         0.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.311         0.000 altera_reserved_tck 
    Info:     0.312         0.000 CLOCK_50 
    Info:     0.312         0.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] 
Info: Worst-case recovery slack is 6.791
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.791         0.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    15.711         0.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:    17.864         0.000 CLOCK_50 
    Info:    48.438         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.715
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.715         0.000 CLOCK_50 
    Info:     0.789         0.000 altera_reserved_tck 
    Info:     2.389         0.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     2.443         0.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] 
Info: The Metastability Analysis global option is set to OFF.
Info: Report Metastability: Found 33 synchronizer chains.
    Info: Typical MTBF of Design is 1e+009 years or 3.15e+016 seconds.

    Info: Number of Synchronizer Chains Found: 33
    Info: Shortest Synchronizer Chain: 2 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 33.390 ns
    Info: 
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning: From CLOCK_50 (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Fall) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Fall) (setup and hold)
    Critical Warning: From CLOCK_50 (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
Info: Worst-case setup slack is 7.595
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     7.595         0.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    18.185         0.000 CLOCK_50 
    Info:    48.705         0.000 altera_reserved_tck 
    Info:    95.061         0.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] 
Info: Worst-case hold slack is 0.185
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.185         0.000 altera_reserved_tck 
    Info:     0.187         0.000 CLOCK_50 
    Info:     0.187         0.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.187         0.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] 
Info: Worst-case recovery slack is 7.875
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     7.875         0.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    17.230         0.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:    18.695         0.000 CLOCK_50 
    Info:    49.265         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.265
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.265         0.000 CLOCK_50 
    Info:     0.494         0.000 altera_reserved_tck 
    Info:     1.515         0.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     1.552         0.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] 
Info: The Metastability Analysis global option is set to OFF.
Info: Report Metastability: Found 33 synchronizer chains.
    Info: Typical MTBF of Design is 1e+009 years or 3.15e+016 seconds.

    Info: Number of Synchronizer Chains Found: 33
    Info: Shortest Synchronizer Chain: 2 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 35.745 ns
    Info: 
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 67 warnings
    Info: Peak virtual memory: 250 megabytes
    Info: Processing ended: Tue May 19 20:44:56 2009
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:13


