###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Sep 21 06:51:42 2023
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.614
- Setup                         0.188
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.226
- Arrival Time                  9.899
= Slack Time                    0.326
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    0.326 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.038 | 0.039 |   0.039 |    0.365 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.021 | 0.031 |   0.071 |    0.397 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M      | 0.216 | 0.243 |   0.314 |    0.640 | 
     | REF_SCAN_CLK__L1_I0                     | A ^ -> Y ^   | CLKBUFX40M  | 0.241 | 0.252 |   0.566 |    0.892 | 
     | U0_RegFile/\regArr_reg[0][7]            | CK ^ -> Q ^  | SDFFRHQX2M  | 0.098 | 0.382 |   0.948 |    1.274 | 
     | U0_RegFile/FE_OFC23_Operand_A_7_        | A ^ -> Y ^   | BUFX6M      | 0.274 | 0.219 |   1.167 |    1.493 | 
     | U0_ALU/div_52/FE_RC_69_0                | B ^ -> Y v   | CLKXOR2X2M  | 0.106 | 0.359 |   1.526 |    1.852 | 
     | U0_ALU/div_52/FE_RC_67_0                | B v -> Y ^   | NOR2X2M     | 0.157 | 0.135 |   1.661 |    1.987 | 
     | U0_ALU/div_52/FE_RC_80_0                | C ^ -> Y v   | NAND4X2M    | 0.157 | 0.153 |   1.815 |    2.141 | 
     | U0_ALU/div_52/FE_RC_125_0               | B v -> Y ^   | NAND3X2M    | 0.169 | 0.148 |   1.962 |    2.288 | 
     | U0_ALU/div_52/FE_RC_157_0               | A ^ -> Y v   | NAND2X2M    | 0.181 | 0.156 |   2.118 |    2.444 | 
     | U0_ALU/div_52/FE_RC_166_0               | AN v -> Y v  | NAND2BX2M   | 0.107 | 0.216 |   2.334 |    2.660 | 
     | U0_ALU/div_52/FE_RC_165_0               | C v -> Y ^   | NAND3BX2M   | 0.115 | 0.104 |   2.438 |    2.764 | 
     | U0_ALU/div_52/FE_RC_164_0               | A ^ -> Y v   | NAND2X2M    | 0.066 | 0.071 |   2.509 |    2.835 | 
     | U0_ALU/div_52/FE_RC_163_0               | A v -> Y ^   | NAND3X2M    | 0.136 | 0.089 |   2.598 |    2.924 | 
     | U0_ALU/div_52/FE_RC_162_0               | A ^ -> Y v   | NAND2X4M    | 0.214 | 0.157 |   2.755 |    3.081 | 
     | U0_ALU/div_52/FE_RC_230_0               | A1 v -> Y ^  | OAI21X4M    | 0.217 | 0.208 |   2.963 |    3.289 | 
     | U0_ALU/div_52/FE_RC_243_0               | A ^ -> Y v   | CLKNAND2X2M | 0.322 | 0.244 |   3.207 |    3.533 | 
     | U0_ALU/div_52/FE_RC_236_0               | A v -> Y ^   | CLKNAND2X2M | 0.116 | 0.116 |   3.323 |    3.649 | 
     | U0_ALU/div_52/FE_RC_260_0               | A ^ -> Y v   | INVX2M      | 0.043 | 0.049 |   3.372 |    3.699 | 
     | U0_ALU/div_52/FE_RC_307_0               | B v -> Y ^   | NAND2X2M    | 0.120 | 0.088 |   3.461 |    3.787 | 
     | U0_ALU/div_52/FE_RC_305_0               | B ^ -> Y v   | NAND3BX2M   | 0.183 | 0.149 |   3.609 |    3.935 | 
     | U0_ALU/div_52/FE_RC_319_0               | B v -> Y ^   | NAND2X2M    | 0.280 | 0.217 |   3.826 |    4.152 | 
     | U0_ALU/div_52/U37                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.161 | 0.312 |   4.138 |    4.464 | 
     | U0_ALU/div_52/FE_RC_351_0               | AN v -> Y v  | NOR2BX4M    | 0.089 | 0.159 |   4.297 |    4.623 | 
     | U0_ALU/div_52/FE_RC_350_0               | A v -> Y ^   | INVX2M      | 0.119 | 0.098 |   4.394 |    4.721 | 
     | U0_ALU/div_52/FE_RC_375_0               | A ^ -> Y v   | INVX2M      | 0.054 | 0.062 |   4.456 |    4.782 | 
     | U0_ALU/div_52/FE_RC_374_0               | AN v -> Y v  | NAND3BX2M   | 0.227 | 0.233 |   4.689 |    5.015 | 
     | U0_ALU/div_52/FE_RC_384_0               | C v -> Y ^   | NAND3X2M    | 0.115 | 0.134 |   4.823 |    5.149 | 
     | U0_ALU/div_52/FE_RC_383_0               | A ^ -> Y v   | CLKNAND2X2M | 0.106 | 0.098 |   4.921 |    5.247 | 
     | U0_ALU/div_52/FE_RC_382_0               | A v -> Y ^   | NAND3X2M    | 0.169 | 0.119 |   5.040 |    5.366 | 
     | U0_ALU/div_52/FE_RC_410_0               | B ^ -> Y v   | CLKNAND2X2M | 0.117 | 0.117 |   5.157 |    5.483 | 
     | U0_ALU/div_52/FE_RC_444_0               | B v -> Y ^   | NAND2X2M    | 0.169 | 0.136 |   5.293 |    5.620 | 
     | U0_ALU/div_52/FE_RC_461_0               | A ^ -> Y v   | NAND2X3M    | 0.085 | 0.087 |   5.381 |    5.707 | 
     | U0_ALU/div_52/FE_RC_460_0               | A v -> Y ^   | NAND2X4M    | 0.129 | 0.093 |   5.474 |    5.800 | 
     | U0_ALU/div_52/FE_RC_506_0               | B ^ -> Y v   | CLKNAND2X2M | 0.109 | 0.107 |   5.580 |    5.907 | 
     | U0_ALU/div_52/FE_RC_505_0               | A v -> Y ^   | NAND3X2M    | 0.140 | 0.104 |   5.684 |    6.010 | 
     | U0_ALU/div_52/FE_RC_504_0               | A ^ -> Y v   | NAND2X4M    | 0.145 | 0.110 |   5.794 |    6.120 | 
     | U0_ALU/div_52/FE_RC_573_0               | A v -> Y ^   | INVX4M      | 0.146 | 0.128 |   5.922 |    6.248 | 
     | U0_ALU/div_52/U53                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.198 | 0.309 |   6.231 |    6.557 | 
     | U0_ALU/div_52/FE_RC_551_0               | A v -> Y ^   | INVX2M      | 0.106 | 0.113 |   6.344 |    6.670 | 
     | U0_ALU/div_52/FE_RC_544_0               | A0 ^ -> Y v  | AOI2B1X4M   | 0.072 | 0.071 |   6.415 |    6.741 | 
     | U0_ALU/div_52/FE_RC_577_0               | B0 v -> Y ^  | OAI2BB1X2M  | 0.116 | 0.093 |   6.507 |    6.833 | 
     | U0_ALU/div_52/FE_RC_576_0               | A ^ -> Y v   | NAND2X4M    | 0.105 | 0.096 |   6.604 |    6.930 | 
     | U0_ALU/div_52/FE_RC_600_0               | B v -> Y ^   | NAND3X4M    | 0.105 | 0.094 |   6.697 |    7.023 | 
     | U0_ALU/div_52/FE_RC_599_0               | A ^ -> Y v   | NAND3X3M    | 0.077 | 0.073 |   6.770 |    7.096 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFHX1M    | 0.123 | 0.275 |   7.045 |    7.372 | 
     | U0_ALU/div_52/U71                       | A v -> Y v   | AND2X6M     | 0.112 | 0.211 |   7.256 |    7.583 | 
     | U0_ALU/div_52/U61                       | S0 v -> Y v  | MX2X2M      | 0.101 | 0.199 |   7.455 |    7.781 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFHX2M    | 0.090 | 0.386 |   7.841 |    8.167 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX2M    | 0.094 | 0.240 |   8.081 |    8.407 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.099 | 0.247 |   8.329 |    8.655 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX2M    | 0.097 | 0.246 |   8.575 |    8.901 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX2M    | 0.090 | 0.237 |   8.812 |    9.138 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX2M    | 0.098 | 0.245 |   9.057 |    9.383 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX2M    | 0.088 | 0.236 |   9.292 |    9.618 | 
     | U0_ALU/U88                              | C0 v -> Y ^  | AOI222X1M   | 0.507 | 0.424 |   9.716 |   10.043 | 
     | U0_ALU/U85                              | A1 ^ -> Y v  | AOI31X2M    | 0.177 | 0.183 |   9.899 |   10.226 | 
     | U0_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRHQX1M  | 0.177 | 0.000 |   9.899 |   10.226 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.326 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -0.287 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.031 |   0.071 |   -0.256 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.216 | 0.243 |   0.314 |   -0.012 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.264 | 0.297 |   0.610 |    0.284 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.614 |    0.287 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^          | SDFFRHQX1M  | 0.264 | 0.003 |   0.614 |    0.287 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.612
- Setup                         0.403
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.009
- Arrival Time                  7.781
= Slack Time                    2.229
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    2.228 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.038 | 0.039 |   0.039 |    2.268 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.021 | 0.031 |   0.070 |    2.299 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M      | 0.216 | 0.243 |   0.314 |    2.542 | 
     | REF_SCAN_CLK__L1_I0                     | A ^ -> Y ^   | CLKBUFX40M  | 0.241 | 0.252 |   0.565 |    2.794 | 
     | U0_RegFile/\regArr_reg[0][7]            | CK ^ -> Q ^  | SDFFRHQX2M  | 0.098 | 0.382 |   0.948 |    3.176 | 
     | U0_RegFile/FE_OFC23_Operand_A_7_        | A ^ -> Y ^   | BUFX6M      | 0.274 | 0.219 |   1.167 |    3.395 | 
     | U0_ALU/div_52/FE_RC_69_0                | B ^ -> Y v   | CLKXOR2X2M  | 0.106 | 0.359 |   1.526 |    3.754 | 
     | U0_ALU/div_52/FE_RC_67_0                | B v -> Y ^   | NOR2X2M     | 0.157 | 0.135 |   1.661 |    3.890 | 
     | U0_ALU/div_52/FE_RC_80_0                | C ^ -> Y v   | NAND4X2M    | 0.157 | 0.153 |   1.814 |    4.043 | 
     | U0_ALU/div_52/FE_RC_125_0               | B v -> Y ^   | NAND3X2M    | 0.169 | 0.148 |   1.962 |    4.191 | 
     | U0_ALU/div_52/FE_RC_157_0               | A ^ -> Y v   | NAND2X2M    | 0.181 | 0.156 |   2.118 |    4.346 | 
     | U0_ALU/div_52/FE_RC_166_0               | AN v -> Y v  | NAND2BX2M   | 0.107 | 0.216 |   2.334 |    4.562 | 
     | U0_ALU/div_52/FE_RC_165_0               | C v -> Y ^   | NAND3BX2M   | 0.115 | 0.104 |   2.438 |    4.666 | 
     | U0_ALU/div_52/FE_RC_164_0               | A ^ -> Y v   | NAND2X2M    | 0.066 | 0.071 |   2.509 |    4.737 | 
     | U0_ALU/div_52/FE_RC_163_0               | A v -> Y ^   | NAND3X2M    | 0.136 | 0.089 |   2.598 |    4.827 | 
     | U0_ALU/div_52/FE_RC_162_0               | A ^ -> Y v   | NAND2X4M    | 0.214 | 0.157 |   2.755 |    4.983 | 
     | U0_ALU/div_52/FE_RC_230_0               | A1 v -> Y ^  | OAI21X4M    | 0.217 | 0.208 |   2.963 |    5.192 | 
     | U0_ALU/div_52/FE_RC_243_0               | A ^ -> Y v   | CLKNAND2X2M | 0.322 | 0.244 |   3.207 |    5.435 | 
     | U0_ALU/div_52/FE_RC_236_0               | A v -> Y ^   | CLKNAND2X2M | 0.116 | 0.116 |   3.323 |    5.551 | 
     | U0_ALU/div_52/FE_RC_260_0               | A ^ -> Y v   | INVX2M      | 0.043 | 0.049 |   3.372 |    5.601 | 
     | U0_ALU/div_52/FE_RC_307_0               | B v -> Y ^   | NAND2X2M    | 0.120 | 0.088 |   3.460 |    5.689 | 
     | U0_ALU/div_52/FE_RC_305_0               | B ^ -> Y v   | NAND3BX2M   | 0.183 | 0.149 |   3.609 |    5.838 | 
     | U0_ALU/div_52/FE_RC_319_0               | B v -> Y ^   | NAND2X2M    | 0.280 | 0.217 |   3.826 |    6.055 | 
     | U0_ALU/div_52/U37                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.161 | 0.312 |   4.138 |    6.366 | 
     | U0_ALU/div_52/FE_RC_351_0               | AN v -> Y v  | NOR2BX4M    | 0.089 | 0.159 |   4.297 |    6.525 | 
     | U0_ALU/div_52/FE_RC_350_0               | A v -> Y ^   | INVX2M      | 0.119 | 0.098 |   4.394 |    6.623 | 
     | U0_ALU/div_52/FE_RC_375_0               | A ^ -> Y v   | INVX2M      | 0.054 | 0.062 |   4.456 |    6.685 | 
     | U0_ALU/div_52/FE_RC_374_0               | AN v -> Y v  | NAND3BX2M   | 0.227 | 0.233 |   4.689 |    6.918 | 
     | U0_ALU/div_52/FE_RC_384_0               | C v -> Y ^   | NAND3X2M    | 0.115 | 0.134 |   4.823 |    7.051 | 
     | U0_ALU/div_52/FE_RC_383_0               | A ^ -> Y v   | CLKNAND2X2M | 0.106 | 0.098 |   4.921 |    7.149 | 
     | U0_ALU/div_52/FE_RC_382_0               | A v -> Y ^   | NAND3X2M    | 0.169 | 0.119 |   5.040 |    7.269 | 
     | U0_ALU/div_52/FE_RC_410_0               | B ^ -> Y v   | CLKNAND2X2M | 0.117 | 0.117 |   5.157 |    7.386 | 
     | U0_ALU/div_52/FE_RC_444_0               | B v -> Y ^   | NAND2X2M    | 0.169 | 0.136 |   5.293 |    7.522 | 
     | U0_ALU/div_52/FE_RC_461_0               | A ^ -> Y v   | NAND2X3M    | 0.085 | 0.087 |   5.381 |    7.609 | 
     | U0_ALU/div_52/FE_RC_460_0               | A v -> Y ^   | NAND2X4M    | 0.129 | 0.093 |   5.474 |    7.702 | 
     | U0_ALU/div_52/FE_RC_506_0               | B ^ -> Y v   | CLKNAND2X2M | 0.109 | 0.107 |   5.580 |    7.809 | 
     | U0_ALU/div_52/FE_RC_505_0               | A v -> Y ^   | NAND3X2M    | 0.140 | 0.104 |   5.684 |    7.913 | 
     | U0_ALU/div_52/FE_RC_504_0               | A ^ -> Y v   | NAND2X4M    | 0.145 | 0.110 |   5.794 |    8.023 | 
     | U0_ALU/div_52/FE_RC_573_0               | A v -> Y ^   | INVX4M      | 0.146 | 0.128 |   5.922 |    8.151 | 
     | U0_ALU/div_52/U53                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.198 | 0.309 |   6.231 |    8.459 | 
     | U0_ALU/div_52/FE_RC_551_0               | A v -> Y ^   | INVX2M      | 0.106 | 0.113 |   6.344 |    8.572 | 
     | U0_ALU/div_52/FE_RC_544_0               | A0 ^ -> Y v  | AOI2B1X4M   | 0.072 | 0.071 |   6.414 |    8.643 | 
     | U0_ALU/div_52/FE_RC_577_0               | B0 v -> Y ^  | OAI2BB1X2M  | 0.116 | 0.093 |   6.507 |    8.736 | 
     | U0_ALU/div_52/FE_RC_576_0               | A ^ -> Y v   | NAND2X4M    | 0.105 | 0.096 |   6.604 |    8.832 | 
     | U0_ALU/div_52/FE_RC_600_0               | B v -> Y ^   | NAND3X4M    | 0.105 | 0.094 |   6.697 |    8.926 | 
     | U0_ALU/div_52/FE_RC_599_0               | A ^ -> Y v   | NAND3X3M    | 0.077 | 0.073 |   6.770 |    8.999 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFHX1M    | 0.123 | 0.275 |   7.045 |    9.274 | 
     | U0_ALU/div_52/U71                       | A v -> Y v   | AND2X6M     | 0.112 | 0.211 |   7.256 |    9.485 | 
     | U0_ALU/U91                              | A0 v -> Y ^  | AOI222X1M   | 0.499 | 0.276 |   7.532 |    9.761 | 
     | U0_ALU/U89                              | A1 ^ -> Y v  | AOI31X2M    | 0.269 | 0.247 |   7.779 |   10.008 | 
     | U0_ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX1M   | 0.269 | 0.001 |   7.781 |   10.009 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.229 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -2.189 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.031 |   0.071 |   -2.158 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.216 | 0.243 |   0.314 |   -1.915 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.264 | 0.297 |   0.611 |   -1.618 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.612 |   -1.616 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^          | SDFFRQX1M   | 0.264 | 0.002 |   0.612 |   -1.616 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.614
- Setup                         0.364
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.050
- Arrival Time                  7.808
= Slack Time                    2.242
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.242 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.039 |   0.039 |    2.281 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.021 | 0.031 |   0.070 |    2.313 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.216 | 0.243 |   0.314 |    2.556 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.241 | 0.252 |   0.565 |    2.808 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.534 | 0.721 |   1.286 |    3.528 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.334 | 0.328 |   1.614 |    3.856 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.270 | 0.246 |   1.860 |    4.102 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.087 | 0.175 |   2.035 |    4.278 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.558 |   2.594 |    4.836 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.558 |   3.152 |    5.394 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.711 |    5.953 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   4.269 |    6.512 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   4.828 |    7.071 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.159 | 0.595 |   5.424 |    7.666 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.104 | 0.307 |   5.731 |    7.973 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.062 | 0.070 |   5.801 |    8.043 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.134 | 0.393 |   6.193 |    8.436 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.114 | 0.276 |   6.469 |    8.711 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.145 | 0.414 |   6.883 |    9.126 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.350 | 0.263 |   7.146 |    9.388 | 
     | U0_ALU/mult_49/FS_1/U19      | A1 ^ -> Y v  | OAI21X1M   | 0.118 | 0.140 |   7.286 |    9.528 | 
     | U0_ALU/mult_49/FS_1/U2       | B0N v -> Y v | AOI21BX2M  | 0.063 | 0.182 |   7.468 |    9.710 | 
     | U0_ALU/mult_49/FS_1/U6       | B v -> Y v   | XNOR2X2M   | 0.102 | 0.157 |   7.625 |    9.867 | 
     | U0_ALU/U39                   | A0N v -> Y v | OAI2BB1X2M | 0.079 | 0.183 |   7.808 |   10.050 | 
     | U0_ALU/\ALU_OUT_reg[15]      | D v          | SDFFRQX2M  | 0.079 | 0.000 |   7.808 |   10.050 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.242 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -2.203 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.031 |   0.071 |   -2.172 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.216 | 0.243 |   0.314 |   -1.928 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.264 | 0.297 |   0.611 |   -1.632 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.614 |   -1.628 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^          | SDFFRQX2M   | 0.264 | 0.004 |   0.614 |   -1.628 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.614
- Setup                         0.363
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.051
- Arrival Time                  7.585
= Slack Time                    2.466
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.466 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.039 |   0.039 |    2.505 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.021 | 0.031 |   0.071 |    2.537 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.216 | 0.243 |   0.314 |    2.780 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.241 | 0.252 |   0.566 |    3.032 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.534 | 0.721 |   1.286 |    3.752 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.334 | 0.328 |   1.614 |    4.080 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.270 | 0.246 |   1.860 |    4.326 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.087 | 0.175 |   2.035 |    4.502 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.558 |   2.594 |    5.060 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.558 |   3.152 |    5.618 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.711 |    6.177 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   4.269 |    6.736 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   4.828 |    7.295 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.159 | 0.595 |   5.424 |    7.890 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.104 | 0.307 |   5.731 |    8.197 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.062 | 0.070 |   5.801 |    8.267 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.134 | 0.393 |   6.193 |    8.660 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.114 | 0.276 |   6.469 |    8.936 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.145 | 0.414 |   6.883 |    9.350 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.350 | 0.263 |   7.146 |    9.612 | 
     | U0_ALU/mult_49/FS_1/U20      | C ^ -> Y v   | XOR3XLM    | 0.148 | 0.245 |   7.391 |    9.857 | 
     | U0_ALU/U38                   | A0N v -> Y v | OAI2BB1X2M | 0.075 | 0.194 |   7.585 |   10.051 | 
     | U0_ALU/\ALU_OUT_reg[14]      | D v          | SDFFRQX2M  | 0.075 | 0.000 |   7.585 |   10.051 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.466 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -2.427 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.031 |   0.071 |   -2.396 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.216 | 0.243 |   0.314 |   -2.152 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.264 | 0.297 |   0.611 |   -1.856 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.614 |   -1.852 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^          | SDFFRQX2M   | 0.264 | 0.004 |   0.614 |   -1.852 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.614
- Setup                         0.363
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.051
- Arrival Time                  7.215
= Slack Time                    2.836
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.836 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.039 |   0.039 |    2.875 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.021 | 0.031 |   0.070 |    2.907 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.216 | 0.243 |   0.314 |    3.150 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.241 | 0.252 |   0.565 |    3.402 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.534 | 0.721 |   1.286 |    4.122 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.334 | 0.328 |   1.614 |    4.450 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.270 | 0.246 |   1.860 |    4.696 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.087 | 0.175 |   2.035 |    4.872 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.558 |   2.594 |    5.430 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.558 |   3.152 |    5.988 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.711 |    6.547 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   4.269 |    7.106 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   4.828 |    7.665 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.159 | 0.595 |   5.424 |    8.260 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.104 | 0.307 |   5.731 |    8.567 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.062 | 0.070 |   5.801 |    8.637 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.134 | 0.393 |   6.193 |    9.030 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.114 | 0.276 |   6.469 |    9.305 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.145 | 0.414 |   6.883 |    9.720 | 
     | U0_ALU/mult_49/FS_1/U22      | A v -> Y v   | XNOR2X1M   | 0.107 | 0.151 |   7.035 |    9.871 | 
     | U0_ALU/U37                   | A0N v -> Y v | OAI2BB1X2M | 0.073 | 0.180 |   7.215 |   10.051 | 
     | U0_ALU/\ALU_OUT_reg[13]      | D v          | SDFFRQX2M  | 0.073 | 0.000 |   7.215 |   10.051 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.836 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -2.797 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.031 |   0.071 |   -2.766 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.216 | 0.243 |   0.314 |   -2.522 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.264 | 0.297 |   0.611 |   -2.226 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.614 |   -2.222 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^          | SDFFRQX2M   | 0.264 | 0.004 |   0.614 |   -2.222 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.614
- Setup                         0.363
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.052
- Arrival Time                  6.869
= Slack Time                    3.183
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.183 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.039 |   0.039 |    3.222 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.021 | 0.031 |   0.070 |    3.253 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.216 | 0.243 |   0.314 |    3.497 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.241 | 0.252 |   0.565 |    3.748 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.534 | 0.721 |   1.286 |    4.469 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.334 | 0.328 |   1.614 |    4.797 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.270 | 0.246 |   1.860 |    5.043 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.087 | 0.175 |   2.035 |    5.218 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.558 |   2.594 |    5.776 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.558 |   3.152 |    6.334 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.711 |    6.894 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   4.269 |    7.452 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   4.828 |    8.011 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.159 | 0.595 |   5.424 |    8.607 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.104 | 0.307 |   5.731 |    8.914 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.062 | 0.070 |   5.801 |    8.983 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.134 | 0.393 |   6.193 |    9.376 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.114 | 0.276 |   6.469 |    9.652 | 
     | U0_ALU/mult_49/FS_1/U27      | B v -> Y v   | CLKXOR2X2M | 0.084 | 0.228 |   6.697 |    9.880 | 
     | U0_ALU/U36                   | A0N v -> Y v | OAI2BB1X2M | 0.071 | 0.172 |   6.869 |   10.052 | 
     | U0_ALU/\ALU_OUT_reg[12]      | D v          | SDFFRQX2M  | 0.071 | 0.000 |   6.869 |   10.052 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.183 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -3.144 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.031 |   0.070 |   -3.112 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.216 | 0.243 |   0.314 |   -2.869 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.264 | 0.297 |   0.610 |   -2.572 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.614 |   -2.569 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^          | SDFFRQX2M   | 0.264 | 0.004 |   0.614 |   -2.569 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.612
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.019
- Arrival Time                  6.561
= Slack Time                    3.458
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    3.458 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M  | 0.038 | 0.039 |   0.039 |    3.497 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M  | 0.021 | 0.031 |   0.070 |    3.528 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.216 | 0.243 |   0.314 |    3.771 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y ^  | CLKBUFX40M  | 0.241 | 0.252 |   0.565 |    4.023 | 
     | U0_RegFile/\regArr_reg[0][7]     | CK ^ -> Q ^ | SDFFRHQX2M  | 0.098 | 0.382 |   0.948 |    4.405 | 
     | U0_RegFile/FE_OFC23_Operand_A_7_ | A ^ -> Y ^  | BUFX6M      | 0.274 | 0.219 |   1.167 |    4.624 | 
     | U0_ALU/div_52/FE_RC_69_0         | B ^ -> Y v  | CLKXOR2X2M  | 0.106 | 0.359 |   1.526 |    4.983 | 
     | U0_ALU/div_52/FE_RC_67_0         | B v -> Y ^  | NOR2X2M     | 0.157 | 0.135 |   1.661 |    5.119 | 
     | U0_ALU/div_52/FE_RC_80_0         | C ^ -> Y v  | NAND4X2M    | 0.157 | 0.153 |   1.814 |    5.272 | 
     | U0_ALU/div_52/FE_RC_125_0        | B v -> Y ^  | NAND3X2M    | 0.169 | 0.148 |   1.962 |    5.420 | 
     | U0_ALU/div_52/FE_RC_157_0        | A ^ -> Y v  | NAND2X2M    | 0.181 | 0.156 |   2.118 |    5.575 | 
     | U0_ALU/div_52/FE_RC_166_0        | AN v -> Y v | NAND2BX2M   | 0.107 | 0.216 |   2.334 |    5.791 | 
     | U0_ALU/div_52/FE_RC_165_0        | C v -> Y ^  | NAND3BX2M   | 0.115 | 0.104 |   2.438 |    5.896 | 
     | U0_ALU/div_52/FE_RC_164_0        | A ^ -> Y v  | NAND2X2M    | 0.066 | 0.071 |   2.509 |    5.966 | 
     | U0_ALU/div_52/FE_RC_163_0        | A v -> Y ^  | NAND3X2M    | 0.136 | 0.089 |   2.598 |    6.056 | 
     | U0_ALU/div_52/FE_RC_162_0        | A ^ -> Y v  | NAND2X4M    | 0.214 | 0.157 |   2.755 |    6.213 | 
     | U0_ALU/div_52/FE_RC_230_0        | A1 v -> Y ^ | OAI21X4M    | 0.217 | 0.208 |   2.963 |    6.421 | 
     | U0_ALU/div_52/FE_RC_243_0        | A ^ -> Y v  | CLKNAND2X2M | 0.322 | 0.244 |   3.207 |    6.664 | 
     | U0_ALU/div_52/FE_RC_236_0        | A v -> Y ^  | CLKNAND2X2M | 0.116 | 0.116 |   3.323 |    6.780 | 
     | U0_ALU/div_52/FE_RC_260_0        | A ^ -> Y v  | INVX2M      | 0.043 | 0.049 |   3.372 |    6.830 | 
     | U0_ALU/div_52/FE_RC_307_0        | B v -> Y ^  | NAND2X2M    | 0.120 | 0.088 |   3.460 |    6.918 | 
     | U0_ALU/div_52/FE_RC_305_0        | B ^ -> Y v  | NAND3BX2M   | 0.183 | 0.149 |   3.609 |    7.067 | 
     | U0_ALU/div_52/FE_RC_319_0        | B v -> Y ^  | NAND2X2M    | 0.280 | 0.217 |   3.826 |    7.284 | 
     | U0_ALU/div_52/U37                | S0 ^ -> Y v | CLKMX2X2M   | 0.161 | 0.312 |   4.138 |    7.595 | 
     | U0_ALU/div_52/FE_RC_348_0        | A v -> Y ^  | INVX2M      | 0.093 | 0.097 |   4.234 |    7.692 | 
     | U0_ALU/div_52/FE_RC_347_0        | A ^ -> Y v  | NAND2X2M    | 0.147 | 0.102 |   4.337 |    7.795 | 
     | U0_ALU/div_52/FE_RC_414_0        | A v -> Y ^  | NAND2X2M    | 0.143 | 0.122 |   4.459 |    7.917 | 
     | U0_ALU/div_52/FE_RC_419_0        | AN ^ -> Y ^ | NAND2BX2M   | 0.168 | 0.177 |   4.637 |    8.094 | 
     | U0_ALU/div_52/FE_RC_440_0        | B ^ -> Y v  | NAND2X2M    | 0.198 | 0.166 |   4.802 |    8.260 | 
     | U0_ALU/div_52/U43                | S0 v -> Y v | CLKMX2X2M   | 0.206 | 0.306 |   5.108 |    8.565 | 
     | U0_ALU/div_52/FE_RC_467_0        | A v -> Y ^  | INVX2M      | 0.122 | 0.128 |   5.236 |    8.693 | 
     | U0_ALU/div_52/FE_RC_466_0        | A ^ -> Y v  | NOR2X4M     | 0.098 | 0.059 |   5.295 |    8.753 | 
     | U0_ALU/div_52/FE_RC_465_0        | A v -> Y ^  | INVX2M      | 0.166 | 0.127 |   5.422 |    8.880 | 
     | U0_ALU/div_52/FE_RC_481_0        | A ^ -> Y v  | INVX2M      | 0.055 | 0.059 |   5.481 |    8.939 | 
     | U0_ALU/div_52/FE_RC_480_0        | B v -> Y ^  | NAND2X2M    | 0.077 | 0.068 |   5.549 |    9.006 | 
     | U0_ALU/div_52/FE_RC_505_0        | C ^ -> Y v  | NAND3X2M    | 0.135 | 0.121 |   5.669 |    9.127 | 
     | U0_ALU/div_52/FE_RC_504_0        | A v -> Y ^  | NAND2X4M    | 0.162 | 0.131 |   5.800 |    9.258 | 
     | U0_ALU/div_52/FE_RC_573_0        | A ^ -> Y v  | INVX4M      | 0.081 | 0.088 |   5.888 |    9.345 | 
     | U0_ALU/U64                       | C0 v -> Y ^ | AOI222X1M   | 0.556 | 0.451 |   6.338 |    9.796 | 
     | U0_ALU/U61                       | A1 ^ -> Y v | AOI31X2M    | 0.221 | 0.222 |   6.561 |   10.018 | 
     | U0_ALU/\ALU_OUT_reg[2]           | D v         | SDFFRQX1M   | 0.221 | 0.001 |   6.561 |   10.019 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.458 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -3.419 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.031 |   0.070 |   -3.387 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.216 | 0.243 |   0.314 |   -3.144 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.264 | 0.297 |   0.610 |   -2.847 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.612 |   -2.845 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^          | SDFFRQX1M   | 0.264 | 0.002 |   0.612 |   -2.845 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.614
- Setup                         0.363
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.050
- Arrival Time                  6.528
= Slack Time                    3.522
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.522 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.039 |   0.039 |    3.561 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.021 | 0.031 |   0.070 |    3.593 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.216 | 0.243 |   0.314 |    3.836 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.241 | 0.252 |   0.565 |    4.088 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.534 | 0.721 |   1.286 |    4.808 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.334 | 0.328 |   1.614 |    5.136 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.270 | 0.246 |   1.860 |    5.382 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.087 | 0.175 |   2.035 |    5.558 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.558 |   2.594 |    6.116 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.558 |   3.152 |    6.674 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.711 |    7.233 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   4.269 |    7.792 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   4.828 |    8.351 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.159 | 0.595 |   5.424 |    8.946 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.104 | 0.307 |   5.731 |    9.253 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.062 | 0.070 |   5.801 |    9.323 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.134 | 0.393 |   6.193 |    9.715 | 
     | U0_ALU/mult_49/FS_1/U15      | A v -> Y v   | XNOR2X1M   | 0.113 | 0.152 |   6.345 |    9.867 | 
     | U0_ALU/U35                   | A0N v -> Y v | OAI2BB1X2M | 0.075 | 0.183 |   6.528 |   10.050 | 
     | U0_ALU/\ALU_OUT_reg[11]      | D v          | SDFFRQX2M  | 0.075 | 0.000 |   6.528 |   10.050 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.522 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -3.483 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.031 |   0.070 |   -3.452 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.216 | 0.243 |   0.314 |   -3.208 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.264 | 0.297 |   0.610 |   -2.912 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.614 |   -2.908 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^          | SDFFRQX2M   | 0.264 | 0.003 |   0.614 |   -2.908 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.614
- Setup                         0.364
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.050
- Arrival Time                  6.386
= Slack Time                    3.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.664 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.039 |   0.039 |    3.703 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.021 | 0.031 |   0.070 |    3.735 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.216 | 0.243 |   0.314 |    3.978 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.241 | 0.252 |   0.565 |    4.230 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.534 | 0.721 |   1.286 |    4.950 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.334 | 0.328 |   1.614 |    5.278 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.270 | 0.246 |   1.860 |    5.524 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.087 | 0.175 |   2.035 |    5.699 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.558 |   2.594 |    6.258 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.558 |   3.152 |    6.816 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.711 |    7.375 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   4.269 |    7.933 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   4.828 |    8.492 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.159 | 0.595 |   5.424 |    9.088 | 
     | U0_ALU/mult_49/U14           | B v -> Y v   | CLKXOR2X2M | 0.117 | 0.270 |   5.694 |    9.358 | 
     | U0_ALU/mult_49/FS_1/U33      | B v -> Y ^   | NOR2X1M    | 0.178 | 0.151 |   5.845 |    9.509 | 
     | U0_ALU/mult_49/FS_1/U18      | AN ^ -> Y ^  | NAND2BX1M  | 0.108 | 0.157 |   6.002 |    9.666 | 
     | U0_ALU/mult_49/FS_1/U17      | A ^ -> Y v   | CLKXOR2X2M | 0.083 | 0.207 |   6.210 |    9.874 | 
     | U0_ALU/U34                   | A0N v -> Y v | OAI2BB1X2M | 0.077 | 0.176 |   6.386 |   10.050 | 
     | U0_ALU/\ALU_OUT_reg[10]      | D v          | SDFFRQX2M  | 0.077 | 0.000 |   6.386 |   10.050 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.664 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -3.625 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.031 |   0.070 |   -3.594 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.216 | 0.243 |   0.314 |   -3.350 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.264 | 0.297 |   0.610 |   -3.054 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.614 |   -3.050 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^          | SDFFRQX2M   | 0.264 | 0.003 |   0.614 |   -3.050 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.614
- Setup                         0.363
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.051
- Arrival Time                  5.993
= Slack Time                    4.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    4.058 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.039 |   0.039 |    4.097 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.021 | 0.031 |   0.070 |    4.128 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.216 | 0.243 |   0.314 |    4.372 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.241 | 0.252 |   0.565 |    4.623 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.534 | 0.721 |   1.286 |    5.344 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.334 | 0.328 |   1.614 |    5.671 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.252 | 0.235 |   1.849 |    5.906 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.075 | 0.165 |   2.013 |    6.071 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.550 |   2.563 |    6.621 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   3.119 |    7.177 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.556 |   3.676 |    7.733 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.557 |   4.233 |    8.291 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.565 |   4.798 |    8.856 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.159 | 0.597 |   5.395 |    9.453 | 
     | U0_ALU/mult_49/U11           | B v -> Y v   | CLKXOR2X2M | 0.132 | 0.282 |   5.677 |    9.734 | 
     | U0_ALU/mult_49/FS_1/U4       | A v -> Y v   | XNOR2X2M   | 0.104 | 0.137 |   5.814 |    9.872 | 
     | U0_ALU/U33                   | A0N v -> Y v | OAI2BB1X2M | 0.073 | 0.179 |   5.993 |   10.051 | 
     | U0_ALU/\ALU_OUT_reg[9]       | D v          | SDFFRQX2M  | 0.073 | 0.000 |   5.993 |   10.051 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.058 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -4.019 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.031 |   0.070 |   -3.987 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.216 | 0.243 |   0.314 |   -3.744 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.264 | 0.297 |   0.610 |   -3.447 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.614 |   -3.444 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^          | SDFFRQX2M   | 0.264 | 0.004 |   0.614 |   -3.444 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.613
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.042
- Arrival Time                  5.977
= Slack Time                    4.065
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.065 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    4.104 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    4.135 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    4.378 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.241 | 0.252 |   0.565 |    4.630 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.534 | 0.721 |   1.286 |    5.351 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.334 | 0.328 |   1.614 |    5.678 | 
     | U0_ALU/mult_49/U108          | B v -> Y ^  | NOR2X1M    | 0.252 | 0.234 |   1.848 |    5.913 | 
     | U0_ALU/mult_49/U6            | B ^ -> Y ^  | AND2X2M    | 0.079 | 0.168 |   2.016 |    6.081 | 
     | U0_ALU/mult_49/S2_2_1        | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.548 |   2.564 |    6.628 | 
     | U0_ALU/mult_49/S2_3_1        | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.561 |   3.124 |    7.189 | 
     | U0_ALU/mult_49/S2_4_1        | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.557 |   3.681 |    7.746 | 
     | U0_ALU/mult_49/S2_5_1        | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.558 |   4.240 |    8.304 | 
     | U0_ALU/mult_49/S2_6_1        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   4.797 |    8.862 | 
     | U0_ALU/mult_49/S4_1          | B ^ -> S v  | ADDFX2M    | 0.162 | 0.598 |   5.395 |    9.460 | 
     | U0_ALU/mult_49/U24           | A v -> Y ^  | INVX2M     | 0.081 | 0.088 |   5.483 |    9.547 | 
     | U0_ALU/mult_49/U23           | B ^ -> Y v  | XNOR2X2M   | 0.110 | 0.099 |   5.582 |    9.646 | 
     | U0_ALU/mult_49/FS_1/U7       | A v -> Y ^  | INVX2M     | 0.067 | 0.072 |   5.654 |    9.718 | 
     | U0_ALU/mult_49/FS_1/U8       | A ^ -> Y v  | INVX2M     | 0.029 | 0.036 |   5.690 |    9.754 | 
     | U0_ALU/U97                   | B0 v -> Y ^ | AOI2BB2XLM | 0.274 | 0.188 |   5.878 |    9.943 | 
     | U0_ALU/U95                   | A1 ^ -> Y v | AOI21X2M   | 0.115 | 0.099 |   5.977 |   10.042 | 
     | U0_ALU/\ALU_OUT_reg[8]       | D v         | SDFFRQX2M  | 0.115 | 0.000 |   5.977 |   10.042 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.065 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -4.025 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.031 |   0.071 |   -3.994 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.216 | 0.243 |   0.314 |   -3.751 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.264 | 0.297 |   0.611 |   -3.454 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.614 |   -3.451 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^          | SDFFRQX2M   | 0.264 | 0.003 |   0.614 |   -3.451 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.613
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.033
- Arrival Time                  5.911
= Slack Time                    4.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.122 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    4.161 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    4.192 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    4.436 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.241 | 0.252 |   0.565 |    4.687 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.534 | 0.721 |   1.286 |    5.408 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.334 | 0.328 |   1.614 |    5.736 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.296 | 0.260 |   1.874 |    5.996 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.078 | 0.172 |   2.047 |    6.168 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.545 |   2.592 |    6.714 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.561 |   3.153 |    7.274 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.562 |   3.714 |    7.836 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.563 |   4.278 |    8.399 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.559 |   4.837 |    8.958 | 
     | U0_ALU/mult_49/S4_0          | B ^ -> S v  | ADDFX2M    | 0.143 | 0.572 |   5.409 |    9.530 | 
     | U0_ALU/mult_49/FS_1/U14      | A v -> Y v  | BUFX2M     | 0.053 | 0.157 |   5.566 |    9.687 | 
     | U0_ALU/U82                   | B0 v -> Y ^ | AOI22X1M   | 0.262 | 0.206 |   5.772 |    9.894 | 
     | U0_ALU/U81                   | A1 ^ -> Y v | AOI31X2M   | 0.156 | 0.139 |   5.911 |   10.033 | 
     | U0_ALU/\ALU_OUT_reg[7]       | D v         | SDFFRQX2M  | 0.156 | 0.000 |   5.911 |   10.033 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.122 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -4.083 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.031 |   0.070 |   -4.051 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.216 | 0.243 |   0.314 |   -3.808 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.264 | 0.297 |   0.610 |   -3.511 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.613 |   -3.509 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^          | SDFFRQX2M   | 0.264 | 0.002 |   0.613 |   -3.509 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.613
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.026
- Arrival Time                  5.446
= Slack Time                    4.580
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    4.580 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M  | 0.038 | 0.039 |   0.039 |    4.619 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M  | 0.021 | 0.031 |   0.070 |    4.650 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.216 | 0.243 |   0.314 |    4.894 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y ^  | CLKBUFX40M  | 0.241 | 0.252 |   0.565 |    5.145 | 
     | U0_RegFile/\regArr_reg[0][7]     | CK ^ -> Q ^ | SDFFRHQX2M  | 0.098 | 0.382 |   0.948 |    5.528 | 
     | U0_RegFile/FE_OFC23_Operand_A_7_ | A ^ -> Y ^  | BUFX6M      | 0.274 | 0.219 |   1.167 |    5.747 | 
     | U0_ALU/div_52/FE_RC_69_0         | B ^ -> Y v  | CLKXOR2X2M  | 0.106 | 0.359 |   1.526 |    6.106 | 
     | U0_ALU/div_52/FE_RC_67_0         | B v -> Y ^  | NOR2X2M     | 0.157 | 0.135 |   1.661 |    6.241 | 
     | U0_ALU/div_52/FE_RC_80_0         | C ^ -> Y v  | NAND4X2M    | 0.157 | 0.153 |   1.814 |    6.394 | 
     | U0_ALU/div_52/FE_RC_125_0        | B v -> Y ^  | NAND3X2M    | 0.169 | 0.148 |   1.962 |    6.542 | 
     | U0_ALU/div_52/FE_RC_157_0        | A ^ -> Y v  | NAND2X2M    | 0.181 | 0.156 |   2.118 |    6.698 | 
     | U0_ALU/div_52/FE_RC_166_0        | AN v -> Y v | NAND2BX2M   | 0.107 | 0.216 |   2.334 |    6.914 | 
     | U0_ALU/div_52/FE_RC_165_0        | C v -> Y ^  | NAND3BX2M   | 0.115 | 0.104 |   2.438 |    7.018 | 
     | U0_ALU/div_52/FE_RC_164_0        | A ^ -> Y v  | NAND2X2M    | 0.066 | 0.071 |   2.509 |    7.089 | 
     | U0_ALU/div_52/FE_RC_163_0        | A v -> Y ^  | NAND3X2M    | 0.136 | 0.089 |   2.598 |    7.178 | 
     | U0_ALU/div_52/FE_RC_162_0        | A ^ -> Y v  | NAND2X4M    | 0.214 | 0.157 |   2.755 |    7.335 | 
     | U0_ALU/div_52/FE_RC_230_0        | A1 v -> Y ^ | OAI21X4M    | 0.217 | 0.208 |   2.963 |    7.543 | 
     | U0_ALU/div_52/FE_RC_243_0        | A ^ -> Y v  | CLKNAND2X2M | 0.322 | 0.244 |   3.207 |    7.787 | 
     | U0_ALU/div_52/FE_RC_236_0        | A v -> Y ^  | CLKNAND2X2M | 0.116 | 0.116 |   3.323 |    7.903 | 
     | U0_ALU/div_52/FE_RC_260_0        | A ^ -> Y v  | INVX2M      | 0.043 | 0.049 |   3.372 |    7.952 | 
     | U0_ALU/div_52/FE_RC_307_0        | B v -> Y ^  | NAND2X2M    | 0.120 | 0.088 |   3.460 |    8.040 | 
     | U0_ALU/div_52/FE_RC_305_0        | B ^ -> Y v  | NAND3BX2M   | 0.183 | 0.149 |   3.609 |    8.189 | 
     | U0_ALU/div_52/FE_RC_319_0        | B v -> Y ^  | NAND2X2M    | 0.280 | 0.217 |   3.826 |    8.406 | 
     | U0_ALU/div_52/U37                | S0 ^ -> Y v | CLKMX2X2M   | 0.161 | 0.312 |   4.138 |    8.717 | 
     | U0_ALU/div_52/FE_RC_348_0        | A v -> Y ^  | INVX2M      | 0.093 | 0.097 |   4.234 |    8.814 | 
     | U0_ALU/div_52/FE_RC_347_0        | A ^ -> Y v  | NAND2X2M    | 0.147 | 0.102 |   4.337 |    8.917 | 
     | U0_ALU/div_52/FE_RC_414_0        | A v -> Y ^  | NAND2X2M    | 0.143 | 0.122 |   4.459 |    9.039 | 
     | U0_ALU/div_52/FE_RC_419_0        | AN ^ -> Y ^ | NAND2BX2M   | 0.168 | 0.177 |   4.637 |    9.217 | 
     | U0_ALU/div_52/FE_RC_440_0        | B ^ -> Y v  | NAND2X2M    | 0.198 | 0.166 |   4.802 |    9.382 | 
     | U0_ALU/U68                       | C0 v -> Y ^ | AOI222X1M   | 0.502 | 0.446 |   5.249 |    9.829 | 
     | U0_ALU/U65                       | A1 ^ -> Y v | AOI31X2M    | 0.193 | 0.197 |   5.446 |   10.025 | 
     | U0_ALU/\ALU_OUT_reg[3]           | D v         | SDFFRQX2M   | 0.193 | 0.000 |   5.446 |   10.026 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.580 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -4.541 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.031 |   0.071 |   -4.509 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.216 | 0.243 |   0.314 |   -4.266 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.264 | 0.297 |   0.611 |   -3.969 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.614 |   -3.966 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^          | SDFFRQX2M   | 0.264 | 0.003 |   0.614 |   -3.966 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.613
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.034
- Arrival Time                  5.439
= Slack Time                    4.595
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.595 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    4.634 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.071 |    4.666 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    4.909 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.241 | 0.252 |   0.566 |    5.161 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.534 | 0.721 |   1.286 |    5.881 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.334 | 0.328 |   1.614 |    6.209 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.296 | 0.260 |   1.874 |    6.469 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.078 | 0.172 |   2.047 |    6.642 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.545 |   2.592 |    7.187 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.561 |   3.153 |    7.748 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.562 |   3.714 |    8.309 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.563 |   4.278 |    8.873 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> S v  | ADDFX2M    | 0.137 | 0.566 |   4.843 |    9.439 | 
     | U0_ALU/mult_49/FS_1/U13      | A v -> Y v  | BUFX2M     | 0.054 | 0.157 |   5.000 |    9.595 | 
     | U0_ALU/U80                   | A0 v -> Y ^ | AOI222X1M  | 0.530 | 0.281 |   5.281 |    9.876 | 
     | U0_ALU/U77                   | A1 ^ -> Y v | AOI31X2M   | 0.152 | 0.158 |   5.439 |   10.034 | 
     | U0_ALU/\ALU_OUT_reg[6]       | D v         | SDFFRQX2M  | 0.152 | 0.000 |   5.439 |   10.034 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.595 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -4.556 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.031 |   0.070 |   -4.525 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.216 | 0.243 |   0.314 |   -4.281 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.264 | 0.297 |   0.610 |   -3.985 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.613 |   -3.982 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^          | SDFFRQX2M   | 0.264 | 0.003 |   0.613 |   -3.982 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.566
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.986
- Arrival Time                  4.927
= Slack Time                    5.059
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.059 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.098 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.130 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    5.373 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    5.620 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.249 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    6.560 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    6.781 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.046 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.177 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.294 | 0.153 |   2.271 |    7.330 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.188 | 0.772 |   3.043 |    8.102 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.254 | 0.207 |   3.250 |    8.310 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.887 | 0.558 |   3.808 |    8.867 | 
     | U0_RegFile/U301                   | S1 ^ -> Y v | MX4X1M     | 0.183 | 0.376 |   4.184 |    9.244 | 
     | U0_RegFile/U268                   | D v -> Y v  | MX4X1M     | 0.131 | 0.384 |   4.569 |    9.628 | 
     | U0_RegFile/U267                   | A0 v -> Y v | AO22X1M    | 0.132 | 0.358 |   4.927 |    9.986 | 
     | U0_RegFile/\RdData_reg[2]         | D v         | SDFFRQX2M  | 0.132 | 0.000 |   4.927 |    9.986 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.059 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.020 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.070 |   -4.989 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -4.745 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   0.565 |   -4.494 | 
     | U0_RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.241 | 0.000 |   0.566 |   -4.494 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.580
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.003
- Arrival Time                  4.937
= Slack Time                    5.066
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.066 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.105 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.136 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    5.380 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    5.627 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.256 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    6.567 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    6.788 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.053 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.184 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.294 | 0.153 |   2.271 |    7.337 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.188 | 0.772 |   3.043 |    8.109 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.254 | 0.207 |   3.250 |    8.316 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.887 | 0.558 |   3.808 |    8.874 | 
     | U0_RegFile/U303                   | S1 ^ -> Y v | MX4X1M     | 0.204 | 0.395 |   4.203 |    9.269 | 
     | U0_RegFile/U276                   | D v -> Y v  | MX4X1M     | 0.126 | 0.385 |   4.588 |    9.654 | 
     | U0_RegFile/U275                   | A0 v -> Y v | AO22X1M    | 0.125 | 0.349 |   4.937 |   10.003 | 
     | U0_RegFile/\RdData_reg[4]         | D v         | SDFFRQX2M  | 0.125 | 0.000 |   4.937 |   10.003 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.066 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.027 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.071 |   -4.995 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -4.752 | 
     | REF_SCAN_CLK__L1_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.233 | 0.247 |   0.561 |   -4.504 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.247 | 0.019 |   0.580 |   -4.486 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_RegFile/\RdData_reg[1] /CK 
Endpoint:   U0_RegFile/\RdData_reg[1] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.577
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.001
- Arrival Time                  4.925
= Slack Time                    5.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.077 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.116 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.147 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    5.391 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    5.638 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.267 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    6.578 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    6.799 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.064 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.195 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.294 | 0.153 |   2.271 |    7.348 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.188 | 0.772 |   3.043 |    8.120 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.254 | 0.207 |   3.251 |    8.327 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.887 | 0.558 |   3.808 |    8.885 | 
     | U0_RegFile/U266                   | S1 ^ -> Y v | MX4X1M     | 0.168 | 0.360 |   4.168 |    9.245 | 
     | U0_RegFile/U264                   | D v -> Y v  | MX4X1M     | 0.157 | 0.409 |   4.577 |    9.653 | 
     | U0_RegFile/U263                   | A0 v -> Y v | AO22X1M    | 0.116 | 0.348 |   4.925 |   10.001 | 
     | U0_RegFile/\RdData_reg[1]         | D v         | SDFFRQX2M  | 0.116 | 0.000 |   4.925 |   10.001 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.077 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.038 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.070 |   -5.006 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -4.763 | 
     | REF_SCAN_CLK__L1_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.233 | 0.247 |   0.561 |   -4.515 | 
     | U0_RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.242 | 0.016 |   0.577 |   -4.499 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_RegFile/\RdData_reg[0] /CK 
Endpoint:   U0_RegFile/\RdData_reg[0] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.582
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.008
- Arrival Time                  4.914
= Slack Time                    5.094
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.094 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.133 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.165 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    5.408 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    5.656 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.284 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    6.595 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    6.817 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.081 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.212 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.294 | 0.153 |   2.271 |    7.365 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.188 | 0.772 |   3.043 |    8.137 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.254 | 0.207 |   3.250 |    8.345 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.887 | 0.558 |   3.808 |    8.902 | 
     | U0_RegFile/U300                   | S1 ^ -> Y v | MX4X1M     | 0.166 | 0.357 |   4.165 |    9.259 | 
     | U0_RegFile/U260                   | D v -> Y v  | MX4X1M     | 0.150 | 0.401 |   4.566 |    9.660 | 
     | U0_RegFile/U259                   | A0 v -> Y v | AO22X1M    | 0.118 | 0.348 |   4.914 |   10.008 | 
     | U0_RegFile/\RdData_reg[0]         | D v         | SDFFRQX2M  | 0.118 | 0.000 |   4.914 |   10.008 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.094 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.055 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.070 |   -5.024 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -4.780 | 
     | REF_SCAN_CLK__L1_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.233 | 0.247 |   0.561 |   -4.533 | 
     | U0_RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.252 | 0.021 |   0.582 |   -4.512 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.617
- Setup                         0.367
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.050
- Arrival Time                  4.936
= Slack Time                    5.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.114 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.153 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.184 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    5.427 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    5.675 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.304 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    6.614 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    6.836 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.101 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.232 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.294 | 0.153 |   2.271 |    7.385 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.188 | 0.772 |   3.043 |    8.157 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.254 | 0.207 |   3.250 |    8.364 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.887 | 0.558 |   3.808 |    8.922 | 
     | U0_RegFile/U302                   | S1 ^ -> Y v | MX4X1M     | 0.199 | 0.392 |   4.200 |    9.313 | 
     | U0_RegFile/U272                   | D v -> Y v  | MX4X1M     | 0.144 | 0.405 |   4.605 |    9.718 | 
     | U0_RegFile/U271                   | A0 v -> Y v | AO22X1M    | 0.105 | 0.331 |   4.936 |   10.050 | 
     | U0_RegFile/\RdData_reg[3]         | D v         | SDFFRQX2M  | 0.105 | 0.000 |   4.936 |   10.050 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.114 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.074 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.070 |   -5.043 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -4.800 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   0.566 |   -4.548 | 
     | U0_RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.278 | 0.052 |   0.617 |   -4.497 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.614
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.032
- Arrival Time                  4.868
= Slack Time                    5.165
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.165 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.204 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.071 |    5.235 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    5.479 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.241 | 0.252 |   0.566 |    5.730 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.534 | 0.721 |   1.286 |    6.451 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.334 | 0.328 |   1.614 |    6.778 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.296 | 0.260 |   1.874 |    7.039 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.078 | 0.172 |   2.047 |    7.211 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.545 |   2.592 |    7.756 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.561 |   3.153 |    8.317 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.562 |   3.714 |    8.879 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> S v  | ADDFX2M    | 0.137 | 0.565 |   4.279 |    9.444 | 
     | U0_ALU/mult_49/FS_1/U12      | A v -> Y v  | BUFX2M     | 0.056 | 0.158 |   4.437 |    9.602 | 
     | U0_ALU/U76                   | A0 v -> Y ^ | AOI222X1M  | 0.493 | 0.260 |   4.697 |    9.862 | 
     | U0_ALU/U73                   | A1 ^ -> Y v | AOI31X2M   | 0.162 | 0.170 |   4.868 |   10.032 | 
     | U0_ALU/\ALU_OUT_reg[5]       | D v         | SDFFRQX2M  | 0.162 | 0.000 |   4.868 |   10.032 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.165 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -5.125 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.031 |   0.070 |   -5.094 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.216 | 0.243 |   0.314 |   -4.851 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.264 | 0.297 |   0.610 |   -4.554 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.614 |   -4.551 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^          | SDFFRQX2M   | 0.264 | 0.003 |   0.614 |   -4.551 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/\RdData_reg[6] /CK 
Endpoint:   U0_RegFile/\RdData_reg[6] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.617
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.045
- Arrival Time                  4.838
= Slack Time                    5.207
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.207 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.246 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.277 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    5.521 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    5.768 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.397 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    6.708 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    6.929 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.194 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.325 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    7.576 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.055 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.277 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    8.787 | 
     | U0_RegFile/U305                   | S0 ^ -> Y v | MX4X1M     | 0.175 | 0.520 |   4.101 |    9.308 | 
     | U0_RegFile/U284                   | D v -> Y v  | MX4X1M     | 0.132 | 0.383 |   4.483 |    9.690 | 
     | U0_RegFile/U283                   | A0 v -> Y v | AO22X1M    | 0.128 | 0.355 |   4.838 |   10.045 | 
     | U0_RegFile/\RdData_reg[6]         | D v         | SDFFRQX2M  | 0.128 | 0.000 |   4.838 |   10.045 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.207 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.168 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.071 |   -5.136 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -4.893 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   0.566 |   -4.641 | 
     | U0_RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.278 | 0.052 |   0.617 |   -4.590 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/\RdData_reg[5] /CK 
Endpoint:   U0_RegFile/\RdData_reg[5] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.618
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.050
- Arrival Time                  4.818
= Slack Time                    5.233
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.233 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.272 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.071 |    5.303 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    5.547 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    5.794 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.423 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    6.734 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    6.955 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.220 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.351 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    7.602 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.081 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.303 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    8.813 | 
     | U0_RegFile/U304                   | S0 ^ -> Y v | MX4X1M     | 0.192 | 0.538 |   4.118 |    9.351 | 
     | U0_RegFile/U280                   | D v -> Y v  | MX4X1M     | 0.117 | 0.371 |   4.489 |    9.722 | 
     | U0_RegFile/U279                   | A0 v -> Y v | AO22X1M    | 0.109 | 0.329 |   4.818 |   10.050 | 
     | U0_RegFile/\RdData_reg[5]         | D v         | SDFFRQX2M  | 0.109 | 0.000 |   4.818 |   10.050 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.233 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.194 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.071 |   -5.162 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -4.919 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   0.566 |   -4.667 | 
     | U0_RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.278 | 0.053 |   0.619 |   -4.614 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_RegFile/\RdData_reg[7] /CK 
Endpoint:   U0_RegFile/\RdData_reg[7] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.617
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.044
- Arrival Time                  4.807
= Slack Time                    5.237
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.237 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.276 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.307 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    5.550 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    5.798 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.427 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    6.737 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    6.959 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.224 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.355 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    7.606 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.085 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.306 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    8.817 | 
     | U0_RegFile/U306                   | S0 ^ -> Y v | MX4X1M     | 0.155 | 0.500 |   4.080 |    9.316 | 
     | U0_RegFile/U288                   | D v -> Y v  | MX4X1M     | 0.124 | 0.368 |   4.448 |    9.684 | 
     | U0_RegFile/U287                   | A0 v -> Y v | AO22X1M    | 0.135 | 0.359 |   4.807 |   10.044 | 
     | U0_RegFile/\RdData_reg[7]         | D v         | SDFFRQX2M  | 0.135 | 0.000 |   4.807 |   10.044 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.237 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.197 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.070 |   -5.166 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -4.923 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   0.566 |   -4.671 | 
     | U0_RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.278 | 0.052 |   0.617 |   -4.619 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][1] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.614
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.031
- Arrival Time                  4.360
= Slack Time                    5.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.671 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.710 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.742 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    5.985 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.241 | 0.252 |   0.565 |    6.237 | 
     | U0_RegFile/\regArr_reg[1][1] | CK ^ -> Q v | SDFFRHQX4M | 0.162 | 0.460 |   1.025 |    6.696 | 
     | U0_ALU/div_52/U28            | A v -> Y ^  | INVX6M     | 0.354 | 0.244 |   1.269 |    6.940 | 
     | U0_ALU/div_52/FE_RC_39_0     | A ^ -> Y v  | INVX2M     | 0.085 | 0.080 |   1.349 |    7.020 | 
     | U0_ALU/div_52/FE_RC_38_0     | B v -> Y ^  | NOR2X2M    | 0.224 | 0.169 |   1.518 |    7.190 | 
     | U0_ALU/div_52/FE_RC_72_0     | D ^ -> Y v  | NAND4BX2M  | 0.274 | 0.237 |   1.755 |    7.426 | 
     | U0_ALU/div_52/FE_RC_59_0     | A0 v -> Y ^ | OAI21X2M   | 0.479 | 0.361 |   2.116 |    7.788 | 
     | U0_ALU/div_52/FE_RC_140_0    | A ^ -> Y v  | INVX2M     | 0.124 | 0.112 |   2.228 |    7.900 | 
     | U0_ALU/div_52/FE_RC_139_0    | S0 v -> Y v | MXI2X1M    | 0.153 | 0.170 |   2.399 |    8.070 | 
     | U0_ALU/div_52/FE_RC_132_0    | A0 v -> Y ^ | AOI221XLM  | 0.570 | 0.406 |   2.804 |    8.476 | 
     | U0_ALU/div_52/FE_RC_130_0    | B ^ -> Y v  | MXI2X1M    | 0.167 | 0.177 |   2.982 |    8.653 | 
     | U0_ALU/div_52/U38            | B v -> Y v  | MX2X1M     | 0.161 | 0.321 |   3.303 |    8.975 | 
     | U0_ALU/div_52/FE_RC_234_0    | A v -> Y ^  | INVX2M     | 0.086 | 0.092 |   3.395 |    9.066 | 
     | U0_ALU/div_52/FE_RC_305_0    | AN ^ -> Y ^ | NAND3BX2M  | 0.179 | 0.166 |   3.561 |    9.232 | 
     | U0_ALU/div_52/FE_RC_319_0    | B ^ -> Y v  | NAND2X2M   | 0.220 | 0.181 |   3.742 |    9.413 | 
     | U0_ALU/U72                   | C0 v -> Y ^ | AOI222X1M  | 0.491 | 0.446 |   4.187 |    9.859 | 
     | U0_ALU/U69                   | A1 ^ -> Y v | AOI31X2M   | 0.166 | 0.173 |   4.360 |   10.031 | 
     | U0_ALU/\ALU_OUT_reg[4]       | D v         | SDFFRQX2M  | 0.166 | 0.000 |   4.360 |   10.031 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.671 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -5.632 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.031 |   0.070 |   -5.601 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.216 | 0.243 |   0.314 |   -5.358 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.264 | 0.297 |   0.610 |   -5.061 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.614 |   -5.058 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^          | SDFFRQX2M   | 0.264 | 0.003 |   0.614 |   -5.058 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][6] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.577
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.991
- Arrival Time                  4.278
= Slack Time                    5.713
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.713 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.752 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.783 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    6.026 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    6.274 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.903 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    7.213 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    7.435 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.700 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.831 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    8.082 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.561 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.782 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    9.293 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.229 | 0.215 |   3.796 |    9.508 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.450 | 0.315 |   4.111 |    9.823 | 
     | U0_RegFile/U201                   | B1 ^ -> Y v | OAI2BB2X1M | 0.167 | 0.168 |   4.278 |    9.991 | 
     | U0_RegFile/\regArr_reg[8][6]      | D v         | SDFFRQX2M  | 0.167 | 0.000 |   4.278 |    9.991 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.712 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.673 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.070 |   -5.642 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -5.399 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.233 | 0.247 |   0.561 |   -5.151 | 
     | U0_RegFile/\regArr_reg[8][6] | CK ^       | SDFFRQX2M  | 0.241 | 0.016 |   0.577 |   -5.135 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][5] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.579
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.997
- Arrival Time                  4.274
= Slack Time                    5.722
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.722 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.761 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.071 |    5.793 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    6.036 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    6.284 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.912 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    7.223 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    7.445 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.709 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.840 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    8.092 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.571 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.792 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    9.302 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.229 | 0.215 |   3.796 |    9.518 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.450 | 0.315 |   4.111 |    9.833 | 
     | U0_RegFile/U200                   | B1 ^ -> Y v | OAI2BB2X1M | 0.149 | 0.163 |   4.274 |    9.996 | 
     | U0_RegFile/\regArr_reg[8][5]      | D v         | SDFFRQX2M  | 0.149 | 0.000 |   4.274 |    9.997 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.722 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.683 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.070 |   -5.652 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -5.408 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.233 | 0.247 |   0.561 |   -5.161 | 
     | U0_RegFile/\regArr_reg[8][5] | CK ^       | SDFFRQX2M  | 0.243 | 0.017 |   0.579 |   -5.144 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.578
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.997
- Arrival Time                  4.266
= Slack Time                    5.731
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.731 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.770 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.071 |    5.802 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    6.045 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    6.293 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.921 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    7.232 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    7.454 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.718 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.849 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    8.101 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.580 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.801 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    9.311 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.229 | 0.215 |   3.796 |    9.527 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.450 | 0.315 |   4.111 |    9.842 | 
     | U0_RegFile/U199                   | B1 ^ -> Y v | OAI2BB2X1M | 0.143 | 0.155 |   4.266 |    9.997 | 
     | U0_RegFile/\regArr_reg[8][4]      | D v         | SDFFRQX2M  | 0.143 | 0.000 |   4.266 |    9.997 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.731 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.692 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.071 |   -5.661 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -5.417 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.233 | 0.247 |   0.561 |   -5.170 | 
     | U0_RegFile/\regArr_reg[8][4] | CK ^       | SDFFRQX2M  | 0.242 | 0.017 |   0.578 |   -5.153 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][6] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.607
- Setup                         0.383
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.024
- Arrival Time                  4.293
= Slack Time                    5.732
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.732 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.771 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.802 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    6.046 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    6.293 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.922 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    7.233 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    7.454 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.719 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.850 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    8.101 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.580 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.801 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    9.312 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.229 | 0.215 |   3.796 |    9.527 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.458 | 0.320 |   4.115 |    9.847 | 
     | U0_RegFile/U233                   | B1 ^ -> Y v | OAI2BB2X1M | 0.181 | 0.177 |   4.292 |   10.024 | 
     | U0_RegFile/\regArr_reg[12][6]     | D v         | SDFFRQX2M  | 0.181 | 0.000 |   4.293 |   10.024 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.732 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.693 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.070 |   -5.661 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -5.418 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   0.565 |   -5.166 | 
     | U0_RegFile/\regArr_reg[12][6] | CK ^       | SDFFRQX2M  | 0.276 | 0.042 |   0.607 |   -5.124 | 
     +----------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][7] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.576
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.998
- Arrival Time                  4.261
= Slack Time                    5.737
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.737 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.777 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.808 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    6.051 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    6.299 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.928 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    7.238 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    7.460 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.725 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.855 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    8.107 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.586 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.807 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    9.318 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.229 | 0.215 |   3.796 |    9.533 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.450 | 0.315 |   4.111 |    9.848 | 
     | U0_RegFile/U202                   | B1 ^ -> Y v | OAI2BB2X1M | 0.126 | 0.150 |   4.261 |    9.998 | 
     | U0_RegFile/\regArr_reg[8][7]      | D v         | SDFFRQX2M  | 0.126 | 0.000 |   4.261 |    9.998 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.737 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.698 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.070 |   -5.667 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -5.424 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.233 | 0.247 |   0.561 |   -5.176 | 
     | U0_RegFile/\regArr_reg[8][7] | CK ^       | SDFFRQX2M  | 0.240 | 0.015 |   0.576 |   -5.161 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.598
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.020
- Arrival Time                  4.279
= Slack Time                    5.740
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.740 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.780 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.811 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    6.054 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    6.302 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.931 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    7.241 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    7.463 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.728 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.858 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    8.110 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.589 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.810 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    9.321 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.225 | 0.209 |   3.789 |    9.529 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.458 | 0.327 |   4.116 |    9.856 | 
     | U0_RegFile/U348                   | B1 ^ -> Y v | OAI2BB2X1M | 0.153 | 0.163 |   4.279 |   10.019 | 
     | U0_RegFile/\regArr_reg[6][4]      | D v         | SDFFRQX2M  | 0.153 | 0.000 |   4.279 |   10.020 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.740 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.701 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.071 |   -5.670 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -5.427 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   0.566 |   -5.175 | 
     | U0_RegFile/\regArr_reg[6][4] | CK ^       | SDFFRQX2M  | 0.271 | 0.032 |   0.598 |   -5.143 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][6] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.598
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.019
- Arrival Time                  4.274
= Slack Time                    5.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.745 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.784 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.816 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    6.059 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    6.306 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.935 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    7.246 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    7.467 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.732 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.863 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    8.115 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.594 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.815 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    9.325 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.225 | 0.209 |   3.789 |    9.534 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.458 | 0.327 |   4.116 |    9.861 | 
     | U0_RegFile/U350                   | B1 ^ -> Y v | OAI2BB2X1M | 0.157 | 0.158 |   4.274 |   10.019 | 
     | U0_RegFile/\regArr_reg[6][6]      | D v         | SDFFRQX2M  | 0.157 | 0.000 |   4.274 |   10.019 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.745 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.706 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.070 |   -5.675 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -5.431 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   0.566 |   -5.180 | 
     | U0_RegFile/\regArr_reg[6][6] | CK ^       | SDFFRQX2M  | 0.271 | 0.032 |   0.598 |   -5.147 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][0] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.593
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.017
- Arrival Time                  4.271
= Slack Time                    5.746
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.747 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.786 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.071 |    5.817 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    6.060 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    6.308 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.937 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    7.247 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    7.469 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.734 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.865 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    8.116 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.595 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.816 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    9.327 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.229 | 0.215 |   3.796 |    9.542 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.458 | 0.320 |   4.115 |    9.862 | 
     | U0_RegFile/U227                   | B1 ^ -> Y v | OAI2BB2X1M | 0.135 | 0.156 |   4.271 |   10.017 | 
     | U0_RegFile/\regArr_reg[12][0]     | D v         | SDFFRQX2M  | 0.135 | 0.000 |   4.271 |   10.017 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.746 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.707 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.070 |   -5.676 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -5.433 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   0.565 |   -5.181 | 
     | U0_RegFile/\regArr_reg[12][0] | CK ^       | SDFFRQX2M  | 0.268 | 0.027 |   0.593 |   -5.154 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][7] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.596
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.021
- Arrival Time                  4.272
= Slack Time                    5.748
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.748 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.787 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.071 |    5.819 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    6.062 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    6.310 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.938 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    7.249 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    7.471 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.735 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.866 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    8.118 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.597 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.818 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    9.329 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.225 | 0.209 |   3.789 |    9.537 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.458 | 0.327 |   4.116 |    9.864 | 
     | U0_RegFile/U351                   | B1 ^ -> Y v | OAI2BB2X1M | 0.137 | 0.157 |   4.272 |   10.021 | 
     | U0_RegFile/\regArr_reg[6][7]      | D v         | SDFFRQX2M  | 0.137 | 0.000 |   4.272 |   10.021 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.748 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.709 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.070 |   -5.678 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -5.434 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   0.565 |   -5.183 | 
     | U0_RegFile/\regArr_reg[6][7] | CK ^       | SDFFRQX2M  | 0.269 | 0.030 |   0.596 |   -5.153 | 
     +---------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][1] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.605
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.030
- Arrival Time                  4.281
= Slack Time                    5.749
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.749 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.788 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.820 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    6.063 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    6.311 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.939 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    7.250 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    7.472 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.736 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.867 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    8.119 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.598 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.819 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    9.329 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.229 | 0.215 |   3.796 |    9.545 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.458 | 0.320 |   4.115 |    9.865 | 
     | U0_RegFile/U244                   | B1 ^ -> Y v | OAI2BB2X1M | 0.144 | 0.165 |   4.280 |   10.030 | 
     | U0_RegFile/\regArr_reg[14][1]     | D v         | SDFFRQX2M  | 0.144 | 0.000 |   4.281 |   10.030 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.749 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.710 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.070 |   -5.679 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -5.435 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   0.565 |   -5.184 | 
     | U0_RegFile/\regArr_reg[14][1] | CK ^       | SDFFRQX2M  | 0.276 | 0.040 |   0.605 |   -5.144 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][2] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.595
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.019
- Arrival Time                  4.269
= Slack Time                    5.749
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.749 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.788 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.820 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    6.063 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    6.311 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.939 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    7.250 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    7.472 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.737 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.867 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    8.119 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.598 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.819 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    9.330 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.229 | 0.215 |   3.796 |    9.545 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.450 | 0.315 |   4.111 |    9.860 | 
     | U0_RegFile/U197                   | B1 ^ -> Y v | OAI2BB2X1M | 0.142 | 0.159 |   4.269 |   10.019 | 
     | U0_RegFile/\regArr_reg[8][2]      | D v         | SDFFRQX2M  | 0.142 | 0.000 |   4.269 |   10.019 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.749 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.710 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.071 |   -5.679 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -5.436 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   0.566 |   -5.184 | 
     | U0_RegFile/\regArr_reg[8][2] | CK ^       | SDFFRQX2M  | 0.270 | 0.030 |   0.595 |   -5.154 | 
     +---------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][1] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.591
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.016
- Arrival Time                  4.266
= Slack Time                    5.750
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.750 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.789 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.820 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    6.063 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    6.311 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.940 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    7.250 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    7.472 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.737 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.868 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    8.119 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.598 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.819 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    9.330 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.229 | 0.215 |   3.796 |    9.545 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.450 | 0.315 |   4.111 |    9.860 | 
     | U0_RegFile/U196                   | B1 ^ -> Y v | OAI2BB2X1M | 0.135 | 0.155 |   4.266 |   10.016 | 
     | U0_RegFile/\regArr_reg[8][1]      | D v         | SDFFRQX2M  | 0.135 | 0.000 |   4.266 |   10.016 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.750 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.711 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.070 |   -5.679 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -5.436 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   0.565 |   -5.184 | 
     | U0_RegFile/\regArr_reg[8][1] | CK ^       | SDFFRQX2M  | 0.266 | 0.026 |   0.591 |   -5.158 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][2] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.605
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.029
- Arrival Time                  4.279
= Slack Time                    5.750
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.750 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.789 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.820 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    6.064 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    6.311 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.940 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    7.251 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    7.472 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.737 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.868 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    8.119 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.598 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.820 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    9.330 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.229 | 0.215 |   3.796 |    9.545 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.458 | 0.320 |   4.115 |    9.865 | 
     | U0_RegFile/U229                   | B1 ^ -> Y v | OAI2BB2X1M | 0.148 | 0.164 |   4.279 |   10.029 | 
     | U0_RegFile/\regArr_reg[12][2]     | D v         | SDFFRQX2M  | 0.148 | 0.000 |   4.279 |   10.029 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.750 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.711 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.071 |   -5.679 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -5.436 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   0.566 |   -5.184 | 
     | U0_RegFile/\regArr_reg[12][2] | CK ^       | SDFFRQX2M  | 0.276 | 0.040 |   0.605 |   -5.145 | 
     +----------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.588
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.012
- Arrival Time                  4.262
= Slack Time                    5.751
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.751 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.790 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.821 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    6.064 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    6.312 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.941 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    7.251 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    7.473 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.738 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.869 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    8.120 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.599 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.820 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    9.331 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.229 | 0.215 |   3.796 |    9.546 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.450 | 0.315 |   4.111 |    9.861 | 
     | U0_RegFile/U195                   | B1 ^ -> Y v | OAI2BB2X1M | 0.131 | 0.151 |   4.262 |   10.012 | 
     | U0_RegFile/\regArr_reg[8][0]      | D v         | SDFFRQX2M  | 0.131 | 0.000 |   4.262 |   10.012 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.751 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.711 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.070 |   -5.680 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -5.437 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   0.565 |   -5.185 | 
     | U0_RegFile/\regArr_reg[8][0] | CK ^       | SDFFRQX2M  | 0.261 | 0.022 |   0.588 |   -5.163 | 
     +---------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][7] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.607
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.031
- Arrival Time                  4.280
= Slack Time                    5.751
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.751 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.791 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.822 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    6.065 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    6.313 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.942 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    7.252 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    7.474 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.739 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.869 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    8.121 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.600 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.821 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    9.332 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.229 | 0.215 |   3.796 |    9.547 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.458 | 0.320 |   4.115 |    9.867 | 
     | U0_RegFile/U250                   | B1 ^ -> Y v | OAI2BB2X1M | 0.146 | 0.165 |   4.280 |   10.031 | 
     | U0_RegFile/\regArr_reg[14][7]     | D v         | SDFFRQX2M  | 0.146 | 0.000 |   4.280 |   10.031 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.751 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.712 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.070 |   -5.681 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -5.438 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   0.566 |   -5.186 | 
     | U0_RegFile/\regArr_reg[14][7] | CK ^       | SDFFRQX2M  | 0.276 | 0.042 |   0.607 |   -5.144 | 
     +----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][5] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.598
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.023
- Arrival Time                  4.271
= Slack Time                    5.752
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.752 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.791 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.071 |    5.822 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    6.066 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    6.313 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.942 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    7.253 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    7.474 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.739 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.870 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    8.121 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.600 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.822 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    9.332 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.225 | 0.209 |   3.789 |    9.541 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.458 | 0.327 |   4.116 |    9.868 | 
     | U0_RegFile/U349                   | B1 ^ -> Y v | OAI2BB2X1M | 0.139 | 0.155 |   4.271 |   10.023 | 
     | U0_RegFile/\regArr_reg[6][5]      | D v         | SDFFRQX2M  | 0.139 | 0.000 |   4.271 |   10.023 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.752 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.713 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.070 |   -5.681 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -5.438 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   0.566 |   -5.186 | 
     | U0_RegFile/\regArr_reg[6][5] | CK ^       | SDFFRQX2M  | 0.271 | 0.032 |   0.598 |   -5.154 | 
     +---------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][5] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.603
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.027
- Arrival Time                  4.274
= Slack Time                    5.752
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.752 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.791 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.823 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    6.066 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    6.313 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.942 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    7.253 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    7.474 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.739 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.870 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    8.122 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.601 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.822 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    9.332 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.229 | 0.215 |   3.796 |    9.548 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.458 | 0.320 |   4.115 |    9.868 | 
     | U0_RegFile/U232                   | B1 ^ -> Y v | OAI2BB2X1M | 0.144 | 0.159 |   4.274 |   10.027 | 
     | U0_RegFile/\regArr_reg[12][5]     | D v         | SDFFRQX2M  | 0.144 | 0.000 |   4.274 |   10.027 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.752 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.713 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.070 |   -5.682 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -5.438 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   0.565 |   -5.187 | 
     | U0_RegFile/\regArr_reg[12][5] | CK ^       | SDFFRQX2M  | 0.273 | 0.037 |   0.603 |   -5.149 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][1] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.604
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.029
- Arrival Time                  4.277
= Slack Time                    5.752
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.752 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.791 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.823 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    6.066 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    6.314 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.942 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    7.253 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    7.475 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.739 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.870 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    8.122 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.601 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.822 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    9.332 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.229 | 0.215 |   3.796 |    9.548 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.458 | 0.320 |   4.115 |    9.868 | 
     | U0_RegFile/U228                   | B1 ^ -> Y v | OAI2BB2X1M | 0.142 | 0.161 |   4.277 |   10.029 | 
     | U0_RegFile/\regArr_reg[12][1]     | D v         | SDFFRQX2M  | 0.142 | 0.000 |   4.277 |   10.029 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.752 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.713 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.071 |   -5.682 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -5.438 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   0.566 |   -5.187 | 
     | U0_RegFile/\regArr_reg[12][1] | CK ^       | SDFFRQX2M  | 0.276 | 0.039 |   0.604 |   -5.148 | 
     +----------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][6] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.602
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.024
- Arrival Time                  4.271
= Slack Time                    5.753
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.753 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.792 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.824 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    6.067 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    6.315 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.943 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    7.254 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    7.476 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.740 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.871 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    8.123 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.602 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.823 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    9.334 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.229 | 0.215 |   3.796 |    9.549 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.458 | 0.320 |   4.115 |    9.869 | 
     | U0_RegFile/U249                   | B1 ^ -> Y v | OAI2BB2X1M | 0.154 | 0.155 |   4.271 |   10.024 | 
     | U0_RegFile/\regArr_reg[14][6]     | D v         | SDFFRQX2M  | 0.154 | 0.000 |   4.271 |   10.024 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.753 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.714 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.071 |   -5.683 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -5.439 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   0.566 |   -5.188 | 
     | U0_RegFile/\regArr_reg[14][6] | CK ^       | SDFFRQX2M  | 0.273 | 0.037 |   0.602 |   -5.151 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][5] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.577
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.997
- Arrival Time                  4.243
= Slack Time                    5.754
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.754 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.793 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.824 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    6.067 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    6.315 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.944 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    7.254 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    7.476 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.741 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.872 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    8.123 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.602 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.823 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    9.334 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.229 | 0.215 |   3.796 |    9.549 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.418 | 0.297 |   4.093 |    9.847 | 
     | U0_RegFile/U216                   | B1 ^ -> Y v | OAI2BB2X1M | 0.138 | 0.150 |   4.243 |    9.997 | 
     | U0_RegFile/\regArr_reg[10][5]     | D v         | SDFFRQX2M  | 0.138 | 0.000 |   4.243 |    9.997 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.754 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.714 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.071 |   -5.683 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -5.440 | 
     | REF_SCAN_CLK__L1_I1           | A ^ -> Y ^ | CLKBUFX40M | 0.233 | 0.247 |   0.561 |   -5.192 | 
     | U0_RegFile/\regArr_reg[10][5] | CK ^       | SDFFRQX2M  | 0.241 | 0.016 |   0.577 |   -5.176 | 
     +----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][5] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.609
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.032
- Arrival Time                  4.279
= Slack Time                    5.754
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.754 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.793 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.824 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    6.068 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    6.315 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.944 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    7.255 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    7.476 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.741 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.872 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    8.123 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.602 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.824 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    9.334 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.229 | 0.215 |   3.796 |    9.549 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.458 | 0.320 |   4.115 |    9.869 | 
     | U0_RegFile/U248                   | B1 ^ -> Y v | OAI2BB2X1M | 0.149 | 0.163 |   4.278 |   10.032 | 
     | U0_RegFile/\regArr_reg[14][5]     | D v         | SDFFRQX2M  | 0.149 | 0.000 |   4.279 |   10.032 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.754 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.715 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.071 |   -5.683 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -5.440 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   0.566 |   -5.188 | 
     | U0_RegFile/\regArr_reg[14][5] | CK ^       | SDFFRQX2M  | 0.277 | 0.043 |   0.609 |   -5.145 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][1] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.602
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.028
- Arrival Time                  4.272
= Slack Time                    5.756
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.756 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.795 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.826 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    6.070 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    6.317 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.946 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    7.257 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    7.478 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.743 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.874 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    8.125 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.604 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.825 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    9.336 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.225 | 0.209 |   3.789 |    9.545 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.458 | 0.327 |   4.116 |    9.871 | 
     | U0_RegFile/U345                   | B1 ^ -> Y v | OAI2BB2X1M | 0.133 | 0.157 |   4.272 |   10.028 | 
     | U0_RegFile/\regArr_reg[6][1]      | D v         | SDFFRQX2M  | 0.133 | 0.000 |   4.272 |   10.028 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.756 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.717 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.070 |   -5.685 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -5.442 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   0.565 |   -5.190 | 
     | U0_RegFile/\regArr_reg[6][1] | CK ^       | SDFFRQX2M  | 0.273 | 0.036 |   0.602 |   -5.154 | 
     +---------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.599
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.025
- Arrival Time                  4.270
= Slack Time                    5.756
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.756 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.795 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.826 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    6.070 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    6.317 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.946 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    7.257 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    7.478 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.743 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.874 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    8.125 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.604 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.826 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    9.336 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.225 | 0.209 |   3.789 |    9.545 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.458 | 0.327 |   4.116 |    9.871 | 
     | U0_RegFile/U344                   | B1 ^ -> Y v | OAI2BB2X1M | 0.133 | 0.154 |   4.270 |   10.025 | 
     | U0_RegFile/\regArr_reg[6][0]      | D v         | SDFFRQX2M  | 0.133 | 0.000 |   4.270 |   10.025 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.756 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.717 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.070 |   -5.685 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -5.442 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   0.565 |   -5.190 | 
     | U0_RegFile/\regArr_reg[6][0] | CK ^       | SDFFRQX2M  | 0.272 | 0.034 |   0.599 |   -5.156 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/\regArr_reg[4][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.589
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.013
- Arrival Time                  4.256
= Slack Time                    5.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.757 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.796 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.071 |    5.827 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    6.071 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    6.318 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.947 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    7.258 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    7.479 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.744 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.875 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    8.126 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.605 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.827 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    9.337 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.225 | 0.209 |   3.789 |    9.546 | 
     | U0_RegFile/U166                   | B v -> Y ^  | NAND2X2M   | 0.433 | 0.313 |   4.102 |    9.859 | 
     | U0_RegFile/U328                   | B1 ^ -> Y v | OAI2BB2X1M | 0.136 | 0.154 |   4.256 |   10.013 | 
     | U0_RegFile/\regArr_reg[4][0]      | D v         | SDFFRQX2M  | 0.136 | 0.000 |   4.256 |   10.013 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.757 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.718 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.070 |   -5.686 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -5.443 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   0.565 |   -5.191 | 
     | U0_RegFile/\regArr_reg[4][0] | CK ^       | SDFFRQX2M  | 0.263 | 0.024 |   0.589 |   -5.168 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/\regArr_reg[4][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][7] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.598
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.022
- Arrival Time                  4.264
= Slack Time                    5.758
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.758 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.797 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.071 |    5.828 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    6.072 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    6.319 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.948 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    7.259 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    7.480 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.745 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.876 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    8.127 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.606 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.828 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    9.338 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.225 | 0.209 |   3.789 |    9.547 | 
     | U0_RegFile/U166                   | B v -> Y ^  | NAND2X2M   | 0.433 | 0.313 |   4.102 |    9.860 | 
     | U0_RegFile/U335                   | B1 ^ -> Y v | OAI2BB2X1M | 0.145 | 0.162 |   4.264 |   10.022 | 
     | U0_RegFile/\regArr_reg[4][7]      | D v         | SDFFRQX2M  | 0.145 | 0.000 |   4.264 |   10.022 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.758 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.719 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.070 |   -5.687 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -5.444 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   0.565 |   -5.192 | 
     | U0_RegFile/\regArr_reg[4][7] | CK ^       | SDFFRQX2M  | 0.271 | 0.033 |   0.598 |   -5.159 | 
     +---------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][4] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.609
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.033
- Arrival Time                  4.275
= Slack Time                    5.758
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.758 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.797 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.031 |   0.070 |    5.828 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.216 | 0.243 |   0.314 |    6.072 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.233 | 0.247 |   0.561 |    6.319 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.200 | 0.629 |   1.190 |    6.948 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.430 | 0.311 |   1.501 |    7.259 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.236 | 0.221 |   1.722 |    7.480 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.348 | 0.265 |   1.987 |    7.745 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.127 | 0.131 |   2.118 |    7.876 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.353 | 0.251 |   2.369 |    8.127 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.651 | 0.479 |   2.848 |    8.606 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.221 |   3.070 |    8.828 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.813 | 0.510 |   3.580 |    9.338 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.229 | 0.215 |   3.796 |    9.554 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.458 | 0.320 |   4.115 |    9.873 | 
     | U0_RegFile/U231                   | B1 ^ -> Y v | OAI2BB2X1M | 0.148 | 0.159 |   4.275 |   10.033 | 
     | U0_RegFile/\regArr_reg[12][4]     | D v         | SDFFRQX2M  | 0.148 | 0.000 |   4.275 |   10.033 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.758 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.719 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.031 |   0.070 |   -5.687 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.216 | 0.243 |   0.314 |   -5.444 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.241 | 0.252 |   0.566 |   -5.192 | 
     | U0_RegFile/\regArr_reg[12][4] | CK ^       | SDFFRQX2M  | 0.277 | 0.044 |   0.609 |   -5.149 | 
     +----------------------------------------------------------------------------------------------+ 

