<stg><name>kernel_fdtd_2d</name>


<trans_list>

<trans id="549" from="1" to="2">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="2" to="3">
<condition id="238">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="3" to="4">
<condition id="239">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="3" to="8">
<condition id="247">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="4" to="5">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="5" to="6">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="6" to="7">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="7" to="3">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="8" to="9">
<condition id="248">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="8" to="66">
<condition id="313">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="9" to="10">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="10" to="11">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="11" to="12">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="12" to="13">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="13" to="14">
<condition id="255">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="13" to="8">
<condition id="311">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="14" to="15">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="15" to="16">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="16" to="17">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="17" to="18">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="18" to="19">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="19" to="20">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="20" to="21">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="21" to="22">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="22" to="23">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="23" to="24">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="24" to="25">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="25" to="26">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="26" to="27">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="27" to="28">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="28" to="29">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="29" to="30">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="30" to="31">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="31" to="32">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="32" to="33">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="33" to="34">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="34" to="35">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="35" to="36">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="36" to="37">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="37" to="38">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="38" to="39">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="39" to="40">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="40" to="41">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="41" to="42">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="42" to="43">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="43" to="44">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="44" to="45">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="45" to="46">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="46" to="47">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="47" to="48">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="48" to="49">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="49" to="50">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="50" to="51">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="51" to="52">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="52" to="53">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="53" to="54">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="54" to="55">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="55" to="56">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="56" to="57">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="57" to="58">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="58" to="59">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="59" to="60">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="60" to="61">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="61" to="62">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="62" to="63">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="63" to="64">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="64" to="65">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="65" to="13">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="66" to="67">
<condition id="315">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="66" to="121">
<condition id="375">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="67" to="68">
<condition id="316">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="67" to="66">
<condition id="373">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="68" to="69">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="69" to="70">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="70" to="71">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="71" to="72">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="72" to="73">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="73" to="74">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="74" to="75">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="75" to="76">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="76" to="77">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="77" to="78">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="78" to="79">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="79" to="80">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="80" to="81">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="81" to="82">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="82" to="83">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="83" to="84">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="84" to="85">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="85" to="86">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="86" to="87">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="87" to="88">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="88" to="89">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="89" to="90">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="90" to="91">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="91" to="92">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="92" to="93">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="93" to="94">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="94" to="95">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="95" to="96">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="96" to="97">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="97" to="98">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="98" to="99">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="99" to="100">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="100" to="101">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="101" to="102">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="102" to="103">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="103" to="104">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="104" to="105">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="105" to="106">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="106" to="107">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="107" to="108">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="108" to="109">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="109" to="110">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="110" to="111">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="111" to="112">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="112" to="113">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="113" to="114">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="114" to="115">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="115" to="116">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="116" to="117">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="117" to="118">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="118" to="119">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="119" to="120">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="120" to="67">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="121" to="122">
<condition id="377">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="121" to="2">
<condition id="470">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="122" to="123">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="123" to="124">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="124" to="125">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="125" to="126">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="126" to="127">
<condition id="384">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="126" to="121">
<condition id="468">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="127" to="128">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="128" to="129">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="129" to="130">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="130" to="131">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="131" to="132">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="132" to="133">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="133" to="134">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="134" to="135">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="135" to="136">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="136" to="137">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="137" to="138">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="138" to="139">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="139" to="140">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="140" to="141">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="141" to="142">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="142" to="143">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="143" to="144">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="144" to="145">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="145" to="146">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="146" to="147">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="147" to="148">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="148" to="149">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="149" to="150">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="150" to="151">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="151" to="152">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="152" to="153">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="153" to="154">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="154" to="155">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="155" to="156">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="156" to="157">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="157" to="158">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="158" to="159">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="159" to="160">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="160" to="161">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="161" to="162">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="162" to="163">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="163" to="164">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="164" to="165">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="165" to="166">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="166" to="167">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="167" to="168">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="168" to="169">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="169" to="170">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="170" to="171">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="171" to="172">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="172" to="173">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="173" to="174">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="174" to="175">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="175" to="176">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="176" to="177">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="177" to="178">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="178" to="179">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="179" to="180">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="180" to="181">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="181" to="182">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="182" to="183">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="183" to="184">
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="184" to="185">
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="185" to="186">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="186" to="187">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="187" to="188">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="188" to="189">
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="189" to="190">
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="190" to="191">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="191" to="192">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="192" to="193">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="193" to="194">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="194" to="195">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="195" to="196">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="196" to="197">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="197" to="198">
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="198" to="199">
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="199" to="200">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="200" to="201">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="201" to="202">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="202" to="203">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="203" to="204">
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="204" to="205">
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="205" to="206">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="206" to="207">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="207" to="126">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %tmax) nounwind, !map !155

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nx) nounwind, !map !161

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ny) nounwind, !map !165

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %ex) nounwind, !map !169

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %ey) nounwind, !map !175

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %hz) nounwind, !map !179

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([50 x double]* %p_fict_s) nounwind, !map !183

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @kernel_fdtd_2d_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit:0  %t = phi i6 [ 0, %0 ], [ %t_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:1  %exitcond7 = icmp eq i6 %t, -14

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:3  %t_1 = add i6 %t, 1

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond7, label %6, label %.preheader13.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="6">
<![CDATA[
.preheader13.preheader:0  %tmp = zext i6 %t to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.preheader:1  %p_fict_addr = getelementptr [50 x double]* %p_fict_s, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="p_fict_addr"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:2  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader13:0  %j = phi i10 [ %j_4, %1 ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader13:1  %exitcond6 = icmp eq i10 %j, -24

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader13:3  %j_4 = add i10 %j, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:4  br i1 %exitcond6, label %.preheader12.preheader, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="3" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="6">
<![CDATA[
:0  %p_fict_load = load double* %p_fict_addr, align 8

]]></Node>
<StgValue><ssdm name="p_fict_load"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:0  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="233" st_id="4" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="6">
<![CDATA[
:0  %p_fict_load = load double* %p_fict_addr, align 8

]]></Node>
<StgValue><ssdm name="p_fict_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="234" st_id="5" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="6">
<![CDATA[
:0  %p_fict_load = load double* %p_fict_addr, align 8

]]></Node>
<StgValue><ssdm name="p_fict_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="10">
<![CDATA[
:1  %tmp_1 = zext i10 %j to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %ey_addr = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="ey_addr"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
:3  store double %p_fict_load, double* %ey_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="238" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
:3  store double %p_fict_load, double* %ey_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader12:0  %i = phi i10 [ %i_3, %3 ], [ 1, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader12:1  %exitcond5 = icmp eq i10 %i, -24

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:3  br i1 %exitcond5, label %.preheader10.preheader, label %.preheader11.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader11.preheader:2  %tmp_4 = add i10 %i, -1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:0  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="20" op_0_bw="10">
<![CDATA[
.preheader11.preheader:0  %tmp_3_cast = zext i10 %i to i20

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader11.preheader:1  %tmp_3 = mul i20 %tmp_3_cast, 1000

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="20" op_0_bw="10">
<![CDATA[
.preheader11.preheader:3  %tmp_5_cast = zext i10 %tmp_4 to i20

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader11.preheader:4  %tmp_5 = mul i20 %tmp_5_cast, 1000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="250" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader11.preheader:1  %tmp_3 = mul i20 %tmp_3_cast, 1000

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader11.preheader:4  %tmp_5 = mul i20 %tmp_5_cast, 1000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="252" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader11.preheader:1  %tmp_3 = mul i20 %tmp_3_cast, 1000

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader11.preheader:4  %tmp_5 = mul i20 %tmp_5_cast, 1000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="254" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader11.preheader:1  %tmp_3 = mul i20 %tmp_3_cast, 1000

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader11.preheader:4  %tmp_5 = mul i20 %tmp_5_cast, 1000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:5  br label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader11:0  %j_1 = phi i10 [ %j_5, %2 ], [ 0, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader11:1  %exitcond4 = icmp eq i10 %j_1, -24

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader11:3  %j_5 = add i10 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:4  br i1 %exitcond4, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="20" op_0_bw="10">
<![CDATA[
:0  %tmp_8_cast = zext i10 %j_1 to i20

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1  %tmp_6 = add i20 %tmp_3, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:5  %tmp_7 = add i20 %tmp_5, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %i_3 = add i10 %i, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="267" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="20">
<![CDATA[
:2  %tmp_27_cast = zext i20 %tmp_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ey_addr_1 = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="ey_addr_1"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %hz_addr = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="hz_addr"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="20">
<![CDATA[
:6  %tmp_28_cast = zext i20 %tmp_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %hz_addr_1 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="hz_addr_1"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="20">
<![CDATA[
:9  %hz_load = load double* %hz_addr, align 8

]]></Node>
<StgValue><ssdm name="hz_load"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="20">
<![CDATA[
:10  %hz_load_1 = load double* %hz_addr_1, align 8

]]></Node>
<StgValue><ssdm name="hz_load_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="274" st_id="15" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="20">
<![CDATA[
:9  %hz_load = load double* %hz_addr, align 8

]]></Node>
<StgValue><ssdm name="hz_load"/></StgValue>
</operation>

<operation id="275" st_id="15" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="20">
<![CDATA[
:10  %hz_load_1 = load double* %hz_addr_1, align 8

]]></Node>
<StgValue><ssdm name="hz_load_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="276" st_id="16" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="20">
<![CDATA[
:9  %hz_load = load double* %hz_addr, align 8

]]></Node>
<StgValue><ssdm name="hz_load"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="20">
<![CDATA[
:10  %hz_load_1 = load double* %hz_addr_1, align 8

]]></Node>
<StgValue><ssdm name="hz_load_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="278" st_id="17" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="20">
<![CDATA[
:9  %hz_load = load double* %hz_addr, align 8

]]></Node>
<StgValue><ssdm name="hz_load"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="20">
<![CDATA[
:10  %hz_load_1 = load double* %hz_addr_1, align 8

]]></Node>
<StgValue><ssdm name="hz_load_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="280" st_id="18" stage="14" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_9 = fsub double %hz_load, %hz_load_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="281" st_id="19" stage="13" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_9 = fsub double %hz_load, %hz_load_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="282" st_id="20" stage="12" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_9 = fsub double %hz_load, %hz_load_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="283" st_id="21" stage="11" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_9 = fsub double %hz_load, %hz_load_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="284" st_id="22" stage="10" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_9 = fsub double %hz_load, %hz_load_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="285" st_id="23" stage="9" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_9 = fsub double %hz_load, %hz_load_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="286" st_id="24" stage="8" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_9 = fsub double %hz_load, %hz_load_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="287" st_id="25" stage="7" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_9 = fsub double %hz_load, %hz_load_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="288" st_id="26" stage="6" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_9 = fsub double %hz_load, %hz_load_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="289" st_id="27" stage="5" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_9 = fsub double %hz_load, %hz_load_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="290" st_id="28" stage="4" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_9 = fsub double %hz_load, %hz_load_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="291" st_id="29" stage="3" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_9 = fsub double %hz_load, %hz_load_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="292" st_id="30" stage="2" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_9 = fsub double %hz_load, %hz_load_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="293" st_id="31" stage="1" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_9 = fsub double %hz_load, %hz_load_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="294" st_id="32" stage="18" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_s = fmul double %tmp_9, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="295" st_id="33" stage="17" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_s = fmul double %tmp_9, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="296" st_id="34" stage="16" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_s = fmul double %tmp_9, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="297" st_id="35" stage="15" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_s = fmul double %tmp_9, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="298" st_id="36" stage="14" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_s = fmul double %tmp_9, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="299" st_id="37" stage="13" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_s = fmul double %tmp_9, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="300" st_id="38" stage="12" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_s = fmul double %tmp_9, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="301" st_id="39" stage="11" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_s = fmul double %tmp_9, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="302" st_id="40" stage="10" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_s = fmul double %tmp_9, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="303" st_id="41" stage="9" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_s = fmul double %tmp_9, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="304" st_id="42" stage="8" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_s = fmul double %tmp_9, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="305" st_id="43" stage="7" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_s = fmul double %tmp_9, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="306" st_id="44" stage="6" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_s = fmul double %tmp_9, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="307" st_id="45" stage="5" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_s = fmul double %tmp_9, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="308" st_id="46" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="20">
<![CDATA[
:8  %ey_load = load double* %ey_addr_1, align 8

]]></Node>
<StgValue><ssdm name="ey_load"/></StgValue>
</operation>

<operation id="309" st_id="46" stage="4" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_s = fmul double %tmp_9, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="310" st_id="47" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="20">
<![CDATA[
:8  %ey_load = load double* %ey_addr_1, align 8

]]></Node>
<StgValue><ssdm name="ey_load"/></StgValue>
</operation>

<operation id="311" st_id="47" stage="3" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_s = fmul double %tmp_9, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="312" st_id="48" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="20">
<![CDATA[
:8  %ey_load = load double* %ey_addr_1, align 8

]]></Node>
<StgValue><ssdm name="ey_load"/></StgValue>
</operation>

<operation id="313" st_id="48" stage="2" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_s = fmul double %tmp_9, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="314" st_id="49" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="20">
<![CDATA[
:8  %ey_load = load double* %ey_addr_1, align 8

]]></Node>
<StgValue><ssdm name="ey_load"/></StgValue>
</operation>

<operation id="315" st_id="49" stage="1" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_s = fmul double %tmp_9, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="316" st_id="50" stage="14" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_2 = fsub double %ey_load, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="317" st_id="51" stage="13" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_2 = fsub double %ey_load, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="318" st_id="52" stage="12" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_2 = fsub double %ey_load, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="319" st_id="53" stage="11" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_2 = fsub double %ey_load, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="320" st_id="54" stage="10" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_2 = fsub double %ey_load, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="321" st_id="55" stage="9" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_2 = fsub double %ey_load, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="322" st_id="56" stage="8" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_2 = fsub double %ey_load, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="323" st_id="57" stage="7" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_2 = fsub double %ey_load, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="324" st_id="58" stage="6" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_2 = fsub double %ey_load, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="325" st_id="59" stage="5" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_2 = fsub double %ey_load, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="326" st_id="60" stage="4" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_2 = fsub double %ey_load, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="327" st_id="61" stage="3" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_2 = fsub double %ey_load, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="328" st_id="62" stage="2" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_2 = fsub double %ey_load, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="329" st_id="63" stage="1" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_2 = fsub double %ey_load, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="330" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
:14  store double %tmp_2, double* %ey_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="331" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
:14  store double %tmp_2, double* %ey_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="333" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader10:0  %i_1 = phi i10 [ %i_5, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="334" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
.preheader10:1  %phi_mul = phi i20 [ %next_mul, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="335" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader10:2  %next_mul = add i20 %phi_mul, 1000

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="336" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader10:3  %exitcond3 = icmp eq i10 %i_1, -24

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="337" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:4  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="338" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader10:5  %i_5 = add i10 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="339" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:6  br i1 %exitcond3, label %.preheader8.preheader, label %.preheader9.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0  br label %.preheader9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="342" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader9:0  %j_2 = phi i10 [ %j_6, %4 ], [ 1, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="343" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader9:1  %exitcond2 = icmp eq i10 %j_2, -24

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="344" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="345" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:3  br i1 %exitcond2, label %.preheader10.loopexit, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp_11 = add i10 %j_2, -1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="347" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.loopexit:0  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="348" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="20" op_0_bw="10">
<![CDATA[
:0  %tmp_11_cast = zext i10 %j_2 to i20

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="349" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1  %tmp_10 = add i20 %phi_mul, %tmp_11_cast

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="350" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="20" op_0_bw="10">
<![CDATA[
:8  %tmp_13_cast = zext i10 %tmp_11 to i20

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="351" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:9  %tmp_12 = add i20 %phi_mul, %tmp_13_cast

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="352" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:17  %j_6 = add i10 %j_2, 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="353" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="20">
<![CDATA[
:2  %tmp_31_cast = zext i20 %tmp_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="354" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ex_addr = getelementptr [1000000 x double]* %ex, i64 0, i64 %tmp_31_cast

]]></Node>
<StgValue><ssdm name="ex_addr"/></StgValue>
</operation>

<operation id="355" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %hz_addr_2 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_31_cast

]]></Node>
<StgValue><ssdm name="hz_addr_2"/></StgValue>
</operation>

<operation id="356" st_id="69" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="20">
<![CDATA[
:6  %hz_load_2 = load double* %hz_addr_2, align 8

]]></Node>
<StgValue><ssdm name="hz_load_2"/></StgValue>
</operation>

<operation id="357" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="20">
<![CDATA[
:10  %tmp_32_cast = zext i20 %tmp_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="358" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %hz_addr_3 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_32_cast

]]></Node>
<StgValue><ssdm name="hz_addr_3"/></StgValue>
</operation>

<operation id="359" st_id="69" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="20">
<![CDATA[
:12  %hz_load_3 = load double* %hz_addr_3, align 8

]]></Node>
<StgValue><ssdm name="hz_load_3"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="360" st_id="70" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="20">
<![CDATA[
:6  %hz_load_2 = load double* %hz_addr_2, align 8

]]></Node>
<StgValue><ssdm name="hz_load_2"/></StgValue>
</operation>

<operation id="361" st_id="70" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="20">
<![CDATA[
:12  %hz_load_3 = load double* %hz_addr_3, align 8

]]></Node>
<StgValue><ssdm name="hz_load_3"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="362" st_id="71" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="20">
<![CDATA[
:6  %hz_load_2 = load double* %hz_addr_2, align 8

]]></Node>
<StgValue><ssdm name="hz_load_2"/></StgValue>
</operation>

<operation id="363" st_id="71" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="20">
<![CDATA[
:12  %hz_load_3 = load double* %hz_addr_3, align 8

]]></Node>
<StgValue><ssdm name="hz_load_3"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="364" st_id="72" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="20">
<![CDATA[
:6  %hz_load_2 = load double* %hz_addr_2, align 8

]]></Node>
<StgValue><ssdm name="hz_load_2"/></StgValue>
</operation>

<operation id="365" st_id="72" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="20">
<![CDATA[
:12  %hz_load_3 = load double* %hz_addr_3, align 8

]]></Node>
<StgValue><ssdm name="hz_load_3"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="366" st_id="73" stage="14" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_13 = fsub double %hz_load_2, %hz_load_3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="367" st_id="74" stage="13" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_13 = fsub double %hz_load_2, %hz_load_3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="368" st_id="75" stage="12" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_13 = fsub double %hz_load_2, %hz_load_3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="369" st_id="76" stage="11" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_13 = fsub double %hz_load_2, %hz_load_3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="370" st_id="77" stage="10" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_13 = fsub double %hz_load_2, %hz_load_3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="371" st_id="78" stage="9" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_13 = fsub double %hz_load_2, %hz_load_3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="372" st_id="79" stage="8" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_13 = fsub double %hz_load_2, %hz_load_3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="373" st_id="80" stage="7" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_13 = fsub double %hz_load_2, %hz_load_3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="374" st_id="81" stage="6" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_13 = fsub double %hz_load_2, %hz_load_3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="375" st_id="82" stage="5" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_13 = fsub double %hz_load_2, %hz_load_3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="376" st_id="83" stage="4" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_13 = fsub double %hz_load_2, %hz_load_3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="377" st_id="84" stage="3" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_13 = fsub double %hz_load_2, %hz_load_3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="378" st_id="85" stage="2" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_13 = fsub double %hz_load_2, %hz_load_3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="379" st_id="86" stage="1" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_13 = fsub double %hz_load_2, %hz_load_3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="380" st_id="87" stage="18" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_14 = fmul double %tmp_13, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="381" st_id="88" stage="17" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_14 = fmul double %tmp_13, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="382" st_id="89" stage="16" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_14 = fmul double %tmp_13, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="383" st_id="90" stage="15" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_14 = fmul double %tmp_13, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="384" st_id="91" stage="14" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_14 = fmul double %tmp_13, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="385" st_id="92" stage="13" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_14 = fmul double %tmp_13, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="386" st_id="93" stage="12" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_14 = fmul double %tmp_13, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="387" st_id="94" stage="11" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_14 = fmul double %tmp_13, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="388" st_id="95" stage="10" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_14 = fmul double %tmp_13, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="389" st_id="96" stage="9" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_14 = fmul double %tmp_13, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="390" st_id="97" stage="8" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_14 = fmul double %tmp_13, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="391" st_id="98" stage="7" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_14 = fmul double %tmp_13, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="392" st_id="99" stage="6" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_14 = fmul double %tmp_13, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="393" st_id="100" stage="5" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_14 = fmul double %tmp_13, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="394" st_id="101" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="20">
<![CDATA[
:5  %ex_load = load double* %ex_addr, align 8

]]></Node>
<StgValue><ssdm name="ex_load"/></StgValue>
</operation>

<operation id="395" st_id="101" stage="4" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_14 = fmul double %tmp_13, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="396" st_id="102" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="20">
<![CDATA[
:5  %ex_load = load double* %ex_addr, align 8

]]></Node>
<StgValue><ssdm name="ex_load"/></StgValue>
</operation>

<operation id="397" st_id="102" stage="3" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_14 = fmul double %tmp_13, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="398" st_id="103" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="20">
<![CDATA[
:5  %ex_load = load double* %ex_addr, align 8

]]></Node>
<StgValue><ssdm name="ex_load"/></StgValue>
</operation>

<operation id="399" st_id="103" stage="2" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_14 = fmul double %tmp_13, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="400" st_id="104" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="20">
<![CDATA[
:5  %ex_load = load double* %ex_addr, align 8

]]></Node>
<StgValue><ssdm name="ex_load"/></StgValue>
</operation>

<operation id="401" st_id="104" stage="1" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_14 = fmul double %tmp_13, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="402" st_id="105" stage="14" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fsub double %ex_load, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="403" st_id="106" stage="13" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fsub double %ex_load, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="404" st_id="107" stage="12" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fsub double %ex_load, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="405" st_id="108" stage="11" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fsub double %ex_load, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="406" st_id="109" stage="10" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fsub double %ex_load, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="407" st_id="110" stage="9" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fsub double %ex_load, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="408" st_id="111" stage="8" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fsub double %ex_load, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="409" st_id="112" stage="7" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fsub double %ex_load, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="410" st_id="113" stage="6" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fsub double %ex_load, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="411" st_id="114" stage="5" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fsub double %ex_load, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="412" st_id="115" stage="4" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fsub double %ex_load, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="413" st_id="116" stage="3" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fsub double %ex_load, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="414" st_id="117" stage="2" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fsub double %ex_load, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="415" st_id="118" stage="1" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fsub double %ex_load, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="416" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
:16  store double %tmp_15, double* %ex_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="417" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
:16  store double %tmp_15, double* %ex_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="419" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader8:0  %i_2 = phi i10 [ %i_4, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="420" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
.preheader8:1  %phi_mul1 = phi i20 [ %next_mul2, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="421" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader8:2  %next_mul2 = add i20 %phi_mul1, 1000

]]></Node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="422" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader8:3  %exitcond1 = icmp eq i10 %i_2, -25

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="423" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:4  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="424" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader8:5  %i_4 = add i10 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="425" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:6  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="427" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="20" op_0_bw="10">
<![CDATA[
.preheader.preheader:0  %tmp_10_cast = zext i10 %i_4 to i20

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="428" st_id="122" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:1  %tmp_8 = mul i20 %tmp_10_cast, 1000

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="429" st_id="123" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:1  %tmp_8 = mul i20 %tmp_10_cast, 1000

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="430" st_id="124" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:1  %tmp_8 = mul i20 %tmp_10_cast, 1000

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="431" st_id="125" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:1  %tmp_8 = mul i20 %tmp_10_cast, 1000

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="432" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="433" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:0  %j_3 = phi i10 [ %j_7, %5 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="434" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:1  %exitcond = icmp eq i10 %j_3, -25

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="435" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="436" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %j_7 = add i10 %j_3, 1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="437" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.preheader8.loopexit, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.loopexit:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="439" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="20" op_0_bw="10">
<![CDATA[
:0  %tmp_17_cast = zext i10 %j_3 to i20

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="440" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1  %tmp_16 = add i20 %phi_mul1, %tmp_17_cast

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="441" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:4  %tmp_17 = add i20 %tmp_8, %tmp_17_cast

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="442" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="20" op_0_bw="10">
<![CDATA[
:10  %tmp_18_cast = zext i10 %j_7 to i20

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="443" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:11  %tmp_18 = add i20 %phi_mul1, %tmp_18_cast

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="444" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="20">
<![CDATA[
:2  %tmp_33_cast = zext i20 %tmp_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="445" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ex_addr_2 = getelementptr [1000000 x double]* %ex, i64 0, i64 %tmp_33_cast

]]></Node>
<StgValue><ssdm name="ex_addr_2"/></StgValue>
</operation>

<operation id="446" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="20">
<![CDATA[
:12  %tmp_35_cast = zext i20 %tmp_18 to i64

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="447" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %ex_addr_1 = getelementptr [1000000 x double]* %ex, i64 0, i64 %tmp_35_cast

]]></Node>
<StgValue><ssdm name="ex_addr_1"/></StgValue>
</operation>

<operation id="448" st_id="128" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="20">
<![CDATA[
:14  %ex_load_1 = load double* %ex_addr_1, align 8

]]></Node>
<StgValue><ssdm name="ex_load_1"/></StgValue>
</operation>

<operation id="449" st_id="128" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="20">
<![CDATA[
:15  %ex_load_2 = load double* %ex_addr_2, align 8

]]></Node>
<StgValue><ssdm name="ex_load_2"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="450" st_id="129" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="20">
<![CDATA[
:14  %ex_load_1 = load double* %ex_addr_1, align 8

]]></Node>
<StgValue><ssdm name="ex_load_1"/></StgValue>
</operation>

<operation id="451" st_id="129" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="20">
<![CDATA[
:15  %ex_load_2 = load double* %ex_addr_2, align 8

]]></Node>
<StgValue><ssdm name="ex_load_2"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="452" st_id="130" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="20">
<![CDATA[
:14  %ex_load_1 = load double* %ex_addr_1, align 8

]]></Node>
<StgValue><ssdm name="ex_load_1"/></StgValue>
</operation>

<operation id="453" st_id="130" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="20">
<![CDATA[
:15  %ex_load_2 = load double* %ex_addr_2, align 8

]]></Node>
<StgValue><ssdm name="ex_load_2"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="454" st_id="131" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="20">
<![CDATA[
:14  %ex_load_1 = load double* %ex_addr_1, align 8

]]></Node>
<StgValue><ssdm name="ex_load_1"/></StgValue>
</operation>

<operation id="455" st_id="131" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="20">
<![CDATA[
:15  %ex_load_2 = load double* %ex_addr_2, align 8

]]></Node>
<StgValue><ssdm name="ex_load_2"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="456" st_id="132" stage="14" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_19 = fsub double %ex_load_1, %ex_load_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="457" st_id="133" stage="13" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_19 = fsub double %ex_load_1, %ex_load_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="458" st_id="134" stage="12" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_19 = fsub double %ex_load_1, %ex_load_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="459" st_id="135" stage="11" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_19 = fsub double %ex_load_1, %ex_load_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="460" st_id="136" stage="10" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_19 = fsub double %ex_load_1, %ex_load_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="461" st_id="137" stage="9" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_19 = fsub double %ex_load_1, %ex_load_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="462" st_id="138" stage="8" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_19 = fsub double %ex_load_1, %ex_load_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="463" st_id="139" stage="7" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_19 = fsub double %ex_load_1, %ex_load_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="464" st_id="140" stage="6" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_19 = fsub double %ex_load_1, %ex_load_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="465" st_id="141" stage="5" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_19 = fsub double %ex_load_1, %ex_load_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="466" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="20">
<![CDATA[
:5  %tmp_34_cast = zext i20 %tmp_17 to i64

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="467" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %ey_addr_2 = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_34_cast

]]></Node>
<StgValue><ssdm name="ey_addr_2"/></StgValue>
</operation>

<operation id="468" st_id="142" stage="4" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_19 = fsub double %ex_load_1, %ex_load_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="469" st_id="142" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="20">
<![CDATA[
:17  %ey_load_1 = load double* %ey_addr_2, align 8

]]></Node>
<StgValue><ssdm name="ey_load_1"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="470" st_id="143" stage="3" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_19 = fsub double %ex_load_1, %ex_load_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="471" st_id="143" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="20">
<![CDATA[
:17  %ey_load_1 = load double* %ey_addr_2, align 8

]]></Node>
<StgValue><ssdm name="ey_load_1"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="472" st_id="144" stage="2" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_19 = fsub double %ex_load_1, %ex_load_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="473" st_id="144" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="20">
<![CDATA[
:17  %ey_load_1 = load double* %ey_addr_2, align 8

]]></Node>
<StgValue><ssdm name="ey_load_1"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="474" st_id="145" stage="1" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_19 = fsub double %ex_load_1, %ex_load_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="475" st_id="145" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="20">
<![CDATA[
:17  %ey_load_1 = load double* %ey_addr_2, align 8

]]></Node>
<StgValue><ssdm name="ey_load_1"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="476" st_id="146" stage="14" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_20 = fadd double %tmp_19, %ey_load_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="477" st_id="147" stage="13" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_20 = fadd double %tmp_19, %ey_load_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="478" st_id="148" stage="12" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_20 = fadd double %tmp_19, %ey_load_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="479" st_id="149" stage="11" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_20 = fadd double %tmp_19, %ey_load_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="480" st_id="150" stage="10" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_20 = fadd double %tmp_19, %ey_load_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="481" st_id="151" stage="9" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_20 = fadd double %tmp_19, %ey_load_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="482" st_id="152" stage="8" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_20 = fadd double %tmp_19, %ey_load_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="483" st_id="153" stage="7" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_20 = fadd double %tmp_19, %ey_load_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="484" st_id="154" stage="6" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_20 = fadd double %tmp_19, %ey_load_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="485" st_id="155" stage="5" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_20 = fadd double %tmp_19, %ey_load_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="486" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %ey_addr_3 = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_33_cast

]]></Node>
<StgValue><ssdm name="ey_addr_3"/></StgValue>
</operation>

<operation id="487" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %hz_addr_4 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_33_cast

]]></Node>
<StgValue><ssdm name="hz_addr_4"/></StgValue>
</operation>

<operation id="488" st_id="156" stage="4" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_20 = fadd double %tmp_19, %ey_load_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="489" st_id="156" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="20">
<![CDATA[
:19  %ey_load_2 = load double* %ey_addr_3, align 8

]]></Node>
<StgValue><ssdm name="ey_load_2"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="490" st_id="157" stage="3" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_20 = fadd double %tmp_19, %ey_load_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="491" st_id="157" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="20">
<![CDATA[
:19  %ey_load_2 = load double* %ey_addr_3, align 8

]]></Node>
<StgValue><ssdm name="ey_load_2"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="492" st_id="158" stage="2" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_20 = fadd double %tmp_19, %ey_load_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="493" st_id="158" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="20">
<![CDATA[
:19  %ey_load_2 = load double* %ey_addr_3, align 8

]]></Node>
<StgValue><ssdm name="ey_load_2"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="494" st_id="159" stage="1" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_20 = fadd double %tmp_19, %ey_load_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="495" st_id="159" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="20">
<![CDATA[
:19  %ey_load_2 = load double* %ey_addr_3, align 8

]]></Node>
<StgValue><ssdm name="ey_load_2"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="496" st_id="160" stage="14" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_21 = fsub double %tmp_20, %ey_load_2

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="497" st_id="161" stage="13" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_21 = fsub double %tmp_20, %ey_load_2

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="498" st_id="162" stage="12" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_21 = fsub double %tmp_20, %ey_load_2

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="499" st_id="163" stage="11" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_21 = fsub double %tmp_20, %ey_load_2

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="500" st_id="164" stage="10" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_21 = fsub double %tmp_20, %ey_load_2

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="501" st_id="165" stage="9" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_21 = fsub double %tmp_20, %ey_load_2

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="502" st_id="166" stage="8" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_21 = fsub double %tmp_20, %ey_load_2

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="503" st_id="167" stage="7" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_21 = fsub double %tmp_20, %ey_load_2

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="504" st_id="168" stage="6" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_21 = fsub double %tmp_20, %ey_load_2

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="505" st_id="169" stage="5" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_21 = fsub double %tmp_20, %ey_load_2

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="506" st_id="170" stage="4" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_21 = fsub double %tmp_20, %ey_load_2

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="507" st_id="171" stage="3" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_21 = fsub double %tmp_20, %ey_load_2

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="508" st_id="172" stage="2" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_21 = fsub double %tmp_20, %ey_load_2

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="509" st_id="173" stage="1" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_21 = fsub double %tmp_20, %ey_load_2

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="510" st_id="174" stage="18" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_22 = fmul double %tmp_21, 7.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="511" st_id="175" stage="17" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_22 = fmul double %tmp_21, 7.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="512" st_id="176" stage="16" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_22 = fmul double %tmp_21, 7.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="513" st_id="177" stage="15" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_22 = fmul double %tmp_21, 7.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="514" st_id="178" stage="14" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_22 = fmul double %tmp_21, 7.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="515" st_id="179" stage="13" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_22 = fmul double %tmp_21, 7.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="516" st_id="180" stage="12" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_22 = fmul double %tmp_21, 7.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="517" st_id="181" stage="11" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_22 = fmul double %tmp_21, 7.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="518" st_id="182" stage="10" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_22 = fmul double %tmp_21, 7.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="519" st_id="183" stage="9" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_22 = fmul double %tmp_21, 7.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="520" st_id="184" stage="8" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_22 = fmul double %tmp_21, 7.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="521" st_id="185" stage="7" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_22 = fmul double %tmp_21, 7.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="522" st_id="186" stage="6" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_22 = fmul double %tmp_21, 7.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="523" st_id="187" stage="5" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_22 = fmul double %tmp_21, 7.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="524" st_id="188" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="20">
<![CDATA[
:9  %hz_load_4 = load double* %hz_addr_4, align 8

]]></Node>
<StgValue><ssdm name="hz_load_4"/></StgValue>
</operation>

<operation id="525" st_id="188" stage="4" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_22 = fmul double %tmp_21, 7.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="526" st_id="189" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="20">
<![CDATA[
:9  %hz_load_4 = load double* %hz_addr_4, align 8

]]></Node>
<StgValue><ssdm name="hz_load_4"/></StgValue>
</operation>

<operation id="527" st_id="189" stage="3" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_22 = fmul double %tmp_21, 7.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="528" st_id="190" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="20">
<![CDATA[
:9  %hz_load_4 = load double* %hz_addr_4, align 8

]]></Node>
<StgValue><ssdm name="hz_load_4"/></StgValue>
</operation>

<operation id="529" st_id="190" stage="2" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_22 = fmul double %tmp_21, 7.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="530" st_id="191" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="20">
<![CDATA[
:9  %hz_load_4 = load double* %hz_addr_4, align 8

]]></Node>
<StgValue><ssdm name="hz_load_4"/></StgValue>
</operation>

<operation id="531" st_id="191" stage="1" lat="18">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_22 = fmul double %tmp_21, 7.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="532" st_id="192" stage="14" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_23 = fsub double %hz_load_4, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="533" st_id="193" stage="13" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_23 = fsub double %hz_load_4, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="534" st_id="194" stage="12" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_23 = fsub double %hz_load_4, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="535" st_id="195" stage="11" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_23 = fsub double %hz_load_4, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="536" st_id="196" stage="10" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_23 = fsub double %hz_load_4, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="537" st_id="197" stage="9" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_23 = fsub double %hz_load_4, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="538" st_id="198" stage="8" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_23 = fsub double %hz_load_4, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="539" st_id="199" stage="7" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_23 = fsub double %hz_load_4, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="540" st_id="200" stage="6" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_23 = fsub double %hz_load_4, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="541" st_id="201" stage="5" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_23 = fsub double %hz_load_4, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="542" st_id="202" stage="4" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_23 = fsub double %hz_load_4, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="543" st_id="203" stage="3" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_23 = fsub double %hz_load_4, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="544" st_id="204" stage="2" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_23 = fsub double %hz_load_4, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="545" st_id="205" stage="1" lat="14">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_23 = fsub double %hz_load_4, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="546" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
:23  store double %tmp_23, double* %hz_addr_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="547" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
:23  store double %tmp_23, double* %hz_addr_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
