============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 27 2025  04:11:06 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (3 ps) Setup Check with Pin out_q_reg[15]/CK->D
          Group: clock
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) out_q_reg[15]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     571            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     571            0     
                                              
             Setup:-      12                  
       Uncertainty:-     100                  
     Required Time:=     459                  
      Launch Clock:-       0                  
         Data Path:-     456                  
             Slack:=       3                  

#------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  state_reg[0]/CK                       -       -      R     (arrival)        56    -     0     0       0    (-,-) 
  state_reg[0]/QN                       -       CK->QN R     DFFRX1LVT        15 23.2   114    98      98    (-,-) 
  sub_103_37_Y_add_102_37_g1038__3680/Y -       B->Y   R     CLKXOR2X1LVT      1  2.5    16    32     129    (-,-) 
  sub_103_37_Y_add_102_37_g978__3680/CO -       CI->CO R     ADDFX1LVT         2  3.0    20    30     159    (-,-) 
  g3428/Y                               -       A1N->Y R     OAI2BB1X1LVT      2  3.6    26    25     185    (-,-) 
  sub_103_37_Y_add_102_37_g972__5107/Y  -       A1->Y  F     AOI21X1LVT        2  3.5    36    26     211    (-,-) 
  sub_103_37_Y_add_102_37_g970__5477/Y  -       A1->Y  R     OAI21X1LVT        2  3.4    42    30     241    (-,-) 
  g3427/Y                               -       A1N->Y R     OAI2BB1X1LVT      2  3.4    25    27     268    (-,-) 
  g3426/Y                               -       A1N->Y R     OAI2BB1X2LVT      2  4.2    19    28     296    (-,-) 
  sub_103_37_Y_add_102_37_g962__6161/Y  -       A1->Y  F     AOI21X2LVT        2  4.9    29    21     317    (-,-) 
  sub_103_37_Y_add_102_37_g960__7482/Y  -       A1->Y  R     OAI21X4LVT        4  5.8    24    18     334    (-,-) 
  sub_103_37_Y_add_102_37_g2__5115/Y    -       AN->Y  R     NOR2BX2LVT        1  2.8    21    23     357    (-,-) 
  sub_103_37_Y_add_102_37_g955__6131/Y  -       B->Y   F     NOR2X2LVT         3  5.3    18    12     369    (-,-) 
  sub_103_37_Y_add_102_37_g949__2802/Y  -       A1->Y  R     OAI21X2LVT        2  3.6    26    18     388    (-,-) 
  sub_103_37_Y_add_102_37_g945__5526/Y  -       A1->Y  F     AOI21X1LVT        1  2.2    27    21     409    (-,-) 
  sub_103_37_Y_add_102_37_g942__6260/Y  -       B->Y   R     XNOR2X1LVT        1  1.9    12    26     435    (-,-) 
  g3302__6131/Y                         -       A1N->Y R     OAI2BB1X1LVT      1  2.1    25    20     456    (-,-) 
  out_q_reg[15]/D                       <<<     -      R     DFFRHQX1LVT       1    -     -     0     456    (-,-) 
#------------------------------------------------------------------------------------------------------------------

