// Seed: 3744322718
module module_0 ();
  assign id_1 = 1;
  supply1 id_2 = 1, id_3;
  wire id_4;
  id_5 :
  assert property (@(posedge id_4 == id_3) 1)
    #1
      if (id_4) begin : LABEL_0
        id_4 = 1;
        id_2 = 1;
        if (id_3) $display;
      end
  initial
  fork
    @(posedge "" - 1 - 1) begin : LABEL_0
      id_1 <= 1'b0;
      id_3 = 1'b0;
      id_5 = id_3;
    end
  join_none
  id_6(
      1
  );
  assign module_1.id_2 = 0;
  tri id_7, id_8, id_9, id_10 = id_3;
endmodule : SymbolIdentifier
module module_1 (
    input uwire id_0,
    input wire  id_1,
    input wor   id_2,
    input wor   id_3,
    input tri   id_4
);
  assign id_6 = id_2 * 1;
  assign id_6 = 1'b0;
  assign id_6 = 1;
  module_0 modCall_1 ();
endmodule
