 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : zigbee_platform
Version: J-2014.09-SP2
Date   : Fri Jun  9 16:03:09 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: c35_CORELIB_TYP
Wire Load Model Mode: enclosed

  Startpoint: i_iq_demod/filtre_I/data_2_1_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_iq_demod/filtre_I/mult1_multiplier/register_pipe_reg[9][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  zigbee_platform    10k                   c35_CORELIB_TYP

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  i_iq_demod/filtre_I/data_2_1_reg[1]/C (DFC1)          0.0000 #   0.0000 r
  i_iq_demod/filtre_I/data_2_1_reg[1]/QN (DFC1)         0.9474     0.9474 r
  U4399/Q (XNR21)                                       0.5330     1.4804 f
  U3448/Q (XNR21)                                       0.8093     2.2897 r
  U4403/Q (NOR21)                                       0.4939     2.7836 f
  U3500/Q (AOI221)                                      0.4274     3.2111 r
  U3185/Q (INV3)                                        0.1119     3.3230 f
  U2014/Q (XOR31)                                       0.4044     3.7274 r
  U4359/Q (XNR21)                                       0.5096     4.2370 f
  U3492/Q (OAI311)                                      0.4594     4.6964 r
  U1997/Q (XOR31)                                       0.5056     5.2019 f
  U4367/Q (XNR21)                                       0.4357     5.6376 f
  U3508/Q (OAI311)                                      0.4590     6.0966 r
  U1977/Q (XOR31)                                       0.5043     6.6009 f
  U4375/Q (XNR21)                                       0.4536     7.0545 f
  U3532/Q (OAI311)                                      0.4037     7.4582 r
  U1955/Q (XOR31)                                       0.4444     7.9026 r
  U3548/Q (XNR21)                                       0.5095     8.4121 f
  U3520/Q (OAI311)                                      0.4522     8.8643 r
  U1928/Q (XNR31)                                       0.5352     9.3995 f
  U3612/Q (NAND22)                                      0.2326     9.6321 r
  U1926/Q (OAI212)                                      0.1286     9.7606 f
  U3557/Q (INV3)                                        0.1601     9.9208 r
  U3556/Q (NAND31)                                      0.1707    10.0915 f
  U3173/Q (NAND22)                                      0.3884    10.4799 r
  U1898/Q (XOR31)                                       0.4103    10.8902 r
  U3516/Q (XNR21)                                       0.5100    11.4003 f
  U3540/Q (OAI311)                                      0.4217    11.8220 r
  U1860/Q (IMAJ31)                                      0.3223    12.1443 f
  U1821/Q (OAI222)                                      0.3297    12.4740 r
  U3572/Q (MAJ31)                                       0.3953    12.8694 r
  U3145/Q (XOR21)                                       0.5058    13.3752 r
  U3552/Q (XOR21)                                       0.5102    13.8854 f
  U3592/Q (AOI221)                                      0.2292    14.1146 r
  U1788/Q (XOR41)                                       0.7538    14.8684 r
  U1787/Q (XNR31)                                       0.3537    15.2221 f
  i_iq_demod/filtre_I/mult1_multiplier/register_pipe_reg[9][4]/D (DFC1)
                                                        0.0001    15.2222 f
  data arrival time                                               15.2222

  clock clk (rise edge)                                20.0000    20.0000
  clock network delay (ideal)                           0.0000    20.0000
  i_iq_demod/filtre_I/mult1_multiplier/register_pipe_reg[9][4]/C (DFC1)
                                                        0.0000    20.0000 r
  library setup time                                   -0.0010    19.9990
  data required time                                              19.9990
  --------------------------------------------------------------------------
  data required time                                              19.9990
  data arrival time                                              -15.2222
  --------------------------------------------------------------------------
  slack (MET)                                                      4.7768


1
