<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from JSON register descriptions-->
  <peripheral name="DCB" offset="0x00000000">
    <gui_name language="en">DCB</gui_name>
    <description language="en">Debug Registers</description>
    <register access="RW" name="DAUTHCTRL" offset="0xE000EE04" size="4">
      <gui_name language="en">Debug Authentication Control Register</gui_name>
      <description language="en">This register allows the IMPLEMENTATION DEFINED authentication interface to be overridden from software</description>
      <bitField conditional="false" enumerationId="DAUTHCTRL_INTSPNIDEN" name="INTSPNIDEN">
        <gui_name language="en">INTSPNIDEN</gui_name>
        <description language="en">Internal Secure non-invasive debug enable</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DAUTHCTRL_SPNIDENSEL" name="SPNIDENSEL">
        <gui_name language="en">SPNIDENSEL</gui_name>
        <description language="en">Secure non-invasive debug enable select</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DAUTHCTRL_INTSPIDEN" name="INTSPIDEN">
        <gui_name language="en">INTSPIDEN</gui_name>
        <description language="en">Internal Secure invasive debug enable</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DAUTHCTRL_SPIDENSEL" name="SPIDENSEL">
        <gui_name language="en">SPIDENSEL</gui_name>
        <description language="en">Secure invasive debug enable select</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" hidden="true" name="DCRDR" offset="0xE000EDF8" size="4">
      <gui_name language="en">Debug Core Register Data Register</gui_name>
      <description language="en">With the DCRSR, provides debug access to the general-purpose registers, special-purpose registers, and the FP Extension registers. If the Main Extension is implemented, it can also be used for message passing between an external debugger and a debug agent running on the PE</description>
      <bitField conditional="false" name="DBGTMP">
        <gui_name language="en">DBGTMP</gui_name>
        <description language="en">Data temporary buffer</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="WO" hidden="true" name="DCRSR" offset="0xE000EDF4" size="4">
      <gui_name language="en">Debug Core Register Select Register</gui_name>
      <description language="en">With the DCRDR, provides debug access to the general-purpose registers, special-purpose registers, and the FP extension registers. A write to the DCRSR specifies the register to transfer, whether the transfer is a read or write, and starts the transfer</description>
      <bitField conditional="false" enumerationId="DCRSR_REGWnR" name="REGWnR">
        <gui_name language="en">REGWnR</gui_name>
        <description language="en">Register write/not-read</description>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DCRSR_REGSEL" name="REGSEL">
        <gui_name language="en">REGSEL</gui_name>
        <description language="en">Register selector</description>
        <definition>[6:0]</definition>
      </bitField>
    </register>
    <register access="RO" name="DEMCR" offset="0xE000EDFC" size="4">
      <gui_name language="en">Debug Exception and Monitor Control Register</gui_name>
      <description language="en">Manages vector catch behavior and DebugMonitor handling when debugging</description>
      <bitField conditional="false" enumerationId="DEMCR_TRCENA" name="TRCENA">
        <gui_name language="en">TRCENA</gui_name>
        <description language="en">Trace enable</description>
        <definition>[24]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DEMCR_SDME" name="SDME">
        <gui_name language="en">SDME</gui_name>
        <description language="en">Secure DebugMonitor enable</description>
        <definition>[20]</definition>
      </bitField>
      <bitField conditional="false" name="MON_REQ">
        <gui_name language="en">MON_REQ</gui_name>
        <description language="en">Monitor request</description>
        <definition>[19]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DEMCR_MON_STEP" name="MON_STEP">
        <gui_name language="en">MON_STEP</gui_name>
        <description language="en">Monitor step</description>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DEMCR_MON_PEND" name="MON_PEND">
        <gui_name language="en">MON_PEND</gui_name>
        <description language="en">Monitor pend</description>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DEMCR_MON_EN" name="MON_EN">
        <gui_name language="en">MON_EN</gui_name>
        <description language="en"> Monitor enable</description>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DEMCR_VC_SFERR" name="VC_SFERR">
        <gui_name language="en">VC_SFERR</gui_name>
        <description language="en">Vector Catch SecureFault</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DEMCR_VC_HARDERR" name="VC_HARDERR">
        <gui_name language="en">VC_HARDERR</gui_name>
        <description language="en">Vector Catch HardFault errors</description>
        <definition>[10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DEMCR_VC_INTERR" name="VC_INTERR">
        <gui_name language="en">VC_INTERR</gui_name>
        <description language="en">Vector Catch interrupt errors</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DEMCR_VC_BUSERR" name="VC_BUSERR">
        <gui_name language="en">VC_BUSERR</gui_name>
        <description language="en">Vector Catch BusFault errors</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DEMCR_VC_STATERR" name="VC_STATERR">
        <gui_name language="en">VC_STATERR</gui_name>
        <description language="en">Vector Catch state errors</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DEMCR_VC_CHKERR" name="VC_CHKERR">
        <gui_name language="en">VC_CHKERR</gui_name>
        <description language="en">Vector Catch check errors</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DEMCR_VC_NOCPERR" name="VC_NOCPERR">
        <gui_name language="en">VC_NOCPERR</gui_name>
        <description language="en">Vector Catch NOCP errors</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DEMCR_VC_MMERR" name="VC_MMERR">
        <gui_name language="en">VC_MMERR</gui_name>
        <description language="en">Vector Catch MemManage errors</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DEMCR_VC_CORERESET" name="VC_CORERESET">
        <gui_name language="en">VC_CORERESET</gui_name>
        <description language="en">Vector Catch core reset</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" hidden="true" name="DHCSR" offset="0xE000EDF0" size="4">
      <gui_name language="en">Debug Halting Control and Status Register</gui_name>
      <description language="en">Controls Halting debug</description>
      <bitField conditional="false" enumerationId="DHCSR_DBGKEY" name="DBGKEY">
        <gui_name language="en">DBGKEY</gui_name>
        <description language="en">Debug key</description>
        <definition>[31:16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DHCSR_S_RESTART_ST" name="S_RESTART_ST">
        <gui_name language="en">S_RESTART_ST</gui_name>
        <description language="en">Restart sticky status</description>
        <definition>[26]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DHCSR_S_RESET_ST" name="S_RESET_ST">
        <gui_name language="en">S_RESET_ST</gui_name>
        <description language="en">Reset sticky status</description>
        <definition>[25]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DHCSR_S_RETIRE_ST" name="S_RETIRE_ST">
        <gui_name language="en">S_RETIRE_ST</gui_name>
        <description language="en">Retire sticky status</description>
        <definition>[24]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DHCSR_S_SDE" name="S_SDE">
        <gui_name language="en">S_SDE</gui_name>
        <description language="en">Secure debug enabled</description>
        <definition>[20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DHCSR_S_LOCKUP" name="S_LOCKUP">
        <gui_name language="en">S_LOCKUP</gui_name>
        <description language="en">Lockup status</description>
        <definition>[19]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DHCSR_S_SLEEP" name="S_SLEEP">
        <gui_name language="en">S_SLEEP</gui_name>
        <description language="en">Sleeping status</description>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DHCSR_S_HALT" name="S_HALT">
        <gui_name language="en">S_HALT</gui_name>
        <description language="en">Halted status</description>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DHCSR_S_REGRDY" name="S_REGRDY">
        <gui_name language="en">S_REGRDY</gui_name>
        <description language="en">Register ready status</description>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DHCSR_C_SNAPSTALL" name="C_SNAPSTALL">
        <gui_name language="en">C_SNAPSTALL</gui_name>
        <description language="en">Snap stall control</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DHCSR_C_MASKINTS" name="C_MASKINTS">
        <gui_name language="en">C_MASKINTS</gui_name>
        <description language="en">Mask interrupts control</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DHCSR_C_STEP" name="C_STEP">
        <gui_name language="en">C_STEP</gui_name>
        <description language="en">Step control</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DHCSR_C_HALT" name="C_HALT">
        <gui_name language="en">C_HALT</gui_name>
        <description language="en">Halt control</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DHCSR_C_DEBUGEN" name="C_DEBUGEN">
        <gui_name language="en">C_DEBUGEN</gui_name>
        <description language="en">Debug enable control</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RO" name="DSCSR" offset="0xE000EE08" size="4">
      <gui_name language="en">Debug Security Control and Status Register</gui_name>
      <description language="en">Provides control and status information for Secure debug</description>
      <bitField conditional="false" enumerationId="DSCSR_CDSKEY" name="CDSKEY">
        <gui_name language="en">CDSKEY</gui_name>
        <description language="en">CDS write-enable key</description>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DSCSR_CDS" name="CDS">
        <gui_name language="en">CDS</gui_name>
        <description language="en">Current domain Secure</description>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DSCSR_SBRSEL" name="SBRSEL">
        <gui_name language="en">SBRSEL</gui_name>
        <description language="en">Secure Banked register select</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="DSCSR_SBRSELEN" name="SBRSELEN">
        <gui_name language="en">SBRSELEN</gui_name>
        <description language="en">Secure Banked register select enable</description>
        <definition>[0]</definition>
      </bitField>
    </register>
  </peripheral>
  <tcf:enumeration name="DAUTHCTRL_INTSPNIDEN">
    <tcf:enumItem description="Secure Non-invasive debug prohibited" name="Secure_Non_invasive_debug_prohibited" number="0"/>
    <tcf:enumItem description="Secure Non-invasive debug allowed" name="Secure_Non_invasive_debug_allowed" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DAUTHCTRL_SPNIDENSEL">
    <tcf:enumItem description="Secure non-invasive debug controlled by the IMPLEMENTATION DEFINED external authentication interface. In the CoreSight authentication interface, this is controlled by the SPNIDEN signal" name="Secure_non_invasive_debug_controlled_by_the_IMPLEMENTATION_DEFINED_external_authentication_interface" number="0"/>
    <tcf:enumItem description="Secure non-invasive debug controlled by DAUTHCTRL.INTSPNIDEN" name="Secure_non_invasive_debug_controlled_by_DAUTHCTRL" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DAUTHCTRL_INTSPIDEN">
    <tcf:enumItem description="Secure halting and self-hosted debug prohibited" name="Secure_halting_and_self_hosted_debug_prohibited" number="0"/>
    <tcf:enumItem description="Secure halting and self-hosted debug allowed" name="Secure_halting_and_self_hosted_debug_allowed" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DAUTHCTRL_SPIDENSEL">
    <tcf:enumItem description="Secure halting and self-hosted debug controlled by the IMPLEMENTATION DEFINED external authentication interface. In the CoreSight authentication interface, both are controlled by the SPIDEN signal" name="Secure_halting_and_self_hosted_debug_controlled_by_the_IMPLEMENTATION_DEFINED_external_authentication_interface" number="0"/>
    <tcf:enumItem description="Secure halting and self-hosted debug controlled by DAUTHCTRL.INTSPIDEN" name="Secure_halting_and_self_hosted_debug_controlled_by_DAUTHCTRL" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DCRSR_REGWnR">
    <tcf:enumItem description="Read" name="Read" number="0"/>
    <tcf:enumItem description="Write" name="Write" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DCRSR_REGSEL">
    <tcf:enumItem description="General-purpose registers R0-R12" name="General_purpose_registers_R0_R12" number="0b0000000-0b0001100"/>
    <tcf:enumItem description="Current stack pointer, SP" name="Current_stack_pointer_SP" number="13"/>
    <tcf:enumItem description="LR" name="LR" number="14"/>
    <tcf:enumItem description="DebugReturnAddress" name="DebugReturnAddress" number="15"/>
    <tcf:enumItem description="xPSR" name="xPSR" number="16"/>
    <tcf:enumItem description="Current state main stack pointer, SP_main" name="Current_state_main_stack_pointer_SP_main" number="17"/>
    <tcf:enumItem description="Current state process stack pointer, SP_process" name="Current_state_process_stack_pointer_SP_process" number="18"/>
    <tcf:enumItem description="Current state CONTROL[7:0],FAULTMASK[7:0],BASEPRI[7:0],PRIMASK[7:0].
If the Main Extension is not implemented, bits [23:8] of the transfer value are RES0." name="Current_state_CONTROL_7_0_FAULTMASK_7_0_BASEPRI_7_0_PRIMASK_7_0" number="20"/>
    <tcf:enumItem description="Non-secure main stack pointer, MSP_NS.
If the Security Extension is not implemented, this value is reserved." name="Non_secure_main_stack_pointer_MSP_NS" number="24"/>
    <tcf:enumItem description="Non-secure process stack pointer, PSP_NS.
If the Security Extension is not implemented, this value is reserved." name="Non_secure_process_stack_pointer_PSP_NS" number="25"/>
    <tcf:enumItem description="Secure main stack pointer, MSP_S. Accessible only when DHCSR.S_SDE == 1.
If the Security Extension is not implemented, this value is reserved." name="Secure_main_stack_pointer_MSP_S" number="26"/>
    <tcf:enumItem description="Secure process stack pointer, PSP_S. Accessible only when DHCSR.S_SDE == 1.
If the Security Extension is not implemented, this value is reserved." name="Secure_process_stack_pointer_PSP_S" number="27"/>
    <tcf:enumItem description="Secure main stack limit, MSPLIM_S. Accessible only when DHCSR.S_SDE == 1.
If the Security Extension is not implemented, this value is reserved." name="Secure_main_stack_limit_MSPLIM_S" number="28"/>
    <tcf:enumItem description="Secure process stack limit, PSPLIM_S. Accessible only when DHCSR.S_SDE == 1.
If the Security Extension is not implemented, this value is reserved." name="Secure_process_stack_limit_PSPLIM_S" number="29"/>
    <tcf:enumItem description="Non-secure main stack limit, MSPLIM_NS.
If the Main Extension is not implemented, this value is reserved." name="Non_secure_main_stack_limit_MSPLIM_NS" number="30"/>
    <tcf:enumItem description="Non-secure process stack limit, PSPLIM_NS.
If the Main Extension is not implemented, this value is reserved." name="Non_secure_process_stack_limit_PSPLIM_NS" number="31"/>
    <tcf:enumItem description="FPSCR.
If the Floating-point Extension is not implemented, this value is reserved." name="FPSCR" number="33"/>
    <tcf:enumItem description="CONTROL[7:0],FAULTMASK[7:0],BASEPRI[7:0],PRIMASK[7:0]_S.
If the Main Extension is not implemented, bits [23:8] of the transfer value are RES0. If the Security Extension is not implemented, this value is reserved." name="CONTROL_7_0_FAULTMASK_7_0_BASEPRI_7_0_PRIMASK_7_0_S" number="34"/>
    <tcf:enumItem description="CONTROL[7:0],FAULTMASK[7:0],BASEPRI[7:0],PRIMASK[7:0]_NS.
If the Main Extension is not implemented, bits [23:8] of the transfer value are RES0. If the Security Extension is not implemented, this value is reserved." name="CONTROL_7_0_FAULTMASK_7_0_BASEPRI_7_0_PRIMASK_7_0_NS" number="35"/>
    <tcf:enumItem description="FP registers, S0-S31.
If the Floating-point Extension is not implemented, these values are reserved." name="FP_registers_S0_S31" number="0b1000000-0b1011111"/>
    <tcf:enumItem description="Reserved" name="Reserved" number="0"/>
  </tcf:enumeration>
  <tcf:enumeration name="DEMCR_TRCENA">
    <tcf:enumItem description="DWT and ITM features disabled" name="DWT_and_ITM_features_disabled" number="0"/>
    <tcf:enumItem description="DWT and ITM features enabled" name="DWT_and_ITM_features_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DEMCR_SDME">
    <tcf:enumItem description="Debug events prohibited in Secure state and the DebugMonitor exception targets Non-secure state" name="Debug_events_prohibited_in_Secure_state_and_the_DebugMonitor_exception_targets_Non_secure_state" number="0"/>
    <tcf:enumItem description="Debug events allowed in Secure state and the DebugMonitor exception targets Secure state" name="Debug_events_allowed_in_Secure_state_and_the_DebugMonitor_exception_targets_Secure_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DEMCR_MON_STEP">
    <tcf:enumItem description="Stepping disabled" name="Stepping_disabled" number="0"/>
    <tcf:enumItem description="Stepping enabled" name="Stepping_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DEMCR_MON_PEND">
    <tcf:enumItem description="Clear the status of the DebugMonitor exception to not pending" name="Clear_the_status_of_the_DebugMonitor_exception_to_not_pending" number="0"/>
    <tcf:enumItem description="Set the status of the DebugMonitor exception to pending" name="Set_the_status_of_the_DebugMonitor_exception_to_pending" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DEMCR_MON_EN">
    <tcf:enumItem description="DebugMonitor exception disabled" name="DebugMonitor_exception_disabled" number="0"/>
    <tcf:enumItem description="DebugMonitor exception enabled" name="DebugMonitor_exception_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DEMCR_VC_SFERR">
    <tcf:enumItem description="Halting debug trap on SecureFault disabled" name="Halting_debug_trap_on_SecureFault_disabled" number="0"/>
    <tcf:enumItem description="Halting debug trap on SecureFault enabled" name="Halting_debug_trap_on_SecureFault_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DEMCR_VC_HARDERR">
    <tcf:enumItem description="Halting debug trap on HardFault disabled" name="Halting_debug_trap_on_HardFault_disabled" number="0"/>
    <tcf:enumItem description="Halting debug trap on HardFault enabled" name="Halting_debug_trap_on_HardFault_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DEMCR_VC_INTERR">
    <tcf:enumItem description="Halting debug trap on faults during exception entry and return disabled" name="Halting_debug_trap_on_faults_during_exception_entry_and_return_disabled" number="0"/>
    <tcf:enumItem description="Halting debug trap on faults during exception entry and return  enabled" name="Halting_debug_trap_on_faults_during_exception_entry_and_return_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DEMCR_VC_BUSERR">
    <tcf:enumItem description="Halting debug trap on BusFault disabled" name="Halting_debug_trap_on_BusFault_disabled" number="0"/>
    <tcf:enumItem description="Halting debug trap on BusFault enabled" name="Halting_debug_trap_on_BusFault_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DEMCR_VC_STATERR">
    <tcf:enumItem description="Halting debug trap on UsageFault caused by state information error disabled" name="Halting_debug_trap_on_UsageFault_caused_by_state_information_error_disabled" number="0"/>
    <tcf:enumItem description="Halting debug trap on UsageFault caused by state information error enabled" name="Halting_debug_trap_on_UsageFault_caused_by_state_information_error_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DEMCR_VC_CHKERR">
    <tcf:enumItem description="Halting debug trap on UsageFault caused by checking error disabled" name="Halting_debug_trap_on_UsageFault_caused_by_checking_error_disabled" number="0"/>
    <tcf:enumItem description="Halting debug trap on UsageFault caused by checking error enabled" name="Halting_debug_trap_on_UsageFault_caused_by_checking_error_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DEMCR_VC_NOCPERR">
    <tcf:enumItem description="Halting debug trap on UsageFault caused by access to a coprocessor disabled" name="Halting_debug_trap_on_UsageFault_caused_by_access_to_a_coprocessor_disabled" number="0"/>
    <tcf:enumItem description="Halting debug trap on UsageFault caused by access to a coprocessor enabled" name="Halting_debug_trap_on_UsageFault_caused_by_access_to_a_coprocessor_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DEMCR_VC_MMERR">
    <tcf:enumItem description="Halting debug trap on MemManage disabled" name="Halting_debug_trap_on_MemManage_disabled" number="0"/>
    <tcf:enumItem description="Halting debug trap on MemManage enabled" name="Halting_debug_trap_on_MemManage_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DEMCR_VC_CORERESET">
    <tcf:enumItem description="Halting debug trap on reset disabled" name="Halting_debug_trap_on_reset_disabled" number="0"/>
    <tcf:enumItem description="Halting debug trap on reset enabled" name="Halting_debug_trap_on_reset_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DHCSR_DBGKEY">
    <tcf:enumItem description="Writes accompanied by this value update bits[15:0]" name="Writes_accompanied_by_this_value_update_bits_15_0" number="0xA05F"/>
    <tcf:enumItem description="Write ignored" name="Write_ignored" number="Not 0xA05F"/>
  </tcf:enumeration>
  <tcf:enumeration name="DHCSR_S_RESTART_ST">
    <tcf:enumItem description="PE has not left Debug state since the last read of DHCSR" name="PE_has_not_left_Debug_state_since_the_last_read_of_DHCSR" number="0"/>
    <tcf:enumItem description="PE has left Debug state since the last read of DHCSR" name="PE_has_left_Debug_state_since_the_last_read_of_DHCSR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DHCSR_S_RESET_ST">
    <tcf:enumItem description="No reset since last DHCSR read" name="No_reset_since_last_DHCSR_read" number="0"/>
    <tcf:enumItem description="At least one reset since last DHCSR read" name="At_least_one_reset_since_last_DHCSR_read" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DHCSR_S_RETIRE_ST">
    <tcf:enumItem description="No instruction retired since last DHCSR read" name="No_instruction_retired_since_last_DHCSR_read" number="0"/>
    <tcf:enumItem description="At least one instruction retired since last DHCSR read" name="At_least_one_instruction_retired_since_last_DHCSR_read" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DHCSR_S_SDE">
    <tcf:enumItem description="Secure invasive debug prohibited" name="Secure_invasive_debug_prohibited" number="0"/>
    <tcf:enumItem description="Secure invasive debug allowed" name="Secure_invasive_debug_allowed" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DHCSR_S_LOCKUP">
    <tcf:enumItem description="Not locked up" name="Not_locked_up" number="0"/>
    <tcf:enumItem description="Locked up" name="Locked_up" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DHCSR_S_SLEEP">
    <tcf:enumItem description="Not sleeping" name="Not_sleeping" number="0"/>
    <tcf:enumItem description="Sleeping" name="Sleeping" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DHCSR_S_HALT">
    <tcf:enumItem description="In Non-debug state" name="In_Non_debug_state" number="0"/>
    <tcf:enumItem description="In Debug state" name="In_Debug_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DHCSR_S_REGRDY">
    <tcf:enumItem description="Write to DCRSR performed, but transfer not yet complete" name="Write_to_DCRSR_performed_but_transfer_not_yet_complete" number="0"/>
    <tcf:enumItem description="Transfer complete, or no outstanding transfer" name="Transfer_complete_or_no_outstanding_transfer" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DHCSR_C_SNAPSTALL">
    <tcf:enumItem description="No action" name="No_action" number="0"/>
    <tcf:enumItem description="Allow imprecise entry to Debug state, for example by forcing any stalled load or store instruction to be abandoned" name="Allow_imprecise_entry_to_Debug_state_for_example_by_forcing_any_stalled_load_or_store_instruction_to_be_abandoned" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DHCSR_C_MASKINTS">
    <tcf:enumItem description="Do not mask" name="Do_not_mask" number="0"/>
    <tcf:enumItem description="Mask PendSV, SysTick and external configurable interrupts" name="Mask_PendSV_SysTick_and_external_configurable_interrupts" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DHCSR_C_STEP">
    <tcf:enumItem description="No effect" name="No_effect" number="0"/>
    <tcf:enumItem description="Single step enabled" name="Single_step_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DHCSR_C_HALT">
    <tcf:enumItem description="Causes the PE to leave Debug state, if in Debug state" name="Causes_the_PE_to_leave_Debug_state_if_in_Debug_state" number="0"/>
    <tcf:enumItem description="Halt the PE" name="Halt_the_PE" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DHCSR_C_DEBUGEN">
    <tcf:enumItem description="Disabled" name="Disabled" number="0"/>
    <tcf:enumItem description="Enabled" name="Enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DSCSR_CDSKEY">
    <tcf:enumItem description="Concurrent write to CDS not ignored" name="Concurrent_write_to_CDS_not_ignored" number="0"/>
    <tcf:enumItem description="Concurrent write to CDS ignored" name="Concurrent_write_to_CDS_ignored" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DSCSR_CDS">
    <tcf:enumItem description="PE is in Non-secure state" name="PE_is_in_Non_secure_state" number="0"/>
    <tcf:enumItem description="PE is in Secure state" name="PE_is_in_Secure_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DSCSR_SBRSEL">
    <tcf:enumItem description="Selects the Non-secure versions" name="Selects_the_Non_secure_versions" number="0"/>
    <tcf:enumItem description="Selects the Secure versions" name="Selects_the_Secure_versions" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DSCSR_SBRSELEN">
    <tcf:enumItem description="The current Security state of the PE determines which memory-mapped Banked registers are accessed by the debugger." name="The_current_Security_state_of_the_PE_determines_which_memory_mapped_Banked_registers_are_accessed_by_the_debugger" number="0"/>
    <tcf:enumItem description="DSCSR.SBRSEL selects which memory-mapped Banked registers are accessed by the debugger." name="DSCSR" number="1"/>
  </tcf:enumeration>
</register_list>