<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/main/git/FPGA-MISC/ethernet-test/sine_master_tb_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="bip_usecase_utils_pkg_v2_0" />
            <top_module name="bip_utils_pkg_v2_0" />
            <top_module name="dds_compiler_v4_0_sim_comps" />
            <top_module name="math_real" />
            <top_module name="numeric_std" />
            <top_module name="pkg_dds_compiler_v4_0" />
            <top_module name="sine_master_tb" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_signed" />
            <top_module name="std_logic_unsigned" />
            <top_module name="textio" />
            <top_module name="vcomponents" />
            <top_module name="vital_primitives" />
            <top_module name="vital_timing" />
            <top_module name="vpkg" />
            <top_module name="xbip_pipe_v2_0_comp" />
            <top_module name="xbip_pipe_v2_0_xst_comp" />
            <top_module name="xcc_utils_v2_0" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="78" />
   <wvobject fp_name="/sine_master_tb/uut/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/tx_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">tx_clk</obj_property>
      <obj_property name="ObjectShortName">tx_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/tx_er" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">tx_er</obj_property>
      <obj_property name="ObjectShortName">tx_er</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/tx_en" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">tx_en</obj_property>
      <obj_property name="ObjectShortName">tx_en</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/tx_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">tx_data[3:0]</obj_property>
      <obj_property name="ObjectShortName">tx_data[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/smi_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">smi_clk</obj_property>
      <obj_property name="ObjectShortName">smi_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/smi_mdio" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">smi_mdio</obj_property>
      <obj_property name="ObjectShortName">smi_mdio</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/leds" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">leds[7:0]</obj_property>
      <obj_property name="ObjectShortName">leds[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/eth_rst_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">eth_rst_n</obj_property>
      <obj_property name="ObjectShortName">eth_rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/sine_inc" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sine_inc[7:0]</obj_property>
      <obj_property name="ObjectShortName">sine_inc[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/sine_o" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sine_o[7:0]</obj_property>
      <obj_property name="ObjectShortName">sine_o[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/divider_max_val" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">divider_max_val[3:0]</obj_property>
      <obj_property name="ObjectShortName">divider_max_val[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/source_select" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">source_select</obj_property>
      <obj_property name="ObjectShortName">source_select</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/eth_link_established" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">eth_link_established</obj_property>
      <obj_property name="ObjectShortName">eth_link_established</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/sine_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sine_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">sine_out[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/samp_din" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">samp_din[7:0]</obj_property>
      <obj_property name="ObjectShortName">samp_din[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/samp_dout" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">samp_dout[7:0]</obj_property>
      <obj_property name="ObjectShortName">samp_dout[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/samp_wr_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">samp_wr_clk</obj_property>
      <obj_property name="ObjectShortName">samp_wr_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/samp_wr_en" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">samp_wr_en</obj_property>
      <obj_property name="ObjectShortName">samp_wr_en</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/samp_full" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">samp_full</obj_property>
      <obj_property name="ObjectShortName">samp_full</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/samp_prog_full" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">samp_prog_full</obj_property>
      <obj_property name="ObjectShortName">samp_prog_full</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/samp_rd_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">samp_rd_clk</obj_property>
      <obj_property name="ObjectShortName">samp_rd_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/samp_rd_en" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">samp_rd_en</obj_property>
      <obj_property name="ObjectShortName">samp_rd_en</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/samp_empty" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">samp_empty</obj_property>
      <obj_property name="ObjectShortName">samp_empty</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/tx_clk_copy" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">tx_clk_copy</obj_property>
      <obj_property name="ObjectShortName">tx_clk_copy</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/data_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">data_clk</obj_property>
      <obj_property name="ObjectShortName">data_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/smi_clk_buffered" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">smi_clk_buffered</obj_property>
      <obj_property name="ObjectShortName">smi_clk_buffered</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/smi_working" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">smi_working</obj_property>
      <obj_property name="ObjectShortName">smi_working</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/smi_done" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">smi_done</obj_property>
      <obj_property name="ObjectShortName">smi_done</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/smi_rdy" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">smi_rdy</obj_property>
      <obj_property name="ObjectShortName">smi_rdy</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/smi_rd_en" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">smi_rd_en</obj_property>
      <obj_property name="ObjectShortName">smi_rd_en</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/smi_dout" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">smi_dout[15:0]</obj_property>
      <obj_property name="ObjectShortName">smi_dout[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/smi_state" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">smi_state</obj_property>
      <obj_property name="ObjectShortName">smi_state</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/udp_dropped" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">udp_dropped</obj_property>
      <obj_property name="ObjectShortName">udp_dropped</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/ip_dropped" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ip_dropped</obj_property>
      <obj_property name="ObjectShortName">ip_dropped</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/e_dropped" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">e_dropped</obj_property>
      <obj_property name="ObjectShortName">e_dropped</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/udp_data_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">udp_data_in[7:0]</obj_property>
      <obj_property name="ObjectShortName">udp_data_in[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/udp_data_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">udp_data_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">udp_data_out[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/udp_wrapper_inst/buffer_inst/data_count" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_count[10:0]</obj_property>
      <obj_property name="ObjectShortName">data_count[10:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/udp_wr_en" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">udp_wr_en</obj_property>
      <obj_property name="ObjectShortName">udp_wr_en</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/udp_prog_full" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">udp_prog_full</obj_property>
      <obj_property name="ObjectShortName">udp_prog_full</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/udp_full" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">udp_full</obj_property>
      <obj_property name="ObjectShortName">udp_full</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/udp_empty" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">udp_empty</obj_property>
      <obj_property name="ObjectShortName">udp_empty</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/udp_dv" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">udp_dv</obj_property>
      <obj_property name="ObjectShortName">udp_dv</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/udp_busy" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">udp_busy</obj_property>
      <obj_property name="ObjectShortName">udp_busy</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/ip_data_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ip_data_in[7:0]</obj_property>
      <obj_property name="ObjectShortName">ip_data_in[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/ip_data_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ip_data_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">ip_data_out[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/ip_wr_en" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ip_wr_en</obj_property>
      <obj_property name="ObjectShortName">ip_wr_en</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/ip_prog_full" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ip_prog_full</obj_property>
      <obj_property name="ObjectShortName">ip_prog_full</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/ip_full" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ip_full</obj_property>
      <obj_property name="ObjectShortName">ip_full</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/ip_empty" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ip_empty</obj_property>
      <obj_property name="ObjectShortName">ip_empty</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/ip_dv" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ip_dv</obj_property>
      <obj_property name="ObjectShortName">ip_dv</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/ip_busy" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ip_busy</obj_property>
      <obj_property name="ObjectShortName">ip_busy</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/e_data_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">e_data_in[7:0]</obj_property>
      <obj_property name="ObjectShortName">e_data_in[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/e_data_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">e_data_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">e_data_out[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/ethernet_wrapper_with_preamble_inst/buffer_data_count" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">buffer_data_count[10:0]</obj_property>
      <obj_property name="ObjectShortName">buffer_data_count[10:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/e_wr_en" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">e_wr_en</obj_property>
      <obj_property name="ObjectShortName">e_wr_en</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/e_prog_full" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">e_prog_full</obj_property>
      <obj_property name="ObjectShortName">e_prog_full</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/e_full" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">e_full</obj_property>
      <obj_property name="ObjectShortName">e_full</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/e_empty" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">e_empty</obj_property>
      <obj_property name="ObjectShortName">e_empty</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/e_dv" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">e_dv</obj_property>
      <obj_property name="ObjectShortName">e_dv</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/e_busy" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">e_busy</obj_property>
      <obj_property name="ObjectShortName">e_busy</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/rst_sync" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rst_sync[3:0]</obj_property>
      <obj_property name="ObjectShortName">rst_sync[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/rst_valid" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst_valid</obj_property>
      <obj_property name="ObjectShortName">rst_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/eth_reset_counter" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">eth_reset_counter[26:0]</obj_property>
      <obj_property name="ObjectShortName">eth_reset_counter[26:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/eth_reset_complete" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">eth_reset_complete</obj_property>
      <obj_property name="ObjectShortName">eth_reset_complete</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/zeros_gen_counter" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">zeros_gen_counter[26:0]</obj_property>
      <obj_property name="ObjectShortName">zeros_gen_counter[26:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/zeros_gen_state" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">zeros_gen_state[0:0]</obj_property>
      <obj_property name="ObjectShortName">zeros_gen_state[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/zeros_gen_actual_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">zeros_gen_actual_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">zeros_gen_actual_data[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/fault" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">fault</obj_property>
      <obj_property name="ObjectShortName">fault</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/samp_state" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">samp_state</obj_property>
      <obj_property name="ObjectShortName">samp_state</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/samp_counter" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">samp_counter[10:0]</obj_property>
      <obj_property name="ObjectShortName">samp_counter[10:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/samp_clk_counter" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">samp_clk_counter[7:0]</obj_property>
      <obj_property name="ObjectShortName">samp_clk_counter[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/samp_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">samp_clk</obj_property>
      <obj_property name="ObjectShortName">samp_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/clock_divider_max_value" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clock_divider_max_value</obj_property>
      <obj_property name="ObjectShortName">clock_divider_max_value</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/reset_count" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">reset_count</obj_property>
      <obj_property name="ObjectShortName">reset_count</obj_property>
   </wvobject>
   <wvobject fp_name="/sine_master_tb/uut/samp_frame_size" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">samp_frame_size</obj_property>
      <obj_property name="ObjectShortName">samp_frame_size</obj_property>
   </wvobject>
</wave_config>
