{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 16:20:59 2023 " "Info: Processing started: Tue Dec 05 16:20:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kalkulator -c kalkulator " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off kalkulator -c kalkulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sev_seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sev_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sev_seg-behavior " "Info: Found design unit 1: sev_seg-behavior" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sev_seg " "Info: Found entity 1: sev_seg" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartcomponent/my_uart_rx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uartcomponent/my_uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_rx-RTL " "Info: Found design unit 1: my_uart_rx-RTL" {  } { { "UARTComponent/my_uart_rx.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_rx.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Info: Found entity 1: my_uart_rx" {  } { { "UARTComponent/my_uart_rx.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_rx.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartcomponent/my_uart_top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uartcomponent/my_uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_top-structural " "Info: Found design unit 1: my_uart_top-structural" {  } { { "UARTComponent/my_uart_top.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_top.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_top " "Info: Found entity 1: my_uart_top" {  } { { "UARTComponent/my_uart_top.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_top.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartcomponent/my_uart_tx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uartcomponent/my_uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_tx-RTL " "Info: Found design unit 1: my_uart_tx-RTL" {  } { { "UARTComponent/my_uart_tx.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_tx.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Info: Found entity 1: my_uart_tx" {  } { { "UARTComponent/my_uart_tx.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_tx.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartcomponent/speed_select.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uartcomponent/speed_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 speed_select-RTL " "Info: Found design unit 1: speed_select-RTL" {  } { { "UARTComponent/speed_select.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/speed_select.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Info: Found entity 1: speed_select" {  } { { "UARTComponent/speed_select.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/speed_select.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCKDIV-behavioural " "Info: Found design unit 1: CLOCKDIV-behavioural" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLOCKDIV " "Info: Found entity 1: CLOCKDIV" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-RTL " "Info: Found design unit 1: uart-RTL" {  } { { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Info: Found entity 1: uart" {  } { { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_to_binary/ascii_to_bcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ascii_to_binary/ascii_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_to_bcd-y " "Info: Found design unit 1: ascii_to_bcd-y" {  } { { "ASCII_To_Binary/ascii_to_bcd.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/ascii_to_bcd.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ascii_to_bcd " "Info: Found entity 1: ascii_to_bcd" {  } { { "ASCII_To_Binary/ascii_to_bcd.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/ascii_to_bcd.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_to_binary/bcd_to_ascii.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ascii_to_binary/bcd_to_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_ascii-y " "Info: Found design unit 1: bcd_to_ascii-y" {  } { { "ASCII_To_Binary/bcd_to_ascii.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/bcd_to_ascii.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_ascii " "Info: Found entity 1: bcd_to_ascii" {  } { { "ASCII_To_Binary/bcd_to_ascii.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/bcd_to_ascii.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_to_binary/bcdtobinary8bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ascii_to_binary/bcdtobinary8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdtobinary8bit-rtl " "Info: Found design unit 1: bcdtobinary8bit-rtl" {  } { { "ASCII_To_Binary/bcdtobinary8bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/bcdtobinary8bit.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcdtobinary8bit " "Info: Found entity 1: bcdtobinary8bit" {  } { { "ASCII_To_Binary/bcdtobinary8bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/bcdtobinary8bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_to_binary/binarytobcd8bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ascii_to_binary/binarytobcd8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binarytobcd8bit-rtl " "Info: Found design unit 1: binarytobcd8bit-rtl" {  } { { "ASCII_To_Binary/binarytobcd8bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd8bit.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 binarytobcd8bit " "Info: Found entity 1: binarytobcd8bit" {  } { { "ASCII_To_Binary/binarytobcd8bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd8bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_to_binary/binarytobcd32bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ascii_to_binary/binarytobcd32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binarytobcd32bit-rtl " "Info: Found design unit 1: binarytobcd32bit-rtl" {  } { { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 binarytobcd32bit " "Info: Found entity 1: binarytobcd32bit" {  } { { "ASCII_To_Binary/binarytobcd32bit.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/ASCII_To_Binary/binarytobcd32bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator/adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-behavioral " "Info: Found design unit 1: adder-behavioral" {  } { { "Kalkulator/adder.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/adder.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "Kalkulator/adder.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/adder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator/comparator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-behavioral " "Info: Found design unit 1: comparator-behavioral" {  } { { "Kalkulator/comparator.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/comparator.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Info: Found entity 1: comparator" {  } { { "Kalkulator/comparator.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/comparator.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator/equal.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator/equal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equal-behavioral " "Info: Found design unit 1: equal-behavioral" {  } { { "Kalkulator/equal.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/equal.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 equal " "Info: Found entity 1: equal" {  } { { "Kalkulator/equal.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/equal.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator/fpb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator/fpb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpb-behavioral " "Info: Found design unit 1: fpb-behavioral" {  } { { "Kalkulator/fpb.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fpb.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fpb " "Info: Found entity 1: fpb" {  } { { "Kalkulator/fpb.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fpb.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator/fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator/fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-behavioral " "Info: Found design unit 1: fsm-behavioral" {  } { { "Kalkulator/fsm.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fsm.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Info: Found entity 1: fsm" {  } { { "Kalkulator/fsm.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fsm.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator/kalkulator_top_level.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator/kalkulator_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kalkulator_top_level-behavioral " "Info: Found design unit 1: kalkulator_top_level-behavioral" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 kalkulator_top_level " "Info: Found entity 1: kalkulator_top_level" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator/kalkulatorfpb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator/kalkulatorfpb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kalkulatorFPB-behavioral " "Info: Found design unit 1: kalkulatorFPB-behavioral" {  } { { "Kalkulator/kalkulatorFPB.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulatorFPB.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 kalkulatorFPB " "Info: Found entity 1: kalkulatorFPB" {  } { { "Kalkulator/kalkulatorFPB.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulatorFPB.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator/kalkulatorkpk.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator/kalkulatorkpk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kalkulatorKPK-behavioral " "Info: Found design unit 1: kalkulatorKPK-behavioral" {  } { { "Kalkulator/kalkulatorKPK.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulatorKPK.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 kalkulatorKPK " "Info: Found entity 1: kalkulatorKPK" {  } { { "Kalkulator/kalkulatorKPK.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulatorKPK.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator/kpk.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator/kpk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kpk-behavioral " "Info: Found design unit 1: kpk-behavioral" {  } { { "Kalkulator/kpk.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kpk.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 kpk " "Info: Found entity 1: kpk" {  } { { "Kalkulator/kpk.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kpk.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd " "Warning: Entity \"mux\" obtained from \"D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator/mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-behavioral " "Info: Found design unit 1: mux-behavioral" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Info: Found entity 1: mux" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator/regis.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator/regis.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regis-behavioral " "Info: Found design unit 1: regis-behavioral" {  } { { "Kalkulator/regis.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/regis.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regis " "Info: Found entity 1: regis" {  } { { "Kalkulator/regis.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/regis.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kalkulator/subtractor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kalkulator/subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor-behavioral " "Info: Found design unit 1: subtractor-behavioral" {  } { { "Kalkulator/subtractor.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/subtractor.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Info: Found entity 1: subtractor" {  } { { "Kalkulator/subtractor.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/subtractor.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart " "Info: Elaborating entity \"uart\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "doneCalculating uart.vhd(161) " "Warning (10036): Verilog HDL or VHDL warning at uart.vhd(161): object \"doneCalculating\" assigned a value but never read" {  } { { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sev_seg sev_seg:sevenseg " "Info: Elaborating entity \"sev_seg\" for hierarchy \"sev_seg:sevenseg\"" {  } { { "uart.vhd" "sevenseg" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 165 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "used_selector sev_seg.vhd(35) " "Warning (10492): VHDL Process Statement warning at sev_seg.vhd(35): signal \"used_selector\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode sev_seg.vhd(37) " "Warning (10492): VHDL Process Statement warning at sev_seg.vhd(37): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode sev_seg.vhd(44) " "Warning (10492): VHDL Process Statement warning at sev_seg.vhd(44): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode sev_seg.vhd(51) " "Warning (10492): VHDL Process Statement warning at sev_seg.vhd(51): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode sev_seg.vhd(58) " "Warning (10492): VHDL Process Statement warning at sev_seg.vhd(58): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ss sev_seg.vhd(33) " "Warning (10631): VHDL Process Statement warning at sev_seg.vhd(33): inferring latch(es) for signal or variable \"ss\", which holds its previous value in one or more paths through the process" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[0\] sev_seg.vhd(33) " "Info (10041): Inferred latch for \"ss\[0\]\" at sev_seg.vhd(33)" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[1\] sev_seg.vhd(33) " "Info (10041): Inferred latch for \"ss\[1\]\" at sev_seg.vhd(33)" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[2\] sev_seg.vhd(33) " "Info (10041): Inferred latch for \"ss\[2\]\" at sev_seg.vhd(33)" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[3\] sev_seg.vhd(33) " "Info (10041): Inferred latch for \"ss\[3\]\" at sev_seg.vhd(33)" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[4\] sev_seg.vhd(33) " "Info (10041): Inferred latch for \"ss\[4\]\" at sev_seg.vhd(33)" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[5\] sev_seg.vhd(33) " "Info (10041): Inferred latch for \"ss\[5\]\" at sev_seg.vhd(33)" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[6\] sev_seg.vhd(33) " "Info (10041): Inferred latch for \"ss\[6\]\" at sev_seg.vhd(33)" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[7\] sev_seg.vhd(33) " "Info (10041): Inferred latch for \"ss\[7\]\" at sev_seg.vhd(33)" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_top my_uart_top:UART " "Info: Elaborating entity \"my_uart_top\" for hierarchy \"my_uart_top:UART\"" {  } { { "uart.vhd" "UART" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 167 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select my_uart_top:UART\|speed_select:speed_rx " "Info: Elaborating entity \"speed_select\" for hierarchy \"my_uart_top:UART\|speed_select:speed_rx\"" {  } { { "UARTComponent/my_uart_top.vhd" "speed_rx" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_top.vhd" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx my_uart_top:UART\|my_uart_rx:receiver " "Info: Elaborating entity \"my_uart_rx\" for hierarchy \"my_uart_top:UART\|my_uart_rx:receiver\"" {  } { { "UARTComponent/my_uart_top.vhd" "receiver" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_top.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx my_uart_top:UART\|my_uart_tx:transmitter " "Info: Elaborating entity \"my_uart_tx\" for hierarchy \"my_uart_top:UART\|my_uart_tx:transmitter\"" {  } { { "UARTComponent/my_uart_top.vhd" "transmitter" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_top.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_to_bcd ascii_to_bcd:CONV1 " "Info: Elaborating entity \"ascii_to_bcd\" for hierarchy \"ascii_to_bcd:CONV1\"" {  } { { "uart.vhd" "CONV1" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 229 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdtobinary8bit bcdtobinary8bit:BCDBIN1 " "Info: Elaborating entity \"bcdtobinary8bit\" for hierarchy \"bcdtobinary8bit:BCDBIN1\"" {  } { { "uart.vhd" "BCDBIN1" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 295 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kalkulator_top_level kalkulator_top_level:KALKULATOR " "Info: Elaborating entity \"kalkulator_top_level\" for hierarchy \"kalkulator_top_level:KALKULATOR\"" {  } { { "uart.vhd" "KALKULATOR" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 324 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kalkulatorFPB kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb " "Info: Elaborating entity \"kalkulatorFPB\" for hierarchy \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\"" {  } { { "Kalkulator/kalkulator_top_level.vhd" "fpb" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state1 kalkulatorFPB.vhd(41) " "Warning (10492): VHDL Process Statement warning at kalkulatorFPB.vhd(41): signal \"state1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Kalkulator/kalkulatorFPB.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulatorFPB.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state2 kalkulatorFPB.vhd(41) " "Warning (10492): VHDL Process Statement warning at kalkulatorFPB.vhd(41): signal \"state2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Kalkulator/kalkulatorFPB.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulatorFPB.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpb kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1 " "Info: Elaborating entity \"fpb\" for hierarchy \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\"" {  } { { "Kalkulator/kalkulatorFPB.vhd" "proc1" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulatorFPB.vhd" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|fsm:fsmControl " "Info: Elaborating entity \"fsm\" for hierarchy \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|fsm:fsmControl\"" {  } { { "Kalkulator/fpb.vhd" "fsmControl" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fpb.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "go fsm.vhd(47) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(47): signal \"go\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Kalkulator/fsm.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fsm.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "equal_x fsm.vhd(66) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(66): signal \"equal_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Kalkulator/fsm.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fsm.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "compared fsm.vhd(68) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(68): signal \"compared\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Kalkulator/fsm.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fsm.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "compared fsm.vhd(70) " "Warning (10492): VHDL Process Statement warning at fsm.vhd(70): signal \"compared\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Kalkulator/fsm.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fsm.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextState fsm.vhd(38) " "Warning (10631): VHDL Process Statement warning at fsm.vhd(38): inferring latch(es) for signal or variable \"nextState\", which holds its previous value in one or more paths through the process" {  } { { "Kalkulator/fsm.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fsm.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKDIV kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|fsm:fsmControl\|CLOCKDIV:clockX " "Info: Elaborating entity \"CLOCKDIV\" for hierarchy \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\"" {  } { { "Kalkulator/fsm.vhd" "clockX" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fsm.vhd" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX " "Info: Elaborating entity \"mux\" for hierarchy \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\"" {  } { { "Kalkulator/fpb.vhd" "initialXMUX" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fpb.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regis kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:X_REG " "Info: Elaborating entity \"regis\" for hierarchy \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:X_REG\"" {  } { { "Kalkulator/fpb.vhd" "X_REG" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fpb.vhd" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|comparator:COMP " "Info: Elaborating entity \"comparator\" for hierarchy \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|comparator:COMP\"" {  } { { "Kalkulator/fpb.vhd" "COMP" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fpb.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|subtractor:SUB " "Info: Elaborating entity \"subtractor\" for hierarchy \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|subtractor:SUB\"" {  } { { "Kalkulator/fpb.vhd" "SUB" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fpb.vhd" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|equal:EQ " "Info: Elaborating entity \"equal\" for hierarchy \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|equal:EQ\"" {  } { { "Kalkulator/fpb.vhd" "EQ" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/fpb.vhd" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kalkulatorKPK kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk " "Info: Elaborating entity \"kalkulatorKPK\" for hierarchy \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\"" {  } { { "Kalkulator/kalkulator_top_level.vhd" "kpk" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state1 kalkulatorKPK.vhd(49) " "Warning (10492): VHDL Process Statement warning at kalkulatorKPK.vhd(49): signal \"state1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Kalkulator/kalkulatorKPK.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulatorKPK.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state2 kalkulatorKPK.vhd(49) " "Warning (10492): VHDL Process Statement warning at kalkulatorKPK.vhd(49): signal \"state2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Kalkulator/kalkulatorKPK.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulatorKPK.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kpk kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1 " "Info: Elaborating entity \"kpk\" for hierarchy \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\"" {  } { { "Kalkulator/kalkulatorKPK.vhd" "proc1" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulatorKPK.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD " "Info: Elaborating entity \"adder\" for hierarchy \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\"" {  } { { "Kalkulator/kpk.vhd" "ADD" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kpk.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binarytobcd8bit binarytobcd8bit:CONVFPB " "Info: Elaborating entity \"binarytobcd8bit\" for hierarchy \"binarytobcd8bit:CONVFPB\"" {  } { { "uart.vhd" "CONVFPB" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 335 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binarytobcd32bit binarytobcd32bit:CONVKPK " "Info: Elaborating entity \"binarytobcd32bit\" for hierarchy \"binarytobcd32bit:CONVKPK\"" {  } { { "uart.vhd" "CONVKPK" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 336 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_ascii bcd_to_ascii:CONVFPBBCD1 " "Info: Elaborating entity \"bcd_to_ascii\" for hierarchy \"bcd_to_ascii:CONVFPBBCD1\"" {  } { { "uart.vhd" "CONVFPBBCD1" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 339 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[0\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[0\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[1\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[1\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[2\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[2\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[3\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[3\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[4\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[4\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[5\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[5\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[6\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[6\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[7\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[7\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[8\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[8\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[9\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[9\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[10\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[10\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[11\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[11\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[12\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[12\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[13\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[13\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[14\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[14\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[15\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[15\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[16\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[16\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[17\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[17\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[18\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[18\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[19\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[19\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[20\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[20\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[21\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[21\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[22\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[22\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[23\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[23\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[24\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[24\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[25\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[25\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[26\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[26\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[27\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[27\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[28\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[28\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[29\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[29\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[30\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[30\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kpk_out\[31\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kpk_out\[31\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|fpb_out\[0\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|fpb_out\[0\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|fpb_out\[1\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|fpb_out\[1\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|fpb_out\[2\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|fpb_out\[2\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|fpb_out\[3\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|fpb_out\[3\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|fpb_out\[4\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|fpb_out\[4\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|fpb_out\[5\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|fpb_out\[5\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|fpb_out\[6\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|fpb_out\[6\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|fpb_out\[7\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|fpb_out\[7\]\" feeding internal logic into a wire" {  } { { "Kalkulator/kalkulator_top_level.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/kalkulator_top_level.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|equal:EQ\|eq_out " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|equal:EQ\|eq_out\" feeding internal logic into a wire" {  } { { "Kalkulator/equal.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/equal.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|comparator:COMP\|d_out " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|comparator:COMP\|d_out\" feeding internal logic into a wire" {  } { { "Kalkulator/comparator.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/comparator.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[0\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[0\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[1\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[1\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[2\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[2\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[3\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[3\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[4\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[4\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[5\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[5\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[6\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[6\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[7\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[7\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[8\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[8\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[9\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[9\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[10\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[10\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[11\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[11\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[12\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[12\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[13\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[13\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[14\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[14\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[15\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[15\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[16\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[16\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[17\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[17\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[18\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[18\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[19\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[19\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[20\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[20\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[21\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[21\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[22\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[22\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[23\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[23\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[24\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[24\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[25\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[25\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[26\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[26\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[27\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[27\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[28\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[28\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[29\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[29\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[30\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[30\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[31\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[31\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[0\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[0\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[1\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[1\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[2\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[2\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[3\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[3\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[4\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[4\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[5\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[5\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[6\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[6\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[7\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[7\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[8\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[8\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[9\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[9\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[10\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[10\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[11\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[11\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[12\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[12\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[13\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[13\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[14\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[14\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[15\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[15\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[16\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[16\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[17\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[17\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[18\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[18\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[19\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[19\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[20\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[20\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[21\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[21\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[22\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[22\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[23\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[23\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[24\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[24\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[25\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[25\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[26\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[26\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[27\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[27\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[28\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[28\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[29\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[29\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[30\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[30\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[31\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[31\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[0\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[0\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[1\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[1\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[2\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[2\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[3\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[3\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[4\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[4\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[5\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[5\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[6\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[6\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[7\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[7\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[8\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[8\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[9\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[9\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[10\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[10\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[11\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[11\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[12\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[12\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[13\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[13\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[14\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[14\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[15\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[15\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[16\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[16\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[17\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[17\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[18\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[18\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[19\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[19\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[20\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[20\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[21\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[21\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[22\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[22\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[23\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[23\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[24\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[24\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[25\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[25\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[26\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[26\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[27\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[27\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[28\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[28\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[29\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[29\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[30\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[30\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[31\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[31\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[0\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[0\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[1\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[1\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[2\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[2\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[3\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[3\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[4\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[4\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[5\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[5\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[6\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[6\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[7\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[7\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[8\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[8\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[9\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[9\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[10\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[10\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[11\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[11\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[12\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[12\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[13\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[13\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[14\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[14\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[15\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[15\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[16\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[16\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[17\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[17\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[18\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[18\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[19\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[19\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[20\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[20\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[21\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[21\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[22\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[22\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[23\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[23\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[24\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[24\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[25\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[25\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[26\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[26\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[27\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[27\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[28\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[28\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[29\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[29\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[30\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[30\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[31\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[31\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|equal:EQ\|eq_out " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|equal:EQ\|eq_out\" feeding internal logic into a wire" {  } { { "Kalkulator/equal.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/equal.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|comparator:COMP\|d_out " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|comparator:COMP\|d_out\" feeding internal logic into a wire" {  } { { "Kalkulator/comparator.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/comparator.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[0\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[0\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[1\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[1\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[2\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[2\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[3\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[3\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[4\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[4\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[5\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[5\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[6\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[6\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[7\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[7\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[8\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[8\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[9\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[9\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[10\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[10\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[11\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[11\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[12\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[12\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[13\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[13\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[14\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[14\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[15\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[15\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[16\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[16\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[17\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[17\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[18\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[18\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[19\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[19\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[20\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[20\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[21\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[21\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[22\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[22\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[23\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[23\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[24\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[24\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[25\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[25\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[26\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[26\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[27\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[27\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[28\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[28\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[29\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[29\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[30\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[30\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[31\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[31\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[0\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[0\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[1\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[1\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[2\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[2\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[3\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[3\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[4\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[4\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[5\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[5\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[6\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[6\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[7\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[7\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[8\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[8\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[9\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[9\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[10\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[10\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[11\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[11\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[12\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[12\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[13\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[13\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[14\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[14\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[15\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[15\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[16\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[16\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[17\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[17\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[18\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[18\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[19\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[19\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[20\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[20\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[21\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[21\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[22\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[22\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[23\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[23\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[24\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[24\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[25\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[25\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[26\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[26\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[27\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[27\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[28\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[28\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[29\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[29\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[30\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[30\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[31\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[31\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[0\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[0\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[1\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[1\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[2\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[2\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[3\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[3\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[4\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[4\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[5\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[5\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[6\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[6\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[7\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[7\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[8\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[8\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[9\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[9\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[10\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[10\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[11\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[11\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[12\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[12\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[13\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[13\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[14\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[14\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[15\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[15\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[16\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[16\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[17\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[17\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[18\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[18\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[19\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[19\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[20\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[20\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[21\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[21\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[22\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[22\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[23\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[23\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[24\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[24\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[25\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[25\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[26\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[26\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[27\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[27\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[28\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[28\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[29\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[29\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[30\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[30\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[31\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[31\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[0\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[0\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[1\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[1\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[2\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[2\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[3\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[3\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[4\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[4\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[5\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[5\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[6\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[6\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[7\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[7\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[8\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[8\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[9\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[9\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[10\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[10\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[11\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[11\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[12\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[12\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[13\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[13\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[14\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[14\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[15\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[15\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[16\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[16\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[17\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[17\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[18\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[18\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[19\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[19\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[20\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[20\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[21\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[21\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[22\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[22\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[23\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[23\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[24\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[24\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[25\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[25\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[26\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[26\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[27\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[27\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[28\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[28\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[29\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[29\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[30\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[30\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[31\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[31\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|equal:EQ\|eq_out " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|equal:EQ\|eq_out\" feeding internal logic into a wire" {  } { { "Kalkulator/equal.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/equal.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|comparator:COMP\|d_out " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|comparator:COMP\|d_out\" feeding internal logic into a wire" {  } { { "Kalkulator/comparator.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/comparator.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[0\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[0\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[1\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[1\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[2\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[2\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[3\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[3\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[4\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[4\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[5\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[5\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[6\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[6\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[7\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[7\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[8\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[8\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[9\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[9\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[10\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[10\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[11\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[11\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[12\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[12\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[13\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[13\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[14\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[14\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[15\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[15\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[16\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[16\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[17\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[17\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[18\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[18\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[19\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[19\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[20\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[20\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[21\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[21\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[22\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[22\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[23\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[23\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[24\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[24\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[25\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[25\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[26\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[26\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[27\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[27\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[28\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[28\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[29\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[29\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[30\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[30\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[31\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[31\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[0\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[0\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[1\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[1\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[2\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[2\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[3\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[3\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[4\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[4\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[5\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[5\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[6\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[6\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[7\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[7\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[8\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[8\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[9\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[9\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[10\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[10\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[11\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[11\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[12\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[12\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[13\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[13\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[14\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[14\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[15\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[15\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[16\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[16\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[17\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[17\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[18\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[18\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[19\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[19\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[20\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[20\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[21\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[21\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[22\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[22\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[23\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[23\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[24\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[24\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[25\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[25\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[26\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[26\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[27\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[27\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[28\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[28\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[29\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[29\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[30\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[30\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[31\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[31\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[0\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[0\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[1\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[1\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[2\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[2\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[3\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[3\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[4\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[4\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[5\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[5\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[6\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[6\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[7\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[7\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[8\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[8\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[9\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[9\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[10\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[10\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[11\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[11\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[12\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[12\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[13\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[13\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[14\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[14\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[15\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[15\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[16\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[16\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[17\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[17\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[18\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[18\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[19\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[19\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[20\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[20\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[21\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[21\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[22\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[22\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[23\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[23\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[24\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[24\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[25\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[25\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[26\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[26\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[27\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[27\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[28\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[28\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[29\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[29\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[30\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[30\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[31\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[31\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[0\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[0\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[1\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[1\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[2\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[2\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[3\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[3\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[4\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[4\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[5\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[5\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[6\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[6\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[7\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[7\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[8\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[8\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[9\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[9\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[10\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[10\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[11\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[11\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[12\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[12\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[13\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[13\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[14\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[14\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[15\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[15\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[16\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[16\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[17\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[17\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[18\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[18\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[19\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[19\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[20\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[20\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[21\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[21\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[22\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[22\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[23\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[23\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[24\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[24\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[25\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[25\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[26\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[26\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[27\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[27\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[28\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[28\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[29\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[29\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[30\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[30\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[31\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[31\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|equal:EQ\|eq_out " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|equal:EQ\|eq_out\" feeding internal logic into a wire" {  } { { "Kalkulator/equal.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/equal.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|comparator:COMP\|d_out " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|comparator:COMP\|d_out\" feeding internal logic into a wire" {  } { { "Kalkulator/comparator.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/comparator.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[0\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[0\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[1\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[1\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[2\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[2\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[3\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[3\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[4\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[4\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[5\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[5\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[6\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[6\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[7\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[7\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[8\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[8\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[9\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[9\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[10\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[10\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[11\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[11\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[12\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[12\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[13\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[13\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[14\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[14\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[15\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[15\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[16\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[16\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[17\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[17\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[18\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[18\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[19\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[19\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[20\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[20\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[21\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[21\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[22\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[22\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[23\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[23\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[24\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[24\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[25\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[25\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[26\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[26\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[27\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[27\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[28\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[28\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[29\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[29\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[30\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[30\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[31\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[31\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[0\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[0\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[1\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[1\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[2\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[2\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[3\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[3\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[4\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[4\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[5\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[5\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[6\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[6\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[7\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[7\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[8\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[8\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[9\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[9\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[10\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[10\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[11\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[11\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[12\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[12\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[13\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[13\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[14\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[14\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[15\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[15\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[16\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[16\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[17\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[17\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[18\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[18\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[19\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[19\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[20\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[20\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[21\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[21\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[22\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[22\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[23\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[23\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[24\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[24\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[25\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[25\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[26\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[26\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[27\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[27\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[28\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[28\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[29\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[29\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[30\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[30\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[31\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[31\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[0\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[0\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[1\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[1\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[2\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[2\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[3\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[3\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[4\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[4\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[5\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[5\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[6\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[6\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[7\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[7\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[8\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[8\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[9\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[9\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[10\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[10\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[11\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[11\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[12\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[12\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[13\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[13\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[14\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[14\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[15\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[15\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[16\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[16\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[17\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[17\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[18\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[18\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[19\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[19\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[20\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[20\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[21\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[21\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[22\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[22\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[23\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[23\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[24\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[24\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[25\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[25\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[26\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[26\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[27\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[27\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[28\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[28\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[29\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[29\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[30\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[30\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[31\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[31\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[0\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[0\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[1\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[1\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[2\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[2\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[3\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[3\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[4\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[4\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[5\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[5\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[6\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[6\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[7\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[7\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[8\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[8\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[9\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[9\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[10\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[10\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[11\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[11\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[12\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[12\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[13\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[13\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[14\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[14\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[15\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[15\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[16\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[16\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[17\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[17\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[18\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[18\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[19\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[19\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[20\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[20\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[21\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[21\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[22\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[22\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[23\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[23\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[24\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[24\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[25\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[25\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[26\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[26\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[27\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[27\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[28\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[28\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[29\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[29\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[30\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[30\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[31\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[31\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|equal:EQ\|eq_out " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|equal:EQ\|eq_out\" feeding internal logic into a wire" {  } { { "Kalkulator/equal.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/equal.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|comparator:COMP\|d_out " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|comparator:COMP\|d_out\" feeding internal logic into a wire" {  } { { "Kalkulator/comparator.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/comparator.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[0\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[0\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[1\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[1\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[2\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[2\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[3\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[3\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[4\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[4\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[5\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[5\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[6\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[6\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[7\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[7\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[8\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[8\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[9\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[9\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[10\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[10\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[11\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[11\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[12\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[12\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[13\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[13\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[14\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[14\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[15\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[15\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[16\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[16\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[17\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[17\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[18\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[18\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[19\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[19\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[20\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[20\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[21\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[21\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[22\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[22\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[23\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[23\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[24\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[24\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[25\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[25\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[26\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[26\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[27\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[27\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[28\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[28\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[29\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[29\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[30\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[30\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[31\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[31\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[0\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[0\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[1\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[1\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[2\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[2\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[3\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[3\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[4\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[4\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[5\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[5\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[6\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[6\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[7\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[7\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[8\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[8\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[9\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[9\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[10\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[10\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[11\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[11\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[12\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[12\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[13\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[13\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[14\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[14\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[15\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[15\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[16\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[16\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[17\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[17\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[18\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[18\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[19\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[19\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[20\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[20\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[21\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[21\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[22\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[22\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[23\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[23\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[24\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[24\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[25\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[25\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[26\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[26\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[27\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[27\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[28\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[28\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[29\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[29\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[30\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[30\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[31\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[31\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[0\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[0\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[1\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[1\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[2\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[2\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[3\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[3\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[4\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[4\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[5\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[5\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[6\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[6\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[7\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[7\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[8\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[8\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[9\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[9\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[10\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[10\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[11\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[11\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[12\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[12\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[13\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[13\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[14\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[14\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[15\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[15\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[16\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[16\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[17\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[17\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[18\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[18\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[19\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[19\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[20\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[20\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[21\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[21\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[22\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[22\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[23\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[23\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[24\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[24\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[25\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[25\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[26\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[26\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[27\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[27\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[28\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[28\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[29\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[29\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[30\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[30\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[31\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[31\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[0\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[0\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[1\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[1\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[2\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[2\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[3\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[3\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[4\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[4\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[5\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[5\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[6\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[6\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[7\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[7\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[8\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[8\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[9\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[9\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[10\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[10\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[11\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[11\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[12\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[12\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[13\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[13\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[14\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[14\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[15\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[15\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[16\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[16\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[17\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[17\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[18\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[18\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[19\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[19\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[20\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[20\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[21\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[21\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[22\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[22\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[23\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[23\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[24\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[24\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[25\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[25\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[26\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[26\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[27\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[27\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[28\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[28\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[29\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[29\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[30\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[30\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[31\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[31\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|equal:EQ\|eq_out " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|equal:EQ\|eq_out\" feeding internal logic into a wire" {  } { { "Kalkulator/equal.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/equal.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|comparator:COMP\|d_out " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|comparator:COMP\|d_out\" feeding internal logic into a wire" {  } { { "Kalkulator/comparator.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/comparator.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[0\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[0\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[1\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[1\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[2\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[2\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[3\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[3\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[4\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[4\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[5\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[5\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[6\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[6\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[7\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[7\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[8\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[8\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[9\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[9\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[10\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[10\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[11\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[11\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[12\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[12\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[13\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[13\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[14\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[14\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[15\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[15\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[16\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[16\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[17\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[17\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[18\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[18\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[19\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[19\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[20\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[20\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[21\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[21\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[22\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[22\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[23\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[23\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[24\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[24\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[25\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[25\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[26\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[26\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[27\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[27\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[28\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[28\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[29\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[29\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[30\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[30\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[31\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[31\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[0\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[0\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[1\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[1\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[2\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[2\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[3\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[3\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[4\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[4\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[5\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[5\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[6\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[6\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[7\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[7\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[8\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[8\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[9\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[9\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[10\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[10\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[11\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[11\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[12\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[12\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[13\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[13\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[14\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[14\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[15\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[15\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[16\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[16\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[17\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[17\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[18\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[18\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[19\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[19\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[20\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[20\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[21\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[21\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[22\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[22\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[23\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[23\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[24\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[24\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[25\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[25\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[26\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[26\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[27\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[27\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[28\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[28\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[29\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[29\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[30\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[30\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[31\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[31\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[0\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[0\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[1\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[1\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[2\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[2\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[3\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[3\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[4\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[4\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[5\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[5\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[6\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[6\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[7\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[7\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[8\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[8\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[9\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[9\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[10\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[10\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[11\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[11\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[12\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[12\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[13\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[13\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[14\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[14\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[15\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[15\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[16\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[16\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[17\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[17\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[18\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[18\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[19\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[19\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[20\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[20\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[21\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[21\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[22\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[22\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[23\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[23\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[24\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[24\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[25\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[25\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[26\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[26\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[27\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[27\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[28\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[28\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[29\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[29\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[30\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[30\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[31\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[31\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[0\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[0\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[1\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[1\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[2\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[2\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[3\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[3\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[4\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[4\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[5\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[5\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[6\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[6\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[7\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[7\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[8\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[8\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[9\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[9\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[10\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[10\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[11\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[11\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[12\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[12\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[13\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[13\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[14\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[14\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[15\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[15\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[16\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[16\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[17\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[17\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[18\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[18\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[19\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[19\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[20\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[20\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[21\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[21\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[22\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[22\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[23\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[23\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[24\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[24\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[25\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[25\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[26\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[26\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[27\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[27\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[28\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[28\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[29\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[29\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[30\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[30\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[31\] " "Warning: Converted tri-state buffer \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[31\]\" feeding internal logic into a wire" {  } { { "Kalkulator/mux.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/Kalkulator/mux.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "my_uart_top:UART\|my_uart_tx:transmitter\|bps_start " "Warning: Converted tri-state buffer \"my_uart_top:UART\|my_uart_tx:transmitter\|bps_start\" feeding internal logic into a wire" {  } { { "UARTComponent/my_uart_tx.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_tx.vhd" 17 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "my_uart_top:UART\|my_uart_rx:receiver\|bps_start " "Warning: Converted tri-state buffer \"my_uart_top:UART\|my_uart_rx:receiver\|bps_start\" feeding internal logic into a wire" {  } { { "UARTComponent/my_uart_rx.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_rx.vhd" 16 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "sev_seg:sevenseg\|ss\[5\] sev_seg:sevenseg\|ss\[4\] " "Info: Duplicate LATCH primitive \"sev_seg:sevenseg\|ss\[5\]\" merged with LATCH primitive \"sev_seg:sevenseg\|ss\[4\]\"" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 33 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sev_seg:sevenseg\|ss\[0\] " "Warning: Latch sev_seg:sevenseg\|ss\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sev_seg:sevenseg\|used_selector\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sev_seg:sevenseg\|used_selector\[0\]" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 70 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 33 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sev_seg:sevenseg\|ss\[1\] " "Warning: Latch sev_seg:sevenseg\|ss\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sev_seg:sevenseg\|used_selector\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sev_seg:sevenseg\|used_selector\[0\]" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 70 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 33 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sev_seg:sevenseg\|ss\[2\] " "Warning: Latch sev_seg:sevenseg\|ss\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sev_seg:sevenseg\|used_selector\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sev_seg:sevenseg\|used_selector\[0\]" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 70 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 33 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sev_seg:sevenseg\|ss\[3\] " "Warning: Latch sev_seg:sevenseg\|ss\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sev_seg:sevenseg\|used_selector\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sev_seg:sevenseg\|used_selector\[0\]" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 70 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 33 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sev_seg:sevenseg\|ss\[4\] " "Warning: Latch sev_seg:sevenseg\|ss\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sev_seg:sevenseg\|used_selector\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sev_seg:sevenseg\|used_selector\[0\]" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 70 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 33 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sev_seg:sevenseg\|ss\[6\] " "Warning: Latch sev_seg:sevenseg\|ss\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sev_seg:sevenseg\|used_selector\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sev_seg:sevenseg\|used_selector\[0\]" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 70 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 33 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "UARTComponent/my_uart_tx.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_tx.vhd" 85 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Seven_Segment\[7\] VCC " "Warning (13410): Pin \"Seven_Segment\[7\]\" is stuck at VCC" {  } { { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "942 942 " "Info: 942 registers lost all their fanouts during netlist optimizations. The first 942 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|equal:EQ\|eq_out~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|equal:EQ\|eq_out~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|comparator:COMP\|d_out~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|comparator:COMP\|d_out~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[0\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[1\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[2\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[3\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[4\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[5\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[6\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[7\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[8\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[9\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[10\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[11\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[12\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[13\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[14\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[15\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[16\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[17\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[18\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[18\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[19\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[19\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[20\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[20\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[21\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[21\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[22\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[22\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[23\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[23\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[24\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[24\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[25\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[25\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[26\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[26\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[27\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[27\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[28\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[28\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[29\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[29\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[30\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[30\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[31\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:Y_MUX\|output_f\[31\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[0\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[1\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[2\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[3\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[4\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[5\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[6\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[7\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[8\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[9\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[10\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[11\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[12\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[13\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[14\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[15\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[16\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[17\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[18\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[18\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[19\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[19\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[20\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[20\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[21\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[21\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[22\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[22\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[23\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[23\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[24\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[24\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[25\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[25\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[26\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[26\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[27\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[27\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[28\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[28\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[29\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[29\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[30\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[30\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[31\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:X_MUX\|output_f\[31\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[0\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[1\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[2\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[3\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[4\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[5\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[6\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[7\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[8\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[9\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[10\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[11\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[12\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[13\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[14\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[15\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[16\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[17\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[18\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[18\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[19\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[19\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[20\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[20\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[21\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[21\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[22\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[22\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[23\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[23\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[24\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[24\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[25\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[25\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[26\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[26\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[27\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[27\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[28\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[28\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[29\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[29\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[30\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[30\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[31\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialYMUX\|output_f\[31\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[0\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[1\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[2\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[3\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[4\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[5\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[6\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[7\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[8\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[9\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[10\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[11\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[12\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[13\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[14\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[15\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[16\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[17\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[18\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[18\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[19\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[19\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[20\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[20\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[21\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[21\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[22\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[22\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[23\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[23\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[24\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[24\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[25\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[25\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[26\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[26\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[27\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[27\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[28\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[28\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[29\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[29\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[30\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[30\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[31\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|mux:initialXMUX\|output_f\[31\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|equal:EQ\|eq_out~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|equal:EQ\|eq_out~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|comparator:COMP\|d_out~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|comparator:COMP\|d_out~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[0\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[1\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[2\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[3\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[4\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[5\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[6\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[7\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[8\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[9\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[10\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[11\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[12\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[13\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[14\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[15\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[16\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[17\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[18\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[18\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[19\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[19\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[20\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[20\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[21\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[21\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[22\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[22\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[23\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[23\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[24\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[24\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[25\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[25\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[26\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[26\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[27\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[27\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[28\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[28\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[29\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[29\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[30\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[30\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[31\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:Y_MUX\|output_f\[31\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[0\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[1\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[2\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[3\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[4\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[5\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[6\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[7\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[8\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[9\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[10\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[11\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[12\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[13\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[14\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[15\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[16\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[17\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[18\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[18\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[19\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[19\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[20\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[20\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[21\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[21\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[22\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[22\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[23\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[23\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[24\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[24\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[25\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[25\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[26\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[26\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[27\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[27\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[28\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[28\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[29\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[29\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[30\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[30\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[31\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:X_MUX\|output_f\[31\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[0\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[1\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[2\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[3\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[4\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[5\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[6\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[7\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[8\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[9\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[10\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[11\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[12\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[13\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[14\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[15\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[16\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[17\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[18\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[18\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[19\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[19\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[20\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[20\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[21\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[21\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[22\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[22\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[23\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[23\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[24\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[24\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[25\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[25\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[26\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[26\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[27\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[27\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[28\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[28\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[29\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[29\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[30\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[30\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[31\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialYMUX\|output_f\[31\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[0\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[1\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[2\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[3\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[4\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[5\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[6\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[7\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[8\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[9\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[10\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[11\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[12\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[13\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[14\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[15\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[16\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[17\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[18\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[18\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[19\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[19\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[20\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[20\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[21\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[21\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[22\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[22\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[23\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[23\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[24\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[24\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[25\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[25\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[26\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[26\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[27\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[27\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[28\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[28\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[29\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[29\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[30\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[30\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[31\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|mux:initialXMUX\|output_f\[31\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|equal:EQ\|eq_out~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|equal:EQ\|eq_out~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|comparator:COMP\|d_out~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|comparator:COMP\|d_out~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[0\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[1\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[2\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[3\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[4\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[5\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[6\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[7\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[8\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[9\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[10\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[11\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[12\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[13\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[14\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[15\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[16\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[17\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[18\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[18\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[19\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[19\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[20\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[20\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[21\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[21\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[22\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[22\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[23\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[23\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[24\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[24\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[25\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[25\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[26\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[26\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[27\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[27\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[28\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[28\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[29\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[29\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[30\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[30\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[31\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:Y_MUX\|output_f\[31\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[0\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[1\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[2\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[3\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[4\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[5\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[6\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[7\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[8\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[9\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[10\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[11\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[12\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[13\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[14\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[15\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[16\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[17\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[18\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[18\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[19\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[19\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[20\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[20\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[21\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[21\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[22\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[22\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[23\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[23\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[24\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[24\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[25\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[25\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[26\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[26\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[27\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[27\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[28\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[28\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[29\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[29\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[30\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[30\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[31\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:X_MUX\|output_f\[31\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[0\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[1\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[2\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[3\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[4\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[5\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[6\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[7\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[8\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[9\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[10\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[11\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[12\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[13\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[14\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[15\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[16\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[17\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[18\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[18\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[19\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[19\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[20\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[20\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[21\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[21\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[22\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[22\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[23\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[23\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[24\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[24\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[25\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[25\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[26\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[26\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[27\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[27\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[28\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[28\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[29\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[29\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[30\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[30\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[31\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialYMUX\|output_f\[31\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[0\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[1\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[2\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[3\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[4\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[5\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[6\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[7\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[8\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[9\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[10\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[11\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[12\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[13\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[14\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[15\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[16\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[17\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[18\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[18\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[19\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[19\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[20\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[20\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[21\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[21\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[22\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[22\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[23\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[23\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[24\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[24\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[25\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[25\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[26\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[26\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[27\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[27\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[28\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[28\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[29\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[29\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[30\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[30\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[31\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|mux:initialXMUX\|output_f\[31\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|equal:EQ\|eq_out~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|equal:EQ\|eq_out~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|comparator:COMP\|d_out~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|comparator:COMP\|d_out~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[0\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[1\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[2\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[3\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[4\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[5\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[6\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[7\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[8\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[9\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[10\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[11\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[12\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[13\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[14\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[15\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[16\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[17\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[18\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[18\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[19\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[19\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[20\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[20\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[21\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[21\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[22\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[22\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[23\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[23\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[24\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[24\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[25\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[25\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[26\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[26\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[27\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[27\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[28\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[28\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[29\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[29\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[30\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[30\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[31\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:Y_MUX\|output_f\[31\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[0\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[1\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[2\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[3\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[4\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[5\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[6\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[7\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[8\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[9\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[10\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[11\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[12\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[13\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[14\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[15\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[16\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[17\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[18\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[18\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[19\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[19\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[20\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[20\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[21\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[21\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[22\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[22\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[23\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[23\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[24\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[24\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[25\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[25\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[26\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[26\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[27\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[27\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[28\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[28\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[29\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[29\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[30\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[30\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[31\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:X_MUX\|output_f\[31\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[0\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[1\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[2\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[3\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[4\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[5\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[6\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[7\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[8\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[9\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[10\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[11\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[12\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[13\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[14\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[15\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[16\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[17\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[18\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[18\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[19\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[19\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[20\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[20\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[21\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[21\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[22\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[22\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[23\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[23\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[24\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[24\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[25\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[25\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[26\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[26\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[27\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[27\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[28\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[28\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[29\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[29\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[30\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[30\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[31\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialYMUX\|output_f\[31\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[0\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[1\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[2\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[3\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[4\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[5\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[6\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[7\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[8\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[9\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[10\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[11\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[12\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[13\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[14\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[15\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[16\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[17\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[18\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[18\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[19\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[19\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[20\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[20\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[21\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[21\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[22\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[22\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[23\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[23\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[24\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[24\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[25\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[25\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[26\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[26\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[27\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[27\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[28\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[28\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[29\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[29\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[30\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[30\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[31\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|mux:initialXMUX\|output_f\[31\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|equal:EQ\|eq_out~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|equal:EQ\|eq_out~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|comparator:COMP\|d_out~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|comparator:COMP\|d_out~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[0\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[1\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[2\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[3\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[4\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[5\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[6\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[7\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[8\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[9\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[10\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[11\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[12\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[13\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[14\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[15\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[16\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[17\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[18\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[18\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[19\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[19\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[20\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[20\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[21\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[21\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[22\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[22\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[23\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[23\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[24\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[24\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[25\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[25\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[26\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[26\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[27\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[27\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[28\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[28\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[29\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[29\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[30\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[30\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[31\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:Y_MUX\|output_f\[31\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[0\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[1\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[2\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[3\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[4\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[5\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[6\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[7\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[8\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[9\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[10\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[11\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[12\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[13\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[14\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[15\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[16\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[17\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[18\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[18\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[19\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[19\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[20\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[20\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[21\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[21\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[22\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[22\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[23\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[23\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[24\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[24\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[25\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[25\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[26\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[26\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[27\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[27\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[28\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[28\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[29\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[29\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[30\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[30\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[31\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:X_MUX\|output_f\[31\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[0\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[1\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[2\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[3\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[4\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[5\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[6\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[7\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[8\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[9\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[10\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[11\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[12\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[13\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[14\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[15\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[16\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[17\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[18\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[18\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[19\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[19\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[20\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[20\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[21\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[21\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[22\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[22\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[23\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[23\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[24\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[24\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[25\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[25\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[26\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[26\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[27\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[27\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[28\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[28\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[29\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[29\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[30\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[30\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[31\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialYMUX\|output_f\[31\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[0\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[1\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[2\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[3\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[4\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[5\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[6\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[7\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[8\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[9\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[10\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[11\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[12\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[13\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[14\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[15\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[16\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[17\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[18\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[18\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[19\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[19\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[20\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[20\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[21\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[21\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[22\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[22\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[23\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[23\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[24\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[24\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[25\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[25\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[26\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[26\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[27\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[27\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[28\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[28\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[29\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[29\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[30\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[30\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[31\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|mux:initialXMUX\|output_f\[31\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|equal:EQ\|eq_out~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|equal:EQ\|eq_out~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|comparator:COMP\|d_out~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|comparator:COMP\|d_out~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[0\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[1\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[2\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[3\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[4\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[5\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[6\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[7\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[8\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[9\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[10\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[11\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[12\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[13\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[14\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[15\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[16\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[17\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[18\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[18\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[19\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[19\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[20\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[20\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[21\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[21\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[22\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[22\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[23\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[23\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[24\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[24\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[25\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[25\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[26\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[26\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[27\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[27\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[28\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[28\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[29\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[29\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[30\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[30\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[31\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:Y_MUX\|output_f\[31\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[0\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[1\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[2\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[3\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[4\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[5\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[6\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[7\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[8\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[9\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[10\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[11\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[12\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[13\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[14\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[15\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[16\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[17\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[18\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[18\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[19\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[19\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[20\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[20\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[21\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[21\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[22\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[22\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[23\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[23\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[24\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[24\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[25\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[25\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[26\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[26\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[27\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[27\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[28\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[28\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[29\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[29\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[30\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[30\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[31\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:X_MUX\|output_f\[31\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[0\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[1\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[2\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[3\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[4\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[5\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[6\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[7\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[8\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[9\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[10\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[11\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[12\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[13\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[14\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[15\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[16\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[17\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[18\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[18\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[19\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[19\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[20\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[20\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[21\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[21\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[22\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[22\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[23\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[23\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[24\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[24\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[25\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[25\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[26\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[26\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[27\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[27\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[28\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[28\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[29\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[29\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[30\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[30\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[31\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialYMUX\|output_f\[31\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[0\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[1\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[2\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[3\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[4\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[5\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[6\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[7\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[8\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[9\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[10\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[11\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[12\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[13\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[14\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[15\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[16\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[17\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[18\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[18\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[19\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[19\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[20\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[20\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[21\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[21\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[22\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[22\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[23\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[23\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[24\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[24\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[25\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[25\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[26\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[26\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[27\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[27\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[28\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[28\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[29\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[29\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[30\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[30\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[31\]~en " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|mux:initialXMUX\|output_f\[31\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "my_uart_top:UART\|my_uart_tx:transmitter\|bps_start_r~en " "Info: Register \"my_uart_top:UART\|my_uart_tx:transmitter\|bps_start_r~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "my_uart_top:UART\|my_uart_rx:receiver\|bps_start_r~en " "Info: Register \"my_uart_top:UART\|my_uart_rx:receiver\|bps_start_r~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[31\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[30\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[29\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[28\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[27\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[26\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[25\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[24\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[23\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[22\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[21\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[20\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[19\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[18\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[17\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[16\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[15\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[14\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[13\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[12\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[11\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[10\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[9\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[8\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[7\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[6\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[5\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[4\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[3\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[2\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[1\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[0\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[31\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[30\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[29\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[28\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[27\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[26\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[25\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[24\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[23\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[22\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[21\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[20\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[19\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[18\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[17\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[16\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[15\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[14\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[13\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[12\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[11\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[10\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[9\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[8\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[7\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[6\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[5\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[4\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[3\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[2\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[1\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[0\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[31\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[30\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[29\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[28\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[27\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[26\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[25\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[24\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[23\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[22\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[21\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[20\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[19\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[18\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[17\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[16\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[15\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[14\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[13\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[12\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[11\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[10\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[9\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[8\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[7\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[6\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[5\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[4\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[3\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[2\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[1\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[0\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[31\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[30\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[29\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[28\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[27\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[26\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[25\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[24\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[23\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[22\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[21\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[20\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[19\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[18\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[17\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[16\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[15\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[14\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[13\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[12\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[11\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[10\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[9\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[8\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[7\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[6\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[5\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[4\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[3\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[2\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[1\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[0\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[31\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[30\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[29\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[28\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[27\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[26\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[25\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[24\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[23\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[22\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[21\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[20\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[19\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[18\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[17\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[16\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[15\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[14\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[13\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[12\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[11\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[10\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[9\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[8\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[7\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[6\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[5\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[4\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[3\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[2\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[1\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[0\] " "Info: Register \"kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "kalkulator " "Warning: Ignored assignments for entity \"kalkulator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity kalkulator -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity kalkulator -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity kalkulator -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity kalkulator -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4432 " "Info: Implemented 4432 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4416 " "Info: Implemented 4416 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 857 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 857 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 05 16:21:17 2023 " "Info: Processing ended: Tue Dec 05 16:21:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
