<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>LiveRegMatrix.cpp source code [llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='LiveRegMatrix.cpp.html'>LiveRegMatrix.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- LiveRegMatrix.cpp - Track register interference --------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines the LiveRegMatrix analysis pass.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveRegMatrix.h.html">"llvm/CodeGen/LiveRegMatrix.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="RegisterCoalescer.h.html">"RegisterCoalescer.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveInterval.h.html">"llvm/CodeGen/LiveInterval.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html">"llvm/CodeGen/LiveIntervalUnion.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/CodeGen/VirtRegMap.h.html">"llvm/CodeGen/VirtRegMap.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/MC/LaneBitmask.h.html">"llvm/MC/LaneBitmask.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "regalloc"</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumAssigned = {&quot;regalloc&quot;, &quot;NumAssigned&quot;, &quot;Number of registers assigned&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumAssigned" title='NumAssigned' data-ref="NumAssigned">NumAssigned</dfn>   , <q>"Number of registers assigned"</q>);</td></tr>
<tr><th id="35">35</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumUnassigned = {&quot;regalloc&quot;, &quot;NumUnassigned&quot;, &quot;Number of registers unassigned&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumUnassigned" title='NumUnassigned' data-ref="NumUnassigned">NumUnassigned</dfn> , <q>"Number of registers unassigned"</q>);</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><em>char</em> <a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>::<dfn class="decl def" id="llvm::LiveRegMatrix::ID" title='llvm::LiveRegMatrix::ID' data-ref="llvm::LiveRegMatrix::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="38">38</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#47" title="static void *initializeLiveRegMatrixPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(LiveRegMatrix, <q>"liveregmatrix"</q>,</td></tr>
<tr><th id="39">39</th><td>                      <q>"Live Register Matrix"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="40">40</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeLiveIntervalsPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveIntervals)</td></tr>
<tr><th id="41">41</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeVirtRegMapPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(VirtRegMap)</td></tr>
<tr><th id="42">42</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;Live Register Matrix&quot;, &quot;liveregmatrix&quot;, &amp;LiveRegMatrix::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;LiveRegMatrix&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeLiveRegMatrixPassFlag; void llvm::initializeLiveRegMatrixPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeLiveRegMatrixPassFlag, initializeLiveRegMatrixPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"liveregmatrix"</q>,</td></tr>
<tr><th id="43">43</th><td>                    <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Live Register Matrix"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>::<dfn class="decl def" id="_ZN4llvm13LiveRegMatrixC1Ev" title='llvm::LiveRegMatrix::LiveRegMatrix' data-ref="_ZN4llvm13LiveRegMatrixC1Ev">LiveRegMatrix</dfn>() : <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::ID" title='llvm::LiveRegMatrix::ID' data-ref="llvm::LiveRegMatrix::ID">ID</a>) {}</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>::<dfn class="virtual decl def" id="_ZNK4llvm13LiveRegMatrix16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::LiveRegMatrix::getAnalysisUsage' data-ref="_ZNK4llvm13LiveRegMatrix16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col6 decl" id="16AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="16AU">AU</dfn>) <em>const</em> {</td></tr>
<tr><th id="48">48</th><td>  <a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesAllEv" title='llvm::AnalysisUsage::setPreservesAll' data-ref="_ZN4llvm13AnalysisUsage15setPreservesAllEv">setPreservesAll</a>();</td></tr>
<tr><th id="49">49</th><td>  <a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage21addRequiredTransitiveEv" title='llvm::AnalysisUsage::addRequiredTransitive' data-ref="_ZN4llvm13AnalysisUsage21addRequiredTransitiveEv">addRequiredTransitive</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="50">50</th><td>  <a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage21addRequiredTransitiveEv" title='llvm::AnalysisUsage::addRequiredTransitive' data-ref="_ZN4llvm13AnalysisUsage21addRequiredTransitiveEv">addRequiredTransitive</a>&lt;<a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>&gt;();</td></tr>
<tr><th id="51">51</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU">AU</a></span>);</td></tr>
<tr><th id="52">52</th><td>}</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>::<dfn class="virtual decl def" id="_ZN4llvm13LiveRegMatrix20runOnMachineFunctionERNS_15MachineFunctionE" title='llvm::LiveRegMatrix::runOnMachineFunction' data-ref="_ZN4llvm13LiveRegMatrix20runOnMachineFunctionERNS_15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="17MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="17MF">MF</dfn>) {</td></tr>
<tr><th id="55">55</th><td>  <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::TRI" title='llvm::LiveRegMatrix::TRI' data-ref="llvm::LiveRegMatrix::TRI">TRI</a> = <a class="local col7 ref" href="#17MF" title='MF' data-ref="17MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="56">56</th><td>  <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::LIS" title='llvm::LiveRegMatrix::LIS' data-ref="llvm::LiveRegMatrix::LIS">LIS</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="57">57</th><td>  <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::VRM" title='llvm::LiveRegMatrix::VRM' data-ref="llvm::LiveRegMatrix::VRM">VRM</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>&gt;();</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="18NumRegUnits" title='NumRegUnits' data-type='unsigned int' data-ref="18NumRegUnits">NumRegUnits</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::TRI" title='llvm::LiveRegMatrix::TRI' data-ref="llvm::LiveRegMatrix::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv" title='llvm::MCRegisterInfo::getNumRegUnits' data-ref="_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv">getNumRegUnits</a>();</td></tr>
<tr><th id="60">60</th><td>  <b>if</b> (<a class="local col8 ref" href="#18NumRegUnits" title='NumRegUnits' data-ref="18NumRegUnits">NumRegUnits</a> != <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::Matrix" title='llvm::LiveRegMatrix::Matrix' data-ref="llvm::LiveRegMatrix::Matrix">Matrix</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZNK4llvm17LiveIntervalUnion5Array4sizeEv" title='llvm::LiveIntervalUnion::Array::size' data-ref="_ZNK4llvm17LiveIntervalUnion5Array4sizeEv">size</a>())</td></tr>
<tr><th id="61">61</th><td>    <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::Queries" title='llvm::LiveRegMatrix::Queries' data-ref="llvm::LiveRegMatrix::Queries">Queries</a>.<a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrIA_T_T0_E5resetET_" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::reset' data-ref="_ZNSt10unique_ptrIA_T_T0_E5resetET_">reset</a>(<b>new</b> <a class="ref fake" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZN4llvm17LiveIntervalUnion5QueryC1Ev" title='llvm::LiveIntervalUnion::Query::Query' data-ref="_ZN4llvm17LiveIntervalUnion5QueryC1Ev"></a><a class="type" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion" title='llvm::LiveIntervalUnion' data-ref="llvm::LiveIntervalUnion">LiveIntervalUnion</a>::<a class="type" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion::Query" title='llvm::LiveIntervalUnion::Query' data-ref="llvm::LiveIntervalUnion::Query">Query</a>[<a class="local col8 ref" href="#18NumRegUnits" title='NumRegUnits' data-ref="18NumRegUnits">NumRegUnits</a>]);</td></tr>
<tr><th id="62">62</th><td>  <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::Matrix" title='llvm::LiveRegMatrix::Matrix' data-ref="llvm::LiveRegMatrix::Matrix">Matrix</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZN4llvm17LiveIntervalUnion5Array4initERNS_18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EEEj" title='llvm::LiveIntervalUnion::Array::init' data-ref="_ZN4llvm17LiveIntervalUnion5Array4initERNS_18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EEEj">init</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::LIUAlloc" title='llvm::LiveRegMatrix::LIUAlloc' data-ref="llvm::LiveRegMatrix::LIUAlloc">LIUAlloc</a></span>, <a class="local col8 ref" href="#18NumRegUnits" title='NumRegUnits' data-ref="18NumRegUnits">NumRegUnits</a>);</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <i>// Make sure no stale queries get reused.</i></td></tr>
<tr><th id="65">65</th><td>  <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix18invalidateVirtRegsEv" title='llvm::LiveRegMatrix::invalidateVirtRegs' data-ref="_ZN4llvm13LiveRegMatrix18invalidateVirtRegsEv">invalidateVirtRegs</a>();</td></tr>
<tr><th id="66">66</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="67">67</th><td>}</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>::<dfn class="virtual decl def" id="_ZN4llvm13LiveRegMatrix13releaseMemoryEv" title='llvm::LiveRegMatrix::releaseMemory' data-ref="_ZN4llvm13LiveRegMatrix13releaseMemoryEv">releaseMemory</dfn>() {</td></tr>
<tr><th id="70">70</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="19i" title='i' data-type='unsigned int' data-ref="19i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="20e" title='e' data-type='unsigned int' data-ref="20e">e</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::Matrix" title='llvm::LiveRegMatrix::Matrix' data-ref="llvm::LiveRegMatrix::Matrix">Matrix</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZNK4llvm17LiveIntervalUnion5Array4sizeEv" title='llvm::LiveIntervalUnion::Array::size' data-ref="_ZNK4llvm17LiveIntervalUnion5Array4sizeEv">size</a>(); <a class="local col9 ref" href="#19i" title='i' data-ref="19i">i</a> != <a class="local col0 ref" href="#20e" title='e' data-ref="20e">e</a>; ++<a class="local col9 ref" href="#19i" title='i' data-ref="19i">i</a>) {</td></tr>
<tr><th id="71">71</th><td>    <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::Matrix" title='llvm::LiveRegMatrix::Matrix' data-ref="llvm::LiveRegMatrix::Matrix">Matrix</a><a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZN4llvm17LiveIntervalUnion5ArrayixEj" title='llvm::LiveIntervalUnion::Array::operator[]' data-ref="_ZN4llvm17LiveIntervalUnion5ArrayixEj">[<a class="local col9 ref" href="#19i" title='i' data-ref="19i">i</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZN4llvm17LiveIntervalUnion5clearEv" title='llvm::LiveIntervalUnion::clear' data-ref="_ZN4llvm17LiveIntervalUnion5clearEv">clear</a>();</td></tr>
<tr><th id="72">72</th><td>    <i>// No need to clear Queries here, since LiveIntervalUnion::Query doesn't</i></td></tr>
<tr><th id="73">73</th><td><i>    // have anything important to clear and LiveRegMatrix's runOnFunction()</i></td></tr>
<tr><th id="74">74</th><td><i>    // does a std::unique_ptr::reset anyways.</i></td></tr>
<tr><th id="75">75</th><td>  }</td></tr>
<tr><th id="76">76</th><td>}</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><b>template</b> &lt;<b>typename</b> Callable&gt;</td></tr>
<tr><th id="79">79</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11foreachUnitPKN4llvm18TargetRegisterInfoERNS_12LiveIntervalEjT_" title='foreachUnit' data-type='bool foreachUnit(const llvm::TargetRegisterInfo * TRI, llvm::LiveInterval &amp; VRegInterval, unsigned int PhysReg, Callable Func)' data-ref="_ZL11foreachUnitPKN4llvm18TargetRegisterInfoERNS_12LiveIntervalEjT_">foreachUnit</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="21TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="21TRI">TRI</dfn>,</td></tr>
<tr><th id="80">80</th><td>                        <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col2 decl" id="22VRegInterval" title='VRegInterval' data-type='llvm::LiveInterval &amp;' data-ref="22VRegInterval">VRegInterval</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="23PhysReg" title='PhysReg' data-type='unsigned int' data-ref="23PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="81">81</th><td>                        Callable <dfn class="local col4 decl" id="24Func" title='Func' data-type='Callable' data-ref="24Func">Func</dfn>) {</td></tr>
<tr><th id="82">82</th><td>  <b>if</b> (<a class="local col2 ref" href="#22VRegInterval" title='VRegInterval' data-ref="22VRegInterval">VRegInterval</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="83">83</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitMaskIterator" title='llvm::MCRegUnitMaskIterator' data-ref="llvm::MCRegUnitMaskIterator">MCRegUnitMaskIterator</a> <dfn class="local col5 decl" id="25Units" title='Units' data-type='llvm::MCRegUnitMaskIterator' data-ref="25Units">Units</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitMaskIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitMaskIterator::MCRegUnitMaskIterator' data-ref="_ZN4llvm21MCRegUnitMaskIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col3 ref" href="#23PhysReg" title='PhysReg' data-ref="23PhysReg">PhysReg</a>, <a class="local col1 ref" href="#21TRI" title='TRI' data-ref="21TRI">TRI</a>); <a class="local col5 ref" href="#25Units" title='Units' data-ref="25Units">Units</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitMaskIterator7isValidEv" title='llvm::MCRegUnitMaskIterator::isValid' data-ref="_ZNK4llvm21MCRegUnitMaskIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitMaskIteratorppEv" title='llvm::MCRegUnitMaskIterator::operator++' data-ref="_ZN4llvm21MCRegUnitMaskIteratorppEv">++</a><a class="local col5 ref" href="#25Units" title='Units' data-ref="25Units">Units</a>) {</td></tr>
<tr><th id="84">84</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="26Unit" title='Unit' data-type='unsigned int' data-ref="26Unit">Unit</dfn> = (<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitMaskIteratordeEv" title='llvm::MCRegUnitMaskIterator::operator*' data-ref="_ZNK4llvm21MCRegUnitMaskIteratordeEv">*</a><a class="local col5 ref" href="#25Units" title='Units' data-ref="25Units">Units</a>).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="85">85</th><td>      <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col7 decl" id="27Mask" title='Mask' data-type='llvm::LaneBitmask' data-ref="27Mask">Mask</dfn> = <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1EOS0_"></a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitMaskIteratordeEv" title='llvm::MCRegUnitMaskIterator::operator*' data-ref="_ZNK4llvm21MCRegUnitMaskIteratordeEv">*</a><a class="local col5 ref" href="#25Units" title='Units' data-ref="25Units">Units</a>).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="86">86</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col8 decl" id="28S" title='S' data-type='LiveInterval::SubRange &amp;' data-ref="28S">S</dfn> : <a class="local col2 ref" href="#22VRegInterval" title='VRegInterval' data-ref="22VRegInterval">VRegInterval</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZN4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="87">87</th><td>        <b>if</b> ((<a class="local col8 ref" href="#28S" title='S' data-ref="28S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#27Mask" title='Mask' data-ref="27Mask">Mask</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>()) {</td></tr>
<tr><th id="88">88</th><td>          <b>if</b> (<a class="local col4 ref" href="#24Func" title='Func' data-ref="24Func">Func</a>(<a class="local col6 ref" href="#26Unit" title='Unit' data-ref="26Unit">Unit</a>, <a class="local col8 ref" href="#28S" title='S' data-ref="28S">S</a>))</td></tr>
<tr><th id="89">89</th><td>            <b>return</b> <b>true</b>;</td></tr>
<tr><th id="90">90</th><td>          <b>break</b>;</td></tr>
<tr><th id="91">91</th><td>        }</td></tr>
<tr><th id="92">92</th><td>      }</td></tr>
<tr><th id="93">93</th><td>    }</td></tr>
<tr><th id="94">94</th><td>  } <b>else</b> {</td></tr>
<tr><th id="95">95</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col9 decl" id="29Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="29Units">Units</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col3 ref" href="#23PhysReg" title='PhysReg' data-ref="23PhysReg">PhysReg</a>, <a class="local col1 ref" href="#21TRI" title='TRI' data-ref="21TRI">TRI</a>); <a class="local col9 ref" href="#29Units" title='Units' data-ref="29Units">Units</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col9 ref" href="#29Units" title='Units' data-ref="29Units">Units</a>) {</td></tr>
<tr><th id="96">96</th><td>      <b>if</b> (<a class="local col4 ref" href="#24Func" title='Func' data-ref="24Func">Func</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col9 ref" href="#29Units" title='Units' data-ref="29Units">Units</a>, <a class="local col2 ref" href="#22VRegInterval" title='VRegInterval' data-ref="22VRegInterval">VRegInterval</a>))</td></tr>
<tr><th id="97">97</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="98">98</th><td>    }</td></tr>
<tr><th id="99">99</th><td>  }</td></tr>
<tr><th id="100">100</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="101">101</th><td>}</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>::<dfn class="decl def" id="_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::assign' data-ref="_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalEj">assign</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col0 decl" id="30VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="30VirtReg">VirtReg</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="31PhysReg" title='PhysReg' data-type='unsigned int' data-ref="31PhysReg">PhysReg</dfn>) {</td></tr>
<tr><th id="104">104</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;assigning &quot; &lt;&lt; printReg(VirtReg.reg, TRI) &lt;&lt; &quot; to &quot; &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &apos;:&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"assigning "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col0 ref" href="#30VirtReg" title='VirtReg' data-ref="30VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::TRI" title='llvm::LiveRegMatrix::TRI' data-ref="llvm::LiveRegMatrix::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" to "</q></td></tr>
<tr><th id="105">105</th><td>                    <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col1 ref" href="#31PhysReg" title='PhysReg' data-ref="31PhysReg">PhysReg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::TRI" title='llvm::LiveRegMatrix::TRI' data-ref="llvm::LiveRegMatrix::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>':'</kbd>);</td></tr>
<tr><th id="106">106</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!VRM-&gt;hasPhys(VirtReg.reg) &amp;&amp; &quot;Duplicate VirtReg assignment&quot;) ? void (0) : __assert_fail (&quot;!VRM-&gt;hasPhys(VirtReg.reg) &amp;&amp; \&quot;Duplicate VirtReg assignment\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/LiveRegMatrix.cpp&quot;, 106, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::VRM" title='llvm::LiveRegMatrix::VRM' data-ref="llvm::LiveRegMatrix::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7hasPhysEj" title='llvm::VirtRegMap::hasPhys' data-ref="_ZNK4llvm10VirtRegMap7hasPhysEj">hasPhys</a>(<a class="local col0 ref" href="#30VirtReg" title='VirtReg' data-ref="30VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>) &amp;&amp; <q>"Duplicate VirtReg assignment"</q>);</td></tr>
<tr><th id="107">107</th><td>  <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::VRM" title='llvm::LiveRegMatrix::VRM' data-ref="llvm::LiveRegMatrix::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZN4llvm10VirtRegMap15assignVirt2PhysEjt" title='llvm::VirtRegMap::assignVirt2Phys' data-ref="_ZN4llvm10VirtRegMap15assignVirt2PhysEjt">assignVirt2Phys</a>(<a class="local col0 ref" href="#30VirtReg" title='VirtReg' data-ref="30VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>, <a class="local col1 ref" href="#31PhysReg" title='PhysReg' data-ref="31PhysReg">PhysReg</a>);</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <a class="tu ref" href="#_ZL11foreachUnitPKN4llvm18TargetRegisterInfoERNS_12LiveIntervalEjT_" title='foreachUnit' data-use='c' data-ref="_ZL11foreachUnitPKN4llvm18TargetRegisterInfoERNS_12LiveIntervalEjT_">foreachUnit</a>(</td></tr>
<tr><th id="110">110</th><td>      <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::TRI" title='llvm::LiveRegMatrix::TRI' data-ref="llvm::LiveRegMatrix::TRI">TRI</a>, <span class='refarg'><a class="local col0 ref" href="#30VirtReg" title='VirtReg' data-ref="30VirtReg">VirtReg</a></span>, <a class="local col1 ref" href="#31PhysReg" title='PhysReg' data-ref="31PhysReg">PhysReg</a>, [&amp;](<em>unsigned</em> <dfn class="local col2 decl" id="32Unit" title='Unit' data-type='unsigned int' data-ref="32Unit">Unit</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col3 decl" id="33Range" title='Range' data-type='const llvm::LiveRange &amp;' data-ref="33Range">Range</dfn>) {</td></tr>
<tr><th id="111">111</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &apos; &apos; &lt;&lt; printRegUnit(Unit, TRI) &lt;&lt; &apos; &apos; &lt;&lt; Range; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm12printRegUnitEjPKNS_18TargetRegisterInfoE" title='llvm::printRegUnit' data-ref="_ZN4llvm12printRegUnitEjPKNS_18TargetRegisterInfoE">printRegUnit</a>(<a class="local col2 ref" href="#32Unit" title='Unit' data-ref="32Unit">Unit</a>, <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::TRI" title='llvm::LiveRegMatrix::TRI' data-ref="llvm::LiveRegMatrix::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9LiveRangeE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9LiveRangeE">&lt;&lt;</a> <a class="local col3 ref" href="#33Range" title='Range' data-ref="33Range">Range</a>);</td></tr>
<tr><th id="112">112</th><td>        <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::Matrix" title='llvm::LiveRegMatrix::Matrix' data-ref="llvm::LiveRegMatrix::Matrix">Matrix</a><a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZN4llvm17LiveIntervalUnion5ArrayixEj" title='llvm::LiveIntervalUnion::Array::operator[]' data-ref="_ZN4llvm17LiveIntervalUnion5ArrayixEj">[<a class="local col2 ref" href="#32Unit" title='Unit' data-ref="32Unit">Unit</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZN4llvm17LiveIntervalUnion5unifyERNS_12LiveIntervalERKNS_9LiveRangeE" title='llvm::LiveIntervalUnion::unify' data-ref="_ZN4llvm17LiveIntervalUnion5unifyERNS_12LiveIntervalERKNS_9LiveRangeE">unify</a>(<span class='refarg'><a class="local col0 ref" href="#30VirtReg" title='VirtReg' data-ref="30VirtReg">VirtReg</a></span>, <a class="local col3 ref" href="#33Range" title='Range' data-ref="33Range">Range</a>);</td></tr>
<tr><th id="113">113</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="114">114</th><td>      });</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#34" title='NumAssigned' data-ref="NumAssigned">NumAssigned</a>;</td></tr>
<tr><th id="117">117</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="118">118</th><td>}</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>::<dfn class="decl def" id="_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE" title='llvm::LiveRegMatrix::unassign' data-ref="_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE">unassign</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col4 decl" id="34VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="34VirtReg">VirtReg</dfn>) {</td></tr>
<tr><th id="121">121</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="35PhysReg" title='PhysReg' data-type='unsigned int' data-ref="35PhysReg">PhysReg</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::VRM" title='llvm::LiveRegMatrix::VRM' data-ref="llvm::LiveRegMatrix::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7getPhysEj" title='llvm::VirtRegMap::getPhys' data-ref="_ZNK4llvm10VirtRegMap7getPhysEj">getPhys</a>(<a class="local col4 ref" href="#34VirtReg" title='VirtReg' data-ref="34VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="122">122</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;unassigning &quot; &lt;&lt; printReg(VirtReg.reg, TRI) &lt;&lt; &quot; from &quot; &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &apos;:&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"unassigning "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col4 ref" href="#34VirtReg" title='VirtReg' data-ref="34VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::TRI" title='llvm::LiveRegMatrix::TRI' data-ref="llvm::LiveRegMatrix::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" from "</q></td></tr>
<tr><th id="123">123</th><td>                    <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col5 ref" href="#35PhysReg" title='PhysReg' data-ref="35PhysReg">PhysReg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::TRI" title='llvm::LiveRegMatrix::TRI' data-ref="llvm::LiveRegMatrix::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>':'</kbd>);</td></tr>
<tr><th id="124">124</th><td>  <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::VRM" title='llvm::LiveRegMatrix::VRM' data-ref="llvm::LiveRegMatrix::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZN4llvm10VirtRegMap9clearVirtEj" title='llvm::VirtRegMap::clearVirt' data-ref="_ZN4llvm10VirtRegMap9clearVirtEj">clearVirt</a>(<a class="local col4 ref" href="#34VirtReg" title='VirtReg' data-ref="34VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <a class="tu ref" href="#_ZL11foreachUnitPKN4llvm18TargetRegisterInfoERNS_12LiveIntervalEjT_" title='foreachUnit' data-use='c' data-ref="_ZL11foreachUnitPKN4llvm18TargetRegisterInfoERNS_12LiveIntervalEjT_">foreachUnit</a>(<a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::TRI" title='llvm::LiveRegMatrix::TRI' data-ref="llvm::LiveRegMatrix::TRI">TRI</a>, <span class='refarg'><a class="local col4 ref" href="#34VirtReg" title='VirtReg' data-ref="34VirtReg">VirtReg</a></span>, <a class="local col5 ref" href="#35PhysReg" title='PhysReg' data-ref="35PhysReg">PhysReg</a>,</td></tr>
<tr><th id="127">127</th><td>              [&amp;](<em>unsigned</em> <dfn class="local col6 decl" id="36Unit" title='Unit' data-type='unsigned int' data-ref="36Unit">Unit</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col7 decl" id="37Range" title='Range' data-type='const llvm::LiveRange &amp;' data-ref="37Range">Range</dfn>) {</td></tr>
<tr><th id="128">128</th><td>                <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &apos; &apos; &lt;&lt; printRegUnit(Unit, TRI); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm12printRegUnitEjPKNS_18TargetRegisterInfoE" title='llvm::printRegUnit' data-ref="_ZN4llvm12printRegUnitEjPKNS_18TargetRegisterInfoE">printRegUnit</a>(<a class="local col6 ref" href="#36Unit" title='Unit' data-ref="36Unit">Unit</a>, <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::TRI" title='llvm::LiveRegMatrix::TRI' data-ref="llvm::LiveRegMatrix::TRI">TRI</a>));</td></tr>
<tr><th id="129">129</th><td>                <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::Matrix" title='llvm::LiveRegMatrix::Matrix' data-ref="llvm::LiveRegMatrix::Matrix">Matrix</a><a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZN4llvm17LiveIntervalUnion5ArrayixEj" title='llvm::LiveIntervalUnion::Array::operator[]' data-ref="_ZN4llvm17LiveIntervalUnion5ArrayixEj">[<a class="local col6 ref" href="#36Unit" title='Unit' data-ref="36Unit">Unit</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZN4llvm17LiveIntervalUnion7extractERNS_12LiveIntervalERKNS_9LiveRangeE" title='llvm::LiveIntervalUnion::extract' data-ref="_ZN4llvm17LiveIntervalUnion7extractERNS_12LiveIntervalERKNS_9LiveRangeE">extract</a>(<span class='refarg'><a class="local col4 ref" href="#34VirtReg" title='VirtReg' data-ref="34VirtReg">VirtReg</a></span>, <a class="local col7 ref" href="#37Range" title='Range' data-ref="37Range">Range</a>);</td></tr>
<tr><th id="130">130</th><td>                <b>return</b> <b>false</b>;</td></tr>
<tr><th id="131">131</th><td>              });</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#35" title='NumUnassigned' data-ref="NumUnassigned">NumUnassigned</a>;</td></tr>
<tr><th id="134">134</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="135">135</th><td>}</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>::<dfn class="decl def" id="_ZNK4llvm13LiveRegMatrix13isPhysRegUsedEj" title='llvm::LiveRegMatrix::isPhysRegUsed' data-ref="_ZNK4llvm13LiveRegMatrix13isPhysRegUsedEj">isPhysRegUsed</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="38PhysReg" title='PhysReg' data-type='unsigned int' data-ref="38PhysReg">PhysReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="138">138</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col9 decl" id="39Unit" title='Unit' data-type='llvm::MCRegUnitIterator' data-ref="39Unit">Unit</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col8 ref" href="#38PhysReg" title='PhysReg' data-ref="38PhysReg">PhysReg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::TRI" title='llvm::LiveRegMatrix::TRI' data-ref="llvm::LiveRegMatrix::TRI">TRI</a>); <a class="local col9 ref" href="#39Unit" title='Unit' data-ref="39Unit">Unit</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col9 ref" href="#39Unit" title='Unit' data-ref="39Unit">Unit</a>) {</td></tr>
<tr><th id="139">139</th><td>    <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::Matrix" title='llvm::LiveRegMatrix::Matrix' data-ref="llvm::LiveRegMatrix::Matrix">Matrix</a><a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZNK4llvm17LiveIntervalUnion5ArrayixEj" title='llvm::LiveIntervalUnion::Array::operator[]' data-ref="_ZNK4llvm17LiveIntervalUnion5ArrayixEj">[<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col9 ref" href="#39Unit" title='Unit' data-ref="39Unit">Unit</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZNK4llvm17LiveIntervalUnion5emptyEv" title='llvm::LiveIntervalUnion::empty' data-ref="_ZNK4llvm17LiveIntervalUnion5emptyEv">empty</a>())</td></tr>
<tr><th id="140">140</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="141">141</th><td>  }</td></tr>
<tr><th id="142">142</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="143">143</th><td>}</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>::<dfn class="decl def" id="_ZN4llvm13LiveRegMatrix24checkRegMaskInterferenceERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::checkRegMaskInterference' data-ref="_ZN4llvm13LiveRegMatrix24checkRegMaskInterferenceERNS_12LiveIntervalEj">checkRegMaskInterference</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col0 decl" id="40VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="40VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="146">146</th><td>                                             <em>unsigned</em> <dfn class="local col1 decl" id="41PhysReg" title='PhysReg' data-type='unsigned int' data-ref="41PhysReg">PhysReg</dfn>) {</td></tr>
<tr><th id="147">147</th><td>  <i>// Check if the cached information is valid.</i></td></tr>
<tr><th id="148">148</th><td><i>  // The same BitVector can be reused for all PhysRegs.</i></td></tr>
<tr><th id="149">149</th><td><i>  // We could cache multiple VirtRegs if it becomes necessary.</i></td></tr>
<tr><th id="150">150</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::RegMaskVirtReg" title='llvm::LiveRegMatrix::RegMaskVirtReg' data-ref="llvm::LiveRegMatrix::RegMaskVirtReg">RegMaskVirtReg</a> != <a class="local col0 ref" href="#40VirtReg" title='VirtReg' data-ref="40VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a> || <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::RegMaskTag" title='llvm::LiveRegMatrix::RegMaskTag' data-ref="llvm::LiveRegMatrix::RegMaskTag">RegMaskTag</a> != <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::UserTag" title='llvm::LiveRegMatrix::UserTag' data-ref="llvm::LiveRegMatrix::UserTag">UserTag</a>) {</td></tr>
<tr><th id="151">151</th><td>    <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::RegMaskVirtReg" title='llvm::LiveRegMatrix::RegMaskVirtReg' data-ref="llvm::LiveRegMatrix::RegMaskVirtReg">RegMaskVirtReg</a> = <a class="local col0 ref" href="#40VirtReg" title='VirtReg' data-ref="40VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>;</td></tr>
<tr><th id="152">152</th><td>    <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::RegMaskTag" title='llvm::LiveRegMatrix::RegMaskTag' data-ref="llvm::LiveRegMatrix::RegMaskTag">RegMaskTag</a> = <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::UserTag" title='llvm::LiveRegMatrix::UserTag' data-ref="llvm::LiveRegMatrix::UserTag">UserTag</a>;</td></tr>
<tr><th id="153">153</th><td>    <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::RegMaskUsable" title='llvm::LiveRegMatrix::RegMaskUsable' data-ref="llvm::LiveRegMatrix::RegMaskUsable">RegMaskUsable</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5clearEv" title='llvm::BitVector::clear' data-ref="_ZN4llvm9BitVector5clearEv">clear</a>();</td></tr>
<tr><th id="154">154</th><td>    <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::LIS" title='llvm::LiveRegMatrix::LIS' data-ref="llvm::LiveRegMatrix::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24checkRegMaskInterferenceERNS_12LiveIntervalERNS_9BitVectorE" title='llvm::LiveIntervals::checkRegMaskInterference' data-ref="_ZN4llvm13LiveIntervals24checkRegMaskInterferenceERNS_12LiveIntervalERNS_9BitVectorE">checkRegMaskInterference</a>(<span class='refarg'><a class="local col0 ref" href="#40VirtReg" title='VirtReg' data-ref="40VirtReg">VirtReg</a></span>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::RegMaskUsable" title='llvm::LiveRegMatrix::RegMaskUsable' data-ref="llvm::LiveRegMatrix::RegMaskUsable">RegMaskUsable</a></span>);</td></tr>
<tr><th id="155">155</th><td>  }</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <i>// The BitVector is indexed by PhysReg, not register unit.</i></td></tr>
<tr><th id="158">158</th><td><i>  // Regmask interference is more fine grained than regunits.</i></td></tr>
<tr><th id="159">159</th><td><i>  // For example, a Win64 call can clobber %ymm8 yet preserve %xmm8.</i></td></tr>
<tr><th id="160">160</th><td>  <b>return</b> !<a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::RegMaskUsable" title='llvm::LiveRegMatrix::RegMaskUsable' data-ref="llvm::LiveRegMatrix::RegMaskUsable">RegMaskUsable</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector5emptyEv" title='llvm::BitVector::empty' data-ref="_ZNK4llvm9BitVector5emptyEv">empty</a>() &amp;&amp; (!<a class="local col1 ref" href="#41PhysReg" title='PhysReg' data-ref="41PhysReg">PhysReg</a> || !<a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::RegMaskUsable" title='llvm::LiveRegMatrix::RegMaskUsable' data-ref="llvm::LiveRegMatrix::RegMaskUsable">RegMaskUsable</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col1 ref" href="#41PhysReg" title='PhysReg' data-ref="41PhysReg">PhysReg</a>));</td></tr>
<tr><th id="161">161</th><td>}</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>::<dfn class="decl def" id="_ZN4llvm13LiveRegMatrix24checkRegUnitInterferenceERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::checkRegUnitInterference' data-ref="_ZN4llvm13LiveRegMatrix24checkRegUnitInterferenceERNS_12LiveIntervalEj">checkRegUnitInterference</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col2 decl" id="42VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="42VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="164">164</th><td>                                             <em>unsigned</em> <dfn class="local col3 decl" id="43PhysReg" title='PhysReg' data-type='unsigned int' data-ref="43PhysReg">PhysReg</dfn>) {</td></tr>
<tr><th id="165">165</th><td>  <b>if</b> (<a class="local col2 ref" href="#42VirtReg" title='VirtReg' data-ref="42VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5emptyEv" title='llvm::LiveRange::empty' data-ref="_ZNK4llvm9LiveRange5emptyEv">empty</a>())</td></tr>
<tr><th id="166">166</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="167">167</th><td>  <a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a> <dfn class="local col4 decl" id="44CP" title='CP' data-type='llvm::CoalescerPair' data-ref="44CP">CP</dfn><a class="ref" href="RegisterCoalescer.h.html#_ZN4llvm13CoalescerPairC1EjjRKNS_18TargetRegisterInfoE" title='llvm::CoalescerPair::CoalescerPair' data-ref="_ZN4llvm13CoalescerPairC1EjjRKNS_18TargetRegisterInfoE">(</a><a class="local col2 ref" href="#42VirtReg" title='VirtReg' data-ref="42VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>, <a class="local col3 ref" href="#43PhysReg" title='PhysReg' data-ref="43PhysReg">PhysReg</a>, *<a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::TRI" title='llvm::LiveRegMatrix::TRI' data-ref="llvm::LiveRegMatrix::TRI">TRI</a>);</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <em>bool</em> <dfn class="local col5 decl" id="45Result" title='Result' data-type='bool' data-ref="45Result">Result</dfn> = <a class="tu ref" href="#_ZL11foreachUnitPKN4llvm18TargetRegisterInfoERNS_12LiveIntervalEjT_" title='foreachUnit' data-use='c' data-ref="_ZL11foreachUnitPKN4llvm18TargetRegisterInfoERNS_12LiveIntervalEjT_">foreachUnit</a>(<a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::TRI" title='llvm::LiveRegMatrix::TRI' data-ref="llvm::LiveRegMatrix::TRI">TRI</a>, <span class='refarg'><a class="local col2 ref" href="#42VirtReg" title='VirtReg' data-ref="42VirtReg">VirtReg</a></span>, <a class="local col3 ref" href="#43PhysReg" title='PhysReg' data-ref="43PhysReg">PhysReg</a>, [&amp;](<em>unsigned</em> <dfn class="local col6 decl" id="46Unit" title='Unit' data-type='unsigned int' data-ref="46Unit">Unit</dfn>,</td></tr>
<tr><th id="170">170</th><td>                                                       <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col7 decl" id="47Range" title='Range' data-type='const llvm::LiveRange &amp;' data-ref="47Range">Range</dfn>) {</td></tr>
<tr><th id="171">171</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col8 decl" id="48UnitRange" title='UnitRange' data-type='const llvm::LiveRange &amp;' data-ref="48UnitRange">UnitRange</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::LIS" title='llvm::LiveRegMatrix::LIS' data-ref="llvm::LiveRegMatrix::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10getRegUnitEj" title='llvm::LiveIntervals::getRegUnit' data-ref="_ZN4llvm13LiveIntervals10getRegUnitEj">getRegUnit</a>(<a class="local col6 ref" href="#46Unit" title='Unit' data-ref="46Unit">Unit</a>);</td></tr>
<tr><th id="172">172</th><td>    <b>return</b> <a class="local col7 ref" href="#47Range" title='Range' data-ref="47Range">Range</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange8overlapsERKS0_RKNS_13CoalescerPairERKNS_11SlotIndexesE" title='llvm::LiveRange::overlaps' data-ref="_ZNK4llvm9LiveRange8overlapsERKS0_RKNS_13CoalescerPairERKNS_11SlotIndexesE">overlaps</a>(<a class="local col8 ref" href="#48UnitRange" title='UnitRange' data-ref="48UnitRange">UnitRange</a>, <a class="local col4 ref" href="#44CP" title='CP' data-ref="44CP">CP</a>, *<a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::LIS" title='llvm::LiveRegMatrix::LIS' data-ref="llvm::LiveRegMatrix::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals14getSlotIndexesEv" title='llvm::LiveIntervals::getSlotIndexes' data-ref="_ZNK4llvm13LiveIntervals14getSlotIndexesEv">getSlotIndexes</a>());</td></tr>
<tr><th id="173">173</th><td>  });</td></tr>
<tr><th id="174">174</th><td>  <b>return</b> <a class="local col5 ref" href="#45Result" title='Result' data-ref="45Result">Result</a>;</td></tr>
<tr><th id="175">175</th><td>}</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><a class="type" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion" title='llvm::LiveIntervalUnion' data-ref="llvm::LiveIntervalUnion">LiveIntervalUnion</a>::<a class="type" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion::Query" title='llvm::LiveIntervalUnion::Query' data-ref="llvm::LiveIntervalUnion::Query">Query</a> &amp;<a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>::<dfn class="decl def" id="_ZN4llvm13LiveRegMatrix5queryERKNS_9LiveRangeEj" title='llvm::LiveRegMatrix::query' data-ref="_ZN4llvm13LiveRegMatrix5queryERKNS_9LiveRangeEj">query</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col9 decl" id="49LR" title='LR' data-type='const llvm::LiveRange &amp;' data-ref="49LR">LR</dfn>,</td></tr>
<tr><th id="178">178</th><td>                                               <em>unsigned</em> <dfn class="local col0 decl" id="50RegUnit" title='RegUnit' data-type='unsigned int' data-ref="50RegUnit">RegUnit</dfn>) {</td></tr>
<tr><th id="179">179</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion" title='llvm::LiveIntervalUnion' data-ref="llvm::LiveIntervalUnion">LiveIntervalUnion</a>::<a class="type" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion::Query" title='llvm::LiveIntervalUnion::Query' data-ref="llvm::LiveIntervalUnion::Query">Query</a> &amp;<dfn class="local col1 decl" id="51Q" title='Q' data-type='LiveIntervalUnion::Query &amp;' data-ref="51Q">Q</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::Queries" title='llvm::LiveRegMatrix::Queries' data-ref="llvm::LiveRegMatrix::Queries">Queries</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col0 ref" href="#50RegUnit" title='RegUnit' data-ref="50RegUnit">RegUnit</a>]</a>;</td></tr>
<tr><th id="180">180</th><td>  <a class="local col1 ref" href="#51Q" title='Q' data-ref="51Q">Q</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZN4llvm17LiveIntervalUnion5Query4initEjRKNS_9LiveRangeERKS0_" title='llvm::LiveIntervalUnion::Query::init' data-ref="_ZN4llvm17LiveIntervalUnion5Query4initEjRKNS_9LiveRangeERKS0_">init</a>(<a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::UserTag" title='llvm::LiveRegMatrix::UserTag' data-ref="llvm::LiveRegMatrix::UserTag">UserTag</a>, <a class="local col9 ref" href="#49LR" title='LR' data-ref="49LR">LR</a>, <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::Matrix" title='llvm::LiveRegMatrix::Matrix' data-ref="llvm::LiveRegMatrix::Matrix">Matrix</a><a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZN4llvm17LiveIntervalUnion5ArrayixEj" title='llvm::LiveIntervalUnion::Array::operator[]' data-ref="_ZN4llvm17LiveIntervalUnion5ArrayixEj">[<a class="local col0 ref" href="#50RegUnit" title='RegUnit' data-ref="50RegUnit">RegUnit</a>]</a>);</td></tr>
<tr><th id="181">181</th><td>  <b>return</b> <a class="local col1 ref" href="#51Q" title='Q' data-ref="51Q">Q</a>;</td></tr>
<tr><th id="182">182</th><td>}</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>::<a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::InterferenceKind" title='llvm::LiveRegMatrix::InterferenceKind' data-ref="llvm::LiveRegMatrix::InterferenceKind">InterferenceKind</a></td></tr>
<tr><th id="185">185</th><td><a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>::<dfn class="decl def" id="_ZN4llvm13LiveRegMatrix17checkInterferenceERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::checkInterference' data-ref="_ZN4llvm13LiveRegMatrix17checkInterferenceERNS_12LiveIntervalEj">checkInterference</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col2 decl" id="52VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="52VirtReg">VirtReg</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="53PhysReg" title='PhysReg' data-type='unsigned int' data-ref="53PhysReg">PhysReg</dfn>) {</td></tr>
<tr><th id="186">186</th><td>  <b>if</b> (<a class="local col2 ref" href="#52VirtReg" title='VirtReg' data-ref="52VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5emptyEv" title='llvm::LiveRange::empty' data-ref="_ZNK4llvm9LiveRange5emptyEv">empty</a>())</td></tr>
<tr><th id="187">187</th><td>    <b>return</b> <a class="enum" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::InterferenceKind::IK_Free" title='llvm::LiveRegMatrix::InterferenceKind::IK_Free' data-ref="llvm::LiveRegMatrix::InterferenceKind::IK_Free">IK_Free</a>;</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>  <i>// Regmask interference is the fastest check.</i></td></tr>
<tr><th id="190">190</th><td>  <b>if</b> (<a class="member" href="#_ZN4llvm13LiveRegMatrix24checkRegMaskInterferenceERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::checkRegMaskInterference' data-ref="_ZN4llvm13LiveRegMatrix24checkRegMaskInterferenceERNS_12LiveIntervalEj">checkRegMaskInterference</a>(<span class='refarg'><a class="local col2 ref" href="#52VirtReg" title='VirtReg' data-ref="52VirtReg">VirtReg</a></span>, <a class="local col3 ref" href="#53PhysReg" title='PhysReg' data-ref="53PhysReg">PhysReg</a>))</td></tr>
<tr><th id="191">191</th><td>    <b>return</b> <a class="enum" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::InterferenceKind::IK_RegMask" title='llvm::LiveRegMatrix::InterferenceKind::IK_RegMask' data-ref="llvm::LiveRegMatrix::InterferenceKind::IK_RegMask">IK_RegMask</a>;</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>  <i>// Check for fixed interference.</i></td></tr>
<tr><th id="194">194</th><td>  <b>if</b> (<a class="member" href="#_ZN4llvm13LiveRegMatrix24checkRegUnitInterferenceERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::checkRegUnitInterference' data-ref="_ZN4llvm13LiveRegMatrix24checkRegUnitInterferenceERNS_12LiveIntervalEj">checkRegUnitInterference</a>(<span class='refarg'><a class="local col2 ref" href="#52VirtReg" title='VirtReg' data-ref="52VirtReg">VirtReg</a></span>, <a class="local col3 ref" href="#53PhysReg" title='PhysReg' data-ref="53PhysReg">PhysReg</a>))</td></tr>
<tr><th id="195">195</th><td>    <b>return</b> <a class="enum" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::InterferenceKind::IK_RegUnit" title='llvm::LiveRegMatrix::InterferenceKind::IK_RegUnit' data-ref="llvm::LiveRegMatrix::InterferenceKind::IK_RegUnit">IK_RegUnit</a>;</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <i>// Check the matrix for virtual register interference.</i></td></tr>
<tr><th id="198">198</th><td>  <em>bool</em> <dfn class="local col4 decl" id="54Interference" title='Interference' data-type='bool' data-ref="54Interference">Interference</dfn> = <a class="tu ref" href="#_ZL11foreachUnitPKN4llvm18TargetRegisterInfoERNS_12LiveIntervalEjT_" title='foreachUnit' data-use='c' data-ref="_ZL11foreachUnitPKN4llvm18TargetRegisterInfoERNS_12LiveIntervalEjT_">foreachUnit</a>(<a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::TRI" title='llvm::LiveRegMatrix::TRI' data-ref="llvm::LiveRegMatrix::TRI">TRI</a>, <span class='refarg'><a class="local col2 ref" href="#52VirtReg" title='VirtReg' data-ref="52VirtReg">VirtReg</a></span>, <a class="local col3 ref" href="#53PhysReg" title='PhysReg' data-ref="53PhysReg">PhysReg</a>,</td></tr>
<tr><th id="199">199</th><td>                                  [&amp;](<em>unsigned</em> <dfn class="local col5 decl" id="55Unit" title='Unit' data-type='unsigned int' data-ref="55Unit">Unit</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col6 decl" id="56LR" title='LR' data-type='const llvm::LiveRange &amp;' data-ref="56LR">LR</dfn>) {</td></tr>
<tr><th id="200">200</th><td>    <b>return</b> <a class="member" href="#_ZN4llvm13LiveRegMatrix5queryERKNS_9LiveRangeEj" title='llvm::LiveRegMatrix::query' data-ref="_ZN4llvm13LiveRegMatrix5queryERKNS_9LiveRangeEj">query</a>(<a class="local col6 ref" href="#56LR" title='LR' data-ref="56LR">LR</a>, <a class="local col5 ref" href="#55Unit" title='Unit' data-ref="55Unit">Unit</a>).<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZN4llvm17LiveIntervalUnion5Query17checkInterferenceEv" title='llvm::LiveIntervalUnion::Query::checkInterference' data-ref="_ZN4llvm17LiveIntervalUnion5Query17checkInterferenceEv">checkInterference</a>();</td></tr>
<tr><th id="201">201</th><td>  });</td></tr>
<tr><th id="202">202</th><td>  <b>if</b> (<a class="local col4 ref" href="#54Interference" title='Interference' data-ref="54Interference">Interference</a>)</td></tr>
<tr><th id="203">203</th><td>    <b>return</b> <a class="enum" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::InterferenceKind::IK_VirtReg" title='llvm::LiveRegMatrix::InterferenceKind::IK_VirtReg' data-ref="llvm::LiveRegMatrix::InterferenceKind::IK_VirtReg">IK_VirtReg</a>;</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <b>return</b> <a class="enum" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::InterferenceKind::IK_Free" title='llvm::LiveRegMatrix::InterferenceKind::IK_Free' data-ref="llvm::LiveRegMatrix::InterferenceKind::IK_Free">IK_Free</a>;</td></tr>
<tr><th id="206">206</th><td>}</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>::<dfn class="decl def" id="_ZN4llvm13LiveRegMatrix17checkInterferenceENS_9SlotIndexES1_j" title='llvm::LiveRegMatrix::checkInterference' data-ref="_ZN4llvm13LiveRegMatrix17checkInterferenceENS_9SlotIndexES1_j">checkInterference</dfn>(<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col7 decl" id="57Start" title='Start' data-type='llvm::SlotIndex' data-ref="57Start">Start</dfn>, <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col8 decl" id="58End" title='End' data-type='llvm::SlotIndex' data-ref="58End">End</dfn>,</td></tr>
<tr><th id="209">209</th><td>                                      <em>unsigned</em> <dfn class="local col9 decl" id="59PhysReg" title='PhysReg' data-type='unsigned int' data-ref="59PhysReg">PhysReg</dfn>) {</td></tr>
<tr><th id="210">210</th><td>  <i>// Construct artificial live range containing only one segment [Start, End).</i></td></tr>
<tr><th id="211">211</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> <dfn class="local col0 decl" id="60valno" title='valno' data-type='llvm::VNInfo' data-ref="60valno">valno</dfn><a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm6VNInfoC1EjNS_9SlotIndexE" title='llvm::VNInfo::VNInfo' data-ref="_ZN4llvm6VNInfoC1EjNS_9SlotIndexE">(</a><var>0</var>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#57Start" title='Start' data-ref="57Start">Start</a>);</td></tr>
<tr><th id="212">212</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment" title='llvm::LiveRange::Segment' data-ref="llvm::LiveRange::Segment">Segment</a> <dfn class="local col1 decl" id="61Seg" title='Seg' data-type='LiveRange::Segment' data-ref="61Seg">Seg</dfn><a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange7SegmentC1ENS_9SlotIndexES2_PNS_6VNInfoE" title='llvm::LiveRange::Segment::Segment' data-ref="_ZN4llvm9LiveRange7SegmentC1ENS_9SlotIndexES2_PNS_6VNInfoE">(</a><a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#57Start" title='Start' data-ref="57Start">Start</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#58End" title='End' data-ref="58End">End</a>, &amp;<a class="local col0 ref" href="#60valno" title='valno' data-ref="60valno">valno</a>);</td></tr>
<tr><th id="213">213</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> <a class="ref fake" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRangeC1Eb" title='llvm::LiveRange::LiveRange' data-ref="_ZN4llvm9LiveRangeC1Eb"></a><dfn class="local col2 decl" id="62LR" title='LR' data-type='llvm::LiveRange' data-ref="62LR">LR</dfn>;</td></tr>
<tr><th id="214">214</th><td>  <a class="local col2 ref" href="#62LR" title='LR' data-ref="62LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange10addSegmentENS0_7SegmentE" title='llvm::LiveRange::addSegment' data-ref="_ZN4llvm9LiveRange10addSegmentENS0_7SegmentE">addSegment</a>(<a class="ref fake" href="../../include/llvm/CodeGen/LiveInterval.h.html#161" title='llvm::LiveRange::Segment::Segment' data-ref="_ZN4llvm9LiveRange7SegmentC1ERKS1_"></a><a class="local col1 ref" href="#61Seg" title='Seg' data-ref="61Seg">Seg</a>);</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>  <i>// Check for interference with that segment</i></td></tr>
<tr><th id="217">217</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col3 decl" id="63Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="63Units">Units</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col9 ref" href="#59PhysReg" title='PhysReg' data-ref="59PhysReg">PhysReg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::TRI" title='llvm::LiveRegMatrix::TRI' data-ref="llvm::LiveRegMatrix::TRI">TRI</a>); <a class="local col3 ref" href="#63Units" title='Units' data-ref="63Units">Units</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col3 ref" href="#63Units" title='Units' data-ref="63Units">Units</a>) {</td></tr>
<tr><th id="218">218</th><td>    <b>if</b> (<a class="member" href="#_ZN4llvm13LiveRegMatrix5queryERKNS_9LiveRangeEj" title='llvm::LiveRegMatrix::query' data-ref="_ZN4llvm13LiveRegMatrix5queryERKNS_9LiveRangeEj">query</a>(<a class="local col2 ref" href="#62LR" title='LR' data-ref="62LR">LR</a>, <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col3 ref" href="#63Units" title='Units' data-ref="63Units">Units</a>).<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZN4llvm17LiveIntervalUnion5Query17checkInterferenceEv" title='llvm::LiveIntervalUnion::Query::checkInterference' data-ref="_ZN4llvm17LiveIntervalUnion5Query17checkInterferenceEv">checkInterference</a>())</td></tr>
<tr><th id="219">219</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="220">220</th><td>  }</td></tr>
<tr><th id="221">221</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="222">222</th><td>}</td></tr>
<tr><th id="223">223</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
