
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.093756                       # Number of seconds simulated
sim_ticks                                 93755786000                       # Number of ticks simulated
final_tick                                93755786000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 959671                       # Simulator instruction rate (inst/s)
host_op_rate                                  1581511                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2022370881                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660180                       # Number of bytes of host memory used
host_seconds                                    46.36                       # Real time elapsed on the host
sim_insts                                    44489695                       # Number of instructions simulated
sim_ops                                      73317824                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  93755786000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1437440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1459968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1129984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1129984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            22460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         17656                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17656                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             240284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           15331747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              15572031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        240284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           240284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        12052419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12052419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        12052419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            240284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          15331747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             27624450                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  93755786000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  93755786000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877738                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816528                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  93755786000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  93755786000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59516880                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     93755786000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        187511572                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44489695                       # Number of instructions committed
system.cpu.committedOps                      73317824                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72795900                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232450                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72795900                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691523                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63586393                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636605                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933065                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694261                       # number of memory refs
system.cpu.num_load_insts                    20877733                       # Number of load instructions
system.cpu.num_store_insts                    5816528                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  187511572                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574734                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45443759     61.98%     62.22% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.22% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.59% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.48%     92.07% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.93%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73317824                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  93755786000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1014.933676                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694266                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             36896                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            723.500271                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1014.933676                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.991146                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991146                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          477                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          487                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53425428                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53425428                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  93755786000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20847436                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20847436                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5802315                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5802315                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26649751                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26649751                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26649751                       # number of overall hits
system.cpu.dcache.overall_hits::total        26649751                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        30302                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         30302                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        14213                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14213                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        44515                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          44515                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        44515                       # number of overall misses
system.cpu.dcache.overall_misses::total         44515                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   5953978000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5953978000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1560750500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1560750500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   7514728500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7514728500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   7514728500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7514728500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877738                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877738                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694266                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694266                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694266                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694266                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001451                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001451                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002444                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002444                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001668                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001668                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001668                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001668                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 196487.954590                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 196487.954590                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 109811.475410                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 109811.475410                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 168813.399978                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 168813.399978                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 168813.399978                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 168813.399978                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        33711                       # number of writebacks
system.cpu.dcache.writebacks::total             33711                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        30302                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        30302                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        14213                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14213                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        44515                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        44515                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        44515                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44515                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5923676000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5923676000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1546537500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1546537500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   7470213500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7470213500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   7470213500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7470213500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002444                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002444                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001668                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001668                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001668                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001668                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 195487.954590                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 195487.954590                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 108811.475410                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108811.475410                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 167813.399978                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 167813.399978                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 167813.399978                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 167813.399978                       # average overall mshr miss latency
system.cpu.dcache.replacements                  35872                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  93755786000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  93755786000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  93755786000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.299615                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59516880                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               352                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          169082.045455                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.299615                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545507                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545507                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119034112                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119034112                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  93755786000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59516528                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59516528                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59516528                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59516528                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59516528                       # number of overall hits
system.cpu.icache.overall_hits::total        59516528                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          352                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           352                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          352                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            352                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          352                       # number of overall misses
system.cpu.icache.overall_misses::total           352                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     74783000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     74783000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     74783000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     74783000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     74783000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     74783000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59516880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59516880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59516880                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59516880                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59516880                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59516880                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 212451.704545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 212451.704545                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 212451.704545                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 212451.704545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 212451.704545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 212451.704545                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           43                       # number of writebacks
system.cpu.icache.writebacks::total                43                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          352                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          352                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     74431000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     74431000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     74431000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     74431000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     74431000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     74431000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 211451.704545                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 211451.704545                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 211451.704545                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 211451.704545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 211451.704545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 211451.704545                       # average overall mshr miss latency
system.cpu.icache.replacements                     43                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  93755786000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  93755786000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  93755786000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1020.138302                       # Cycle average of tags in use
system.l2.tags.total_refs                       78628                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     61817                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.271948                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      670.546612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          4.715206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        344.876484                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.654831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.004605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.336793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996229                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          587                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    708073                       # Number of tag accesses
system.l2.tags.data_accesses                   708073                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  93755786000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        33711                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            33711                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           43                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               43                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data              7537                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 7537                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                 97                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    97                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data           5903                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5903                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                  6000                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6000                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                 6000                       # number of overall hits
system.l2.overall_hits::total                    6000                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              82                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 82                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             6497                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6497                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              352                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        24399                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           24399                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               30896                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31248                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                352                       # number of overall misses
system.l2.overall_misses::cpu.data              30896                       # number of overall misses
system.l2.overall_misses::total                 31248                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1441818000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1441818000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     73900000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     73900000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   5816241500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5816241500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      73900000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    7258059500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7331959500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     73900000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   7258059500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7331959500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        33711                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        33711                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           43                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           43                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          7619                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             7619                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6594                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6594                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        30302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         30302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             36896                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                37248                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            36896                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               37248                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.010763                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.010763                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.985290                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.985290                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.805194                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.805194                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.837381                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.838918                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.837381                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.838918                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 221920.578729                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 221920.578729                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 209943.181818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 209943.181818                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 238380.322964                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 238380.322964                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 209943.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 234919.067193                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 234637.720814                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 209943.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 234919.067193                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 234637.720814                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                28066                       # number of writebacks
system.l2.writebacks::total                     28066                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         2072                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2072                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           82                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            82                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6497                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6497                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        24399                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        24399                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          30896                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31248                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         30896                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31248                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data      2423000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2423000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1376848000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1376848000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     70380000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     70380000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   5572251500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5572251500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     70380000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   6949099500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7019479500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     70380000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   6949099500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7019479500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.010763                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.010763                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.985290                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.985290                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.805194                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.805194                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.837381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.838918                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.837381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.838918                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 29548.780488                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 29548.780488                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 211920.578729                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 211920.578729                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 199943.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 199943.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 228380.322964                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 228380.322964                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 199943.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 224919.067193                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 224637.720814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 199943.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 224919.067193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 224637.720814                       # average overall mshr miss latency
system.l2.replacements                          60793                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  93755786000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  2021.315305                       # Cycle average of tags in use
system.l3.tags.total_refs                       60118                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     41867                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.435928                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      269.293216                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         73.792739                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       1678.229350                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.131491                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.036032                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.819448                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.986970                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         1920                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   1027035                       # Number of tag accesses
system.l3.tags.data_accesses                  1027035                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  93755786000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        28066                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            28066                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::cpu.data                75                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   75                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                 13                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    13                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data           8423                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              8423                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                  8436                       # number of demand (read+write) hits
system.l3.demand_hits::total                     8436                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                 8436                       # number of overall hits
system.l3.overall_hits::total                    8436                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data               7                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  7                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data             6484                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6484                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          352                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        15976                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           16328                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               22460                       # number of demand (read+write) misses
system.l3.demand_misses::total                  22812                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                352                       # number of overall misses
system.l3.overall_misses::cpu.data              22460                       # number of overall misses
system.l3.overall_misses::total                 22812                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1305166500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1305166500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     66508000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   5164727500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   5231235500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      66508000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    6469894000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       6536402000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     66508000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   6469894000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      6536402000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        28066                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        28066                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data            82                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               82                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6497                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6497                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          352                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        24399                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         24751                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             30896                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                31248                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            30896                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               31248                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.085366                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.085366                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.997999                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.997999                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.654781                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.659691                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.726955                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.730031                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.726955                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.730031                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 201290.330043                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 201290.330043                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 188943.181818                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 323280.389334                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 320384.339784                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 188943.181818                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 288062.956367                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 286533.491145                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 188943.181818                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 288062.956367                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 286533.491145                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                17656                       # number of writebacks
system.l3.writebacks::total                     17656                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks         1448                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          1448                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data            7                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             7                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6484                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6484                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          352                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        15976                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        16328                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          22460                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             22812                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         22460                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            22812                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data       171500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       171500                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   1201422500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1201422500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     60876000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   4909111500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   4969987500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     60876000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   6110534000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   6171410000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     60876000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   6110534000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   6171410000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.085366                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.085366                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.997999                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.997999                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.654781                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.659691                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.726955                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.730031                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.726955                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.730031                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data        24500                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        24500                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 185290.330043                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 185290.330043                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 172943.181818                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 307280.389334                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 304384.339784                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 172943.181818                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 272062.956367                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 270533.491145                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 172943.181818                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 272062.956367                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 270533.491145                       # average overall mshr miss latency
system.l3.replacements                          39819                       # number of replacements
system.membus.snoop_filter.tot_requests         45790                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        22978                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  93755786000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              16328                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17656                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1506                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6484                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6484                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16328                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        64793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        64793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  64793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      2589952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      2589952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2589952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22819                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22819    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22819                       # Request fanout histogram
system.membus.reqLayer2.occupancy           116544000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          114063500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        80782                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        43534                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          55672                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        55672                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  93755786000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             30654                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        79433                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           43                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           57051                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            7619                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           7619                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6594                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6594                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           352                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        30302                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       124902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                125649                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4518848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4544128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          100612                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2926208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           145479                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.382681                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.486043                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  89807     61.73%     61.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  55672     38.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             145479                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           74145000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            528000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          59153500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  93755786000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             24751                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        45722                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           24340                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              82                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             82                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6497                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6497                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        24751                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        92903                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      3796096                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           39819                       # Total snoops (count)
system.tol3bus.snoopTraffic                   1129984                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           101393                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.392719                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.488358                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  61574     60.73%     60.73% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  39819     39.27%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             101393                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           58853499                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          46913001                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
