Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date             : Mon May 30 09:48:34 2016
| Host             : saipal running 64-bit Ubuntu 14.04.3 LTS
| Command          : 
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.862  |
| Dynamic (W)              | 1.721  |
| Device Static (W)        | 0.141  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 63.5   |
| Junction Temperature (C) | 46.5   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.028 |        3 |       --- |             --- |
| Slice Logic              |     0.029 |    23922 |       --- |             --- |
|   LUT as Logic           |     0.021 |     6218 |     17600 |           35.33 |
|   Register               |     0.004 |    11611 |     35200 |           32.99 |
|   CARRY4                 |     0.002 |      622 |      4400 |           14.14 |
|   LUT as Shift Register  |     0.002 |     1110 |      6000 |           18.50 |
|   F7/F8 Muxes            |    <0.001 |      140 |     17600 |            0.80 |
|   LUT as Distributed RAM |    <0.001 |       50 |      6000 |            0.83 |
|   Others                 |     0.000 |     1928 |       --- |             --- |
| Signals                  |     0.043 |    15667 |       --- |             --- |
| Block RAM                |     0.066 |       37 |        60 |           61.67 |
| DSPs                     |     0.021 |       18 |        80 |           22.50 |
| PS7                      |     1.533 |        1 |       --- |             --- |
| Static Power             |     0.141 |          |           |                 |
| Total                    |     1.862 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.194 |       0.184 |      0.010 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.007 |       0.004 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.754 |       0.722 |      0.032 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                                                                                     | Power (W) |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                                                                                                                         |     1.721 |
|   design_1_i                                                                                                                                                                                             |     1.721 |
|     accelerator                                                                                                                                                                                          |     0.162 |
|       xfft_0                                                                                                                                                                                             |     0.162 |
|         U0                                                                                                                                                                                               |     0.162 |
|           i_synth                                                                                                                                                                                        |     0.162 |
|             axi_wrapper                                                                                                                                                                                  |     0.003 |
|               config_channel_fifo                                                                                                                                                                        |    <0.001 |
|                 gen_non_real_time.data_in_fifo_pt1                                                                                                                                                       |    <0.001 |
|                   fifo0                                                                                                                                                                                  |    <0.001 |
|               data_in_channel_fifo                                                                                                                                                                       |    <0.001 |
|                 gen_non_real_time.data_in_fifo_pt1                                                                                                                                                       |    <0.001 |
|                   fifo0                                                                                                                                                                                  |    <0.001 |
|               data_out_channel                                                                                                                                                                           |    <0.001 |
|                 gen_non_real_time.fifo                                                                                                                                                                   |    <0.001 |
|                   fifo0                                                                                                                                                                                  |    <0.001 |
|             xfft_inst                                                                                                                                                                                    |     0.159 |
|               non_floating_point.arch_d.xfft_inst                                                                                                                                                        |     0.159 |
|                 DOUT_CNT_CTRL_0                                                                                                                                                                          |    <0.001 |
|                   cnt                                                                                                                                                                                    |    <0.001 |
|                     cnt_addsub                                                                                                                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                           |    <0.001 |
|                             i_q.i_simple.qreg                                                                                                                                                            |    <0.001 |
|                     i_tc_compare_new                                                                                                                                                                     |    <0.001 |
|                 FLOW                                                                                                                                                                                     |    <0.001 |
|                   proc0_counter                                                                                                                                                                          |    <0.001 |
|                     cnt_addsub                                                                                                                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                           |    <0.001 |
|                             i_q.i_simple.qreg                                                                                                                                                            |    <0.001 |
|                     i_tc_compare_new                                                                                                                                                                     |    <0.001 |
|                   proc_cnt_start                                                                                                                                                                         |    <0.001 |
|                   reset_sustain.delay_reset_3                                                                                                                                                            |    <0.001 |
|                     counter_addsub                                                                                                                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                           |    <0.001 |
|                   reset_sustain.delay_reset_7                                                                                                                                                            |    <0.001 |
|                     counter_addsub                                                                                                                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                           |    <0.001 |
|                   reset_sustain.resets_4_pes[0].delay_reset_pe                                                                                                                                           |    <0.001 |
|                     counter_addsub                                                                                                                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                           |    <0.001 |
|                   reset_sustain.resets_4_pes[1].delay_reset_pe                                                                                                                                           |    <0.001 |
|                     counter_addsub                                                                                                                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                           |    <0.001 |
|                   reset_sustain.resets_4_pes[2].delay_reset_pe                                                                                                                                           |    <0.001 |
|                     counter_addsub                                                                                                                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                           |    <0.001 |
|                   reset_sustain.resets_4_pes[3].delay_reset_pe                                                                                                                                           |    <0.001 |
|                     counter_addsub                                                                                                                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                           |    <0.001 |
|                   reset_sustain.resets_4_pes[4].delay_reset_pe                                                                                                                                           |    <0.001 |
|                     counter_addsub                                                                                                                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                           |    <0.001 |
|                   reset_sustain.resets_4_pes[5].delay_reset_pe                                                                                                                                           |    <0.001 |
|                     counter_addsub                                                                                                                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                           |    <0.001 |
|                   reset_sustain.resets_4_pes[6].delay_reset_pe                                                                                                                                           |    <0.001 |
|                     counter_addsub                                                                                                                                                                       |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                           |    <0.001 |
|                   start_reg_delay                                                                                                                                                                        |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                 has_bit_reverse.delay_DV                                                                                                                                                                 |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                                                                                                                    |    <0.001 |
|                     i_bb_inst                                                                                                                                                                            |    <0.001 |
|                 has_bit_reverse.delay_addr_r_MSB                                                                                                                                                         |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                            |    <0.001 |
|                 has_bit_reverse.delay_addr_w_MSB                                                                                                                                                         |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                            |    <0.001 |
|                 has_bit_reverse.delay_done_int                                                                                                                                                           |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                                                                                                                    |    <0.001 |
|                     i_bb_inst                                                                                                                                                                            |    <0.001 |
|                 has_bit_reverse.delay_dout_rev_index_int                                                                                                                                                 |    <0.001 |
|                 has_bit_reverse.delay_reorder_write_addr                                                                                                                                                 |    <0.001 |
|                 has_bit_reverse.dig_rev_mem                                                                                                                                                              |     0.020 |
|                   blk_ram.use_bram_only.mem                                                                                                                                                              |     0.020 |
|                 has_bit_reverse.dout_rev_we_delay                                                                                                                                                        |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                            |    <0.001 |
|                 has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1                                                                                                                              |    <0.001 |
|                   cnt                                                                                                                                                                                    |    <0.001 |
|                     cnt_addsub                                                                                                                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                           |    <0.001 |
|                             i_q.i_simple.qreg                                                                                                                                                            |    <0.001 |
|                     i_tc_compare_new                                                                                                                                                                     |    <0.001 |
|                 has_bit_reverse.pe_out_reg                                                                                                                                                               |    <0.001 |
|                 has_bit_reverse.unshifted_read_addr.read_addr_delay                                                                                                                                      |    <0.001 |
|                 has_bit_reverse.var_pt_size_muxed_addresses.left_shifter                                                                                                                                 |    <0.001 |
|                   delay_output                                                                                                                                                                           |    <0.001 |
|                   r14.shifter                                                                                                                                                                            |    <0.001 |
|                 input_delay_im                                                                                                                                                                           |    <0.001 |
|                 input_delay_re                                                                                                                                                                           |    <0.001 |
|                 pe0_bf1_addr_gen                                                                                                                                                                         |    <0.001 |
|                 pe0_bf2_start_gen                                                                                                                                                                        |    <0.001 |
|                 pe_gen[0].natural_order_input.PE                                                                                                                                                         |     0.040 |
|                   FB_1.BF_1                                                                                                                                                                              |     0.016 |
|                     BTFLY0                                                                                                                                                                               |    <0.001 |
|                       logic_bfly_byp.add_i                                                                                                                                                               |    <0.001 |
|                         adder                                                                                                                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.add_r                                                                                                                                                               |    <0.001 |
|                         adder                                                                                                                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.sub_i                                                                                                                                                               |    <0.001 |
|                         sub                                                                                                                                                                              |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.sub_r                                                                                                                                                               |    <0.001 |
|                         sub                                                                                                                                                                              |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                     MEM                                                                                                                                                                                  |     0.014 |
|                       blk_ram.use_bram_only.mem                                                                                                                                                          |     0.014 |
|                     mem_mux_and_reg_upper_im                                                                                                                                                             |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     mem_mux_and_reg_upper_re                                                                                                                                                             |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     mux_sel_reg                                                                                                                                                                          |    <0.001 |
|                     no_twos_cmp.REG_lower_im                                                                                                                                                             |    <0.001 |
|                     no_twos_cmp.REG_lower_re                                                                                                                                                             |    <0.001 |
|                     wr_addr_del                                                                                                                                                                          |    <0.001 |
|                     yes_nfft.bypass_1_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_2_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_3_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_reg                                                                                                                                                                  |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                   delay_addr_bf2                                                                                                                                                                         |    <0.001 |
|                   delay_addr_tw                                                                                                                                                                          |    <0.001 |
|                   has_TW_mult.MULT                                                                                                                                                                       |     0.006 |
|                     i_cmpy                                                                                                                                                                               |     0.006 |
|                       three_mult_structure.use_dsp.i_dsp48                                                                                                                                               |     0.006 |
|                         dsp_preadder_1.reg_mult1_preadd_d                                                                                                                                                |    <0.001 |
|                         mult1_preadder_d_plus_a.mult1                                                                                                                                                    |     0.002 |
|                           mult                                                                                                                                                                           |     0.002 |
|                             use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                                                                                                                           |    <0.001 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                                                                                                                          |    <0.001 |
|                         mult2_preadder_d_plus_a.mult2                                                                                                                                                    |     0.002 |
|                           mult                                                                                                                                                                           |     0.002 |
|                         mult3_preadder_d_minus_a.mult3                                                                                                                                                   |     0.002 |
|                           mult                                                                                                                                                                           |     0.002 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                                                                                                                          |    <0.001 |
|                         optionally_negate_inputs                                                                                                                                                         |    <0.001 |
|                   has_TW_mult.TW                                                                                                                                                                         |     0.005 |
|                     ADD0                                                                                                                                                                                 |    <0.001 |
|                       adder                                                                                                                                                                              |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                     MUX0                                                                                                                                                                                 |    <0.001 |
|                     delay_tw_addr_msb                                                                                                                                                                    |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     twiddle_generator                                                                                                                                                                    |     0.004 |
|                       tw1.twgen1                                                                                                                                                                         |     0.004 |
|                         cos_addr_2s_comp                                                                                                                                                                 |    <0.001 |
|                         rom_addr_zero_compare                                                                                                                                                            |    <0.001 |
|                         sin_addr_2s_comp                                                                                                                                                                 |    <0.001 |
|                   has_TW_mult.delay_fwd_inv                                                                                                                                                              |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   has_TW_mult.dynamic.MUX0                                                                                                                                                               |    <0.001 |
|                   has_TW_mult.sync_tw_addr                                                                                                                                                               |    <0.001 |
|                   has_addr_gen.bf2_addr_gen                                                                                                                                                              |    <0.001 |
|                     cnt                                                                                                                                                                                  |    <0.001 |
|                       cnt_addsub                                                                                                                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                       i_tc_compare_new                                                                                                                                                                   |    <0.001 |
|                     output_cnt.next_start_int_equ                                                                                                                                                        |    <0.001 |
|                   has_addr_gen.next_bf1_addr_delay                                                                                                                                                       |    <0.001 |
|                   has_addr_gen.next_bf2_start_delay                                                                                                                                                      |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                                                                                                                  |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                                                                                                                               |    <0.001 |
|                     cnt                                                                                                                                                                                  |    <0.001 |
|                       cnt_addsub                                                                                                                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                       i_tc_compare_new                                                                                                                                                                   |    <0.001 |
|                     output_cnt.next_start_int_equ                                                                                                                                                        |    <0.001 |
|                   has_bf2_fwd_inv.bf2_fwd_inv_delay                                                                                                                                                      |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   has_scale_pipelining.has_scale_out_gen.scale_out_delay                                                                                                                                 |    <0.001 |
|                   has_scale_pipelining.pe_scale_delay                                                                                                                                                    |    <0.001 |
|                   has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                                                                                                                               |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   hasbf2.FB_2.BF_2                                                                                                                                                                       |     0.011 |
|                     BTFLY0                                                                                                                                                                               |     0.001 |
|                       logic_bfly_byp.add_i                                                                                                                                                               |    <0.001 |
|                         adder                                                                                                                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.add_r                                                                                                                                                               |    <0.001 |
|                         adder                                                                                                                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.sub_i                                                                                                                                                               |    <0.001 |
|                         sub                                                                                                                                                                              |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.sub_r                                                                                                                                                               |    <0.001 |
|                         sub                                                                                                                                                                              |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                     MEM                                                                                                                                                                                  |     0.007 |
|                       blk_ram.use_bram_only.mem                                                                                                                                                          |     0.007 |
|                         depth_12_s6_depth_11.main_ram_loop[0].use_muxes.data_mux_has_dual_ff.data_mux                                                                                                    |    <0.001 |
|                         depth_12_s6_depth_11.main_ram_loop[1].use_muxes.data_mux_has_dual_ff.data_mux                                                                                                    |    <0.001 |
|                         depth_12_s6_depth_11.main_ram_loop[2].use_muxes.data_mux_has_dual_ff.data_mux                                                                                                    |    <0.001 |
|                         depth_12_s6_depth_11.main_ram_loop[3].use_muxes.data_mux_has_dual_ff.data_mux                                                                                                    |    <0.001 |
|                     mem_mux_and_reg_upper_im                                                                                                                                                             |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     mem_mux_and_reg_upper_re                                                                                                                                                             |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     mux_sel_reg                                                                                                                                                                          |    <0.001 |
|                     twos_cmp.REG_lower_im                                                                                                                                                                |    <0.001 |
|                     twos_cmp.REG_lower_re                                                                                                                                                                |    <0.001 |
|                     twos_cmp.delay_fwdinv                                                                                                                                                                |    <0.001 |
|                     twos_cmp.im_cmp                                                                                                                                                                      |    <0.001 |
|                     twos_cmp.re_cmp                                                                                                                                                                      |    <0.001 |
|                     wr_addr_del                                                                                                                                                                          |    <0.001 |
|                     yes_nfft.bypass_1_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_2_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_3_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_reg                                                                                                                                                                  |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                   scaling2bits.scaler_im                                                                                                                                                                 |    <0.001 |
|                     scale_mux                                                                                                                                                                            |    <0.001 |
|                   scaling2bits.scaler_re                                                                                                                                                                 |    <0.001 |
|                     scale_mux                                                                                                                                                                            |    <0.001 |
|                 pe_gen[1].natural_order_input.PE                                                                                                                                                         |     0.025 |
|                   FB_1.BF_1                                                                                                                                                                              |     0.008 |
|                     BTFLY0                                                                                                                                                                               |    <0.001 |
|                       logic_bfly_byp.add_i                                                                                                                                                               |    <0.001 |
|                         adder                                                                                                                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.add_r                                                                                                                                                               |    <0.001 |
|                         adder                                                                                                                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.sub_i                                                                                                                                                               |    <0.001 |
|                         sub                                                                                                                                                                              |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.sub_r                                                                                                                                                               |    <0.001 |
|                         sub                                                                                                                                                                              |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                     MEM                                                                                                                                                                                  |     0.006 |
|                       blk_ram.use_bram_only.mem                                                                                                                                                          |     0.006 |
|                     mem_mux_and_reg_upper_im                                                                                                                                                             |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     mem_mux_and_reg_upper_re                                                                                                                                                             |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     mux_sel_reg                                                                                                                                                                          |    <0.001 |
|                     no_twos_cmp.REG_lower_im                                                                                                                                                             |    <0.001 |
|                     no_twos_cmp.REG_lower_re                                                                                                                                                             |    <0.001 |
|                     wr_addr_del                                                                                                                                                                          |    <0.001 |
|                     yes_nfft.bypass_1_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_2_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_3_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_reg                                                                                                                                                                  |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                   delay_addr_bf2                                                                                                                                                                         |    <0.001 |
|                   delay_addr_tw                                                                                                                                                                          |    <0.001 |
|                   has_TW_mult.MULT                                                                                                                                                                       |     0.006 |
|                     i_cmpy                                                                                                                                                                               |     0.006 |
|                       three_mult_structure.use_dsp.i_dsp48                                                                                                                                               |     0.006 |
|                         dsp_preadder_1.reg_mult1_preadd_d                                                                                                                                                |    <0.001 |
|                         mult1_preadder_d_plus_a.mult1                                                                                                                                                    |     0.002 |
|                           mult                                                                                                                                                                           |     0.002 |
|                             use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                                                                                                                           |    <0.001 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                                                                                                                          |    <0.001 |
|                         mult2_preadder_d_plus_a.mult2                                                                                                                                                    |     0.002 |
|                           mult                                                                                                                                                                           |     0.002 |
|                         mult3_preadder_d_minus_a.mult3                                                                                                                                                   |     0.002 |
|                           mult                                                                                                                                                                           |     0.002 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                                                                                                                          |    <0.001 |
|                         optionally_negate_inputs                                                                                                                                                         |    <0.001 |
|                   has_TW_mult.TW                                                                                                                                                                         |     0.002 |
|                     ADD0                                                                                                                                                                                 |    <0.001 |
|                       adder                                                                                                                                                                              |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                     MUX0                                                                                                                                                                                 |    <0.001 |
|                     delay_tw_addr_msb                                                                                                                                                                    |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     twiddle_generator                                                                                                                                                                    |     0.001 |
|                       tw1.twgen1                                                                                                                                                                         |     0.001 |
|                         cos_addr_2s_comp                                                                                                                                                                 |    <0.001 |
|                         rom_addr_zero_compare                                                                                                                                                            |    <0.001 |
|                         sin_addr_2s_comp                                                                                                                                                                 |    <0.001 |
|                   has_TW_mult.delay_fwd_inv                                                                                                                                                              |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   has_TW_mult.dynamic.MUX0                                                                                                                                                               |    <0.001 |
|                   has_TW_mult.sync_tw_addr                                                                                                                                                               |    <0.001 |
|                   has_addr_gen.bf2_addr_gen                                                                                                                                                              |    <0.001 |
|                     cnt                                                                                                                                                                                  |    <0.001 |
|                       cnt_addsub                                                                                                                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                       i_tc_compare_new                                                                                                                                                                   |    <0.001 |
|                     output_cnt.next_start_int_equ                                                                                                                                                        |    <0.001 |
|                   has_addr_gen.next_bf1_addr_delay                                                                                                                                                       |    <0.001 |
|                   has_addr_gen.next_bf2_start_delay                                                                                                                                                      |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                                                                                                                  |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                                                                                                                               |    <0.001 |
|                     cnt                                                                                                                                                                                  |    <0.001 |
|                       cnt_addsub                                                                                                                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                       i_tc_compare_new                                                                                                                                                                   |    <0.001 |
|                     output_cnt.next_start_int_equ                                                                                                                                                        |    <0.001 |
|                   has_bf2_fwd_inv.bf2_fwd_inv_delay                                                                                                                                                      |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   has_scale_pipelining.has_scale_out_gen.scale_out_delay                                                                                                                                 |    <0.001 |
|                   has_scale_pipelining.pe_scale_delay                                                                                                                                                    |    <0.001 |
|                   has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                                                                                                                               |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   hasbf2.FB_2.BF_2                                                                                                                                                                       |     0.007 |
|                     BTFLY0                                                                                                                                                                               |     0.001 |
|                       logic_bfly_byp.add_i                                                                                                                                                               |    <0.001 |
|                         adder                                                                                                                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.add_r                                                                                                                                                               |    <0.001 |
|                         adder                                                                                                                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.sub_i                                                                                                                                                               |    <0.001 |
|                         sub                                                                                                                                                                              |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.sub_r                                                                                                                                                               |    <0.001 |
|                         sub                                                                                                                                                                              |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                     MEM                                                                                                                                                                                  |     0.003 |
|                       blk_ram.use_bram_only.mem                                                                                                                                                          |     0.003 |
|                     mem_mux_and_reg_upper_im                                                                                                                                                             |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     mem_mux_and_reg_upper_re                                                                                                                                                             |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     mux_sel_reg                                                                                                                                                                          |    <0.001 |
|                     twos_cmp.REG_lower_im                                                                                                                                                                |    <0.001 |
|                     twos_cmp.REG_lower_re                                                                                                                                                                |    <0.001 |
|                     twos_cmp.delay_fwdinv                                                                                                                                                                |    <0.001 |
|                     twos_cmp.im_cmp                                                                                                                                                                      |    <0.001 |
|                     twos_cmp.re_cmp                                                                                                                                                                      |    <0.001 |
|                     wr_addr_del                                                                                                                                                                          |    <0.001 |
|                     yes_nfft.bypass_1_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_2_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_3_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_reg                                                                                                                                                                  |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                   scaling2bits.scaler_im                                                                                                                                                                 |    <0.001 |
|                     scale_mux                                                                                                                                                                            |    <0.001 |
|                   scaling2bits.scaler_re                                                                                                                                                                 |    <0.001 |
|                     scale_mux                                                                                                                                                                            |    <0.001 |
|                 pe_gen[2].natural_order_input.PE                                                                                                                                                         |     0.019 |
|                   FB_1.BF_1                                                                                                                                                                              |     0.004 |
|                     BTFLY0                                                                                                                                                                               |     0.001 |
|                       logic_bfly_byp.add_i                                                                                                                                                               |    <0.001 |
|                         adder                                                                                                                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.add_r                                                                                                                                                               |    <0.001 |
|                         adder                                                                                                                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.sub_i                                                                                                                                                               |    <0.001 |
|                         sub                                                                                                                                                                              |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.sub_r                                                                                                                                                               |    <0.001 |
|                         sub                                                                                                                                                                              |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                     MEM                                                                                                                                                                                  |     0.002 |
|                       blk_ram.use_bram_only.mem                                                                                                                                                          |     0.002 |
|                     mem_mux_and_reg_upper_im                                                                                                                                                             |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     mem_mux_and_reg_upper_re                                                                                                                                                             |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     mux_sel_reg                                                                                                                                                                          |    <0.001 |
|                     no_twos_cmp.REG_lower_im                                                                                                                                                             |    <0.001 |
|                     no_twos_cmp.REG_lower_re                                                                                                                                                             |    <0.001 |
|                     wr_addr_del                                                                                                                                                                          |    <0.001 |
|                     yes_nfft.bypass_1_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_2_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_3_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_reg                                                                                                                                                                  |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                   delay_addr_bf2                                                                                                                                                                         |    <0.001 |
|                   delay_addr_tw                                                                                                                                                                          |    <0.001 |
|                   has_TW_mult.MULT                                                                                                                                                                       |     0.006 |
|                     i_cmpy                                                                                                                                                                               |     0.006 |
|                       three_mult_structure.use_dsp.i_dsp48                                                                                                                                               |     0.006 |
|                         dsp_preadder_1.reg_mult1_preadd_d                                                                                                                                                |    <0.001 |
|                         mult1_preadder_d_plus_a.mult1                                                                                                                                                    |     0.002 |
|                           mult                                                                                                                                                                           |     0.002 |
|                             use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                                                                                                                           |    <0.001 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                                                                                                                          |    <0.001 |
|                         mult2_preadder_d_plus_a.mult2                                                                                                                                                    |     0.001 |
|                           mult                                                                                                                                                                           |     0.001 |
|                         mult3_preadder_d_minus_a.mult3                                                                                                                                                   |     0.002 |
|                           mult                                                                                                                                                                           |     0.002 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                                                                                                                          |    <0.001 |
|                         optionally_negate_inputs                                                                                                                                                         |    <0.001 |
|                   has_TW_mult.TW                                                                                                                                                                         |     0.001 |
|                     ADD0                                                                                                                                                                                 |    <0.001 |
|                       adder                                                                                                                                                                              |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                     MUX0                                                                                                                                                                                 |    <0.001 |
|                     delay_tw_addr_msb                                                                                                                                                                    |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     twiddle_generator                                                                                                                                                                    |     0.001 |
|                       tw0.twgen0                                                                                                                                                                         |     0.001 |
|                   has_TW_mult.delay_fwd_inv                                                                                                                                                              |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   has_TW_mult.dynamic.MUX0                                                                                                                                                               |    <0.001 |
|                   has_TW_mult.sync_tw_addr                                                                                                                                                               |    <0.001 |
|                   has_addr_gen.bf2_addr_gen                                                                                                                                                              |    <0.001 |
|                     cnt                                                                                                                                                                                  |    <0.001 |
|                       cnt_addsub                                                                                                                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                       i_tc_compare_new                                                                                                                                                                   |    <0.001 |
|                     output_cnt.next_start_int_equ                                                                                                                                                        |    <0.001 |
|                   has_addr_gen.next_bf1_addr_delay                                                                                                                                                       |    <0.001 |
|                   has_addr_gen.next_bf2_start_delay                                                                                                                                                      |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                                                                                                                  |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                                                                                                                               |    <0.001 |
|                     cnt                                                                                                                                                                                  |    <0.001 |
|                       cnt_addsub                                                                                                                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                       i_tc_compare_new                                                                                                                                                                   |    <0.001 |
|                     output_cnt.next_start_int_equ                                                                                                                                                        |    <0.001 |
|                   has_bf2_fwd_inv.bf2_fwd_inv_delay                                                                                                                                                      |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   has_scale_pipelining.has_scale_out_gen.scale_out_delay                                                                                                                                 |    <0.001 |
|                   has_scale_pipelining.pe_scale_delay                                                                                                                                                    |    <0.001 |
|                   has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                                                                                                                               |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   hasbf2.FB_2.BF_2                                                                                                                                                                       |     0.005 |
|                     BTFLY0                                                                                                                                                                               |     0.001 |
|                       logic_bfly_byp.add_i                                                                                                                                                               |    <0.001 |
|                         adder                                                                                                                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.add_r                                                                                                                                                               |    <0.001 |
|                         adder                                                                                                                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.sub_i                                                                                                                                                               |    <0.001 |
|                         sub                                                                                                                                                                              |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.sub_r                                                                                                                                                               |    <0.001 |
|                         sub                                                                                                                                                                              |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                     MEM                                                                                                                                                                                  |     0.002 |
|                       blk_ram.use_bram_only.mem                                                                                                                                                          |     0.002 |
|                     mem_mux_and_reg_upper_im                                                                                                                                                             |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     mem_mux_and_reg_upper_re                                                                                                                                                             |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     mux_sel_reg                                                                                                                                                                          |    <0.001 |
|                     twos_cmp.REG_lower_im                                                                                                                                                                |    <0.001 |
|                     twos_cmp.REG_lower_re                                                                                                                                                                |    <0.001 |
|                     twos_cmp.delay_fwdinv                                                                                                                                                                |    <0.001 |
|                     twos_cmp.im_cmp                                                                                                                                                                      |    <0.001 |
|                     twos_cmp.re_cmp                                                                                                                                                                      |    <0.001 |
|                     wr_addr_del                                                                                                                                                                          |    <0.001 |
|                     yes_nfft.bypass_1_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_2_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_3_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_reg                                                                                                                                                                  |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                   scaling2bits.scaler_im                                                                                                                                                                 |    <0.001 |
|                     scale_mux                                                                                                                                                                            |    <0.001 |
|                   scaling2bits.scaler_re                                                                                                                                                                 |    <0.001 |
|                     scale_mux                                                                                                                                                                            |    <0.001 |
|                 pe_gen[3].natural_order_input.PE                                                                                                                                                         |     0.017 |
|                   FB_1.BF_1                                                                                                                                                                              |     0.005 |
|                     BTFLY0                                                                                                                                                                               |    <0.001 |
|                       logic_bfly_byp.add_i                                                                                                                                                               |    <0.001 |
|                         adder                                                                                                                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.add_r                                                                                                                                                               |    <0.001 |
|                         adder                                                                                                                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.sub_i                                                                                                                                                               |    <0.001 |
|                         sub                                                                                                                                                                              |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.sub_r                                                                                                                                                               |    <0.001 |
|                         sub                                                                                                                                                                              |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                     MEM                                                                                                                                                                                  |     0.002 |
|                       blk_ram.use_bram_only.mem                                                                                                                                                          |     0.002 |
|                     mem_mux_and_reg_upper_im                                                                                                                                                             |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     mem_mux_and_reg_upper_re                                                                                                                                                             |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     mux_sel_reg                                                                                                                                                                          |    <0.001 |
|                     no_twos_cmp.REG_lower_im                                                                                                                                                             |    <0.001 |
|                     no_twos_cmp.REG_lower_re                                                                                                                                                             |    <0.001 |
|                     wr_addr_del                                                                                                                                                                          |    <0.001 |
|                     yes_nfft.bypass_1_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_2_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_3_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_reg                                                                                                                                                                  |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                   delay_addr_bf2                                                                                                                                                                         |    <0.001 |
|                   has_TW_mult.MULT                                                                                                                                                                       |     0.006 |
|                     i_cmpy                                                                                                                                                                               |     0.006 |
|                       three_mult_structure.use_dsp.i_dsp48                                                                                                                                               |     0.006 |
|                         dsp_preadder_1.reg_mult1_preadd_d                                                                                                                                                |    <0.001 |
|                         mult1_preadder_d_plus_a.mult1                                                                                                                                                    |     0.002 |
|                           mult                                                                                                                                                                           |     0.002 |
|                             use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                                                                                                                           |    <0.001 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                                                                                                                          |    <0.001 |
|                         mult2_preadder_d_plus_a.mult2                                                                                                                                                    |     0.001 |
|                           mult                                                                                                                                                                           |     0.001 |
|                         mult3_preadder_d_minus_a.mult3                                                                                                                                                   |     0.002 |
|                           mult                                                                                                                                                                           |     0.002 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                                                                                                                          |    <0.001 |
|                         optionally_negate_inputs                                                                                                                                                         |    <0.001 |
|                   has_TW_mult.TW                                                                                                                                                                         |    <0.001 |
|                     ADD0                                                                                                                                                                                 |    <0.001 |
|                       adder                                                                                                                                                                              |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                     MUX0                                                                                                                                                                                 |    <0.001 |
|                     delay_tw_addr_msb                                                                                                                                                                    |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     twiddle_generator                                                                                                                                                                    |    <0.001 |
|                       tw2.twgen2                                                                                                                                                                         |    <0.001 |
|                         dist_ram.first_quarter_table_reg_0_63_0_0                                                                                                                                        |    <0.001 |
|                         dist_ram.first_quarter_table_reg_0_63_10_10                                                                                                                                      |    <0.001 |
|                         dist_ram.first_quarter_table_reg_0_63_11_11                                                                                                                                      |    <0.001 |
|                         dist_ram.first_quarter_table_reg_0_63_12_12                                                                                                                                      |    <0.001 |
|                         dist_ram.first_quarter_table_reg_0_63_13_13                                                                                                                                      |    <0.001 |
|                         dist_ram.first_quarter_table_reg_0_63_14_14                                                                                                                                      |    <0.001 |
|                         dist_ram.first_quarter_table_reg_0_63_15_15                                                                                                                                      |    <0.001 |
|                         dist_ram.first_quarter_table_reg_0_63_1_1                                                                                                                                        |    <0.001 |
|                         dist_ram.first_quarter_table_reg_0_63_2_2                                                                                                                                        |    <0.001 |
|                         dist_ram.first_quarter_table_reg_0_63_3_3                                                                                                                                        |    <0.001 |
|                         dist_ram.first_quarter_table_reg_0_63_4_4                                                                                                                                        |    <0.001 |
|                         dist_ram.first_quarter_table_reg_0_63_5_5                                                                                                                                        |    <0.001 |
|                         dist_ram.first_quarter_table_reg_0_63_6_6                                                                                                                                        |    <0.001 |
|                         dist_ram.first_quarter_table_reg_0_63_7_7                                                                                                                                        |    <0.001 |
|                         dist_ram.first_quarter_table_reg_0_63_8_8                                                                                                                                        |    <0.001 |
|                         dist_ram.first_quarter_table_reg_0_63_9_9                                                                                                                                        |    <0.001 |
|                         dist_ram.second_quarter_table_reg_0_63_0_0                                                                                                                                       |    <0.001 |
|                         dist_ram.second_quarter_table_reg_0_63_10_10                                                                                                                                     |    <0.001 |
|                         dist_ram.second_quarter_table_reg_0_63_11_11                                                                                                                                     |    <0.001 |
|                         dist_ram.second_quarter_table_reg_0_63_12_12                                                                                                                                     |    <0.001 |
|                         dist_ram.second_quarter_table_reg_0_63_13_13                                                                                                                                     |    <0.001 |
|                         dist_ram.second_quarter_table_reg_0_63_14_14                                                                                                                                     |    <0.001 |
|                         dist_ram.second_quarter_table_reg_0_63_15_15                                                                                                                                     |    <0.001 |
|                         dist_ram.second_quarter_table_reg_0_63_1_1                                                                                                                                       |    <0.001 |
|                         dist_ram.second_quarter_table_reg_0_63_2_2                                                                                                                                       |    <0.001 |
|                         dist_ram.second_quarter_table_reg_0_63_3_3                                                                                                                                       |    <0.001 |
|                         dist_ram.second_quarter_table_reg_0_63_4_4                                                                                                                                       |    <0.001 |
|                         dist_ram.second_quarter_table_reg_0_63_5_5                                                                                                                                       |    <0.001 |
|                         dist_ram.second_quarter_table_reg_0_63_6_6                                                                                                                                       |    <0.001 |
|                         dist_ram.second_quarter_table_reg_0_63_7_7                                                                                                                                       |    <0.001 |
|                         dist_ram.second_quarter_table_reg_0_63_8_8                                                                                                                                       |    <0.001 |
|                         dist_ram.second_quarter_table_reg_0_63_9_9                                                                                                                                       |    <0.001 |
|                   has_TW_mult.delay_fwd_inv                                                                                                                                                              |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   has_TW_mult.dynamic.MUX0                                                                                                                                                               |    <0.001 |
|                   has_TW_mult.sync_tw_addr                                                                                                                                                               |    <0.001 |
|                   has_addr_gen.bf2_addr_gen                                                                                                                                                              |    <0.001 |
|                     cnt                                                                                                                                                                                  |    <0.001 |
|                       cnt_addsub                                                                                                                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                       i_tc_compare_new                                                                                                                                                                   |    <0.001 |
|                     output_cnt.next_start_int_equ                                                                                                                                                        |    <0.001 |
|                   has_addr_gen.next_bf1_addr_delay                                                                                                                                                       |    <0.001 |
|                   has_addr_gen.next_bf2_start_delay                                                                                                                                                      |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                                                                                                                  |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                                                                                                                               |    <0.001 |
|                     cnt                                                                                                                                                                                  |    <0.001 |
|                       cnt_addsub                                                                                                                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                       i_tc_compare_new                                                                                                                                                                   |    <0.001 |
|                     output_cnt.next_start_int_equ                                                                                                                                                        |    <0.001 |
|                   has_bf2_fwd_inv.bf2_fwd_inv_delay                                                                                                                                                      |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   has_scale_pipelining.has_scale_out_gen.scale_out_delay                                                                                                                                 |    <0.001 |
|                   has_scale_pipelining.pe_scale_delay                                                                                                                                                    |    <0.001 |
|                   has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                                                                                                                               |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   hasbf2.FB_2.BF_2                                                                                                                                                                       |     0.004 |
|                     BTFLY0                                                                                                                                                                               |     0.001 |
|                       logic_bfly_byp.add_i                                                                                                                                                               |    <0.001 |
|                         adder                                                                                                                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.add_r                                                                                                                                                               |    <0.001 |
|                         adder                                                                                                                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.sub_i                                                                                                                                                               |    <0.001 |
|                         sub                                                                                                                                                                              |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.sub_r                                                                                                                                                               |    <0.001 |
|                         sub                                                                                                                                                                              |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                     MEM                                                                                                                                                                                  |    <0.001 |
|                       dist_ram.srlram.ram                                                                                                                                                                |    <0.001 |
|                         var_length.shift_ram                                                                                                                                                             |    <0.001 |
|                           i_bb_inst                                                                                                                                                                      |    <0.001 |
|                             gen_output_regs.output_regs                                                                                                                                                  |    <0.001 |
|                     mem_mux_and_reg_upper_im                                                                                                                                                             |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     mem_mux_and_reg_upper_re                                                                                                                                                             |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     mux_sel_reg                                                                                                                                                                          |    <0.001 |
|                     twos_cmp.REG_lower_im                                                                                                                                                                |    <0.001 |
|                     twos_cmp.REG_lower_re                                                                                                                                                                |    <0.001 |
|                     twos_cmp.delay_fwdinv                                                                                                                                                                |    <0.001 |
|                     twos_cmp.im_cmp                                                                                                                                                                      |    <0.001 |
|                     twos_cmp.re_cmp                                                                                                                                                                      |    <0.001 |
|                     yes_nfft.bypass_1_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_2_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_3_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_reg                                                                                                                                                                  |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                   scaling2bits.scaler_im                                                                                                                                                                 |    <0.001 |
|                     scale_mux                                                                                                                                                                            |    <0.001 |
|                   scaling2bits.scaler_re                                                                                                                                                                 |    <0.001 |
|                     scale_mux                                                                                                                                                                            |    <0.001 |
|                 pe_gen[4].natural_order_input.PE                                                                                                                                                         |     0.014 |
|                   FB_1.BF_1                                                                                                                                                                              |     0.002 |
|                     BTFLY0                                                                                                                                                                               |    <0.001 |
|                       logic_bfly_byp.add_i                                                                                                                                                               |    <0.001 |
|                         adder                                                                                                                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.add_r                                                                                                                                                               |    <0.001 |
|                         adder                                                                                                                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.sub_i                                                                                                                                                               |    <0.001 |
|                         sub                                                                                                                                                                              |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                       logic_bfly_byp.sub_r                                                                                                                                                               |    <0.001 |
|                         sub                                                                                                                                                                              |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                        |    <0.001 |
|                     MEM                                                                                                                                                                                  |    <0.001 |
|                       dist_ram.srlram.ram                                                                                                                                                                |    <0.001 |
|                         var_length.shift_ram                                                                                                                                                             |    <0.001 |
|                           i_bb_inst                                                                                                                                                                      |    <0.001 |
|                             gen_output_regs.output_regs                                                                                                                                                  |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                                                                                                                               |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                                                                                                                              |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                                                                                                                              |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                                                                                                                              |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                                                                                                                              |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                                                                                                                              |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                                                                                                                              |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                                                                                                                              |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                                                                                                                              |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[18].i_lls_only                                                                                                                              |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[19].i_lls_only                                                                                                                              |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                                                                                                                               |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[20].i_lls_only                                                                                                                              |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[21].i_lls_only                                                                                                                              |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[22].i_lls_only                                                                                                                              |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[23].i_lls_only                                                                                                                              |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[24].i_lls_only                                                                                                                              |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[25].i_lls_only                                                                                                                              |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[26].i_lls_only                                                                                                                              |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[27].i_lls_only                                                                                                                              |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[28].i_lls_only                                                                                                                              |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[29].i_lls_only                                                                                                                              |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                                                                                                                               |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[30].i_lls_only                                                                                                                              |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[31].i_lls_only                                                                                                                              |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[32].i_lls_only                                                                                                                              |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[33].i_lls_only                                                                                                                              |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                                                                                                                               |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                                                                                                                               |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                                                                                                                               |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                                                                                                                               |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                                                                                                                               |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                                                                                                                               |    <0.001 |
|                             lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                                                                                                                               |    <0.001 |
|                     mem_mux_and_reg_upper_im                                                                                                                                                             |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     mem_mux_and_reg_upper_re                                                                                                                                                             |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     mux_sel_reg                                                                                                                                                                          |    <0.001 |
|                     no_twos_cmp.REG_lower_im                                                                                                                                                             |    <0.001 |
|                     no_twos_cmp.REG_lower_re                                                                                                                                                             |    <0.001 |
|                     yes_nfft.bypass_1_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_2_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_3_reg                                                                                                                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     yes_nfft.bypass_reg                                                                                                                                                                  |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                   delay_addr_bf2                                                                                                                                                                         |    <0.001 |
|                   has_TW_mult.MULT                                                                                                                                                                       |     0.006 |
|                     i_cmpy                                                                                                                                                                               |     0.006 |
|                       three_mult_structure.use_dsp.i_dsp48                                                                                                                                               |     0.006 |
|                         dsp_preadder_1.reg_mult1_preadd_d                                                                                                                                                |    <0.001 |
|                         mult1_preadder_d_plus_a.mult1                                                                                                                                                    |     0.002 |
|                           mult                                                                                                                                                                           |     0.002 |
|                             use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                                                                                                                           |    <0.001 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                                                                                                                          |    <0.001 |
|                         mult2_preadder_d_plus_a.mult2                                                                                                                                                    |     0.002 |
|                           mult                                                                                                                                                                           |     0.002 |
|                         mult3_preadder_d_minus_a.mult3                                                                                                                                                   |     0.002 |
|                           mult                                                                                                                                                                           |     0.002 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                                                                                                                          |    <0.001 |
|                         optionally_negate_inputs                                                                                                                                                         |    <0.001 |
|                   has_TW_mult.TW                                                                                                                                                                         |    <0.001 |
|                     ADD0                                                                                                                                                                                 |    <0.001 |
|                       adder                                                                                                                                                                              |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                     MUX0                                                                                                                                                                                 |    <0.001 |
|                     delay_tw_addr_msb                                                                                                                                                                    |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     twiddle_generator                                                                                                                                                                    |    <0.001 |
|                       tw2.twgen2                                                                                                                                                                         |    <0.001 |
|                   has_TW_mult.delay_fwd_inv                                                                                                                                                              |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   has_TW_mult.dynamic.MUX0                                                                                                                                                               |    <0.001 |
|                   has_TW_mult.sync_tw_addr                                                                                                                                                               |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   has_addr_gen.bf2_addr_gen                                                                                                                                                              |    <0.001 |
|                     cnt                                                                                                                                                                                  |    <0.001 |
|                       cnt_addsub                                                                                                                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                       i_tc_compare_new                                                                                                                                                                   |    <0.001 |
|                     output_cnt.next_start_int_equ                                                                                                                                                        |    <0.001 |
|                   has_addr_gen.next_bf1_addr_delay                                                                                                                                                       |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   has_addr_gen.next_bf2_start_delay                                                                                                                                                      |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                                                                                                                  |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                                                                                                                               |    <0.001 |
|                     cnt                                                                                                                                                                                  |    <0.001 |
|                       cnt_addsub                                                                                                                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                       i_tc_compare_new                                                                                                                                                                   |    <0.001 |
|                     output_cnt.next_start_int_equ                                                                                                                                                        |    <0.001 |
|                   has_bf2_fwd_inv.bf2_fwd_inv_delay                                                                                                                                                      |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   has_scale_pipelining.has_scale_out_gen.scale_out_delay                                                                                                                                 |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   has_scale_pipelining.pe_scale_delay                                                                                                                                                    |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                                                                                                                               |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   hasbf2.FW_2.BF_2                                                                                                                                                                       |     0.004 |
|                     add_subs.add_i                                                                                                                                                                       |    <0.001 |
|                       adder                                                                                                                                                                              |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                     add_subs.add_r                                                                                                                                                                       |    <0.001 |
|                       adder                                                                                                                                                                              |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                     depthx1_balance.delay_lteq_16.out_muxA                                                                                                                                               |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     depthx1_balance.delay_lteq_16.out_muxB                                                                                                                                               |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     in_comm_ctr_del                                                                                                                                                                      |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     in_commutator_A                                                                                                                                                                      |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                           gen_output_regs.output_regs                                                                                                                                                    |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                                                                                                                                 |    <0.001 |
|                     in_commutator_B                                                                                                                                                                      |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                           gen_output_regs.output_regs                                                                                                                                                    |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                                                                                                                                 |    <0.001 |
|                     logic_twoscomp.im_cmp                                                                                                                                                                |    <0.001 |
|                     logic_twoscomp.re_cmp                                                                                                                                                                |    <0.001 |
|                     mux_in_A                                                                                                                                                                             |    <0.001 |
|                     mux_in_B                                                                                                                                                                             |    <0.001 |
|                     mux_out_A                                                                                                                                                                            |    <0.001 |
|                     mux_out_B                                                                                                                                                                            |    <0.001 |
|                     out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                                                                                                                       |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     out_comm_ctr_del_2                                                                                                                                                                   |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                           gen_output_regs.output_regs                                                                                                                                                    |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                                                                                                                                 |    <0.001 |
|                     out_commutator_A                                                                                                                                                                     |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                           gen_output_regs.output_regs                                                                                                                                                    |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                                                                                                                                 |    <0.001 |
|                     out_commutator_B                                                                                                                                                                     |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                           gen_output_regs.output_regs                                                                                                                                                    |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                                                                                                                                 |    <0.001 |
|                     sign_sel_gen.fwd_inv_reg                                                                                                                                                             |    <0.001 |
|                   scaling2bits.scaler_im                                                                                                                                                                 |    <0.001 |
|                     scale_mux                                                                                                                                                                            |    <0.001 |
|                   scaling2bits.scaler_re                                                                                                                                                                 |    <0.001 |
|                     scale_mux                                                                                                                                                                            |    <0.001 |
|                 pe_gen[5].natural_order_input.PE                                                                                                                                                         |     0.013 |
|                   FW_1.BF_1                                                                                                                                                                              |     0.003 |
|                     add_subs.add_i                                                                                                                                                                       |    <0.001 |
|                       adder                                                                                                                                                                              |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                     add_subs.add_r                                                                                                                                                                       |    <0.001 |
|                       adder                                                                                                                                                                              |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                     depthx1_balance.delay_lteq_16.out_muxA                                                                                                                                               |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     depthx1_balance.delay_lteq_16.out_muxB                                                                                                                                               |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     in_commutator_A                                                                                                                                                                      |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                           gen_output_regs.output_regs                                                                                                                                                    |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                                                                                                                                 |    <0.001 |
|                     in_commutator_B                                                                                                                                                                      |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                           gen_output_regs.output_regs                                                                                                                                                    |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                                                                                                                                 |    <0.001 |
|                     mux_in_A                                                                                                                                                                             |    <0.001 |
|                     mux_in_B                                                                                                                                                                             |    <0.001 |
|                     mux_out_A                                                                                                                                                                            |    <0.001 |
|                     mux_out_B                                                                                                                                                                            |    <0.001 |
|                     out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                                                                                                                    |    <0.001 |
|                     out_comm_ctr_del_2                                                                                                                                                                   |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                           gen_output_regs.output_regs                                                                                                                                                    |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                                                                                                                                 |    <0.001 |
|                     out_commutator_A                                                                                                                                                                     |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                           gen_output_regs.output_regs                                                                                                                                                    |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                                                                                                                                 |    <0.001 |
|                     out_commutator_B                                                                                                                                                                     |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                           gen_output_regs.output_regs                                                                                                                                                    |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                                                                                                                                 |    <0.001 |
|                   delay_addr_bf2                                                                                                                                                                         |    <0.001 |
|                   has_TW_mult.MULT                                                                                                                                                                       |     0.006 |
|                     i_cmpy                                                                                                                                                                               |     0.006 |
|                       three_mult_structure.use_dsp.i_dsp48                                                                                                                                               |     0.006 |
|                         dsp_preadder_1.reg_mult1_preadd_d                                                                                                                                                |    <0.001 |
|                         mult1_preadder_d_plus_a.mult1                                                                                                                                                    |     0.002 |
|                           mult                                                                                                                                                                           |     0.002 |
|                             use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                                                                                                                           |    <0.001 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                                                                                                                          |    <0.001 |
|                         mult2_preadder_d_plus_a.mult2                                                                                                                                                    |     0.001 |
|                           mult                                                                                                                                                                           |     0.001 |
|                         mult3_preadder_d_minus_a.mult3                                                                                                                                                   |     0.002 |
|                           mult                                                                                                                                                                           |     0.002 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                                                                                                                          |    <0.001 |
|                         optionally_negate_inputs                                                                                                                                                         |    <0.001 |
|                   has_TW_mult.TW                                                                                                                                                                         |    <0.001 |
|                     ADD0                                                                                                                                                                                 |    <0.001 |
|                       adder                                                                                                                                                                              |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                     MUX0                                                                                                                                                                                 |    <0.001 |
|                     delay_tw_addr_msb                                                                                                                                                                    |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     twiddle_generator                                                                                                                                                                    |    <0.001 |
|                       tw2.twgen2                                                                                                                                                                         |    <0.001 |
|                   has_TW_mult.delay_fwd_inv                                                                                                                                                              |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   has_TW_mult.dynamic.MUX0                                                                                                                                                               |    <0.001 |
|                   has_TW_mult.sync_tw_addr                                                                                                                                                               |    <0.001 |
|                   has_addr_gen.bf2_addr_gen                                                                                                                                                              |    <0.001 |
|                     cnt                                                                                                                                                                                  |    <0.001 |
|                       cnt_addsub                                                                                                                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                       i_tc_compare_new                                                                                                                                                                   |    <0.001 |
|                     output_cnt.next_start_int_equ                                                                                                                                                        |    <0.001 |
|                   has_addr_gen.next_bf1_addr_delay                                                                                                                                                       |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   has_addr_gen.next_bf2_start_delay                                                                                                                                                      |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                                                                                                                  |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                                                                                                                               |    <0.001 |
|                     cnt                                                                                                                                                                                  |    <0.001 |
|                       cnt_addsub                                                                                                                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                       i_tc_compare_new                                                                                                                                                                   |    <0.001 |
|                     output_cnt.next_start_int_equ                                                                                                                                                        |    <0.001 |
|                   has_bf2_fwd_inv.bf2_fwd_inv_delay                                                                                                                                                      |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   has_scale_pipelining.has_scale_out_gen.scale_out_delay                                                                                                                                 |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   has_scale_pipelining.pe_scale_delay                                                                                                                                                    |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                                                                                                                               |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   hasbf2.FW_2.BF_2                                                                                                                                                                       |     0.003 |
|                     add_subs.add_i                                                                                                                                                                       |    <0.001 |
|                       adder                                                                                                                                                                              |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                     add_subs.add_r                                                                                                                                                                       |    <0.001 |
|                       adder                                                                                                                                                                              |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                     depthx1_balance.delay_lteq_16.out_muxA                                                                                                                                               |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     depthx1_balance.delay_lteq_16.out_muxB                                                                                                                                               |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     in_comm_ctr_del                                                                                                                                                                      |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     in_commutator_A                                                                                                                                                                      |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                           gen_output_regs.output_regs                                                                                                                                                    |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                                                                                                                                 |    <0.001 |
|                     in_commutator_B                                                                                                                                                                      |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                           gen_output_regs.output_regs                                                                                                                                                    |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                                                                                                                                 |    <0.001 |
|                     logic_twoscomp.im_cmp                                                                                                                                                                |    <0.001 |
|                     logic_twoscomp.re_cmp                                                                                                                                                                |    <0.001 |
|                     mux_in_A                                                                                                                                                                             |    <0.001 |
|                     mux_in_B                                                                                                                                                                             |    <0.001 |
|                     mux_out_A                                                                                                                                                                            |    <0.001 |
|                     mux_out_B                                                                                                                                                                            |    <0.001 |
|                     out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                                                                                                                       |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     out_comm_ctr_del_2                                                                                                                                                                   |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                           gen_output_regs.output_regs                                                                                                                                                    |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                                                                                                                                 |    <0.001 |
|                     out_commutator_A                                                                                                                                                                     |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                           gen_output_regs.output_regs                                                                                                                                                    |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                                                                                                                                 |    <0.001 |
|                     out_commutator_B                                                                                                                                                                     |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                           gen_output_regs.output_regs                                                                                                                                                    |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                                                                                                                                |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                                                                                                                                 |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                                                                                                                                 |    <0.001 |
|                     sign_sel_gen.fwd_inv_reg                                                                                                                                                             |    <0.001 |
|                   scaling2bits.scaler_im                                                                                                                                                                 |    <0.001 |
|                     scale_mux                                                                                                                                                                            |    <0.001 |
|                   scaling2bits.scaler_re                                                                                                                                                                 |    <0.001 |
|                     scale_mux                                                                                                                                                                            |    <0.001 |
|                 pe_gen[6].natural_order_input.PE                                                                                                                                                         |     0.008 |
|                   FW_1.BF_1                                                                                                                                                                              |     0.004 |
|                     add_subs.add_i                                                                                                                                                                       |    <0.001 |
|                       adder                                                                                                                                                                              |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                     add_subs.add_r                                                                                                                                                                       |    <0.001 |
|                       adder                                                                                                                                                                              |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                     depthx1_balance.delay_lteq_16.out_muxA                                                                                                                                               |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     depthx1_balance.delay_lteq_16.out_muxB                                                                                                                                               |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     in_commutator_A                                                                                                                                                                      |    <0.001 |
|                     in_commutator_B                                                                                                                                                                      |    <0.001 |
|                     mux_in_A                                                                                                                                                                             |    <0.001 |
|                     mux_in_B                                                                                                                                                                             |    <0.001 |
|                     mux_out_A                                                                                                                                                                            |    <0.001 |
|                     mux_out_B                                                                                                                                                                            |    <0.001 |
|                     out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                                                                                                                    |    <0.001 |
|                     out_comm_ctr_del_2                                                                                                                                                                   |    <0.001 |
|                     out_commutator_A                                                                                                                                                                     |    <0.001 |
|                     out_commutator_B                                                                                                                                                                     |    <0.001 |
|                   delay_addr_bf2                                                                                                                                                                         |    <0.001 |
|                   has_bf2_fwd_inv.bf2_fwd_inv_delay                                                                                                                                                      |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   has_scale_pipelining.has_tw_scale_delay.var_tw_scale_delay.var_tw_scale_delay_mux                                                                                                      |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                                                                                                                              |    <0.001 |
|                     slicel_slicem_implementation.mux                                                                                                                                                     |    <0.001 |
|                   has_scale_pipelining.pe_scale_delay                                                                                                                                                    |    <0.001 |
|                   hasbf2.FW_2.BF_2                                                                                                                                                                       |     0.004 |
|                     add_subs.add_i                                                                                                                                                                       |    <0.001 |
|                       adder                                                                                                                                                                              |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                     add_subs.add_r                                                                                                                                                                       |    <0.001 |
|                       adder                                                                                                                                                                              |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                                                                                                                     |    <0.001 |
|                           no_pipelining.the_addsub                                                                                                                                                       |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                                                                                                                         |    <0.001 |
|                               i_q.i_simple.qreg                                                                                                                                                          |    <0.001 |
|                     bypass_balance.fabric.my_delay_lt_eq_16.out_muxA                                                                                                                                     |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     bypass_balance.fabric.my_delay_lt_eq_16.out_muxB                                                                                                                                     |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                                                                                                                            |    <0.001 |
|                       slicel_slicem_implementation.mux                                                                                                                                                   |    <0.001 |
|                     in_comm_ctr_del                                                                                                                                                                      |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     in_commutator_A                                                                                                                                                                      |    <0.001 |
|                     in_commutator_B                                                                                                                                                                      |    <0.001 |
|                     logic_twoscomp.im_cmp                                                                                                                                                                |    <0.001 |
|                     logic_twoscomp.re_cmp                                                                                                                                                                |    <0.001 |
|                     mux_in_A                                                                                                                                                                             |    <0.001 |
|                     mux_in_B                                                                                                                                                                             |    <0.001 |
|                     mux_out_A                                                                                                                                                                            |    <0.001 |
|                     mux_out_B                                                                                                                                                                            |    <0.001 |
|                     need_bypass.bypass_reg                                                                                                                                                               |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                                                                                                                       |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                           |    <0.001 |
|                         i_bb_inst                                                                                                                                                                        |    <0.001 |
|                     out_comm_ctr_del_2                                                                                                                                                                   |    <0.001 |
|                     out_commutator_A                                                                                                                                                                     |    <0.001 |
|                     out_commutator_B                                                                                                                                                                     |    <0.001 |
|                     sign_sel_gen.fwd_inv_reg                                                                                                                                                             |    <0.001 |
|                   no_addr_gen.final_next_bf2_start_delay                                                                                                                                                 |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                                                                                                                  |    <0.001 |
|                       i_bb_inst                                                                                                                                                                          |    <0.001 |
|                   no_addr_gen.var_bf2_start_delay.var_bf2_start_delay_mux                                                                                                                                |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                                                                                                                              |    <0.001 |
|                     slicel_slicem_implementation.mux                                                                                                                                                     |    <0.001 |
|                   scaling2bits.scaler_im                                                                                                                                                                 |    <0.001 |
|                     scale_mux                                                                                                                                                                            |    <0.001 |
|                   scaling2bits.scaler_re                                                                                                                                                                 |    <0.001 |
|                     scale_mux                                                                                                                                                                            |    <0.001 |
|                 run_time_1.MUX0                                                                                                                                                                          |    <0.001 |
|                 timing_cnts_has_nfft.sub                                                                                                                                                                 |    <0.001 |
|                   subtracter                                                                                                                                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                                                                                                                         |    <0.001 |
|                       no_pipelining.the_addsub                                                                                                                                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                                                                                                                             |    <0.001 |
|                           i_q.i_simple.qreg                                                                                                                                                              |    <0.001 |
|     ctrl                                                                                                                                                                                                 |     0.025 |
|       axi_dma_0                                                                                                                                                                                          |     0.017 |
|         U0                                                                                                                                                                                               |     0.017 |
|           GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5 |    <0.001 |
|           GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_9 |    <0.001 |
|           INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                                                                                                                                 |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                                                                                                                                      |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                                                                                                                           |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                                                                                                                         |    <0.001 |
|           INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                                                                                                                                 |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                                                                                                                                      |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                                                                                                                           |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                                                                                                                         |    <0.001 |
|           I_AXI_DMA_REG_MODULE                                                                                                                                                                           |     0.002 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                                                                                                                |     0.002 |
|             GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                                                                                                                       |    <0.001 |
|             GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                                                                                                                       |    <0.001 |
|           I_PRMRY_DATAMOVER                                                                                                                                                                              |     0.014 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                                                                                                            |     0.007 |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                                                                                                                           |    <0.001 |
|               GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                                                                                                                                        |    <0.001 |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                                                                                                                |     0.005 |
|                 INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                                                                                                                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                               |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                     |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                            |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                       |    <0.001 |
|                 I_DATA_FIFO                                                                                                                                                                              |     0.005 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                            |     0.005 |
|                     FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                    |     0.005 |
|                       inst_fifo_gen                                                                                                                                                                      |     0.005 |
|                         gconvfifo.rf                                                                                                                                                                     |     0.005 |
|                           grf.rf                                                                                                                                                                         |     0.005 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                     |    <0.001 |
|                               gr1.rfwft                                                                                                                                                                  |    <0.001 |
|                               grss.gdc.dc                                                                                                                                                                |    <0.001 |
|                                 gsym_dc.dc                                                                                                                                                               |    <0.001 |
|                               grss.rsts                                                                                                                                                                  |    <0.001 |
|                               rpntr                                                                                                                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                     |    <0.001 |
|                               gwss.wsts                                                                                                                                                                  |    <0.001 |
|                               wpntr                                                                                                                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                        |     0.005 |
|                               gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                   |     0.005 |
|                                 inst_blk_mem_gen                                                                                                                                                         |     0.005 |
|                                   gnativebmg.native_blk_mem_gen                                                                                                                                          |     0.005 |
|                                     valid.cstr                                                                                                                                                           |     0.005 |
|                                       ramloop[0].ram.r                                                                                                                                                   |     0.001 |
|                                         prim_noinit.ram                                                                                                                                                  |     0.001 |
|                                       ramloop[1].ram.r                                                                                                                                                   |     0.004 |
|                                         prim_noinit.ram                                                                                                                                                  |     0.004 |
|               I_ADDR_CNTL                                                                                                                                                                                |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                                                                                           |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                               |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                     |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                            |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                       |    <0.001 |
|               I_CMD_STATUS                                                                                                                                                                               |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                       |    <0.001 |
|                 I_CMD_FIFO                                                                                                                                                                               |    <0.001 |
|               I_MSTR_PCC                                                                                                                                                                                 |    <0.001 |
|               I_RD_DATA_CNTL                                                                                                                                                                             |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                                                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                               |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                     |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                            |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                       |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                                                                                                                          |    <0.001 |
|               I_RESET                                                                                                                                                                                    |    <0.001 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                                                                                                            |     0.007 |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                                                                                                                      |    <0.001 |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                                                                                                                        |     0.002 |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                                                                                                                    |    <0.001 |
|                 I_DATA_FIFO                                                                                                                                                                              |    <0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                            |    <0.001 |
|                     FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                    |    <0.001 |
|                       inst_fifo_gen                                                                                                                                                                      |    <0.001 |
|                         gconvfifo.rf                                                                                                                                                                     |    <0.001 |
|                           grf.rf                                                                                                                                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                     |    <0.001 |
|                               gr1.rfwft                                                                                                                                                                  |    <0.001 |
|                               grss.rsts                                                                                                                                                                  |    <0.001 |
|                               rpntr                                                                                                                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                     |    <0.001 |
|                               gwss.wsts                                                                                                                                                                  |    <0.001 |
|                               wpntr                                                                                                                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                        |    <0.001 |
|                               gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                   |    <0.001 |
|                                 inst_blk_mem_gen                                                                                                                                                         |    <0.001 |
|                                   gnativebmg.native_blk_mem_gen                                                                                                                                          |    <0.001 |
|                                     valid.cstr                                                                                                                                                           |    <0.001 |
|                                       ramloop[0].ram.r                                                                                                                                                   |    <0.001 |
|                                         prim_noinit.ram                                                                                                                                                  |    <0.001 |
|                                       ramloop[1].ram.r                                                                                                                                                   |    <0.001 |
|                                         prim_noinit.ram                                                                                                                                                  |    <0.001 |
|                 I_XD_FIFO                                                                                                                                                                                |    <0.001 |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                        |    <0.001 |
|                     FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                    |    <0.001 |
|                       inst_fifo_gen                                                                                                                                                                      |    <0.001 |
|                         gconvfifo.rf                                                                                                                                                                     |    <0.001 |
|                           grf.rf                                                                                                                                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                     |    <0.001 |
|                               grhf.rhf                                                                                                                                                                   |    <0.001 |
|                               grss.gdc.dc                                                                                                                                                                |    <0.001 |
|                                 gsym_dc.dc                                                                                                                                                               |    <0.001 |
|                               grss.rsts                                                                                                                                                                  |    <0.001 |
|                               rpntr                                                                                                                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                     |    <0.001 |
|                               gwss.wsts                                                                                                                                                                  |    <0.001 |
|                               wpntr                                                                                                                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                        |    <0.001 |
|                               gdm.dm                                                                                                                                                                     |    <0.001 |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                                                                                                                      |     0.001 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                                                                                                     |     0.002 |
|                 GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                                                                                                                         |    <0.001 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                                                                                                       |    <0.001 |
|                   I_MSSAI_SKID_BUF                                                                                                                                                                       |    <0.001 |
|                   I_TSTRB_FIFO                                                                                                                                                                           |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                             |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                                                                   |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                          |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                                                                     |    <0.001 |
|                   SLICE_INSERTION                                                                                                                                                                        |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                                                                                                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                               |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                     |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                            |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                       |    <0.001 |
|               I_ADDR_CNTL                                                                                                                                                                                |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                                                                                           |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                               |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                     |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                            |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                       |    <0.001 |
|               I_CMD_STATUS                                                                                                                                                                               |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                       |    <0.001 |
|                 I_CMD_FIFO                                                                                                                                                                               |    <0.001 |
|               I_RESET                                                                                                                                                                                    |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                                                                                                                                       |    <0.001 |
|               I_WR_DATA_CNTL                                                                                                                                                                             |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                                                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                               |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                     |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                            |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                       |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                                                                                                                          |    <0.001 |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                                                                                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                               |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                     |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                            |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                       |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                                                                                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                               |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                     |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                            |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                       |    <0.001 |
|           I_RST_MODULE                                                                                                                                                                                   |    <0.001 |
|             GEN_RESET_FOR_MM2S.RESET_I                                                                                                                                                                   |    <0.001 |
|             GEN_RESET_FOR_S2MM.RESET_I                                                                                                                                                                   |    <0.001 |
|             REG_HRD_RST                                                                                                                                                                                  |    <0.001 |
|             REG_HRD_RST_OUT                                                                                                                                                                              |    <0.001 |
|       axi_gpio_0                                                                                                                                                                                         |     0.001 |
|         U0                                                                                                                                                                                               |     0.001 |
|           AXI_LITE_IPIF_I                                                                                                                                                                                |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                                                                                                                           |    <0.001 |
|               I_DECODER                                                                                                                                                                                  |    <0.001 |
|           gpio_core_1                                                                                                                                                                                    |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                                                                                                                                  |    <0.001 |
|       axi_interconnect_0                                                                                                                                                                                 |     0.003 |
|         m00_couplers                                                                                                                                                                                     |     0.001 |
|           auto_pc                                                                                                                                                                                        |     0.001 |
|             inst                                                                                                                                                                                         |     0.001 |
|               gen_axi4_axi3.axi3_conv_inst                                                                                                                                                               |     0.001 |
|                 USE_READ.USE_SPLIT_R.read_addr_inst                                                                                                                                                      |    <0.001 |
|                   USE_R_CHANNEL.cmd_queue                                                                                                                                                                |    <0.001 |
|                     inst                                                                                                                                                                                 |    <0.001 |
|                       fifo_gen_inst                                                                                                                                                                      |    <0.001 |
|                         inst_fifo_gen                                                                                                                                                                    |    <0.001 |
|                           gconvfifo.rf                                                                                                                                                                   |    <0.001 |
|                             grf.rf                                                                                                                                                                       |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                                                                                   |    <0.001 |
|                                 gr1.rfwft                                                                                                                                                                |    <0.001 |
|                                 grss.rsts                                                                                                                                                                |    <0.001 |
|                                 rpntr                                                                                                                                                                    |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                                                                                   |    <0.001 |
|                                 gwss.wsts                                                                                                                                                                |    <0.001 |
|                                 wpntr                                                                                                                                                                    |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                                                                                                      |    <0.001 |
|                                 gdm.dm                                                                                                                                                                   |    <0.001 |
|                                   RAM_reg_0_31_0_0                                                                                                                                                       |    <0.001 |
|                               rstblk                                                                                                                                                                     |    <0.001 |
|                 USE_WRITE.USE_SPLIT_W.write_resp_inst                                                                                                                                                    |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                                                                                                                                |    <0.001 |
|                   USE_BURSTS.cmd_queue                                                                                                                                                                   |    <0.001 |
|                     inst                                                                                                                                                                                 |    <0.001 |
|                       fifo_gen_inst                                                                                                                                                                      |    <0.001 |
|                         inst_fifo_gen                                                                                                                                                                    |    <0.001 |
|                           gconvfifo.rf                                                                                                                                                                   |    <0.001 |
|                             grf.rf                                                                                                                                                                       |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                                                                                   |    <0.001 |
|                                 gr1.rfwft                                                                                                                                                                |    <0.001 |
|                                 grss.rsts                                                                                                                                                                |    <0.001 |
|                                 rpntr                                                                                                                                                                    |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                                                                                   |    <0.001 |
|                                 gwss.wsts                                                                                                                                                                |    <0.001 |
|                                 wpntr                                                                                                                                                                    |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                                                                                                      |    <0.001 |
|                                 gdm.dm                                                                                                                                                                   |    <0.001 |
|                                   RAM_reg_0_31_0_4                                                                                                                                                       |    <0.001 |
|                               rstblk                                                                                                                                                                     |    <0.001 |
|                   USE_B_CHANNEL.cmd_b_queue                                                                                                                                                              |    <0.001 |
|                     inst                                                                                                                                                                                 |    <0.001 |
|                       fifo_gen_inst                                                                                                                                                                      |    <0.001 |
|                         inst_fifo_gen                                                                                                                                                                    |    <0.001 |
|                           gconvfifo.rf                                                                                                                                                                   |    <0.001 |
|                             grf.rf                                                                                                                                                                       |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                                                                                   |    <0.001 |
|                                 gr1.rfwft                                                                                                                                                                |    <0.001 |
|                                 grss.rsts                                                                                                                                                                |    <0.001 |
|                                 rpntr                                                                                                                                                                    |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                                                                                   |    <0.001 |
|                                 gwss.wsts                                                                                                                                                                |    <0.001 |
|                                 wpntr                                                                                                                                                                    |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                                                                                                      |    <0.001 |
|                                 gdm.dm                                                                                                                                                                   |    <0.001 |
|                                   RAM_reg_0_31_0_4                                                                                                                                                       |    <0.001 |
|                               rstblk                                                                                                                                                                     |    <0.001 |
|                 USE_WRITE.write_data_inst                                                                                                                                                                |    <0.001 |
|         xbar                                                                                                                                                                                             |     0.001 |
|           inst                                                                                                                                                                                           |     0.001 |
|             gen_samd.crossbar_samd                                                                                                                                                                       |     0.001 |
|               addr_arbiter_ar                                                                                                                                                                            |    <0.001 |
|               addr_arbiter_aw                                                                                                                                                                            |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                                                                                                                                                         |    <0.001 |
|               gen_master_slots[0].gen_mi_write.wdata_mux_w                                                                                                                                               |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                                                                                                                                    |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                         |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                                                                                                                                                           |    <0.001 |
|                 b_pipe                                                                                                                                                                                   |    <0.001 |
|                 r_pipe                                                                                                                                                                                   |    <0.001 |
|               gen_master_slots[1].gen_mi_write.wdata_mux_w                                                                                                                                               |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                                                                                                                                    |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                         |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                                                                                                                                                           |    <0.001 |
|                 b_pipe                                                                                                                                                                                   |    <0.001 |
|                 r_pipe                                                                                                                                                                                   |    <0.001 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar                                                                                                                                            |    <0.001 |
|               gen_slave_slots[1].gen_si_write.si_transactor_aw                                                                                                                                           |    <0.001 |
|               gen_slave_slots[1].gen_si_write.splitter_aw_si                                                                                                                                             |    <0.001 |
|               gen_slave_slots[1].gen_si_write.wdata_router_w                                                                                                                                             |    <0.001 |
|                 wrouter_aw_fifo                                                                                                                                                                          |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                         |    <0.001 |
|               splitter_aw_mi                                                                                                                                                                             |    <0.001 |
|       axi_interconnect_1                                                                                                                                                                                 |     0.004 |
|         s00_couplers                                                                                                                                                                                     |     0.003 |
|           auto_pc                                                                                                                                                                                        |     0.003 |
|             inst                                                                                                                                                                                         |     0.003 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                                                                                                                                       |     0.003 |
|                 RD.ar_channel_0                                                                                                                                                                          |    <0.001 |
|                   ar_cmd_fsm_0                                                                                                                                                                           |    <0.001 |
|                   cmd_translator_0                                                                                                                                                                       |    <0.001 |
|                     incr_cmd_0                                                                                                                                                                           |    <0.001 |
|                     wrap_cmd_0                                                                                                                                                                           |    <0.001 |
|                 RD.r_channel_0                                                                                                                                                                           |    <0.001 |
|                   rd_data_fifo_0                                                                                                                                                                         |    <0.001 |
|                   transaction_fifo_0                                                                                                                                                                     |    <0.001 |
|                 SI_REG                                                                                                                                                                                   |    <0.001 |
|                   ar_pipe                                                                                                                                                                                |    <0.001 |
|                   aw_pipe                                                                                                                                                                                |    <0.001 |
|                   b_pipe                                                                                                                                                                                 |    <0.001 |
|                   r_pipe                                                                                                                                                                                 |    <0.001 |
|                 WR.aw_channel_0                                                                                                                                                                          |    <0.001 |
|                   aw_cmd_fsm_0                                                                                                                                                                           |    <0.001 |
|                   cmd_translator_0                                                                                                                                                                       |    <0.001 |
|                     incr_cmd_0                                                                                                                                                                           |    <0.001 |
|                     wrap_cmd_0                                                                                                                                                                           |    <0.001 |
|                 WR.b_channel_0                                                                                                                                                                           |    <0.001 |
|                   bid_fifo_0                                                                                                                                                                             |    <0.001 |
|                   bresp_fifo_0                                                                                                                                                                           |    <0.001 |
|         xbar                                                                                                                                                                                             |    <0.001 |
|           inst                                                                                                                                                                                           |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                                                                                                                                                     |    <0.001 |
|               addr_arbiter_inst                                                                                                                                                                          |    <0.001 |
|               gen_decerr.decerr_slave_inst                                                                                                                                                               |    <0.001 |
|               reg_slice_r                                                                                                                                                                                |    <0.001 |
|               splitter_ar                                                                                                                                                                                |    <0.001 |
|               splitter_aw                                                                                                                                                                                |    <0.001 |
|       edge_detect_0                                                                                                                                                                                      |    <0.001 |
|         inst                                                                                                                                                                                             |    <0.001 |
|       proc_sys_reset_0                                                                                                                                                                                   |    <0.001 |
|         U0                                                                                                                                                                                               |    <0.001 |
|           EXT_LPF                                                                                                                                                                                        |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                                                                                    |    <0.001 |
|           SEQ                                                                                                                                                                                            |    <0.001 |
|             SEQ_COUNTER                                                                                                                                                                                  |    <0.001 |
|       xlconcat_0                                                                                                                                                                                         |     0.000 |
|     processing_system7_0                                                                                                                                                                                 |     1.534 |
|       inst                                                                                                                                                                                               |     1.534 |
|         xlnx_axi_wrshim_unwrap_inst_gp0                                                                                                                                                                  |     0.000 |
|         xlnx_axi_wrshim_unwrap_inst_gp1                                                                                                                                                                  |     0.000 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+


