<dec f='llvm/llvm/include/llvm/CodeGen/SchedulerRegistry.h' l='82' type='llvm::ScheduleDAGSDNodes * llvm::createILPListDAGScheduler(llvm::SelectionDAGISel * IS, CodeGenOpt::Level )'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SchedulerRegistry.h' l='78'>/// createILPListDAGScheduler - This creates a bottom up register pressure
/// aware list scheduler that tries to increase instruction level parallelism
/// in low register pressure mode. In high register pressure mode it schedules
/// to reduce register pressure.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='90' u='r'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='3171' ll='3184' type='llvm::ScheduleDAGSDNodes * llvm::createILPListDAGScheduler(llvm::SelectionDAGISel * IS, CodeGenOpt::Level OptLevel)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='271' u='c' c='_ZN4llvm22createDefaultSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE'/>
