# CY_CKIT_TEST
# 2025-12-02 09:45:59Z

# IO_0@[IOP=(1)][IoId=(0)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 0
# IO_1@[IOP=(1)][IoId=(1)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 1
# IO_3@[IOP=(1)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 3
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "IN_B2_AR_G(0)" iocell 1 6
set_io "IN_A2_AR_G(0)" iocell 1 7
set_io "PWM2_AR_G(0)" iocell 2 1
set_io "PWM1_AR_D(0)" iocell 4 0
set_io "IN_B1_AR_D(0)" iocell 4 2
set_io "IN_A1_AR_D(0)" iocell 4 1
set_io "PWM_AV_D(0)" iocell 4 4
set_io "PWM_AV_G(0)" iocell 5 0
set_io "IN_A2_AV_D(0)" iocell 4 6
set_io "IN_B2_AV_D(0)" iocell 4 7
set_io "IN_A1_AV_G(0)" iocell 5 1
set_io "IN_B1_AV_G(0)" iocell 5 2
set_io "Rx_XBEE(0)" iocell 6 0
set_location "\PWM_BACK:PWMUDB:status_2\" 1 4 1 0
set_location "\PWM_FRONT:PWMUDB:status_2\" 0 2 1 0
set_location "\UART_XBEE:BUART:rx_counter_load\" 1 5 0 2
set_location "\UART_XBEE:BUART:rx_postpoll\" 0 4 0 1
set_location "\UART_XBEE:BUART:rx_status_4\" 1 5 0 0
set_location "\UART_XBEE:BUART:rx_status_5\" 0 4 1 1
set_location "\PWM_BACK:PWMUDB:genblk1:ctrlreg\" 1 4 6
set_location "\PWM_BACK:PWMUDB:genblk8:stsreg\" 1 4 4
set_location "\PWM_BACK:PWMUDB:sP8:pwmdp:u0\" 1 4 2
set_location "\PWM_FRONT:PWMUDB:genblk1:ctrlreg\" 0 2 6
set_location "\PWM_FRONT:PWMUDB:genblk8:stsreg\" 0 2 4
set_location "\PWM_FRONT:PWMUDB:sP8:pwmdp:u0\" 0 2 2
set_location "\UART_XBEE:BUART:sRX:RxShifter:u0\" 0 4 2
set_location "\UART_XBEE:BUART:sRX:RxBitCounter\" 0 5 7
set_location "\UART_XBEE:BUART:sRX:RxSts\" 0 4 4
set_location "inter_uart" interrupt -1 -1 0
set_location "\PWM_BACK:PWMUDB:runmode_enable\" 1 2 1 3
set_location "\PWM_BACK:PWMUDB:prevCompare1\" 1 2 1 1
set_location "\PWM_BACK:PWMUDB:prevCompare2\" 1 2 0 1
set_location "\PWM_BACK:PWMUDB:status_0\" 1 2 1 0
set_location "\PWM_BACK:PWMUDB:status_1\" 1 4 1 3
set_location "Net_693" 1 4 0 3
set_location "Net_747" 1 5 1 2
set_location "\PWM_FRONT:PWMUDB:runmode_enable\" 0 2 0 3
set_location "\PWM_FRONT:PWMUDB:prevCompare1\" 0 2 0 1
set_location "\PWM_FRONT:PWMUDB:prevCompare2\" 0 2 1 2
set_location "\PWM_FRONT:PWMUDB:status_0\" 0 2 0 0
set_location "\PWM_FRONT:PWMUDB:status_1\" 0 2 1 3
set_location "Net_766" 0 2 0 2
set_location "Net_767" 0 2 1 1
set_location "\UART_XBEE:BUART:rx_state_1\" 1 5 0 1
set_location "\UART_XBEE:BUART:rx_state_0\" 0 5 0 0
set_location "\UART_XBEE:BUART:rx_load_fifo\" 0 5 1 1
set_location "\UART_XBEE:BUART:rx_state_3\" 0 5 0 2
set_location "\UART_XBEE:BUART:rx_state_2\" 0 5 1 0
set_location "\UART_XBEE:BUART:rx_bitclk_enable\" 0 4 0 3
set_location "\UART_XBEE:BUART:rx_state_stop1_reg\" 0 4 1 0
set_location "\UART_XBEE:BUART:pollcount_1\" 0 4 0 0
set_location "\UART_XBEE:BUART:pollcount_0\" 0 4 0 2
set_location "\UART_XBEE:BUART:rx_status_3\" 0 5 1 2
set_location "\UART_XBEE:BUART:rx_last\" 0 5 0 3
