

================================================================
== Vivado HLS Report for 'maxpool'
================================================================
* Date:           Thu Mar  5 22:55:30 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        maxpool_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3557|  3557|  3557|  3557|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |- ROW         |  3556|  3556|       254|          -|          -|    14|    no    |
        | + COL        |   252|   252|        18|          -|          -|    14|    no    |
        |  ++ K_ROW    |    16|    16|         8|          -|          -|     2|    no    |
        |   +++ K_COL  |     6|     6|         3|          -|          -|     2|    no    |
        +--------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    271|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     95|    -|
|Register         |        -|      -|     139|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     205|    605|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |maxpool_fcmp_32nsbkb_U1  |maxpool_fcmp_32nsbkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_231_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln12_fu_313_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln14_fu_247_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln15_fu_329_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln16_1_fu_335_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln16_2_fu_345_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln16_fu_253_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln22_fu_303_p2     |     +    |      0|  0|  13|          11|          11|
    |sub_ln16_fu_283_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln22_fu_215_p2     |     -    |      0|  0|  14|          10|          10|
    |and_ln17_1_fu_432_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln17_fu_426_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_175_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln12_fu_225_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln14_fu_241_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln15_fu_323_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln17_1_fu_396_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln17_2_fu_408_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln17_3_fu_414_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln17_fu_390_p2    |   icmp   |      0|  0|  11|           8|           2|
    |or_ln17_1_fu_420_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln17_fu_402_p2      |    or    |      0|  0|   2|           1|           1|
    |select_ln17_fu_438_p3  |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 271|         148|         115|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  41|          8|    1|          8|
    |c_0_0_reg_110    |   9|          2|    5|         10|
    |k_c_0_0_reg_158  |   9|          2|    2|          4|
    |k_r_0_0_reg_135  |   9|          2|    2|          4|
    |max_3_0_reg_122  |   9|          2|   32|         64|
    |max_4_0_reg_146  |   9|          2|   32|         64|
    |r_0_0_reg_98     |   9|          2|    5|         10|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  95|         20|   79|        164|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |add_ln14_reg_464   |   2|   0|    2|          0|
    |add_ln15_reg_482   |   2|   0|    2|          0|
    |ap_CS_fsm          |   7|   0|    7|          0|
    |c_0_0_reg_110      |   5|   0|    5|          0|
    |in_load_reg_492    |  32|   0|   32|          0|
    |k_c_0_0_reg_158    |   2|   0|    2|          0|
    |k_r_0_0_reg_135    |   2|   0|    2|          0|
    |max_3_0_reg_122    |  32|   0|   32|          0|
    |max_4_0_reg_146    |  32|   0|   32|          0|
    |r_0_0_reg_98       |   5|   0|    5|          0|
    |sext_ln22_reg_448  |   9|   0|   11|          2|
    |sub_ln16_reg_469   |   9|   0|   11|          2|
    +-------------------+----+----+-----+-----------+
    |Total              | 139|   0|  143|          4|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    maxpool   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    maxpool   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    maxpool   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    maxpool   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    maxpool   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    maxpool   | return value |
|in_r_address0   | out |   10|  ap_memory |     in_r     |     array    |
|in_r_ce0        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0         |  in |   32|  ap_memory |     in_r     |     array    |
|out_r_address0  | out |   13|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

