INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_1/project_1.srcs/sources_1/new/LRT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LRT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_1/project_1.srcs/sim_1/new/LRT_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LRT_TB
