
digraph rig {
    
    node[shape=record];


    pc[label="PC"];
    amp[label="Amplifier"];
    jtag[label="Xilinx Platform\nCable II"];
    scope[label="<ps> Picoscope | <A> Channel A | <B> Channel B | <USB> USB Data"];
    uart[label="USB/UART"];

    subgraph Sasebo {

        label="Sasebo GIII Board";
        
        target[label="Target Design / FPGA"];
        power_sample[label="Power Sample\nPoint"];
        jtag_port[label="JTAG/Program Header"];
        trigger[label="Trigger Pin"];
        UART_TX[label="UART TX"];
        UART_RX[label="UART RX"];
        usb_power[label="USB/Power"];

        target -> power_sample;
        target -> jtag_port;
        target -> trigger;
        target -> UART_TX;

        jtag_port -> target;

        UART_RX -> target;

    }

    power_sample -> amp;
    
    amp     -> scope:A;
    trigger -> scope:B;
    
    scope:USB -> pc;

    UART_TX -> uart;
    uart    -> UART_RX;
    uart    -> pc;
    pc      -> uart;

    pc      -> jtag;
    jtag    -> pc;

    jtag        -> jtag_port;
    jtag_port   -> jtag;

}
