// Seed: 1196040582
module module_0 (
    input uwire id_0,
    input tri1  id_1,
    input tri   id_2
);
  initial
    @(posedge "") begin : LABEL_0
      id_4 = (!id_2 ? id_1 : id_1) + 1;
    end
  wire id_5;
  always begin : LABEL_0
    return 1;
  end
endmodule
module module_1 (
    output supply1 id_0,
    output wand id_1,
    input wire id_2,
    output tri id_3,
    output tri1 id_4,
    input wor id_5,
    output tri id_6,
    output supply1 id_7,
    input wand id_8,
    output wand id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
