/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 10.2.1-6 -fPIC -Os) */

(* top =  1  *)
(* src = "/data/data/com.termux/files/home/fpga/codes/helloworldfpga.v:1.1-20.14" *)
module helloworldfpga(W, X, Y, Z, R, S, A, B);
  wire _0_;
  wire _1_;
  (* src = "/data/data/com.termux/files/home/fpga/codes/helloworldfpga.v:9.17-9.18" *)
  output A;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \A_LUT3_O.I0 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \A_LUT3_O.I1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \A_LUT3_O.I2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \A_LUT3_O.O ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \A_LUT3_O.XA1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \A_LUT3_O.XA2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \A_LUT3_O.XAB ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \A_LUT3_O.XB1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \A_LUT3_O.XB2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \A_LUT3_O.XSL ;
  wire A_LUT3_O_I0;
  wire A_LUT3_O_I2;
  (* src = "/data/data/com.termux/files/home/fpga/codes/helloworldfpga.v:10.17-10.18" *)
  output B;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \B_LUT2_O.I0 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \B_LUT2_O.I1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \B_LUT2_O.O ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \B_LUT2_O.XA1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \B_LUT2_O.XA2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \B_LUT2_O.XAB ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \B_LUT2_O.XB1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \B_LUT2_O.XB2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \B_LUT2_O.XSL ;
  (* src = "/data/data/com.termux/files/home/fpga/codes/helloworldfpga.v:7.17-7.18" *)
  input R;
  (* src = "/data/data/com.termux/files/home/fpga/codes/helloworldfpga.v:8.17-8.18" *)
  input S;
  (* src = "/data/data/com.termux/files/home/fpga/codes/helloworldfpga.v:3.17-3.18" *)
  input W;
  (* src = "/data/data/com.termux/files/home/fpga/codes/helloworldfpga.v:4.17-4.18" *)
  input X;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \X_LUT3_I1.I0 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \X_LUT3_I1.I1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \X_LUT3_I1.I2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \X_LUT3_I1.O ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \X_LUT3_I1.XA1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \X_LUT3_I1.XA2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \X_LUT3_I1.XAB ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \X_LUT3_I1.XB1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \X_LUT3_I1.XB2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \X_LUT3_I1.XSL ;
  (* src = "/data/data/com.termux/files/home/fpga/codes/helloworldfpga.v:5.17-5.18" *)
  input Y;
  (* src = "/data/data/com.termux/files/home/fpga/codes/helloworldfpga.v:6.17-6.18" *)
  input Z;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \Z_LUT4_I2.BA1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \Z_LUT4_I2.BA2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \Z_LUT4_I2.BAB ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \Z_LUT4_I2.BB1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \Z_LUT4_I2.BB2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \Z_LUT4_I2.BSL ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \Z_LUT4_I2.I0 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \Z_LUT4_I2.I1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \Z_LUT4_I2.I2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \Z_LUT4_I2.I3 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \Z_LUT4_I2.O ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \Z_LUT4_I2.TA1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \Z_LUT4_I2.TA2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \Z_LUT4_I2.TAB ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \Z_LUT4_I2.TB1 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \Z_LUT4_I2.TB2 ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \Z_LUT4_I2.TBS ;
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \Z_LUT4_I2.TSL ;
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _2_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_0_),
    .O_EN(1'h1),
    .\O_PAD_$out (A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _3_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_1_),
    .O_EN(1'h1),
    .\O_PAD_$out (B)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _4_ (
    .I_DAT(\A_LUT3_O.XSL ),
    .I_EN(1'h1),
    .\I_PAD_$inp (R),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _5_ (
    .I_DAT(\B_LUT2_O.XAB ),
    .I_EN(1'h1),
    .\I_PAD_$inp (S),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _6_ (
    .I_DAT(\X_LUT3_I1.XAB ),
    .I_EN(1'h1),
    .\I_PAD_$inp (W),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _7_ (
    .I_DAT(\X_LUT3_I1.XSL ),
    .I_EN(1'h1),
    .\I_PAD_$inp (X),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _8_ (
    .I_DAT(\Z_LUT4_I2.TBS ),
    .I_EN(1'h1),
    .\I_PAD_$inp (Y),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _9_ (
    .I_DAT(\Z_LUT4_I2.BAB ),
    .I_EN(1'h1),
    .\I_PAD_$inp (Z),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \A_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\A_LUT3_O.XA2 ),
    .XAB(\A_LUT3_O.XAB ),
    .XB1(\A_LUT3_O.XA2 ),
    .XB2(\A_LUT3_O.XA2 ),
    .XSL(\A_LUT3_O.XSL ),
    .XZ(_0_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \B_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\B_LUT2_O.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\A_LUT3_O.XSL ),
    .XZ(_1_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \X_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\B_LUT2_O.XAB ),
    .XAB(\X_LUT3_I1.XAB ),
    .XB1(\B_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\X_LUT3_I1.XSL ),
    .XZ(\A_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h1),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \Z_LUT4_I2.c_frag  (
    .BA1(\A_LUT3_O.XSL ),
    .BA2(1'h0),
    .BAB(\Z_LUT4_I2.BAB ),
    .BB1(\A_LUT3_O.XSL ),
    .BB2(\A_LUT3_O.XSL ),
    .BSL(\B_LUT2_O.XAB ),
    .CZ(\A_LUT3_O.XA2 ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\Z_LUT4_I2.BAB ),
    .TB1(1'h0),
    .TB2(\A_LUT3_O.XSL ),
    .TBS(\Z_LUT4_I2.TBS ),
    .TSL(\B_LUT2_O.XAB )
  );
  assign \A_LUT3_O.XB2  = \A_LUT3_O.XA2 ;
  assign \X_LUT3_I1.O  = 1'h0;
  assign \X_LUT3_I1.I0  = 1'h0;
  assign \X_LUT3_I1.I1  = 1'h0;
  assign \X_LUT3_I1.I2  = 1'h0;
  assign \X_LUT3_I1.XA1  = 1'h0;
  assign \X_LUT3_I1.XA2  = \B_LUT2_O.XAB ;
  assign \X_LUT3_I1.XB1  = \B_LUT2_O.XAB ;
  assign \X_LUT3_I1.XB2  = 1'h0;
  assign \A_LUT3_O.I2  = 1'h0;
  assign \A_LUT3_O.I1  = 1'h0;
  assign \A_LUT3_O.I0  = 1'h0;
  assign \Z_LUT4_I2.O  = 1'h0;
  assign \Z_LUT4_I2.I0  = 1'h0;
  assign \Z_LUT4_I2.I1  = 1'h0;
  assign \Z_LUT4_I2.I2  = 1'h0;
  assign \Z_LUT4_I2.I3  = 1'h0;
  assign \Z_LUT4_I2.TSL  = \B_LUT2_O.XAB ;
  assign \Z_LUT4_I2.BSL  = \B_LUT2_O.XAB ;
  assign \Z_LUT4_I2.TAB  = \Z_LUT4_I2.BAB ;
  assign \Z_LUT4_I2.TA1  = 1'h0;
  assign \Z_LUT4_I2.TA2  = 1'h0;
  assign \Z_LUT4_I2.TB1  = 1'h0;
  assign \Z_LUT4_I2.TB2  = \A_LUT3_O.XSL ;
  assign \Z_LUT4_I2.BA1  = \A_LUT3_O.XSL ;
  assign \Z_LUT4_I2.BA2  = 1'h0;
  assign \Z_LUT4_I2.BB1  = \A_LUT3_O.XSL ;
  assign \Z_LUT4_I2.BB2  = \A_LUT3_O.XSL ;
  assign \A_LUT3_O.O  = 1'h0;
  assign \B_LUT2_O.XB2  = 1'h0;
  assign \B_LUT2_O.XB1  = 1'h1;
  assign \B_LUT2_O.XA2  = 1'h1;
  assign \B_LUT2_O.XA1  = 1'h0;
  assign \B_LUT2_O.XSL  = \A_LUT3_O.XSL ;
  assign \B_LUT2_O.I1  = 1'h0;
  assign \B_LUT2_O.I0  = 1'h0;
  assign \B_LUT2_O.O  = 1'h0;
  assign \A_LUT3_O.XA1  = 1'h0;
  assign \A_LUT3_O.XB1  = \A_LUT3_O.XA2 ;
  assign A_LUT3_O_I0 = \A_LUT3_O.XA2 ;
  assign A_LUT3_O_I2 = \A_LUT3_O.XAB ;
endmodule
