I 000049 55 1537          1651035629319 registru
(_unit VHDL (registru 0 4 (registru 0 13 ))
  (_version v33)
  (_time 1651035629318 2022.04.27 08:00:29)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651035629311)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal abcd ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . registru 1 -1
  )
)
I 000049 55 1537          1651035825412 registru
(_unit VHDL (registru 0 4 (registru 0 13 ))
  (_version v33)
  (_time 1651035825411 2022.04.27 08:03:45)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651035629311)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal abcd ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(3)(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . registru 1 -1
  )
)
I 000049 55 1537          1651035830946 registru
(_unit VHDL (registru 0 4 (registru 0 13 ))
  (_version v33)
  (_time 1651035830945 2022.04.27 08:03:50)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651035629311)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal abcd ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . registru 1 -1
  )
)
I 000049 55 1537          1651035924056 registru
(_unit VHDL (registru 0 4 (registru 0 13 ))
  (_version v33)
  (_time 1651035924055 2022.04.27 08:05:24)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651035629311)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal abcd ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . registru 1 -1
  )
)
I 000049 55 1537          1651035934856 registru
(_unit VHDL (registru 0 4 (registru 0 13 ))
  (_version v33)
  (_time 1651035934855 2022.04.27 08:05:34)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651035629311)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal abcd ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . registru 1 -1
  )
)
I 000049 55 1537          1651036005016 registru
(_unit VHDL (registru 0 4 (registru 0 13 ))
  (_version v33)
  (_time 1651036005015 2022.04.27 08:06:45)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651035629311)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal abcd ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . registru 1 -1
  )
)
I 000049 55 1537          1651036011272 registru
(_unit VHDL (registru 0 4 (registru 0 13 ))
  (_version v33)
  (_time 1651036011272 2022.04.27 08:06:51)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651035629311)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal abcd ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . registru 1 -1
  )
)
I 000049 55 1578          1651036111202 registru
(_unit VHDL (registru 0 4 (registru 0 13 ))
  (_version v33)
  (_time 1651036111202 2022.04.27 08:08:31)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651035629311)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal abcd ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . registru 1 -1
  )
)
I 000049 55 1578          1651036121010 registru
(_unit VHDL (registru 0 4 (registru 0 13 ))
  (_version v33)
  (_time 1651036121010 2022.04.27 08:08:41)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651035629311)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal abcd ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . registru 1 -1
  )
)
I 000050 55 1501          1651036600078 registru1
(_unit VHDL (registru 0 4 (registru1 0 13 ))
  (_version v33)
  (_time 1651036600077 2022.04.27 08:16:40)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651035629311)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal abcd ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . registru1 1 -1
  )
)
I 000049 55 1537          1651036600109 registru
(_unit VHDL (registru 0 4 (registru 0 18 ))
  (_version v33)
  (_time 1651036600108 2022.04.27 08:16:40)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651035629311)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal abcd ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . registru 1 -1
  )
)
V 000050 55 1501          1651036611024 registru1
(_unit VHDL (registru 0 4 (registru1 0 13 ))
  (_version v33)
  (_time 1651036611024 2022.04.27 08:16:51)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651035629311)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal abcd ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . registru1 1 -1
  )
)
I 000049 55 1537          1651036611054 registru
(_unit VHDL (registru 0 4 (registru 0 18 ))
  (_version v33)
  (_time 1651036611052 2022.04.27 08:16:51)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651035629311)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal abcd ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . registru 1 -1
  )
)
I 000049 55 1629          1651036692991 registru
(_unit VHDL (registru 0 4 (registru 0 13 ))
  (_version v33)
  (_time 1651036692990 2022.04.27 08:18:12)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651035629311)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal abcd ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(4)))))
      (line__16(_architecture 1 0 16 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . registru 2 -1
  )
)
I 000049 55 1629          1651036698459 registru
(_unit VHDL (registru 0 4 (registru 0 13 ))
  (_version v33)
  (_time 1651036698459 2022.04.27 08:18:18)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651035629311)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal abcd ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(4)))))
      (line__16(_architecture 1 0 16 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . registru 2 -1
  )
)
I 000049 55 1555          1651037185190 registru
(_unit VHDL (registru 0 4 (registru 0 13 ))
  (_version v33)
  (_time 1651037185189 2022.04.27 08:26:25)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651037185186)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal abcd ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out (_string \"0000"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(3)(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . registru 1 -1
  )
)
I 000049 55 1555          1651037210433 registru
(_unit VHDL (registru 0 4 (registru 0 13 ))
  (_version v33)
  (_time 1651037210433 2022.04.27 08:26:50)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651037185186)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal abcd ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out (_string \"0000"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . registru 1 -1
  )
)
I 000049 55 1555          1651037215751 registru
(_unit VHDL (registru 0 4 (registru 0 13 ))
  (_version v33)
  (_time 1651037215750 2022.04.27 08:26:55)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651037185186)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal abcd ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out (_string \"0000"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(3)(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . registru 1 -1
  )
)
I 000049 55 1555          1651037697480 registru
(_unit VHDL (registru 0 4 (registru 0 13 ))
  (_version v33)
  (_time 1651037697479 2022.04.27 08:34:57)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651037185186)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal abcd ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out (_string \"0000"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . registru 1 -1
  )
)
I 000051 55 1574          1651041022578 numarator4
(_unit VHDL (numarator4 0 4 (numarator4 0 12 ))
  (_version v33)
  (_time 1651041022578 2022.04.27 09:30:22)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651040800267)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out (_string \"00"\)))))
    (_variable (_internal a ~extSTD.STANDARD.NATURAL 0 16 (_process 0 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000051 55 1656          1651041430967 numarator4
(_unit VHDL (numarator4 0 4 (numarator4 0 12 ))
  (_version v33)
  (_time 1651041430966 2022.04.27 09:37:10)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651040800267)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~NATURAL~range~0~to~3~13 0 16 (_scalar (_to (i 0)(i 3)))))
    (_variable (_internal a ~NATURAL~range~0~to~3~13 0 16 (_process 0 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000051 55 1607          1651041792433 count_arch
(_unit VHDL (counter 0 6 (count_arch 0 11 ))
  (_version v33)
  (_time 1651041792432 2022.04.27 09:43:12)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651041736593)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal o ~std_logic_vector{0~to~3}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal count ~std_logic_vector{0~to~3}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((o)(count)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . count_arch 2 -1
  )
)
I 000051 55 1607          1651042090185 count_arch
(_unit VHDL (counter 0 6 (count_arch 0 11 ))
  (_version v33)
  (_time 1651042090184 2022.04.27 09:48:10)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651041736593)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal o ~std_logic_vector{0~to~3}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal count ~std_logic_vector{0~to~3}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((o)(count)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . count_arch 2 -1
  )
)
V 000051 55 1603          1651042103936 count_arch
(_unit VHDL (counter 0 6 (count_arch 0 11 ))
  (_version v33)
  (_time 1651042103935 2022.04.27 09:48:23)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042103879)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~1}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_port (_internal o ~std_logic_vector{0~to~1}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal count ~std_logic_vector{0~to~1}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((o)(count)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . count_arch 2 -1
  )
)
I 000049 55 1607          1651042119018 registru
(_unit VHDL (registru 0 6 (registru 0 15 ))
  (_version v33)
  (_time 1651042119017 2022.04.27 09:48:39)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042118979)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal abcd ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out (_string \"0000"\)))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(3)(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . registru 1 -1
  )
)
I 000050 55 1741          1651042239713 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651042239712 2022.04.27 09:50:39)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(2)(1)(0))(_read(4)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1749          1651042271376 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651042271375 2022.04.27 09:51:11)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(2)(1)(0))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1749          1651046038931 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651046038930 2022.04.27 10:53:58)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1749          1651046072068 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651046072067 2022.04.27 10:54:32)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1790          1651046241020 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651046241019 2022.04.27 10:57:21)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1790          1651046247822 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651046247821 2022.04.27 10:57:27)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1790          1651046322693 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651046322692 2022.04.27 10:58:42)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1790          1651046327499 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651046327499 2022.04.27 10:58:47)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(2)(1)(0))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1741          1651046371050 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651046371050 2022.04.27 10:59:31)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1741          1651046377784 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651046377783 2022.04.27 10:59:37)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(1)(2)(0))(_read(4)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1741          1651046672729 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651046672729 2022.04.27 11:04:32)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1741          1651046693088 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651046693088 2022.04.27 11:04:53)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1749          1651046892682 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651046892681 2022.04.27 11:08:12)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1749          1651046908759 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651046908758 2022.04.27 11:08:28)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(2)(1)(0))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1749          1651046960253 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651046960253 2022.04.27 11:09:20)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1749          1651046967251 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651046967250 2022.04.27 11:09:27)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(1)(2)(0))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1741          1651047197491 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651047197490 2022.04.27 11:13:17)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1749          1651048401898 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651048401898 2022.04.27 11:33:21)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1750          1651048524223 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651048524222 2022.04.27 11:35:24)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1741          1651048810189 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651048810189 2022.04.27 11:40:10)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1741          1651048831700 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651048831700 2022.04.27 11:40:31)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1741          1651048836834 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651048836834 2022.04.27 11:40:36)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1995          1651049123000 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651049122999 2022.04.27 11:45:22)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal mclk ~std_logic_vector{63~downto~0}~13 0 15 (_architecture (_uni )(_event))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(4)(5(0))))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_part (5(0))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1741          1651050432757 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651050432756 2022.04.27 12:07:12)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 2199          1651053698767 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651053698766 2022.04.27 13:01:38)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clock_1KHz_enable ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal counter ~std_logic_vector{15~downto~0}~13 0 15 (_architecture (_uni (_string \x"0000"\)))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_constant (_internal DIVISOR ~std_logic_vector{15~downto~0}~132 0 16 (_architecture (_string \x"C34F"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(5))(_sensitivity(1))(_read(5)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_sensitivity(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 2199          1651053798325 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651053798324 2022.04.27 13:03:18)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clock_1KHz_enable ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal counter ~std_logic_vector{15~downto~0}~13 0 15 (_architecture (_uni (_string \x"0000"\)))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_constant (_internal DIVISOR ~std_logic_vector{15~downto~0}~132 0 16 (_architecture (_string \x"C34F"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(5))(_sensitivity(1))(_read(5)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_sensitivity(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 2456          1651053886551 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651053886550 2022.04.27 13:04:46)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clock_1KHz_enable ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal counter ~std_logic_vector{15~downto~0}~13 0 16 (_architecture (_uni (_string \x"0000"\)))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_constant (_internal DIVISOR ~std_logic_vector{15~downto~0}~132 0 17 (_architecture (_string \x"C34F"\))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4)(6))(_sensitivity(1))(_read(6)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(5))(_sensitivity(1)(0)(2))(_read(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 2578          1651053937913 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651053937912 2022.04.27 13:05:37)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clock_1KHz_enable ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni (_code 3)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal counter ~std_logic_vector{15~downto~0}~13 0 16 (_architecture (_uni (_string \x"0000"\)))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_constant (_internal DIVISOR ~std_logic_vector{15~downto~0}~132 0 17 (_architecture (_string \x"C34F"\))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4)(6))(_sensitivity(1))(_read(6)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(5))(_sensitivity(2)(0)(1))(_read(4)(5)))))
      (line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 )
  )
  (_model . numarator 4 -1
  )
)
I 000050 55 2578          1651053942778 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651053942777 2022.04.27 13:05:42)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clock_1KHz_enable ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni (_code 3)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal counter ~std_logic_vector{15~downto~0}~13 0 16 (_architecture (_uni (_string \x"0000"\)))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_constant (_internal DIVISOR ~std_logic_vector{15~downto~0}~132 0 17 (_architecture (_string \x"C34F"\))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4)(6))(_sensitivity(1))(_read(6)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(5))(_sensitivity(0)(1)(2))(_read(4)(5)))))
      (line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 )
  )
  (_model . numarator 4 -1
  )
)
I 000050 55 2569          1651053950941 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651053950940 2022.04.27 13:05:50)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clock_1KHz_enable ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal counter ~std_logic_vector{15~downto~0}~13 0 16 (_architecture (_uni (_string \x"0000"\)))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_constant (_internal DIVISOR ~std_logic_vector{15~downto~0}~132 0 17 (_architecture (_string \x"C34F"\))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4)(6))(_sensitivity(1))(_read(6)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(5))(_sensitivity(2)(0)(1))(_read(4)(5)))))
      (line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 )
  )
  (_model . numarator 3 -1
  )
)
I 000050 55 2578          1651053959711 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651053959710 2022.04.27 13:05:59)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clock_1KHz_enable ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni (_code 3)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal counter ~std_logic_vector{15~downto~0}~13 0 16 (_architecture (_uni (_string \x"0000"\)))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_constant (_internal DIVISOR ~std_logic_vector{15~downto~0}~132 0 17 (_architecture (_string \x"C34F"\))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4)(6))(_sensitivity(1))(_read(6)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(5))(_sensitivity(2)(0)(1))(_read(4)(5)))))
      (line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 )
  )
  (_model . numarator 4 -1
  )
)
I 000050 55 2578          1651053968738 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651053968737 2022.04.27 13:06:08)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clock_1KHz_enable ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni (_code 3)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal counter ~std_logic_vector{15~downto~0}~13 0 16 (_architecture (_uni (_string \x"0000"\)))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_constant (_internal DIVISOR ~std_logic_vector{15~downto~0}~132 0 17 (_architecture (_string \x"C34F"\))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4)(6))(_sensitivity(1))(_read(6)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(5))(_sensitivity(0)(1)(2))(_read(4)(5)))))
      (line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 )
  )
  (_model . numarator 4 -1
  )
)
I 000050 55 2569          1651054232799 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651054232798 2022.04.27 13:10:32)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clock_1KHz_enable ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal counter ~std_logic_vector{15~downto~0}~13 0 16 (_architecture (_uni (_string \x"0000"\)))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_constant (_internal DIVISOR ~std_logic_vector{15~downto~0}~132 0 17 (_architecture (_string \x"C34F"\))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4)(6))(_sensitivity(1))(_read(6)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(5))(_sensitivity(1)(0)(2))(_read(4)(5)))))
      (line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 )
  )
  (_model . numarator 3 -1
  )
)
I 000050 55 1782          1651054611736 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651054611735 2022.04.27 13:16:51)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1))(_read(4)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1782          1651054615990 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651054615989 2022.04.27 13:16:55)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1))(_read(4)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1790          1651054712445 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651054712444 2022.04.27 13:18:32)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(1)(2)(0))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1790          1651054718035 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651054718034 2022.04.27 13:18:38)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1790          1651054816162 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651054816162 2022.04.27 13:20:16)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1790          1651054820665 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651054820664 2022.04.27 13:20:20)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1782          1651055272941 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651055272940 2022.04.27 13:27:52)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1))(_read(4)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1782          1651055545983 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651055545982 2022.04.27 13:32:25)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1))(_read(4)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1782          1651056111762 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651056111761 2022.04.27 13:41:51)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(4)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1790          1651056160464 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651056160464 2022.04.27 13:42:40)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1782          1651056440799 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651056440798 2022.04.27 13:47:20)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(1)(2)(0))(_read(4)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1790          1651056689964 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651056689963 2022.04.27 13:51:29)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1790          1651056705017 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651056705016 2022.04.27 13:51:45)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1741          1651066878833 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651066878832 2022.04.27 16:41:18)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(1)(2)(0))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1749          1651067744544 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651067744543 2022.04.27 16:55:44)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1741          1651067824433 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651067824432 2022.04.27 16:57:04)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042239657)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(1)(2)(0))(_read(4)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1652          1651067831999 numarator
(_unit VHDL (numarator 0 6 (numarator 0 12 ))
  (_version v33)
  (_time 1651067831998 2022.04.27 16:57:11)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651067831964)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__21(_architecture 1 0 21 (_assignment (_simple)(_alias((Q)(count)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1652          1651067844445 numarator
(_unit VHDL (numarator 0 6 (numarator 0 12 ))
  (_version v33)
  (_time 1651067844444 2022.04.27 16:57:24)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651067831964)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 9 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(1)(0))(_read(3)))))
      (line__21(_architecture 1 0 21 (_assignment (_simple)(_alias((Q)(count)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1749          1651068090894 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651068090893 2022.04.27 17:01:30)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651068079193)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1741          1651068105983 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651068105982 2022.04.27 17:01:45)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651068079193)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1))(_read(4)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1741          1651068110939 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651068110938 2022.04.27 17:01:50)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651068079193)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1))(_read(4)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1749          1651068308981 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651068308981 2022.04.27 17:05:08)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651068079193)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1790          1651068639657 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651068639656 2022.04.27 17:10:39)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651068079193)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1749          1651068724013 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651068724012 2022.04.27 17:12:04)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651068079193)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1749          1651068785546 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651068785545 2022.04.27 17:13:05)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651068079193)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000050 55 1749          1651068800300 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651068800299 2022.04.27 17:13:20)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651068079193)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
V 000050 55 1749          1651068806717 numarator
(_unit VHDL (numarator 0 6 (numarator 0 13 ))
  (_version v33)
  (_time 1651068806717 2022.04.27 17:13:26)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651068079193)
    (_use )
  )
  (_object
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal count ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1))(_read(4)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((Q)(count)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator 2 -1
  )
)
I 000051 55 1970          1651071535893 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651071535892 2022.04.27 17:58:55)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal ok ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(5))(_sensitivity(1)(2))(_read(0)(4)(5)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((Q)(temp)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 2 -1
  )
)
I 000051 55 1986          1651071574512 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651071574511 2022.04.27 17:59:34)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal ok ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(5))(_sensitivity(2)(1))(_read(0)(4)(5)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((Q)(temp)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 2 -1
  )
)
I 000051 55 1986          1651071581014 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651071581013 2022.04.27 17:59:41)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal ok ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(5))(_sensitivity(1)(2))(_read(0)(4)(5)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((Q)(temp)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 2 -1
  )
)
I 000051 55 1986          1651071615006 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651071615005 2022.04.27 18:00:15)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal ok ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(5))(_sensitivity(2)(1))(_read(0)(4)(5)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((Q)(temp)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 2 -1
  )
)
I 000051 55 1986          1651120804683 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651120804682 2022.04.28 07:40:04)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal ok ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(5))(_sensitivity(1)(2))(_read(0)(4)(5)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((Q)(temp)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 2 -1
  )
)
I 000051 55 1778          1651121176248 numarator4
(_unit VHDL (numarator4 1 6 (numarator4 1 13 ))
  (_version v33)
  (_time 1651121176247 2022.04.28 07:46:16)
  (_source (\./src/numarator4.vhd\(\./src/N4_versiunea2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{1~downto~0}~13 1 14 (_architecture (_uni (_string \"00"\)))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(4))(_sensitivity(2)(1)(0))(_read(4)))))
      (line__25(_architecture 1 1 25 (_assignment (_simple)(_alias((Q)(temp)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . numarator4 2 -1
  )
)
I 000045 55 1736          1651121208517 N4v2
(_unit VHDL (n4v2 0 6 (n4v2 0 13 ))
  (_version v33)
  (_time 1651121208516 2022.04.28 07:46:48)
  (_source (\./src/N4_versiunea2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651121208485)
    (_use )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni (_string \"00"\)))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1))(_read(4)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((Q)(temp)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . N4v2 2 -1
  )
)
I 000045 55 1736          1651121232550 N4v2
(_unit VHDL (n4v2 0 6 (n4v2 0 13 ))
  (_version v33)
  (_time 1651121232549 2022.04.28 07:47:12)
  (_source (\./src/N4_versiunea2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651121208485)
    (_use )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni (_string \"00"\)))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((Q)(temp)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . N4v2 2 -1
  )
)
I 000045 55 1744          1651121275812 N4v2
(_unit VHDL (n4v2 0 6 (n4v2 0 13 ))
  (_version v33)
  (_time 1651121275811 2022.04.28 07:47:55)
  (_source (\./src/N4_versiunea2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651121208485)
    (_use )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni (_string \"00"\)))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((Q)(temp)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . N4v2 2 -1
  )
)
I 000050 55 1355          1651122848801 carac_dis
(_unit VHDL (carac_dis 0 6 (carac_dis 0 11 ))
  (_version v33)
  (_time 1651122848800 2022.04.28 08:14:08)
  (_source (\./src/Caractere_distincte.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651122848751)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal reg1 ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_in ))))
    (_port (_internal reg2 ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_in ))))
    (_port (_internal reg3 ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_in ))))
    (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . carac_dis 1 -1
  )
)
I 000052 55 2349          1651168500210 hex7seg_top
(_unit VHDL (hex7seg_top 0 4 (hex7seg_top 0 11 ))
  (_version v33)
  (_time 1651168500209 2022.04.28 20:55:00)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651168500204)
    (_use )
  )
  (_component
    (hex7seg
      (_object
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
  )
  (_instantiation X1 0 21 (_component hex7seg )
    (_port
      ((x)(x))
      ((clk)(mclk))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
  )
  (_object
    (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 4066          1651168525552 hex7seg
(_unit VHDL (hex7seg 0 5 (hex7seg 0 12 ))
  (_version v33)
  (_time 1651168525551 2022.04.28 20:55:25)
  (_source (\./src/hex7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651168525543)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{18~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18{18~downto~17}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 17))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_alias((s)(clkdiv(d_18_17))))(_target(4))(_sensitivity(7(d_18_17))))))
      (line__19(_architecture 1 0 19 (_assignment (_simple)(_target(6)))))
      (line__22(_architecture 2 0 22 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0(d_11_8))(0(d_7_4))(0(d_3_0))))))
      (line__31(_architecture 3 0 31 (_process (_simple)(_target(2))(_sensitivity(5)))))
      (line__54(_architecture 4 0 54 (_process (_simple)(_target(3))(_sensitivity(4)(6)))))
      (line__63(_architecture 5 0 63 (_process (_simple)(_target(7))(_sensitivity(1))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)
  )
  (_static
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
  )
  (_model . hex7seg 6 -1
  )
)
I 000052 55 2387          1651168530268 hex7seg_top
(_unit VHDL (hex7seg_top 0 4 (hex7seg_top 0 11 ))
  (_version v33)
  (_time 1651168530267 2022.04.28 20:55:30)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651168500204)
    (_use )
  )
  (_component
    (hex7seg
      (_object
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
  )
  (_instantiation X1 0 21 (_component hex7seg )
    (_port
      ((x)(x))
      ((clk)(mclk))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg)
    )
  )
  (_object
    (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000045 55 1744          1651468989731 N4v2
(_unit VHDL (n4v2 0 6 (n4v2 0 13 ))
  (_version v33)
  (_time 1651468989730 2022.05.02 08:23:09)
  (_source (\./src/N4_versiunea2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651121208485)
    (_use )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni (_string \"00"\)))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1))(_read(4)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((Q)(temp)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . N4v2 2 -1
  )
)
I 000051 55 1877          1651758210552 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651758210551 2022.05.05 16:43:30)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal ok ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(5)(3))(_sensitivity(5)(1)(2))(_read(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000051 55 1877          1651758505252 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651758505252 2022.05.05 16:48:25)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal ok ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(5)(3))(_sensitivity(5)(1)(2))(_read(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000051 55 1720          1651760047347 numarator4
(_unit VHDL (numarator4 1 6 (numarator4 1 13 ))
  (_version v33)
  (_time 1651760047346 2022.05.05 17:14:07)
  (_source (\./src/numarator4.vhd\(\./src/N4_versiunea2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 1 16 (_process 0 (_string \"00"\))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000051 55 1877          1651760062963 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651760062962 2022.05.05 17:14:22)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni (_string \"00"\)))))
    (_signal (_internal ok ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(5)(3))(_sensitivity(5)(2)(1))(_read(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000051 55 1720          1651777899099 numarator4
(_unit VHDL (numarator4 1 6 (numarator4 1 13 ))
  (_version v33)
  (_time 1651777899098 2022.05.05 22:11:39)
  (_source (\./src/numarator4.vhd\(\./src/N4_versiunea2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 1 16 (_process 0 (_string \"00"\))))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000044 55 2484          1651777991191 arh
(_unit VHDL (debouncer 0 6 (arh 0 13 ))
  (_version v33)
  (_time 1651777991190 2022.05.05 22:13:11)
  (_source (\./src/debouncer2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651777991159)
    (_use )
  )
  (_object
    (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal n1 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n2 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n3 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n4 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n5 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n6 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n7 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n8 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n9 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n10 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n11 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n12 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n13 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16))(_sensitivity(1)(2))(_read(0)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh 2 -1
  )
)
I 000051 55 2411          1651778258749 numarator4
(_unit VHDL (numarator4 1 6 (numarator4 1 13 ))
  (_version v33)
  (_time 1651778258748 2022.05.05 22:17:38)
  (_source (\./src/numarator4.vhd\(\./src/N4_versiunea2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_component
    (debouncer2
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 1 16 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 17 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 1 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 1 22 (_component debouncer2 )
    (_port
      ((BTN)(clk_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(ceva))
    )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal ceva ~extieee.std_logic_1164.std_logic 1 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 1 24 (_process 0 (_string \"00"\))))
    (_process
      (line__23(_architecture 0 1 23 (_process (_simple)(_target(3))(_sensitivity(2)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000051 55 2449          1651778269343 numarator4
(_unit VHDL (numarator4 1 6 (numarator4 1 13 ))
  (_version v33)
  (_time 1651778269342 2022.05.05 22:17:49)
  (_source (\./src/numarator4.vhd\(\./src/N4_versiunea2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 1 16 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 17 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 1 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 1 22 (_component debouncer )
    (_port
      ((BTN)(clk_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(ceva))
    )
    (_use (_entity . debouncer)
    )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal ceva ~extieee.std_logic_1164.std_logic 1 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 1 24 (_process 0 (_string \"00"\))))
    (_process
      (line__23(_architecture 0 1 23 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000044 55 2484          1651778652301 arh
(_unit VHDL (debouncer 0 6 (arh 0 13 ))
  (_version v33)
  (_time 1651778652300 2022.05.05 22:24:12)
  (_source (\./src/debouncer2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651777991159)
    (_use )
  )
  (_object
    (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal n1 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n2 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n3 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n4 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n5 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n6 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n7 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n8 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n9 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n10 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n11 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n12 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n13 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16))(_sensitivity(1)(2))(_read(0)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh 2 -1
  )
)
I 000051 55 2449          1651778666380 numarator4
(_unit VHDL (numarator4 1 6 (numarator4 1 13 ))
  (_version v33)
  (_time 1651778666379 2022.05.05 22:24:26)
  (_source (\./src/numarator4.vhd\(\./src/N4_versiunea2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 1 16 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 17 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 1 18 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 1 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 1 22 (_component debouncer )
    (_port
      ((BTN)(clk_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(ceva))
    )
    (_use (_entity . debouncer)
    )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal ceva ~extieee.std_logic_1164.std_logic 1 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 1 24 (_process 0 (_string \"00"\))))
    (_process
      (line__23(_architecture 0 1 23 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000052 55 3462          1651778727557 hex7seg_top
(_unit VHDL (hex7seg_top 0 4 (hex7seg_top 0 12 ))
  (_version v33)
  (_time 1651778727556 2022.05.05 22:25:27)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651778727492)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 17 (_entity (_out (_string \"00"\)))))
      )
    )
    (hex7seg
      (_object
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation X0 0 28 (_component numarator4 )
    (_port
      ((clk_enable)(x(0)))
      ((clk)(mclk))
      ((reset)(mreset))
      ((Q)(xx))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation X1 0 29 (_component hex7seg )
    (_port
      ((x)(x))
      ((clk)(mclk))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg)
    )
  )
  (_object
    (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal mreset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal xx ~std_logic_vector{1~downto~0}~132 0 25 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000052 55 3462          1651779203141 hex7seg_top
(_unit VHDL (hex7seg_top 0 4 (hex7seg_top 0 12 ))
  (_version v33)
  (_time 1651779203140 2022.05.05 22:33:23)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651778727492)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 17 (_entity (_out (_string \"00"\)))))
      )
    )
    (hex7seg
      (_object
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation X0 0 28 (_component numarator4 )
    (_port
      ((clk_enable)(x(0)))
      ((clk)(mclk))
      ((reset)(mreset))
      ((Q)(xx))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation X1 0 29 (_component hex7seg )
    (_port
      ((x)(x))
      ((clk)(mclk))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg)
    )
  )
  (_object
    (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal mreset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal xx ~std_logic_vector{1~downto~0}~132 0 25 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 4066          1651779313499 hex7seg
(_unit VHDL (hex7seg 0 5 (hex7seg 0 12 ))
  (_version v33)
  (_time 1651779313499 2022.05.05 22:35:13)
  (_source (\./src/hex7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651168525543)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{18~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18{18~downto~17}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 17))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_alias((s)(clkdiv(d_18_17))))(_target(4))(_sensitivity(7(d_18_17))))))
      (line__19(_architecture 1 0 19 (_assignment (_simple)(_target(6)))))
      (line__22(_architecture 2 0 22 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0(d_11_8))(0(d_7_4))(0(d_3_0))))))
      (line__31(_architecture 3 0 31 (_process (_simple)(_target(2))(_sensitivity(5)))))
      (line__54(_architecture 4 0 54 (_process (_simple)(_target(3))(_sensitivity(4)(6)))))
      (line__63(_architecture 5 0 63 (_process (_simple)(_target(7))(_sensitivity(1))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)
  )
  (_static
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
  )
  (_model . hex7seg 6 -1
  )
)
I 000052 55 2695          1651897973051 hex7seg_top
(_unit VHDL (hex7seg_top 0 4 (hex7seg_top 0 12 ))
  (_version v33)
  (_time 1651897973050 2022.05.07 07:32:53)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651778727492)
    (_use )
  )
  (_component
    (hex7seg
      (_object
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 17 (_entity (_out ))))
      )
    )
  )
  (_instantiation X1 0 22 (_component hex7seg )
    (_port
      ((x)(x))
      ((clk)(mclk))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg)
    )
  )
  (_object
    (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal mreset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal xx ~std_logic_vector{1~downto~0}~13 0 19 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 4066          1651898146534 hex7seg
(_unit VHDL (hex7seg 0 5 (hex7seg 0 12 ))
  (_version v33)
  (_time 1651898146533 2022.05.07 07:35:46)
  (_source (\./src/hex7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651168525543)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{18~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18{18~downto~17}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 17))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_alias((s)(clkdiv(d_18_17))))(_target(4))(_sensitivity(7(d_18_17))))))
      (line__19(_architecture 1 0 19 (_assignment (_simple)(_target(6)))))
      (line__22(_architecture 2 0 22 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0(d_11_8))(0(d_7_4))(0(d_3_0))))))
      (line__31(_architecture 3 0 31 (_process (_simple)(_target(2))(_sensitivity(5)))))
      (line__54(_architecture 4 0 54 (_process (_simple)(_target(3))(_sensitivity(4)(6)))))
      (line__63(_architecture 5 0 63 (_process (_simple)(_target(7))(_sensitivity(1))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)
  )
  (_static
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
  )
  (_model . hex7seg 6 -1
  )
)
I 000052 55 2387          1651898162851 hex7seg_top
(_unit VHDL (hex7seg_top 0 4 (hex7seg_top 0 11 ))
  (_version v33)
  (_time 1651898162850 2022.05.07 07:36:02)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651898162845)
    (_use )
  )
  (_component
    (hex7seg
      (_object
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
  )
  (_instantiation X1 0 21 (_component hex7seg )
    (_port
      ((x)(x))
      ((clk)(mclk))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg)
    )
  )
  (_object
    (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1854          1651898774856 registru
(_unit VHDL (registru 0 6 (registru 0 15 ))
  (_version v33)
  (_time 1651898774855 2022.05.07 07:46:14)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042118979)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal abcd ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(4))(_sensitivity(3)(2))(_read(5)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . registru 1 -1
  )
)
I 000050 55 1355          1651899350005 carac_dis
(_unit VHDL (carac_dis 0 6 (carac_dis 0 11 ))
  (_version v33)
  (_time 1651899350004 2022.05.07 07:55:50)
  (_source (\./src/Caractere_distincte.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651122848751)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal reg1 ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_in ))))
    (_port (_internal reg2 ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_in ))))
    (_port (_internal reg3 ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_in ))))
    (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . carac_dis 1 -1
  )
)
I 000044 55 2507          1651899968730 arh
(_unit VHDL (debouncer 1 6 (arh 1 13 ))
  (_version v33)
  (_time 1651899968729 2022.05.07 08:06:08)
  (_source (\./src/debouncer2.vhd\(\./src/debouncer.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651777991159)
    (_use )
  )
  (_object
    (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal n1 ~extieee.std_logic_1164.std_logic 1 14 (_architecture (_uni ))))
    (_signal (_internal n2 ~extieee.std_logic_1164.std_logic 1 14 (_architecture (_uni ))))
    (_signal (_internal n3 ~extieee.std_logic_1164.std_logic 1 14 (_architecture (_uni ))))
    (_signal (_internal n4 ~extieee.std_logic_1164.std_logic 1 14 (_architecture (_uni ))))
    (_signal (_internal n5 ~extieee.std_logic_1164.std_logic 1 14 (_architecture (_uni ))))
    (_signal (_internal n6 ~extieee.std_logic_1164.std_logic 1 14 (_architecture (_uni ))))
    (_signal (_internal n7 ~extieee.std_logic_1164.std_logic 1 14 (_architecture (_uni ))))
    (_signal (_internal n8 ~extieee.std_logic_1164.std_logic 1 14 (_architecture (_uni ))))
    (_signal (_internal n9 ~extieee.std_logic_1164.std_logic 1 14 (_architecture (_uni ))))
    (_signal (_internal n10 ~extieee.std_logic_1164.std_logic 1 14 (_architecture (_uni ))))
    (_signal (_internal n11 ~extieee.std_logic_1164.std_logic 1 14 (_architecture (_uni ))))
    (_signal (_internal n12 ~extieee.std_logic_1164.std_logic 1 14 (_architecture (_uni ))))
    (_signal (_internal n13 ~extieee.std_logic_1164.std_logic 1 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 1 16 (_process (_simple)(_target(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16))(_sensitivity(1)(2))(_read(0)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)))))
      (line__48(_architecture 1 1 48 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh 2 -1
  )
)
I 000044 55 2532          1651900008086 arh
(_unit VHDL (debouncer 0 6 (arh 0 13 ))
  (_version v33)
  (_time 1651900008085 2022.05.07 08:06:48)
  (_source (\./src/debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651900008022)
    (_use )
  )
  (_object
    (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal n1 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n2 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n3 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n4 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n5 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n6 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n7 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n8 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n9 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n10 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n11 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n12 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n13 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16))(_sensitivity(2)(1))(_read(0)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh 2 -1
  )
)
I 000051 55 1693          1651900607773 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651900607773 2022.05.07 08:16:47)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 16 (_process 0 (_string \"00"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000051 55 1693          1651900846221 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651900846220 2022.05.07 08:20:46)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 22 (_process 0 (_string \"00"\))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000051 55 2435          1651901037097 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651901037096 2022.05.07 08:23:57)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 22 (_component debouncer )
    (_port
      ((BTN)(clk_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clk_enable_nou ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 24 (_process 0 (_string \"00"\))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(3))(_sensitivity(4)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000044 55 2850          1651901654727 arh
(_unit VHDL (debouncer 0 6 (arh 0 13 ))
  (_version v33)
  (_time 1651901654727 2022.05.07 08:34:14)
  (_source (\./src/debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651900008022)
    (_use )
  )
  (_object
    (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal n1 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n2 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n3 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n4 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n5 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n6 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n7 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n8 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n9 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n10 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n11 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n12 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n13 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n14 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n15 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n16 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sensitivity(1)(2))(_read(0)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)))))
      (line__54(_architecture 1 0 54 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh 2 -1
  )
)
I 000051 55 2435          1651901663677 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651901663676 2022.05.07 08:34:23)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 22 (_component debouncer )
    (_port
      ((BTN)(clk_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clk_enable_nou ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 24 (_process 0 (_string \"00"\))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(3))(_sensitivity(4)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000044 55 3698          1651902537826 arh
(_unit VHDL (debouncer 0 6 (arh 0 13 ))
  (_version v33)
  (_time 1651902537826 2022.05.07 08:48:57)
  (_source (\./src/debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651900008022)
    (_use )
  )
  (_object
    (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal n1 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n2 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n3 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n4 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n5 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n6 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n7 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n8 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n9 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n10 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n11 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n12 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n13 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n14 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n15 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n16 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n17 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n18 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n19 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n20 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n21 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n22 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n23 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n24 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sensitivity(2)(1))(_read(0)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)))))
      (line__70(_architecture 1 0 70 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh 2 -1
  )
)
I 000051 55 2435          1651902540953 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651902540952 2022.05.07 08:49:00)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 22 (_component debouncer )
    (_port
      ((BTN)(clk_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clk_enable_nou ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 24 (_process 0 (_string \"00"\))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(3))(_sensitivity(4)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000044 55 1255          1651903141578 arh
(_unit VHDL (divizor 0 6 (arh 0 11 ))
  (_version v33)
  (_time 1651903141577 2022.05.07 08:59:01)
  (_source (\./src/divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651903121162)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_signal (_internal n ~std_logic_vector{25~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
V 000044 55 1255          1651903151722 arh
(_unit VHDL (divizor 0 6 (arh 0 11 ))
  (_version v33)
  (_time 1651903151721 2022.05.07 08:59:11)
  (_source (\./src/divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651903121162)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_signal (_internal n ~std_logic_vector{25~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
I 000048 55 1279          1651903282734 divizor
(_unit VHDL (divizor 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1651903282733 2022.05.07 09:01:22)
  (_source (\./src/divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651903121162)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_signal (_internal n ~std_logic_vector{25~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000048 55 1279          1651903290798 divizor
(_unit VHDL (divizor 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1651903290797 2022.05.07 09:01:30)
  (_source (\./src/divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651903121162)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_signal (_internal n ~std_logic_vector{25~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000048 55 1279          1651903684148 divizor
(_unit VHDL (divizor 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1651903684148 2022.05.07 09:08:04)
  (_source (\./src/divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651903121162)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_signal (_internal n ~std_logic_vector{26~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000051 55 2435          1651905256104 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651905256103 2022.05.07 09:34:16)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 26 (_component debouncer )
    (_port
      ((BTN)(clk_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clk_enable_nou ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 28 (_process 0 (_string \"00"\))))
    (_process
      (line__27(_architecture 0 0 27 (_process (_simple)(_target(3))(_sensitivity(4)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000051 55 2921          1651905289022 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651905289021 2022.05.07 09:34:49)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 27 (_component debouncer )
    (_port
      ((BTN)(clk_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation U2 0 28 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clk_enable_nou ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 30 (_process 0 (_string \"00"\))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(4)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000051 55 2931          1651905305942 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651905305941 2022.05.07 09:35:05)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 28 (_component debouncer )
    (_port
      ((BTN)(clk_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation U2 0 29 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clk_enable_nou ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 32 (_process 0 (_string \"00"\))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(4)(1)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000044 55 2532          1651905740216 arh
(_unit VHDL (debouncer 0 6 (arh 0 13 ))
  (_version v33)
  (_time 1651905740215 2022.05.07 09:42:20)
  (_source (\./src/debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651900008022)
    (_use )
  )
  (_object
    (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal n1 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n2 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n3 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n4 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n5 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n6 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n7 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n8 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n9 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n10 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n11 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n12 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n13 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16))(_sensitivity(1)(2))(_read(0)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh 2 -1
  )
)
I 000051 55 2931          1651905744527 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651905744526 2022.05.07 09:42:24)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 28 (_component debouncer )
    (_port
      ((BTN)(clk_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation U2 0 29 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clk_enable_nou ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 32 (_process 0 (_string \"00"\))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(4)(2)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000048 55 1279          1651906174952 divizor
(_unit VHDL (divizor 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1651906174951 2022.05.07 09:49:34)
  (_source (\./src/divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651903121162)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{24~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 24)(i 0))))))
    (_signal (_internal n ~std_logic_vector{24~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000051 55 2931          1651906179495 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651906179494 2022.05.07 09:49:39)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 28 (_component debouncer )
    (_port
      ((BTN)(clk_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation U2 0 29 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clk_enable_nou ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 32 (_process 0 (_string \"00"\))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(4)(1)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000051 55 2931          1651906204598 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651906204597 2022.05.07 09:50:04)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 28 (_component debouncer )
    (_port
      ((BTN)(clk_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation U2 0 29 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clk_enable_nou ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 32 (_process 0 (_string \"00"\))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(4)(2)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000044 55 2532          1651906209946 arh
(_unit VHDL (debouncer 0 6 (arh 0 13 ))
  (_version v33)
  (_time 1651906209945 2022.05.07 09:50:09)
  (_source (\./src/debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651900008022)
    (_use )
  )
  (_object
    (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal n1 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n2 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n3 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n4 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n5 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n6 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n7 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n8 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n9 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n10 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n11 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n12 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n13 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16))(_sensitivity(1)(2))(_read(0)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh 2 -1
  )
)
I 000048 55 1279          1651906212659 divizor
(_unit VHDL (divizor 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1651906212658 2022.05.07 09:50:12)
  (_source (\./src/divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651903121162)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{24~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 24)(i 0))))))
    (_signal (_internal n ~std_logic_vector{24~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000051 55 2931          1651906215821 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651906215820 2022.05.07 09:50:15)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 28 (_component debouncer )
    (_port
      ((BTN)(clk_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation U2 0 29 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clk_enable_nou ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 32 (_process 0 (_string \"00"\))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(4)(1)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000048 55 1279          1651906557081 divizor
(_unit VHDL (divizor 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1651906557080 2022.05.07 09:55:57)
  (_source (\./src/divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651903121162)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_signal (_internal n ~std_logic_vector{25~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000051 55 2931          1651906559898 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651906559897 2022.05.07 09:55:59)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 28 (_component debouncer )
    (_port
      ((BTN)(clk_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation U2 0 29 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clk_enable_nou ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 32 (_process 0 (_string \"00"\))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(4)(2)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000051 55 2939          1651907394790 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651907394789 2022.05.07 10:09:54)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 28 (_component debouncer )
    (_port
      ((BTN)(clk_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation U2 0 29 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clk_enable_nou ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni )(_event))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 32 (_process 0 (_string \"00"\))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(4)(2)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000051 55 3087          1651907736938 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651907736937 2022.05.07 10:15:36)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 28 (_component debouncer )
    (_port
      ((BTN)(clk_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation U2 0 29 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clk_enable_nou ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 32 (_process 0 (_string \"00"\))))
    (_variable (_internal ok ~extSTD.STANDARD.INTEGER 0 33 (_process 0 ((i 0)))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(4)(1)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000048 55 1279          1651907740445 divizor
(_unit VHDL (divizor 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1651907740444 2022.05.07 10:15:40)
  (_source (\./src/divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651903121162)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_signal (_internal n ~std_logic_vector{25~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000051 55 3087          1651907743303 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651907743302 2022.05.07 10:15:43)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 28 (_component debouncer )
    (_port
      ((BTN)(clk_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation U2 0 29 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clk_enable_nou ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 32 (_process 0 (_string \"00"\))))
    (_variable (_internal ok ~extSTD.STANDARD.INTEGER 0 33 (_process 0 ((i 0)))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(4)(2)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000044 55 2532          1651907745828 arh
(_unit VHDL (debouncer 0 6 (arh 0 13 ))
  (_version v33)
  (_time 1651907745827 2022.05.07 10:15:45)
  (_source (\./src/debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651900008022)
    (_use )
  )
  (_object
    (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal n1 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n2 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n3 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n4 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n5 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n6 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n7 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n8 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n9 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n10 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n11 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n12 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n13 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16))(_sensitivity(1)(2))(_read(0)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh 2 -1
  )
)
I 000044 55 2426          1651908858098 arh
(_unit VHDL (debouncer 0 6 (arh 0 13 ))
  (_version v33)
  (_time 1651908858098 2022.05.07 10:34:18)
  (_source (\./src/debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651900008022)
    (_use )
  )
  (_object
    (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal n1 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n2 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n3 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n4 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n5 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n6 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n7 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n8 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n9 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n10 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n11 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n12 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sensitivity(1)(2))(_read(0)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh 2 -1
  )
)
I 000048 55 1279          1651908872560 divizor
(_unit VHDL (divizor 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1651908872559 2022.05.07 10:34:32)
  (_source (\./src/divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651903121162)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_signal (_internal n ~std_logic_vector{25~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000051 55 3087          1651908876561 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651908876560 2022.05.07 10:34:36)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 28 (_component debouncer )
    (_port
      ((BTN)(clk_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation U2 0 29 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clk_enable_nou ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 32 (_process 0 (_string \"00"\))))
    (_variable (_internal ok ~extSTD.STANDARD.INTEGER 0 33 (_process 0 ((i 0)))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(4)(1)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000044 55 2426          1651908880098 arh
(_unit VHDL (debouncer 0 6 (arh 0 13 ))
  (_version v33)
  (_time 1651908880098 2022.05.07 10:34:40)
  (_source (\./src/debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651900008022)
    (_use )
  )
  (_object
    (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal n1 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n2 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n3 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n4 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n5 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n6 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n7 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n8 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n9 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n10 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n11 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n12 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sensitivity(1)(2))(_read(0)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh 2 -1
  )
)
I 000044 55 2426          1651912292643 arh
(_unit VHDL (debouncer 0 6 (arh 0 13 ))
  (_version v33)
  (_time 1651912292643 2022.05.07 11:31:32)
  (_source (\./src/debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651900008022)
    (_use )
  )
  (_object
    (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal n1 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n2 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n3 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n4 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n5 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n6 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n7 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n8 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n9 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n10 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n11 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n12 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sensitivity(1)(2))(_read(0)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh 2 -1
  )
)
I 000048 55 1279          1651912298623 divizor
(_unit VHDL (divizor 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1651912298622 2022.05.07 11:31:38)
  (_source (\./src/divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651903121162)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{24~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 24)(i 0))))))
    (_signal (_internal n ~std_logic_vector{24~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000051 55 3087          1651912301745 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651912301745 2022.05.07 11:31:41)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 28 (_component debouncer )
    (_port
      ((BTN)(clk_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation U2 0 29 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clk_enable_nou ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 32 (_process 0 (_string \"00"\))))
    (_variable (_internal ok ~extSTD.STANDARD.INTEGER 0 33 (_process 0 ((i 0)))))
    (_process
      (line__31(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(4)(1)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000044 55 1615          1651913903274 arh
(_unit VHDL (comparator_cifre 0 6 (arh 0 11 ))
  (_version v33)
  (_time 1651913903274 2022.05.07 11:58:23)
  (_source (\./src/comparator_cifre.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651913903264)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1210 0 7 (_entity (_in ))))
    (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1210 0 7 (_entity (_in ))))
    (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1210 0 7 (_entity (_in ))))
    (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1210 0 7 (_entity (_in ))))
    (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1210 0 7 (_entity (_in ))))
    (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1210 0 7 (_entity (_in ))))
    (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6))(_sensitivity(1)(2)(4)(0)(3)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 1615          1651914054430 arh
(_unit VHDL (comparator_cifre 0 6 (arh 0 11 ))
  (_version v33)
  (_time 1651914054429 2022.05.07 12:00:54)
  (_source (\./src/comparator_cifre.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651913903264)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1210 0 7 (_entity (_in ))))
    (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1210 0 7 (_entity (_in ))))
    (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1210 0 7 (_entity (_in ))))
    (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1210 0 7 (_entity (_in ))))
    (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1210 0 7 (_entity (_in ))))
    (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1210 0 7 (_entity (_in ))))
    (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6))(_sensitivity(4)(2)(0)(5)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
I 000051 55 3087          1651944163801 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651944163801 2022.05.07 20:22:43)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 29 (_component debouncer )
    (_port
      ((BTN)(clk_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation U2 0 30 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clk_enable_nou ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 33 (_process 0 (_string \"00"\))))
    (_variable (_internal ok ~extSTD.STANDARD.INTEGER 0 34 (_process 0 ((i 0)))))
    (_process
      (line__32(_architecture 0 0 32 (_process (_simple)(_target(3))(_sensitivity(4)(2)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000050 55 1355          1651944177148 carac_dis
(_unit VHDL (carac_dis 0 6 (carac_dis 0 11 ))
  (_version v33)
  (_time 1651944177147 2022.05.07 20:22:57)
  (_source (\./src/Caractere_distincte.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651122848751)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal reg1 ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_in ))))
    (_port (_internal reg2 ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_in ))))
    (_port (_internal reg3 ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_in ))))
    (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . carac_dis 1 -1
  )
)
I 000051 55 3087          1651945140647 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651945140646 2022.05.07 20:39:00)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 29 (_component debouncer )
    (_port
      ((BTN)(clk_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation U2 0 30 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clk_enable_nou ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 33 (_process 0 (_string \"00"\))))
    (_variable (_internal ok ~extSTD.STANDARD.INTEGER 0 34 (_process 0 ((i 0)))))
    (_process
      (line__32(_architecture 0 0 32 (_process (_simple)(_target(3))(_sensitivity(4)(1)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000051 55 3087          1651945161683 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1651945161683 2022.05.07 20:39:21)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 29 (_component debouncer )
    (_port
      ((BTN)(clk_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation U2 0 30 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clk_enable_nou ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 33 (_process 0 (_string \"00"\))))
    (_variable (_internal ok ~extSTD.STANDARD.INTEGER 0 34 (_process 0 ((i 0)))))
    (_process
      (line__32(_architecture 0 0 32 (_process (_simple)(_target(3))(_sensitivity(4)(1)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000049 55 1854          1651945785358 registru
(_unit VHDL (registru 0 6 (registru 0 15 ))
  (_version v33)
  (_time 1651945785358 2022.05.07 20:49:45)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042118979)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal abcd ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(4))(_sensitivity(2)(3))(_read(5)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . registru 1 -1
  )
)
V 000044 55 3501          1652008610482 arh
(_unit VHDL (n_ok 0 6 (arh 0 14 ))
  (_version v33)
  (_time 1652008610481 2022.05.08 14:16:50)
  (_source (\./src/numarator16.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652008610467)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation n1 0 33 (_component debouncer )
    (_port
      ((BTN)(clk_up_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_up_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation n2 0 34 (_component debouncer )
    (_port
      ((BTN)(clk_down_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_down_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation n3 0 35 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_object
    (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal q ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out (_string \"0000"\)))))
    (_signal (_internal clk_up_enable_nou ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal clk_down_enable_nou ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 38 (_process 0 (_string \"0000"\))))
    (_variable (_internal ok ~extSTD.STANDARD.INTEGER 0 39 (_process 0 ((i 0)))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(4))(_sensitivity(5)(6)(2)(3))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 3357          1652009530961 arh
(_unit VHDL (numarator16v2 0 6 (arh 0 14 ))
  (_version v33)
  (_time 1652009530960 2022.05.08 14:32:10)
  (_source (\./src/numarator16.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652009530946)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation nn1 0 33 (_component debouncer )
    (_port
      ((BTN)(clk_up_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_up_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nn2 0 34 (_component debouncer )
    (_port
      ((BTN)(clk_down_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_down_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nn3 0 35 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_object
    (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal q ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out (_string \"0000"\)))))
    (_signal (_internal clk_up_enable_nou ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal clk_down_enable_nou ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 38 (_process 0 (_string \"0000"\))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(4))(_sensitivity(5)(6)(2)(3))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000048 55 1279          1652010079180 divizor
(_unit VHDL (divizor 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1652010079179 2022.05.08 14:41:19)
  (_source (\./src/divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651903121162)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_signal (_internal n ~std_logic_vector{25~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000048 55 1301          1652011182315 divizor
(_unit VHDL (divizor 1 6 (divizor 1 11 ))
  (_version v33)
  (_time 1652011182314 2022.05.08 14:59:42)
  (_source (\./src/divizor.vhd\(\./src/divizor4.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651903121162)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_signal (_internal n ~std_logic_vector{25~downto~0}~13 1 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 1 14 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000049 55 1283          1652011190563 divizor4
(_unit VHDL (divizor4 0 6 (divizor4 0 11 ))
  (_version v33)
  (_time 1652011190563 2022.05.08 14:59:50)
  (_source (\./src/divizor4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652011190533)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_signal (_internal n ~std_logic_vector{25~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor4 1 -1
  )
)
V 000049 55 1283          1652011197259 divizor4
(_unit VHDL (divizor4 0 6 (divizor4 0 11 ))
  (_version v33)
  (_time 1652011197258 2022.05.08 14:59:57)
  (_source (\./src/divizor4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652011190533)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{24~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 24)(i 0))))))
    (_signal (_internal n ~std_logic_vector{24~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor4 1 -1
  )
)
I 000051 55 3090          1652011271950 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1652011271949 2022.05.08 15:01:11)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (divizor4
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 29 (_component debouncer )
    (_port
      ((BTN)(clk_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation U2 0 30 (_component divizor4 )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor4)
    )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clk_enable_nou ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 33 (_process 0 (_string \"00"\))))
    (_variable (_internal ok ~extSTD.STANDARD.INTEGER 0 34 (_process 0 ((i 0)))))
    (_process
      (line__32(_architecture 0 0 32 (_process (_simple)(_target(3))(_sensitivity(4)(2)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000050 55 2156          1652012081340 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652012081339 2022.05.08 15:14:41)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652012081325)
    (_use )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal an ~std_logic_vector{2~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 2416          1652012131131 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652012131130 2022.05.08 15:15:31)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652012081325)
    (_use )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal an ~std_logic_vector{2~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 2416          1652012149554 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652012149553 2022.05.08 15:15:49)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652012081325)
    (_use )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal an ~std_logic_vector{2~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 2938          1652012339062 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652012339059 2022.05.08 15:18:59)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652012081325)
    (_use )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal an ~std_logic_vector{2~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 2952          1652012397804 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652012397803 2022.05.08 15:19:57)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652012397742)
    (_use )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal an ~std_logic_vector{2~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 4819          1652012619502 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652012619499 2022.05.08 15:23:39)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652012397742)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 56 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 62 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation U2 0 63 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal an ~std_logic_vector{2~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 59 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 60 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 4826          1652012856167 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652012856166 2022.05.08 15:27:36)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652012397742)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 56 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 63 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation U2 0 64 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal an ~std_logic_vector{2~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 59 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 60 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000044 55 3457          1652012925886 arh
(_unit VHDL (numarator16v2 0 6 (arh 0 14 ))
  (_version v33)
  (_time 1652012925885 2022.05.08 15:28:45)
  (_source (\./src/numarator16.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652009530946)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation nn1 0 34 (_component debouncer )
    (_port
      ((BTN)(clk_up_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_up_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nn2 0 35 (_component debouncer )
    (_port
      ((BTN)(clk_down_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_down_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nn3 0 36 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_object
    (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal q ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out (_string \"0000"\)))))
    (_signal (_internal clk_up_enable_nou ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_signal (_internal clk_down_enable_nou ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal reset_nou ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 39 (_process 0 (_string \"0000"\))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(4))(_sensitivity(5)(6)(2)(3))(_read(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 2426          1652012947624 arh
(_unit VHDL (debouncer 0 6 (arh 0 13 ))
  (_version v33)
  (_time 1652012947623 2022.05.08 15:29:07)
  (_source (\./src/debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651900008022)
    (_use )
  )
  (_object
    (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal n1 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n2 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n3 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n4 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n5 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n6 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n7 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n8 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n9 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n10 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n11 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n12 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sensitivity(1)(2))(_read(0)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)))))
      (line__33(_architecture 1 0 33 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh 2 -1
  )
)
I 000044 55 2337          1652012970468 arh
(_unit VHDL (debouncer 0 6 (arh 0 12 ))
  (_version v33)
  (_time 1652012970467 2022.05.08 15:29:30)
  (_source (\./src/debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652012963499)
    (_use )
  )
  (_object
    (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal n1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal n2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal n3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal n4 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal n5 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal n6 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal n7 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal n8 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal n9 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal n10 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal n11 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal n12 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_sensitivity(1))(_read(0)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)))))
      (line__32(_architecture 1 0 32 (_assignment (_simple)(_target(2))(_sensitivity(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh 2 -1
  )
)
I 000050 55 4826          1652013043346 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652013043345 2022.05.08 15:30:43)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652012397742)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 56 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 63 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation U2 0 64 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal an ~std_logic_vector{2~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 59 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 60 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000052 55 2387          1652013046662 hex7seg_top
(_unit VHDL (hex7seg_top 0 4 (hex7seg_top 0 11 ))
  (_version v33)
  (_time 1652013046677 2022.05.08 15:30:46)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651898162845)
    (_use )
  )
  (_component
    (hex7seg
      (_object
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
  )
  (_instantiation X1 0 21 (_component hex7seg )
    (_port
      ((x)(x))
      ((clk)(mclk))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg)
    )
  )
  (_object
    (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 4066          1652013050143 hex7seg
(_unit VHDL (hex7seg 0 5 (hex7seg 0 12 ))
  (_version v33)
  (_time 1652013050140 2022.05.08 15:30:50)
  (_source (\./src/hex7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651168525543)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{18~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18{18~downto~17}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 17))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_alias((s)(clkdiv(d_18_17))))(_target(4))(_sensitivity(7(d_18_17))))))
      (line__19(_architecture 1 0 19 (_assignment (_simple)(_target(6)))))
      (line__22(_architecture 2 0 22 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0(d_11_8))(0(d_7_4))(0(d_3_0))))))
      (line__31(_architecture 3 0 31 (_process (_simple)(_target(2))(_sensitivity(5)))))
      (line__54(_architecture 4 0 54 (_process (_simple)(_target(3))(_sensitivity(4)(6)))))
      (line__63(_architecture 5 0 63 (_process (_simple)(_target(7))(_sensitivity(1))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)
  )
  (_static
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
  )
  (_model . hex7seg 6 -1
  )
)
I 000049 55 1854          1652013053439 registru
(_unit VHDL (registru 0 6 (registru 0 15 ))
  (_version v33)
  (_time 1652013053438 2022.05.08 15:30:53)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042118979)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal abcd ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(4))(_sensitivity(3)(2))(_read(5)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . registru 1 -1
  )
)
I 000050 55 1355          1652013056374 carac_dis
(_unit VHDL (carac_dis 0 6 (carac_dis 0 11 ))
  (_version v33)
  (_time 1652013056373 2022.05.08 15:30:56)
  (_source (\./src/Caractere_distincte.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651122848751)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal reg1 ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_in ))))
    (_port (_internal reg2 ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_in ))))
    (_port (_internal reg3 ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_in ))))
    (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . carac_dis 1 -1
  )
)
I 000044 55 2426          1652013081009 arh
(_unit VHDL (debouncer 0 6 (arh 0 13 ))
  (_version v33)
  (_time 1652013081008 2022.05.08 15:31:21)
  (_source (\./src/debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652013080962)
    (_use )
  )
  (_object
    (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal n1 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n2 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n3 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n4 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n5 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n6 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n7 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n8 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n9 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n10 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n11 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n12 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sensitivity(1)(2))(_read(0)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh 2 -1
  )
)
V 000044 55 1615          1652013092989 arh
(_unit VHDL (comparator_cifre 0 6 (arh 0 11 ))
  (_version v33)
  (_time 1652013092988 2022.05.08 15:31:32)
  (_source (\./src/comparator_cifre.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651913903264)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1210 0 7 (_entity (_in ))))
    (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1210 0 7 (_entity (_in ))))
    (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1210 0 7 (_entity (_in ))))
    (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1210 0 7 (_entity (_in ))))
    (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1210 0 7 (_entity (_in ))))
    (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1210 0 7 (_entity (_in ))))
    (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6))(_sensitivity(4)(0)(2)(3)(5)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
I 000051 55 3090          1652013095669 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1652013095668 2022.05.08 15:31:35)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (divizor4
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 29 (_component debouncer )
    (_port
      ((BTN)(clk_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation U2 0 30 (_component divizor4 )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor4)
    )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clk_enable_nou ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 33 (_process 0 (_string \"00"\))))
    (_variable (_internal ok ~extSTD.STANDARD.INTEGER 0 34 (_process 0 ((i 0)))))
    (_process
      (line__32(_architecture 0 0 32 (_process (_simple)(_target(3))(_sensitivity(4)(2)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
V 000048 55 1279          1652013104329 divizor
(_unit VHDL (divizor 0 6 (divizor 0 11 ))
  (_version v33)
  (_time 1652013104328 2022.05.08 15:31:44)
  (_source (\./src/divizor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651903121162)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_signal (_internal n ~std_logic_vector{25~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizor 1 -1
  )
)
I 000044 55 3764          1652013189851 arh
(_unit VHDL (numarator16v2 0 6 (arh 0 15 ))
  (_version v33)
  (_time 1652013189850 2022.05.08 15:33:09)
  (_source (\./src/numarator16.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652013189799)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
  )
  (_instantiation nn1 0 35 (_component debouncer )
    (_port
      ((BTN)(clk_up_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_up_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nn2 0 36 (_component debouncer )
    (_port
      ((BTN)(clk_down_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_down_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nnE 0 37 (_component debouncer )
    (_port
      ((BTN)(reset_ac))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(reset_ac_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nn3 0 38 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_object
    (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal q ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out (_string \"0000"\)))))
    (_signal (_internal clk_up_enable_nou ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal clk_down_enable_nou ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal reset_ac_nou ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 41 (_process 0 (_string \"0000"\))))
    (_process
      (line__40(_architecture 0 0 40 (_process (_simple)(_target(5))(_sensitivity(6)(7)(3)(2))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 3783          1652013238300 arh
(_unit VHDL (numarator16v2 0 6 (arh 0 15 ))
  (_version v33)
  (_time 1652013238299 2022.05.08 15:33:58)
  (_source (\./src/numarator16.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652013189799)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
  )
  (_instantiation nn1 0 35 (_component debouncer )
    (_port
      ((BTN)(clk_up_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_up_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nn2 0 36 (_component debouncer )
    (_port
      ((BTN)(clk_down_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_down_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nnE 0 37 (_component debouncer )
    (_port
      ((BTN)(reset_ac))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(reset_ac_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nn3 0 38 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_object
    (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal q ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out (_string \"0000"\)))))
    (_signal (_internal clk_up_enable_nou ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal clk_down_enable_nou ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal reset_ac_nou ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 41 (_process 0 (_string \"0000"\))))
    (_process
      (line__40(_architecture 0 0 40 (_process (_simple)(_target(5))(_sensitivity(6)(7)(3)(2))(_read(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000050 55 2952          1652037959206 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652037959203 2022.05.08 22:25:59)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652012397742)
    (_use )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal an ~std_logic_vector{2~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 3823          1652038051086 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652038051085 2022.05.08 22:27:31)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652012397742)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 61 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal an ~std_logic_vector{2~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 59 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 4948          1652038164616 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652038164615 2022.05.08 22:29:24)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652012397742)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 64 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 65 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal an ~std_logic_vector{2~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 5160          1652038272323 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652038272322 2022.05.08 22:31:12)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652012397742)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 64 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 65 (_component numarator16v2 )
    (_port
      ((clk_up_enable)((i 3)))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
      (_port
        ((clk_up_enable)(clk_up_enable))
        ((clk_down_enable)(clk_down_enable))
        ((clk)(clk))
        ((reset)(reset))
        ((reset_ac)(reset_ac))
        ((q)(Q))
      )
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal an ~std_logic_vector{2~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 8160          1652038659280 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652038659279 2022.05.08 22:37:39)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652012397742)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 65 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 66 (_component numarator16v2 )
    (_port
      ((clk_up_enable)((i 3)))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
      (_port
        ((clk_up_enable)(clk_up_enable))
        ((clk_down_enable)(clk_down_enable))
        ((clk)(clk))
        ((reset)(reset))
        ((reset_ac)(reset_ac))
        ((q)(Q))
      )
    )
  )
  (_instantiation R1 0 67 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(inter(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 68 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(inter(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 69 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(inter(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 70 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(inter(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 71 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(inter(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 72 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(inter(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal an ~std_logic_vector{2~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_signal (_internal load ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal inter ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 11101         1652038853650 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652038853649 2022.05.08 22:40:53)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652012397742)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 66 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 67 (_component numarator16v2 )
    (_port
      ((clk_up_enable)((i 3)))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
      (_port
        ((clk_up_enable)(clk_up_enable))
        ((clk_down_enable)(clk_down_enable))
        ((clk)(clk))
        ((reset)(reset))
        ((reset_ac)(reset_ac))
        ((q)(Q))
      )
    )
  )
  (_instantiation R1 0 69 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 70 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 71 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 72 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 73 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 76 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 77 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal an ~std_logic_vector{2~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_signal (_internal load ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 4066          1652039054928 hex7seg
(_unit VHDL (hex7seg 0 5 (hex7seg 0 12 ))
  (_version v33)
  (_time 1652039054927 2022.05.08 22:44:14)
  (_source (\./src/hex7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652039054879)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{18~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18{18~downto~17}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 17))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_alias((s)(clkdiv(d_18_17))))(_target(4))(_sensitivity(7(d_18_17))))))
      (line__19(_architecture 1 0 19 (_assignment (_simple)(_target(6)))))
      (line__22(_architecture 2 0 22 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0(d_11_8))(0(d_7_4))(0(d_3_0))))))
      (line__31(_architecture 3 0 31 (_process (_simple)(_target(2))(_sensitivity(5)))))
      (line__54(_architecture 4 0 54 (_process (_simple)(_target(3))(_sensitivity(4)(6)))))
      (line__63(_architecture 5 0 63 (_process (_simple)(_target(7))(_sensitivity(1))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)
  )
  (_static
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
  )
  (_model . hex7seg 6 -1
  )
)
I 000052 55 2387          1652039059354 hex7seg_top
(_unit VHDL (hex7seg_top 0 4 (hex7seg_top 0 11 ))
  (_version v33)
  (_time 1652039059353 2022.05.08 22:44:19)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652039059297)
    (_use )
  )
  (_component
    (hex7seg
      (_object
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
  )
  (_instantiation X1 0 21 (_component hex7seg )
    (_port
      ((x)(x))
      ((clk)(mclk))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg)
    )
  )
  (_object
    (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 4066          1652039621095 hex7seg
(_unit VHDL (hex7seg 0 5 (hex7seg 0 12 ))
  (_version v33)
  (_time 1652039621094 2022.05.08 22:53:41)
  (_source (\./src/hex7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652039054879)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{18~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18{18~downto~17}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 17))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_alias((s)(clkdiv(d_18_17))))(_target(4))(_sensitivity(7(d_18_17))))))
      (line__19(_architecture 1 0 19 (_assignment (_simple)(_target(6)))))
      (line__22(_architecture 2 0 22 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0(d_11_8))(0(d_7_4))(0(d_3_0))))))
      (line__31(_architecture 3 0 31 (_process (_simple)(_target(2))(_sensitivity(5)))))
      (line__54(_architecture 4 0 54 (_process (_simple)(_target(3))(_sensitivity(4)(6)))))
      (line__63(_architecture 5 0 63 (_process (_simple)(_target(7))(_sensitivity(1))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)
  )
  (_static
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
  )
  (_model . hex7seg 6 -1
  )
)
I 000052 55 2387          1652039624862 hex7seg_top
(_unit VHDL (hex7seg_top 0 4 (hex7seg_top 0 11 ))
  (_version v33)
  (_time 1652039624859 2022.05.08 22:53:44)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652039059297)
    (_use )
  )
  (_component
    (hex7seg
      (_object
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
  )
  (_instantiation X1 0 21 (_component hex7seg )
    (_port
      ((x)(x))
      ((clk)(mclk))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg)
    )
  )
  (_object
    (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 11819         1652039629660 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652039629659 2022.05.08 22:53:49)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652039629591)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 67 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 68 (_component numarator16v2 )
    (_port
      ((clk_up_enable)((i 3)))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
      (_port
        ((clk_up_enable)(clk_up_enable))
        ((clk_down_enable)(clk_down_enable))
        ((clk)(clk))
        ((reset)(reset))
        ((reset_ac)(reset_ac))
        ((q)(Q))
      )
    )
  )
  (_instantiation R1 0 70 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 71 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 72 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 73 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 77 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 78 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 80 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_signal (_internal load ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 12022         1652039983792 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652039983791 2022.05.08 22:59:43)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652039983747)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 67 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 68 (_component numarator16v2 )
    (_port
      ((clk_up_enable)((i 3)))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
      (_port
        ((clk_up_enable)(clk_up_enable))
        ((clk_down_enable)(clk_down_enable))
        ((clk)(clk))
        ((reset)(reset))
        ((reset_ac)(reset_ac))
        ((q)(Q))
      )
    )
  )
  (_instantiation R1 0 70 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 71 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 72 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 73 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 77 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 78 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 80 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_inout ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_signal (_internal load ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__82(_architecture 0 0 82 (_process (_simple)(_target(6))(_sensitivity(9)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 12022         1652040840813 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652040840812 2022.05.08 23:14:00)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652039983747)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 67 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 68 (_component numarator16v2 )
    (_port
      ((clk_up_enable)((i 3)))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
      (_port
        ((clk_up_enable)(clk_up_enable))
        ((clk_down_enable)(clk_down_enable))
        ((clk)(clk))
        ((reset)(reset))
        ((reset_ac)(reset_ac))
        ((q)(Q))
      )
    )
  )
  (_instantiation R1 0 70 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 71 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 72 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 73 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 77 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 78 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 80 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_inout ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_signal (_internal load ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__82(_architecture 0 0 82 (_process (_simple)(_target(6))(_sensitivity(9)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 12135         1652041117986 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652041117985 2022.05.08 23:18:37)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 68 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 69 (_component numarator16v2 )
    (_port
      ((clk_up_enable)((i 3)))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
      (_port
        ((clk_up_enable)(clk_up_enable))
        ((clk_down_enable)(clk_down_enable))
        ((clk)(clk))
        ((reset)(reset))
        ((reset_ac)(reset_ac))
        ((q)(Q))
      )
    )
  )
  (_instantiation R1 0 71 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 72 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 73 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 78 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 79 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 81 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_signal (_internal load ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__83(_architecture 0 0 83 (_process (_simple)(_target(6))(_sensitivity(9)(15)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 12135         1652041524786 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652041524785 2022.05.08 23:25:24)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 68 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 69 (_component numarator16v2 )
    (_port
      ((clk_up_enable)((i 3)))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
      (_port
        ((clk_up_enable)(clk_up_enable))
        ((clk_down_enable)(clk_down_enable))
        ((clk)(clk))
        ((reset)(reset))
        ((reset_ac)(reset_ac))
        ((q)(Q))
      )
    )
  )
  (_instantiation R1 0 71 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 72 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 73 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 78 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 79 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 81 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_signal (_internal load ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__83(_architecture 0 0 83 (_process (_simple)(_target(6))(_sensitivity(9)(15)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 13018         1652042619041 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652042619040 2022.05.08 23:43:39)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 68 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 69 (_component numarator16v2 )
    (_port
      ((clk_up_enable)((i 3)))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
      (_port
        ((clk_up_enable)(clk_up_enable))
        ((clk_down_enable)(clk_down_enable))
        ((clk)(clk))
        ((reset)(reset))
        ((reset_ac)(reset_ac))
        ((q)(Q))
      )
    )
  )
  (_instantiation R1 0 71 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 72 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 73 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 78 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 79 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 81 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_signal (_internal load ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__83(_architecture 0 0 83 (_process (_simple)(_target(14(d_11_8))(14(d_7_4))(14(d_3_0))(6))(_sensitivity(9)(15))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 13178         1652043259511 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652043259510 2022.05.08 23:54:19)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 68 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 69 (_component numarator16v2 )
    (_port
      ((clk_up_enable)((i 3)))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
      (_port
        ((clk_up_enable)(clk_up_enable))
        ((clk_down_enable)(clk_down_enable))
        ((clk)(clk))
        ((reset)(reset))
        ((reset_ac)(reset_ac))
        ((q)(Q))
      )
    )
  )
  (_instantiation R1 0 71 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 72 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 73 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 78 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 79 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 81 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__83(_architecture 0 0 83 (_process (_simple)(_target(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(6))(_sensitivity(9)(15))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 13219         1652043732990 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652043732990 2022.05.09 00:02:12)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 68 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 69 (_component numarator16v2 )
    (_port
      ((clk_up_enable)((i 3)))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
      (_port
        ((clk_up_enable)(clk_up_enable))
        ((clk_down_enable)(clk_down_enable))
        ((clk)(clk))
        ((reset)(reset))
        ((reset_ac)(reset_ac))
        ((q)(Q))
      )
    )
  )
  (_instantiation R1 0 71 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 72 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 73 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 78 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 79 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 81 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__83(_architecture 0 0 83 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(6))(_sensitivity(9)(15))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 13007         1652043765305 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652043765304 2022.05.09 00:02:45)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 68 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 69 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 71 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 72 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 73 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 78 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 79 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 81 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__83(_architecture 0 0 83 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(6))(_sensitivity(9)(15))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 13449         1652044505019 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652044505018 2022.05.09 00:15:05)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 68 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 69 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 71 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 72 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 73 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 78 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 79 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 81 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1351 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__83(_architecture 0 0 83 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(12(d_11_8))(12(d_7_4))(12(d_3_0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(6))(_sensitivity(9)(15))(_read(10)(12(d_11_8))(12(d_7_4))(12(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 13007         1652074022311 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652074022308 2022.05.09 08:27:02)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 68 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 69 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 71 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 72 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 73 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 78 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 79 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 81 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__83(_architecture 0 0 83 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(6))(_sensitivity(9)(15))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 13007         1652074833602 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652074833601 2022.05.09 08:40:33)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 68 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 69 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 71 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 72 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 73 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 78 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 79 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 81 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__83(_architecture 0 0 83 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(6))(_sensitivity(9)(15))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 13007         1652077550342 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652077550341 2022.05.09 09:25:50)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 68 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 69 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 71 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 72 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 73 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 78 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 79 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 81 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__83(_architecture 0 0 83 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(6))(_sensitivity(9)(15))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000051 55 781           1652077585850 Bistabil_D
(_unit VHDL (bistabil 0 1 (bistabil_d 0 6 ))
  (_version v33)
  (_time 1652077585847 2022.05.09 09:26:25)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1652077585848)
    (_use )
  )
  (_object
    (_port (_internal D ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 2 (_entity (_in )(_event))))
    (_port (_internal R ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
    (_port (_internal Q ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
    (_process
      (line__9(_architecture 0 0 9 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . Bistabil_D 1 -1
  )
)
I 000051 55 1103          1652077643585 Bistabil_D
(_unit VHDL (bistabil 0 6 (bistabil_d 0 11 ))
  (_version v33)
  (_time 1652077643584 2022.05.09 09:27:23)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652077643504)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Bistabil_D 1 -1
  )
)
I 000050 55 13007         1652077701546 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652077701545 2022.05.09 09:28:21)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 74 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 75 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 80 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 81 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 82 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 84 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 85 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 87 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 67 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 68 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 71 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(6))(_sensitivity(9)(15))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 13112         1652077739413 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652077739410 2022.05.09 09:28:59)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 75 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 76 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 80 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 81 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 82 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 83 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 85 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 86 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 88 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 67 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 68 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 71 (_architecture (_uni ((i 2))))))
    (_signal (_internal adauga_cifru_D ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__90(_architecture 0 0 90 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(6))(_sensitivity(9)(15))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 13015         1652078338281 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652078338280 2022.05.09 09:38:58)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 50 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 64 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 34 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 54 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 54 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 54 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 54 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 54 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 54 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 72 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 74 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 75 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 76 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 77 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__101(_architecture 0 0 101 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(6))(_sensitivity(9)(15))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000044 55 4489          1652078608100 arh
(_unit VHDL (numarator16v2 0 6 (arh 0 15 ))
  (_version v33)
  (_time 1652078608099 2022.05.09 09:43:28)
  (_source (\./src/numarator16.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652013189799)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation nn1 0 41 (_component debouncer )
    (_port
      ((BTN)(clk_up_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_up_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nn2 0 42 (_component debouncer )
    (_port
      ((BTN)(clk_down_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_down_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nnE 0 43 (_component debouncer )
    (_port
      ((BTN)(reset_ac))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(reset_ac_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nn3 0 44 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_instantiation nn4 0 45 (_component bistabil )
    (_port
      ((D)(reset_ac_nou))
      ((CLK)(CLK))
      ((R)(reset))
      ((Q)(reset_ac_D))
    )
    (_use (_entity . bistabil)
    )
  )
  (_object
    (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal q ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out (_string \"0000"\)))))
    (_signal (_internal clk_up_enable_nou ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal clk_down_enable_nou ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal reset_ac_nou ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal reset_ac_D ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 48 (_process 0 (_string \"0000"\))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(5))(_sensitivity(6)(7)(2)(3))(_read(9)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 4489          1652099738257 arh
(_unit VHDL (numarator16v2 0 6 (arh 0 15 ))
  (_version v33)
  (_time 1652099738256 2022.05.09 15:35:38)
  (_source (\./src/numarator16.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652013189799)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation nn1 0 41 (_component debouncer )
    (_port
      ((BTN)(clk_up_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_up_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nn2 0 42 (_component debouncer )
    (_port
      ((BTN)(clk_down_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_down_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nnE 0 43 (_component debouncer )
    (_port
      ((BTN)(reset_ac))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(reset_ac_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nn3 0 44 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_instantiation nn4 0 45 (_component bistabil )
    (_port
      ((D)(reset_ac_nou))
      ((CLK)(CLK))
      ((R)(reset))
      ((Q)(reset_ac_D))
    )
    (_use (_entity . bistabil)
    )
  )
  (_object
    (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal q ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out (_string \"0000"\)))))
    (_signal (_internal clk_up_enable_nou ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal clk_down_enable_nou ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal reset_ac_nou ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal reset_ac_D ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 48 (_process 0 (_string \"0000"\))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(5))(_sensitivity(6)(7)(10)(3)(2))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
V 000049 55 1854          1652099797510 registru
(_unit VHDL (registru 0 6 (registru 0 15 ))
  (_version v33)
  (_time 1652099797509 2022.05.09 15:36:37)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651042118979)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal abcd ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(4))(_sensitivity(2)(3)(1))(_read(5)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . registru 1 -1
  )
)
I 000044 55 4493          1652100645051 arh
(_unit VHDL (numarator16v2 0 6 (arh 0 15 ))
  (_version v33)
  (_time 1652100645050 2022.05.09 15:50:45)
  (_source (\./src/numarator16.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652013189799)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation nn1 0 41 (_component debouncer )
    (_port
      ((BTN)(clk_up_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_up_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nn2 0 42 (_component debouncer )
    (_port
      ((BTN)(clk_down_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_down_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nnE 0 43 (_component debouncer )
    (_port
      ((BTN)(reset_ac))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(reset_ac_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nn3 0 44 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_instantiation nn4 0 45 (_component bistabil )
    (_port
      ((D)(reset_ac_nou))
      ((CLK)(clk_nou))
      ((R)(reset))
      ((Q)(reset_ac_D))
    )
    (_use (_entity . bistabil)
    )
  )
  (_object
    (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal q ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out (_string \"0000"\)))))
    (_signal (_internal clk_up_enable_nou ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal clk_down_enable_nou ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal reset_ac_nou ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal reset_ac_D ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 48 (_process 0 (_string \"0000"\))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(5))(_sensitivity(6)(7)(10)(2)(3))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000051 55 1576          1652103395057 Bistabil_D
(_unit VHDL (bistabil 0 6 (bistabil_d 0 11 ))
  (_version v33)
  (_time 1652103395056 2022.05.09 16:36:35)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652077643504)
    (_use )
  )
  (_component
    (divizorD
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation D1 0 18 (_component divizorD )
    (_port
      ((clk)(clk))
      ((clk_nou)(clk_bis))
    )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_signal (_internal clk_bis ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni )(_event))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Bistabil_D 1 -1
  )
)
I 000049 55 1283          1652103416651 divizorD
(_unit VHDL (divizord 0 6 (divizord 0 11 ))
  (_version v33)
  (_time 1652103416650 2022.05.09 16:36:56)
  (_source (\./src/divizorD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652103416550)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{12~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_signal (_internal n ~std_logic_vector{12~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizorD 1 -1
  )
)
I 000051 55 1615          1652103420220 Bistabil_D
(_unit VHDL (bistabil 0 6 (bistabil_d 0 11 ))
  (_version v33)
  (_time 1652103420219 2022.05.09 16:37:00)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652077643504)
    (_use )
  )
  (_component
    (divizorD
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation D1 0 18 (_component divizorD )
    (_port
      ((clk)(clk))
      ((clk_nou)(clk_bis))
    )
    (_use (_entity . divizord)
    )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_signal (_internal clk_bis ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni )(_event))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Bistabil_D 1 -1
  )
)
V 000044 55 3910          1652103436873 arh
(_unit VHDL (debouncer 0 6 (arh 0 13 ))
  (_version v33)
  (_time 1652103436872 2022.05.09 16:37:16)
  (_source (\./src/debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652013080962)
    (_use )
  )
  (_object
    (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal n1 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n2 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n3 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n4 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n5 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n6 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n7 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n8 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n9 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n10 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n11 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n12 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n13 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n14 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n15 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n16 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n17 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n18 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n19 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n20 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n21 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n22 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n23 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n24 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n25 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal n26 ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29))(_sensitivity(1)(2))(_read(0)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)))))
      (line__74(_architecture 1 0 74 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh 2 -1
  )
)
I 000044 55 4489          1652103464634 arh
(_unit VHDL (numarator16v2 0 6 (arh 0 15 ))
  (_version v33)
  (_time 1652103464633 2022.05.09 16:37:44)
  (_source (\./src/numarator16.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652013189799)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
  )
  (_instantiation nn1 0 41 (_component debouncer )
    (_port
      ((BTN)(clk_up_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_up_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nn2 0 42 (_component debouncer )
    (_port
      ((BTN)(clk_down_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_down_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nnE 0 43 (_component debouncer )
    (_port
      ((BTN)(reset_ac))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(reset_ac_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nn4 0 44 (_component bistabil )
    (_port
      ((d)(reset_ac_nou))
      ((CLK)(CLK))
      ((R)(reset))
      ((q)(reset_ac_D))
    )
    (_use (_entity . bistabil)
    )
  )
  (_instantiation nn3 0 45 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_object
    (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal q ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out (_string \"0000"\)))))
    (_signal (_internal clk_up_enable_nou ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal clk_down_enable_nou ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal reset_ac_nou ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal reset_ac_D ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 48 (_process 0 (_string \"0000"\))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(5))(_sensitivity(6)(7)(10)(3)(2))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 4489          1652103482991 arh
(_unit VHDL (numarator16v2 0 6 (arh 0 15 ))
  (_version v33)
  (_time 1652103482990 2022.05.09 16:38:02)
  (_source (\./src/numarator16.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652013189799)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
  )
  (_instantiation nn1 0 41 (_component debouncer )
    (_port
      ((BTN)(clk_up_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_up_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nn2 0 42 (_component debouncer )
    (_port
      ((BTN)(clk_down_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_down_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nnE 0 43 (_component debouncer )
    (_port
      ((BTN)(reset_ac))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(reset_ac_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nn4 0 44 (_component bistabil )
    (_port
      ((d)(reset_ac_nou))
      ((CLK)(CLK))
      ((R)(reset))
      ((q)(reset_ac_D))
    )
    (_use (_entity . bistabil)
    )
  )
  (_instantiation nn3 0 45 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_object
    (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal q ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out (_string \"0000"\)))))
    (_signal (_internal clk_up_enable_nou ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal clk_down_enable_nou ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal reset_ac_nou ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal reset_ac_D ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 48 (_process 0 (_string \"0000"\))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(5))(_sensitivity(6)(7)(10)(2)(3))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000049 55 1283          1652104031180 divizorD
(_unit VHDL (divizord 0 6 (divizord 0 11 ))
  (_version v33)
  (_time 1652104031179 2022.05.09 16:47:11)
  (_source (\./src/divizorD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652103416550)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{20~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 0))))))
    (_signal (_internal n ~std_logic_vector{20~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizorD 1 -1
  )
)
V 000049 55 1283          1652104427691 divizorD
(_unit VHDL (divizord 0 6 (divizord 0 11 ))
  (_version v33)
  (_time 1652104427690 2022.05.09 16:53:47)
  (_source (\./src/divizorD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652103416550)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{24~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 24)(i 0))))))
    (_signal (_internal n ~std_logic_vector{24~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . divizorD 1 -1
  )
)
I 000050 55 13026         1652104897540 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652104897539 2022.05.09 17:01:37)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 69 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 70 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 72 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 73 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 79 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 80 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 82 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(8)(6))(_sensitivity(9)(15))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 3 3 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 13007         1652104957204 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652104957203 2022.05.09 17:02:37)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 69 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 70 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 72 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 73 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 79 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 80 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 82 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(6))(_sensitivity(9)(15))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 13007         1652105065271 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652105065270 2022.05.09 17:04:25)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 69 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 70 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 72 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 73 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 79 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 80 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 82 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__84(_architecture 0 0 84 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(6))(_sensitivity(9)(15))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 13176         1652105184176 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652105184173 2022.05.09 17:06:24)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 70 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 71 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 73 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 80 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 81 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 83 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__85(_architecture 0 0 85 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(6))(_sensitivity(9)(15))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 13330         1652105238247 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652105238244 2022.05.09 17:07:18)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(6))(_sensitivity(9)(15))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 13341         1652105593488 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652105593487 2022.05.09 17:13:13)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(15)(16))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 13341         1652105686687 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652105686686 2022.05.09 17:14:46)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(6)(5))(_sensitivity(9)(15)(16))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 14225         1652105813701 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652105813700 2022.05.09 17:16:53)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(15)(16))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 14229         1652106002638 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652106002638 2022.05.09 17:20:02)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(15)(16)(17))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 14229         1652106618120 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652106618119 2022.05.09 17:30:18)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(6)(5))(_sensitivity(9)(15)(16)(17))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 14229         1652106643337 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652106643336 2022.05.09 17:30:43)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(15)(16)(17))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 14264         1652106740229 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652106740228 2022.05.09 17:32:20)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(6)(5)(8))(_sensitivity(9)(15)(16)(17))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 3 3 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 14716         1652106896279 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652106896278 2022.05.09 17:34:56)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1350 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1351 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1352 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1355 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1356 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1357 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(6)(5)(8))(_sensitivity(9)(15)(16)(17))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 3 3 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 16053         1652106984600 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652106984599 2022.05.09 17:36:24)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1350 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1351 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1352 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1355 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1356 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1357 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1358 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1359 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1360 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1361 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1362 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1363 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1364 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1365 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(8)(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15))(_sensitivity(9)(15)(16)(17))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 16018         1652107487640 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652107487639 2022.05.09 17:44:47)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1350 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1351 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1352 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1355 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1356 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1357 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1358 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1359 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1360 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1361 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1362 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1363 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1364 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1365 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15))(_sensitivity(9)(15)(16)(17))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15204         1652107703538 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652107703537 2022.05.09 17:48:23)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1350 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1351 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1352 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1355 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1356 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1357 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1358 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1359 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(15)(16)(17))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 14229         1652108369056 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652108369055 2022.05.09 17:59:29)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(15)(16)(17))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 14274         1652108871933 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652108871932 2022.05.09 18:07:51)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(15)(16)(17))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (115 45 97 32 102 97 99 117 116 32 49 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15047         1652109218328 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652109218328 2022.05.09 18:13:38)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1352 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1353 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1351 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~9}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 9))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1354 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1356 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1358 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(15)(16)(17))(_read(12(d_11_9))(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15005         1652160299146 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652160299145 2022.05.10 08:24:59)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1352 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1353 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1351 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~9}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 9))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1354 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1356 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1358 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(12)(15)(16)(17))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15017         1652160999866 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652160999865 2022.05.10 08:36:39)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1352 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1353 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1351 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~9}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 9))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1354 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1356 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1358 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(6)(5))(_sensitivity(9)(12)(15)(16)(17))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15019         1652161132870 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652161132869 2022.05.10 08:38:52)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(12)(15)(16)(17))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15007         1652161140454 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652161140453 2022.05.10 08:39:00)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(12)(15)(16)(17))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15007         1652161800366 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652161800365 2022.05.10 08:50:00)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(12)(15)(16)(17))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15007         1652161857384 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652161857383 2022.05.10 08:50:57)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(12)(15)(16)(17))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 14211         1652162322210 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652162322209 2022.05.10 08:58:42)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(12)(15)(16)(17))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 13320         1652162817406 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652162817406 2022.05.10 09:06:57)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(12)(15)(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 14175         1652163167817 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652163167816 2022.05.10 09:12:47)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(12)(15)(16)(17))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 1 -1
  )
)
I 000052 55 2553          1652163190065 hex7seg_top
(_unit VHDL (hex7seg_top 0 4 (hex7seg_top 0 11 ))
  (_version v33)
  (_time 1652163190064 2022.05.10 09:13:10)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652039059297)
    (_use )
  )
  (_component
    (hex7seg
      (_object
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
  )
  (_instantiation X1 0 22 (_component hex7seg )
    (_port
      ((x)(x))
      ((clk)(mclk))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg)
    )
  )
  (_object
    (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 )
  )
  (_model . hex7seg_top 1 -1
  )
)
I 000050 55 14289         1652163413312 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652163413312 2022.05.10 09:16:53)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni (_string \"000000000000"\)))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni (_string \"000000000000"\)))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni (_string \"000000000000"\)))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(12)(15)(16)(17))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 14263         1652163764575 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652163764574 2022.05.10 09:22:44)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni (_string \"000000000000"\)))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni (_string \"000000000000"\)))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(12)(15)(16)(17))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 14279         1652163833924 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652163833924 2022.05.10 09:23:53)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14)(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(12)(15)(16)(17))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 14211         1652164356666 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652164356665 2022.05.10 09:32:36)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(6)(5))(_sensitivity(9)(12)(15)(16)(17))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000052 55 2553          1652164361759 hex7seg_top
(_unit VHDL (hex7seg_top 0 4 (hex7seg_top 0 11 ))
  (_version v33)
  (_time 1652164361759 2022.05.10 09:32:41)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652039059297)
    (_use )
  )
  (_component
    (hex7seg
      (_object
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
  )
  (_instantiation X1 0 22 (_component hex7seg )
    (_port
      ((x)(x))
      ((clk)(mclk))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg)
    )
  )
  (_object
    (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 )
  )
  (_model . hex7seg_top 1 -1
  )
)
I 000050 55 14279         1652164368495 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652164368495 2022.05.10 09:32:48)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14)(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(6)(5))(_sensitivity(9)(12)(15)(16)(17))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 14211         1652164683126 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652164683125 2022.05.10 09:38:03)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(6)(5))(_sensitivity(9)(12)(15)(16)(17))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15019         1652166130437 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652166130436 2022.05.10 10:02:10)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(6)(5))(_sensitivity(9)(12)(15)(16)(17))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 13301         1652166727408 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652166727408 2022.05.10 10:12:07)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(6))(_sensitivity(9)(12)(15)(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000052 55 2387          1652167113820 hex7seg_top
(_unit VHDL (hex7seg_top 0 4 (hex7seg_top 0 11 ))
  (_version v33)
  (_time 1652167113820 2022.05.10 10:18:33)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652039059297)
    (_use )
  )
  (_component
    (hex7seg
      (_object
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
  )
  (_instantiation X1 0 21 (_component hex7seg )
    (_port
      ((x)(x))
      ((clk)(mclk))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg)
    )
  )
  (_object
    (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 13301         1652167193246 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652167193245 2022.05.10 10:19:53)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(6))(_sensitivity(9)(12)(15)(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15019         1652167201113 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652167201112 2022.05.10 10:20:01)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(6)(5))(_sensitivity(9)(12)(15)(16)(17))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15019         1652167563844 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652167563843 2022.05.10 10:26:03)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(6)(5))(_sensitivity(9)(12)(15)(16)(17))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15019         1652167600030 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652167600029 2022.05.10 10:26:40)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(6)(5))(_sensitivity(9)(12)(15)(16)(17))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15055         1652167654936 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652167654935 2022.05.10 10:27:34)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(12)(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(12)(15)(16)(17))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15064         1652167840073 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652167840073 2022.05.10 10:30:40)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(12)(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(12)(15)(16)(17))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15028         1652167934318 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652167934318 2022.05.10 10:32:14)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(12)(15)(16)(17))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15039         1652168388410 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652168388409 2022.05.10 10:39:48)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(6)(5))(_sensitivity(9)(12)(15)(16)(17)(2))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15058         1652168990515 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652168990514 2022.05.10 10:49:50)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(12)(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(12)(15)(16)(17)(2))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15022         1652169242643 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652169242642 2022.05.10 10:54:02)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(12)(15)(16)(17)(2))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15028         1652169296256 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652169296256 2022.05.10 10:54:56)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(12)(15)(16)(17)(1))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15022         1652169411402 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652169411401 2022.05.10 10:56:51)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(12)(15)(16)(17)(1))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15064         1652169898002 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652169898001 2022.05.10 11:04:58)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(12)(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(12)(15)(16)(17)(1))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15028         1652170049977 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652170049977 2022.05.10 11:07:29)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(6)(5))(_sensitivity(9)(12)(15)(16)(17)(1))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15048         1652170160299 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652170160299 2022.05.10 11:09:20)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(10)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(12)(15)(16)(17)(1))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15028         1652170295096 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652170295095 2022.05.10 11:11:35)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(6)(5))(_sensitivity(9)(12)(15)(16)(17)(1))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15039         1652170442334 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652170442333 2022.05.10 11:14:02)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 71 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 72 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 74 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 75 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 76 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 77 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 78 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 79 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 81 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 82 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 84 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 62 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 63 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 64 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 65 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(12)(15)(16)(17)(1))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15138         1652170756931 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652170756930 2022.05.10 11:19:16)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 77 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 78 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 80 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 81 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 82 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 83 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 87 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 88 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 90 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 67 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 68 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 71 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal clk_div ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__92(_architecture 0 0 92 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(12)(15)(16)(17)(1))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15138         1652171149485 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652171149485 2022.05.10 11:25:49)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 77 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 78 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 80 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 81 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 82 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 83 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 87 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 88 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 90 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 67 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 68 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 71 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal clk_div ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__92(_architecture 0 0 92 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(6)(5))(_sensitivity(9)(12)(15)(16)(17)(1))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15531         1652171168634 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652171168634 2022.05.10 11:26:08)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (divizor4
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 77 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 78 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 80 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 81 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 82 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 83 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 87 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 88 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 90 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_instantiation DD 0 92 (_component divizor4 )
    (_port
      ((clk)(clk))
      ((clk_nou)(clk_div))
    )
    (_use (_entity . divizor4)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 67 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 68 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 71 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal clk_div ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__94(_architecture 0 0 94 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(12)(15)(16)(17)(1))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15528         1652171542533 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652171542533 2022.05.10 11:32:22)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 77 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 78 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 80 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 81 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 82 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 83 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 87 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 88 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 90 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_instantiation DD 0 92 (_component divizor )
    (_port
      ((clk)(clk))
      ((clk_nou)(clk_div))
    )
    (_use (_entity . divizor)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 67 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 68 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 71 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal clk_div ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__94(_architecture 0 0 94 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(12)(15)(16)(17)(1))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15528         1652171874424 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652171874424 2022.05.10 11:37:54)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 77 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 78 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 80 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 81 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 82 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 83 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 87 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 88 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 90 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_instantiation DD 0 92 (_component divizor )
    (_port
      ((clk)(clk))
      ((clk_nou)(clk_div))
    )
    (_use (_entity . divizor)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 67 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 68 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 71 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal clk_div ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__94(_architecture 0 0 94 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(6)(5))(_sensitivity(9)(12)(15)(16)(17)(18)(1))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 1 -1
  )
)
I 000050 55 15397         1652172845722 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652172845721 2022.05.10 11:54:05)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 79 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 80 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 82 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 83 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 89 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 90 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 92 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 67 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 68 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 71 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 75 (_enum sreset sc1 sc2 sc3 sc4 sc5 sc6 sliber socupat sdeblocare (_to (i 0)(i 9)))))
    (_signal (_internal stare stare_t 0 76 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 76 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1349 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1350 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(18))(_sensitivity(1)(2)))))
      (line__104(_architecture 1 0 104 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(5)(6))(_sensitivity(9)(12)(15)(16)(17))(_read(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 12714         1652200206811 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652200206810 2022.05.10 19:30:06)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 79 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 80 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 82 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 83 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 89 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 90 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 92 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 67 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 68 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 71 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 75 (_enum sreset sc1 sc2 sc3 sc4 sc5 sc6 sliber socupat sdeblocare (_to (i 0)(i 9)))))
    (_signal (_internal stare stare_t 0 76 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 76 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__105(_architecture 1 0 105 (_process (_simple)(_sensitivity(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . principal 2 -1
  )
)
I 000050 55 12772         1652200378656 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652200378656 2022.05.10 19:32:58)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 79 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 80 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 82 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 83 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 89 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 90 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 92 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 67 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 68 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 71 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 75 (_enum sreset sc1 sc2 sc3 sc4 sc5 sc6 sliber socupat sdeblocare (_to (i 0)(i 9)))))
    (_signal (_internal stare stare_t 0 76 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 76 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__105(_architecture 1 0 105 (_process (_simple)(_target(19)(6)(5))(_sensitivity(18))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 12823         1652201275539 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652201275539 2022.05.10 19:47:55)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 79 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 80 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 82 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 83 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 89 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 90 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 92 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 67 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 68 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 71 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 75 (_enum sreset sc1 sc2 sc3 sc4 sc5 sc6 sliber socupat sdeblocare (_to (i 0)(i 9)))))
    (_signal (_internal stare stare_t 0 76 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 76 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__105(_architecture 1 0 105 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(19)(5)(6))(_sensitivity(9)(16)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (3 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 12906         1652201905954 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652201905953 2022.05.10 19:58:25)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 79 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 80 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 82 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 83 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 89 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 90 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 92 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 67 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 68 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 71 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 75 (_enum sreset sc1 sc2 sc3 sc4 sc5 sc6 sliber socupat sdeblocare (_to (i 0)(i 9)))))
    (_signal (_internal stare stare_t 0 76 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 76 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__105(_architecture 1 0 105 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(19)(6)(5))(_sensitivity(9)(16)(18))(_read(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 12918         1652202786488 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652202786487 2022.05.10 20:13:06)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 57 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 27 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 31 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 47 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 79 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 80 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 82 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 83 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 89 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 90 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 92 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 67 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 68 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 71 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 75 (_enum sreset sc1 sc2 sc3 sc4 sc5 sc6 sliber socupat sdeblocare (_to (i 0)(i 9)))))
    (_signal (_internal stare stare_t 0 76 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 76 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__105(_architecture 1 0 105 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14)(19)(6)(5))(_sensitivity(9)(16)(18))(_read(12)(13)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 13766         1652203236160 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652203236159 2022.05.10 20:20:36)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 80 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 81 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 83 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 90 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 91 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 93 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sc1 sc2 sc3 sc4 sc5 sc6 sliber socupat sdeblocare (_to (i 0)(i 9)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__106(_architecture 1 0 106 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(14)(19)(6)(5))(_sensitivity(9)(16)(18))(_read(12)(13)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 13766         1652203276148 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652203276147 2022.05.10 20:21:16)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 80 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 81 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 83 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 90 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 91 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 93 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sc1 sc2 sc3 sc4 sc5 sc6 sliber socupat sdeblocare (_to (i 0)(i 9)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__106(_architecture 1 0 106 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(14)(19)(5)(6))(_sensitivity(9)(16)(18))(_read(12)(13)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 14616         1652204383473 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652204383472 2022.05.10 20:39:43)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 80 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 81 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 83 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 90 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 91 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 93 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__106(_architecture 1 0 106 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(14)(19)(5)(6))(_sensitivity(9)(16)(18))(_read(12)(13(d_11_8))(13(d_7_4))(13(d_3_0))(15)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 14651         1652204814440 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652204814439 2022.05.10 20:46:54)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 80 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 81 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 83 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 90 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 91 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 93 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__106(_architecture 1 0 106 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(14)(6)(5)(8)(19))(_sensitivity(9)(16)(18))(_read(12)(13(d_11_8))(13(d_7_4))(13(d_3_0))(15)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 3 3 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 14616         1652205007782 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652205007781 2022.05.10 20:50:07)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 80 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 81 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 83 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 90 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 91 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 93 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__106(_architecture 1 0 106 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(14)(19)(6)(5))(_sensitivity(9)(16)(18))(_read(12)(13(d_11_8))(13(d_7_4))(13(d_3_0))(15)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 14612         1652205322614 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652205322614 2022.05.10 20:55:22)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 80 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 81 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 83 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 90 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 91 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 93 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__106(_architecture 1 0 106 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(14)(19)(6)(5))(_sensitivity(9)(16)(18))(_read(12)(13(d_11_8))(13(d_7_4))(13(d_3_0))(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 14612         1652205366707 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652205366706 2022.05.10 20:56:06)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 80 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 81 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 83 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 90 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 91 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 93 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__106(_architecture 1 0 106 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(14)(19)(5)(6))(_sensitivity(9)(16)(18))(_read(12)(13(d_11_8))(13(d_7_4))(13(d_3_0))(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 14612         1652205384257 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652205384256 2022.05.10 20:56:24)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 80 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 81 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 83 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 90 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 91 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 93 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__106(_architecture 1 0 106 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(14)(19)(5)(6))(_sensitivity(9)(16)(18))(_read(12)(13(d_11_8))(13(d_7_4))(13(d_3_0))(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 14612         1652205807162 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652205807161 2022.05.10 21:03:27)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 80 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 81 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 83 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 90 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 91 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 93 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__106(_architecture 1 0 106 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(14)(19)(5)(6))(_sensitivity(9)(16)(17)(18))(_read(12)(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 14644         1652206100302 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652206100301 2022.05.10 21:08:20)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 80 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 81 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 83 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 90 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 91 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 93 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__106(_architecture 1 0 106 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(14)(19)(6)(5))(_sensitivity(9)(16)(17)(18))(_read(12)(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 14644         1652206389916 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652206389916 2022.05.10 21:13:09)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 80 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 81 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 83 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 90 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 91 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 93 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__106(_architecture 1 0 106 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(14)(19)(5)(6))(_sensitivity(9)(16)(17)(18))(_read(12)(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 14644         1652206705829 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652206705828 2022.05.10 21:18:25)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 80 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 81 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 83 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 90 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 91 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 93 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__106(_architecture 1 0 106 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(14)(19)(5)(6))(_sensitivity(9)(16)(17)(18))(_read(12)(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 14837         1652206801577 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652206801577 2022.05.10 21:20:01)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 81 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 82 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 91 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 92 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 94 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14)(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(5)(6))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 14801         1652207090975 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652207090974 2022.05.10 21:24:50)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 81 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 82 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 91 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 92 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 94 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(5)(6))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 14747         1652207458675 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652207458675 2022.05.10 21:30:58)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 81 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 82 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 91 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 92 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 94 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(5)(6))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 14747         1652207485929 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652207485929 2022.05.10 21:31:25)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 81 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 82 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 91 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 92 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 94 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(6)(5))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 14747         1652207519631 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652207519631 2022.05.10 21:31:59)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 81 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 82 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 91 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 92 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 94 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(5)(6))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 14801         1652207924356 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652207924355 2022.05.10 21:38:44)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 81 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 82 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 91 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 92 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 94 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 14801         1652208002743 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652208002743 2022.05.10 21:40:02)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 81 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 82 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 91 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 92 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 94 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 14816         1652208360481 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652208360481 2022.05.10 21:46:00)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 81 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 82 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 91 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 92 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 94 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(5)(6)(9)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 14804         1652208588390 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652208588390 2022.05.10 21:49:48)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 81 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 82 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 91 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 92 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 94 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(6)(5)(9)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 15615         1652208767203 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652208767203 2022.05.10 21:52:47)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 81 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 82 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 91 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 92 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 94 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 14775         1652208787496 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652208787496 2022.05.10 21:53:07)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 81 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 82 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 91 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 92 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 94 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(14)(19)(20))(_sensitivity(9)(16)(17)(18))(_read(12)(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 15615         1652208805945 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652208805945 2022.05.10 21:53:25)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 81 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 82 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 91 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 92 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 94 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 15615         1652208875690 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652208875690 2022.05.10 21:54:35)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 81 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 82 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 91 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 92 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 94 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 15615         1652209353675 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652209353675 2022.05.10 22:02:33)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 81 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 82 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 91 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 92 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 94 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 15615         1652209701532 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652209701531 2022.05.10 22:08:21)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 81 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 82 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 91 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 92 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 94 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16542         1652210036563 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652210036563 2022.05.10 22:13:56)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 82 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 83 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 92 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 93 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 95 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__99(_architecture 0 0 99 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__108(_architecture 1 0 108 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16542         1652210060574 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652210060574 2022.05.10 22:14:20)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 82 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 83 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 92 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 93 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 95 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__99(_architecture 0 0 99 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__108(_architecture 1 0 108 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16542         1652210062781 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652210062780 2022.05.10 22:14:22)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 82 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 83 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 92 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 93 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 95 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__99(_architecture 0 0 99 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__108(_architecture 1 0 108 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16542         1652210641248 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652210641248 2022.05.10 22:24:01)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 82 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 83 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 92 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 93 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 95 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__99(_architecture 0 0 99 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__108(_architecture 1 0 108 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16542         1652210655963 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652210655963 2022.05.10 22:24:15)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 82 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 83 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 92 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 93 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 95 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__99(_architecture 0 0 99 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__108(_architecture 1 0 108 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16542         1652210658669 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652210658669 2022.05.10 22:24:18)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 82 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 83 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 92 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 93 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 95 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__99(_architecture 0 0 99 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__108(_architecture 1 0 108 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16535         1652211021245 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652211021245 2022.05.10 22:30:21)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 82 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 83 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 92 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 93 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 95 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__99(_architecture 0 0 99 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__108(_architecture 1 0 108 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
V 000051 55 3080          1652211537598 numarator4
(_unit VHDL (numarator4 0 6 (numarator4 0 13 ))
  (_version v33)
  (_time 1652211537597 2022.05.10 22:38:57)
  (_source (\./src/numarator4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1651071535877)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (divizor4
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 29 (_component debouncer )
    (_port
      ((BTN)(clk_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation U2 0 30 (_component divizor4 )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor4)
    )
  )
  (_object
    (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out (_string \"00"\)))))
    (_signal (_internal clk_enable_nou ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{1~downto~0}~13 0 33 (_process 0 (_string \"00"\))))
    (_variable (_internal ok ~extSTD.STANDARD.INTEGER 0 34 (_process 0 ((i 0)))))
    (_process
      (line__32(_architecture 0 0 32 (_process (_simple)(_target(3))(_sensitivity(4)(5)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 )
  )
  (_model . numarator4 1 -1
  )
)
I 000050 55 16535         1652211911494 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652211911493 2022.05.10 22:45:11)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 82 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 83 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 92 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 93 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 95 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__99(_architecture 0 0 99 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__108(_architecture 1 0 108 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16542         1652212468520 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652212468520 2022.05.10 22:54:28)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 82 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 83 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 92 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 93 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 95 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__99(_architecture 0 0 99 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__108(_architecture 1 0 108 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16542         1652212481907 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652212481907 2022.05.10 22:54:41)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 82 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 83 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 92 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 93 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 95 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__99(_architecture 0 0 99 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__108(_architecture 1 0 108 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16542         1652212999102 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652212999101 2022.05.10 23:03:19)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 82 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 83 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 92 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 93 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 95 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__99(_architecture 0 0 99 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__108(_architecture 1 0 108 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16542         1652246287361 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652246287360 2022.05.11 08:18:07)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 82 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 83 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 92 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 93 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 95 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__99(_architecture 0 0 99 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__108(_architecture 1 0 108 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16542         1652246382330 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652246382327 2022.05.11 08:19:42)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 81 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 82 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 91 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 92 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 94 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 75 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 76 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 76 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__105(_architecture 1 0 105 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000052 55 2387          1652246430928 hex7seg_top
(_unit VHDL (hex7seg_top 0 4 (hex7seg_top 0 11 ))
  (_version v33)
  (_time 1652246430927 2022.05.11 08:20:30)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652039059297)
    (_use )
  )
  (_component
    (hex7seg
      (_object
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
  )
  (_instantiation X1 0 21 (_component hex7seg )
    (_port
      ((x)(x))
      ((clk)(mclk))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg)
    )
  )
  (_object
    (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 16542         1652246435468 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652246435467 2022.05.11 08:20:35)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 81 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 82 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 91 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 92 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 94 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 75 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 76 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 76 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__105(_architecture 1 0 105 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16542         1652247473488 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652247473487 2022.05.11 08:37:53)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 81 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 82 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 91 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 92 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 94 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 75 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 76 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 76 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__105(_architecture 1 0 105 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16542         1652247484469 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652247484468 2022.05.11 08:38:04)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 81 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 82 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 91 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 92 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 94 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 75 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 76 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 76 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__105(_architecture 1 0 105 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000052 55 2673          1652248025991 hex7seg_top
(_unit VHDL (hex7seg_top 0 4 (hex7seg_top 0 12 ))
  (_version v33)
  (_time 1652248025990 2022.05.11 08:47:05)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652248020355)
    (_use )
  )
  (_component
    (hex7seg
      (_object
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 17 (_entity (_out ))))
      )
    )
  )
  (_instantiation X1 0 27 (_component hex7seg )
    (_port
      ((x)(x))
      ((clk)(mclk))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg)
    )
  )
  (_object
    (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_port (_internal aprindere ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 3 3 3 )
  )
  (_model . hex7seg_top 1 -1
  )
)
I 000052 55 2673          1652248053527 hex7seg_top
(_unit VHDL (hex7seg_top 0 4 (hex7seg_top 0 12 ))
  (_version v33)
  (_time 1652248053527 2022.05.11 08:47:33)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652248020355)
    (_use )
  )
  (_component
    (hex7seg
      (_object
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 17 (_entity (_out ))))
      )
    )
  )
  (_instantiation X1 0 27 (_component hex7seg )
    (_port
      ((x)(x))
      ((clk)(mclk))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg)
    )
  )
  (_object
    (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_port (_internal aprindere ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 3 3 3 )
  )
  (_model . hex7seg_top 1 -1
  )
)
I 000050 55 16769         1652248104721 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652248104720 2022.05.11 08:48:24)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal aprindere ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((aprindere)(aprindere))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal aprindere ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16773         1652248179796 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652248179795 2022.05.11 08:49:39)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal aprindere ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((aprindere)(aprindere))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal aprindere ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000052 55 2673          1652248468785 hex7seg_top
(_unit VHDL (hex7seg_top 0 4 (hex7seg_top 0 12 ))
  (_version v33)
  (_time 1652248468784 2022.05.11 08:54:28)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652248020355)
    (_use )
  )
  (_component
    (hex7seg
      (_object
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 17 (_entity (_out ))))
      )
    )
  )
  (_instantiation X1 0 27 (_component hex7seg )
    (_port
      ((x)(x))
      ((clk)(mclk))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg)
    )
  )
  (_object
    (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_port (_internal aprindere ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 )
    (2 2 2 2 )
  )
  (_model . hex7seg_top 1 -1
  )
)
I 000050 55 16773         1652248471538 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652248471537 2022.05.11 08:54:31)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal aprindere ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((aprindere)(aprindere))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal aprindere ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000052 55 2387          1652248717589 hex7seg_top
(_unit VHDL (hex7seg_top 0 4 (hex7seg_top 0 11 ))
  (_version v33)
  (_time 1652248717588 2022.05.11 08:58:37)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652248717535)
    (_use )
  )
  (_component
    (hex7seg
      (_object
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
  )
  (_instantiation X1 0 20 (_component hex7seg )
    (_port
      ((x)(x))
      ((clk)(mclk))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg)
    )
  )
  (_object
    (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 16542         1652248732201 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652248732200 2022.05.11 08:58:52)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 81 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 82 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 91 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 92 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 94 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 75 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 76 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 76 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__105(_architecture 1 0 105 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16542         1652248748065 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652248748065 2022.05.11 08:59:08)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 81 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 82 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 91 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 92 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 94 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 75 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 76 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 76 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__105(_architecture 1 0 105 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000052 55 2387          1652248751994 hex7seg_top
(_unit VHDL (hex7seg_top 0 4 (hex7seg_top 0 11 ))
  (_version v33)
  (_time 1652248751993 2022.05.11 08:59:11)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652248717535)
    (_use )
  )
  (_component
    (hex7seg
      (_object
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 15 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
  )
  (_instantiation X1 0 20 (_component hex7seg )
    (_port
      ((x)(x))
      ((clk)(mclk))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg)
    )
  )
  (_object
    (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 16609         1652249343523 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652249343523 2022.05.11 09:09:03)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 58 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 36 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 48 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation N4 0 81 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 82 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 84 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 91 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 92 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 94 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 68 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 69 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 75 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 76 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 76 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__105(_architecture 1 0 105 (_process (_simple)(_target(8)(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 )
    (2 3 )
    (3 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (3 3 3 3 )
    (2 3 )
    (3 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000048 55 4363          1652253516872 hex7seg
(_unit VHDL (hex7seg 0 5 (hex7seg 0 13 ))
  (_version v33)
  (_time 1652253516873 2022.05.11 10:18:36)
  (_source (\./src/hex7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652253481629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal aen_final ~std_logic_vector{3~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{18~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18{18~downto~17}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 17))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_alias((s)(clkdiv(d_18_17))))(_target(5))(_sensitivity(9(d_18_17))))))
      (line__21(_architecture 1 0 21 (_assignment (_simple)(_target(7)))))
      (line__24(_architecture 2 0 24 (_process (_simple)(_target(6))(_sensitivity(5))(_read(0(d_11_8))(0(d_7_4))(0(d_3_0))))))
      (line__33(_architecture 3 0 33 (_process (_simple)(_target(2))(_sensitivity(6)))))
      (line__56(_architecture 4 0 56 (_process (_simple)(_target(3))(_sensitivity(5)(7)))))
      (line__64(_architecture 5 0 64 (_process (_simple)(_target(3))(_sensitivity(7)(4)))))
      (line__72(_architecture 6 0 72 (_process (_simple)(_target(9))(_sensitivity(1))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)
  )
  (_static
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . hex7seg 7 -1
  )
)
I 000052 55 2596          1652253550284 hex7seg_top
(_unit VHDL (hex7seg_top 0 4 (hex7seg_top 0 12 ))
  (_version v33)
  (_time 1652253550284 2022.05.11 10:19:10)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652253539367)
    (_use )
  )
  (_component
    (hex7seg
      (_object
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 17 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
      )
    )
  )
  (_instantiation X1 0 22 (_component hex7seg )
    (_port
      ((x)(x))
      ((clk)(mclk))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg)
    )
  )
  (_object
    (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 16765         1652253681569 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652253681569 2022.05.11 10:21:21)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16765         1652253750835 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652253750835 2022.05.11 10:22:30)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000052 55 2596          1652253754293 hex7seg_top
(_unit VHDL (hex7seg_top 0 4 (hex7seg_top 0 12 ))
  (_version v33)
  (_time 1652253754293 2022.05.11 10:22:34)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652253539367)
    (_use )
  )
  (_component
    (hex7seg
      (_object
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 17 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
      )
    )
  )
  (_instantiation X1 0 22 (_component hex7seg )
    (_port
      ((x)(x))
      ((clk)(mclk))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg)
    )
  )
  (_object
    (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 4363          1652253765225 hex7seg
(_unit VHDL (hex7seg 0 5 (hex7seg 0 13 ))
  (_version v33)
  (_time 1652253765226 2022.05.11 10:22:45)
  (_source (\./src/hex7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652253481629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal aen_final ~std_logic_vector{3~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{18~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18{18~downto~17}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 17))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_alias((s)(clkdiv(d_18_17))))(_target(5))(_sensitivity(9(d_18_17))))))
      (line__21(_architecture 1 0 21 (_assignment (_simple)(_target(7)))))
      (line__24(_architecture 2 0 24 (_process (_simple)(_target(6))(_sensitivity(5))(_read(0(d_11_8))(0(d_7_4))(0(d_3_0))))))
      (line__33(_architecture 3 0 33 (_process (_simple)(_target(2))(_sensitivity(6)))))
      (line__56(_architecture 4 0 56 (_process (_simple)(_target(3))(_sensitivity(5)(7)))))
      (line__64(_architecture 5 0 64 (_process (_simple)(_target(3))(_sensitivity(7)(4)))))
      (line__72(_architecture 6 0 72 (_process (_simple)(_target(9))(_sensitivity(1))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)
  )
  (_static
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . hex7seg 7 -1
  )
)
I 000048 55 4363          1652253767581 hex7seg
(_unit VHDL (hex7seg 0 5 (hex7seg 0 13 ))
  (_version v33)
  (_time 1652253767580 2022.05.11 10:22:47)
  (_source (\./src/hex7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652253481629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal aen_final ~std_logic_vector{3~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{18~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18{18~downto~17}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 17))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_alias((s)(clkdiv(d_18_17))))(_target(5))(_sensitivity(9(d_18_17))))))
      (line__21(_architecture 1 0 21 (_assignment (_simple)(_target(7)))))
      (line__24(_architecture 2 0 24 (_process (_simple)(_target(6))(_sensitivity(5))(_read(0(d_11_8))(0(d_7_4))(0(d_3_0))))))
      (line__33(_architecture 3 0 33 (_process (_simple)(_target(2))(_sensitivity(6)))))
      (line__56(_architecture 4 0 56 (_process (_simple)(_target(3))(_sensitivity(5)(7)))))
      (line__64(_architecture 5 0 64 (_process (_simple)(_target(3))(_sensitivity(7)(4)))))
      (line__72(_architecture 6 0 72 (_process (_simple)(_target(9))(_sensitivity(1))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)
  )
  (_static
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . hex7seg 7 -1
  )
)
I 000048 55 4370          1652254647914 hex7seg
(_unit VHDL (hex7seg 0 5 (hex7seg 0 13 ))
  (_version v33)
  (_time 1652254647913 2022.05.11 10:37:27)
  (_source (\./src/hex7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652253481629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal aen_final ~std_logic_vector{3~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{18~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18{18~downto~17}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 17))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_alias((s)(clkdiv(d_18_17))))(_target(5))(_sensitivity(9(d_18_17))))))
      (line__21(_architecture 1 0 21 (_assignment (_simple)(_target(7)))))
      (line__24(_architecture 2 0 24 (_process (_simple)(_target(6))(_sensitivity(5))(_read(0(d_11_8))(0(d_7_4))(0(d_3_0))))))
      (line__33(_architecture 3 0 33 (_process (_simple)(_target(2))(_sensitivity(6)))))
      (line__56(_architecture 4 0 56 (_process (_simple)(_target(3))(_sensitivity(5)(7)))))
      (line__64(_architecture 5 0 64 (_process (_simple)(_target(3))(_sensitivity(4))(_read(7)))))
      (line__72(_architecture 6 0 72 (_process (_simple)(_target(9))(_sensitivity(1))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)
  )
  (_static
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . hex7seg 7 -1
  )
)
I 000048 55 4273          1652254972064 hex7seg
(_unit VHDL (hex7seg 0 5 (hex7seg 0 13 ))
  (_version v33)
  (_time 1652254972064 2022.05.11 10:42:52)
  (_source (\./src/hex7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652253481629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal aen_final ~std_logic_vector{3~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{18~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18{18~downto~17}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 17))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_alias((s)(clkdiv(d_18_17))))(_target(5))(_sensitivity(9(d_18_17))))))
      (line__21(_architecture 1 0 21 (_assignment (_simple)(_target(7)))))
      (line__24(_architecture 2 0 24 (_process (_simple)(_target(6))(_sensitivity(5))(_read(0(d_11_8))(0(d_7_4))(0(d_3_0))))))
      (line__33(_architecture 3 0 33 (_process (_simple)(_target(2))(_sensitivity(6)))))
      (line__56(_architecture 4 0 56 (_process (_simple)(_target(3))(_sensitivity(5)(7)(4)))))
      (line__68(_architecture 5 0 68 (_process (_simple)(_target(9))(_sensitivity(1))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)
  )
  (_static
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . hex7seg 6 -1
  )
)
I 000048 55 4273          1652255449706 hex7seg
(_unit VHDL (hex7seg 0 5 (hex7seg 0 13 ))
  (_version v33)
  (_time 1652255449706 2022.05.11 10:50:49)
  (_source (\./src/hex7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652253481629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal aen_final ~std_logic_vector{3~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{18~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18{18~downto~17}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 17))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_alias((s)(clkdiv(d_18_17))))(_target(5))(_sensitivity(9(d_18_17))))))
      (line__21(_architecture 1 0 21 (_assignment (_simple)(_target(7)))))
      (line__24(_architecture 2 0 24 (_process (_simple)(_target(6))(_sensitivity(5))(_read(0(d_11_8))(0(d_7_4))(0(d_3_0))))))
      (line__33(_architecture 3 0 33 (_process (_simple)(_target(2))(_sensitivity(6)))))
      (line__56(_architecture 4 0 56 (_process (_simple)(_target(3))(_sensitivity(5)(7)(4)))))
      (line__68(_architecture 5 0 68 (_process (_simple)(_target(9))(_sensitivity(1))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)
  )
  (_static
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . hex7seg 6 -1
  )
)
I 000048 55 4273          1652255452671 hex7seg
(_unit VHDL (hex7seg 0 5 (hex7seg 0 13 ))
  (_version v33)
  (_time 1652255452672 2022.05.11 10:50:52)
  (_source (\./src/hex7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652253481629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal aen_final ~std_logic_vector{3~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{18~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18{18~downto~17}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 17))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_alias((s)(clkdiv(d_18_17))))(_target(5))(_sensitivity(9(d_18_17))))))
      (line__21(_architecture 1 0 21 (_assignment (_simple)(_target(7)))))
      (line__24(_architecture 2 0 24 (_process (_simple)(_target(6))(_sensitivity(5))(_read(0(d_11_8))(0(d_7_4))(0(d_3_0))))))
      (line__33(_architecture 3 0 33 (_process (_simple)(_target(2))(_sensitivity(6)))))
      (line__56(_architecture 4 0 56 (_process (_simple)(_target(3))(_sensitivity(5)(7)(4)))))
      (line__68(_architecture 5 0 68 (_process (_simple)(_target(9))(_sensitivity(1))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)
  )
  (_static
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . hex7seg 6 -1
  )
)
I 000052 55 2596          1652255456282 hex7seg_top
(_unit VHDL (hex7seg_top 0 4 (hex7seg_top 0 12 ))
  (_version v33)
  (_time 1652255456281 2022.05.11 10:50:56)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652253539367)
    (_use )
  )
  (_component
    (hex7seg
      (_object
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 17 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
      )
    )
  )
  (_instantiation X1 0 22 (_component hex7seg )
    (_port
      ((x)(x))
      ((clk)(mclk))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg)
    )
  )
  (_object
    (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 4257          1652255832532 hex7seg
(_unit VHDL (hex7seg 0 5 (hex7seg 0 13 ))
  (_version v33)
  (_time 1652255832531 2022.05.11 10:57:12)
  (_source (\./src/hex7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652253481629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal aen_final ~std_logic_vector{3~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{18~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18{18~downto~17}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 17))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_alias((s)(clkdiv(d_18_17))))(_target(5))(_sensitivity(9(d_18_17))))))
      (line__21(_architecture 1 0 21 (_assignment (_simple)(_target(7)))))
      (line__24(_architecture 2 0 24 (_process (_simple)(_target(6))(_sensitivity(5))(_read(0(d_11_8))(0(d_7_4))(0(d_3_0))))))
      (line__33(_architecture 3 0 33 (_process (_simple)(_target(2))(_sensitivity(6)))))
      (line__56(_architecture 4 0 56 (_process (_simple)(_target(3))(_sensitivity(5)(7)(4)))))
      (line__67(_architecture 5 0 67 (_process (_simple)(_target(9))(_sensitivity(1))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)
  )
  (_static
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
  )
  (_model . hex7seg 6 -1
  )
)
V 000048 55 4257          1652255836298 hex7seg
(_unit VHDL (hex7seg 0 5 (hex7seg 0 13 ))
  (_version v33)
  (_time 1652255836299 2022.05.11 10:57:16)
  (_source (\./src/hex7seg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652253481629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal s ~std_logic_vector{1~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal aen ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal aen_final ~std_logic_vector{3~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_signal (_internal clkdiv ~std_logic_vector{18~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{18{18~downto~17}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 17))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_alias((s)(clkdiv(d_18_17))))(_target(5))(_sensitivity(9(d_18_17))))))
      (line__21(_architecture 1 0 21 (_assignment (_simple)(_target(7)))))
      (line__24(_architecture 2 0 24 (_process (_simple)(_target(6))(_sensitivity(5))(_read(0(d_11_8))(0(d_7_4))(0(d_3_0))))))
      (line__33(_architecture 3 0 33 (_process (_simple)(_target(2))(_sensitivity(6)))))
      (line__56(_architecture 4 0 56 (_process (_simple)(_target(3))(_sensitivity(5)(7)(4)))))
      (line__67(_architecture 5 0 67 (_process (_simple)(_target(9))(_sensitivity(1))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)
  )
  (_static
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 )
  )
  (_model . hex7seg 6 -1
  )
)
I 000052 55 2596          1652255839875 hex7seg_top
(_unit VHDL (hex7seg_top 0 4 (hex7seg_top 0 12 ))
  (_version v33)
  (_time 1652255839874 2022.05.11 10:57:19)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652253539367)
    (_use )
  )
  (_component
    (hex7seg
      (_object
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 17 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
      )
    )
  )
  (_instantiation X1 0 22 (_component hex7seg )
    (_port
      ((x)(x))
      ((clk)(mclk))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg)
    )
  )
  (_object
    (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 16761         1652256845116 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652256845116 2022.05.11 11:14:05)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16761         1652256851633 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652256851633 2022.05.11 11:14:11)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16902         1652257185256 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652257185255 2022.05.11 11:19:45)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)((i 3)))
    )
    (_use (_entity . hex7seg_top)
      (_port
        ((mclk)(mclk))
        ((x)(x))
        ((a_to_g)(a_to_g))
        ((an)(an))
        ((pornire)(pornire))
      )
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16804         1652257620122 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652257620122 2022.05.11 11:27:00)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 82 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 83 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 85 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 92 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 93 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 95 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)((i 3)))
    )
    (_use (_entity . hex7seg_top)
      (_port
        ((mclk)(mclk))
        ((x)(x))
        ((a_to_g)(a_to_g))
        ((an)(an))
        ((pornire)(pornire))
      )
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__106(_architecture 1 0 106 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16906         1652257962754 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652257962753 2022.05.11 11:32:42)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)((i 3)))
    )
    (_use (_entity . hex7seg_top)
      (_port
        ((mclk)(mclk))
        ((x)(x))
        ((a_to_g)(a_to_g))
        ((an)(an))
        ((pornire)(pornire))
      )
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16765         1652257969005 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652257969005 2022.05.11 11:32:49)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16765         1652258306172 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652258306172 2022.05.11 11:38:26)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16765         1652258605133 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652258605134 2022.05.11 11:43:25)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16765         1652258629796 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652258629796 2022.05.11 11:43:49)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16765         1652258951125 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652258951125 2022.05.11 11:49:11)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16765         1652261495168 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652261495167 2022.05.11 12:31:35)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16765         1652261873760 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652261873760 2022.05.11 12:37:53)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16765         1652262341534 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652262341534 2022.05.11 12:45:41)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16765         1652262709254 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652262709253 2022.05.11 12:51:49)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16765         1652262999377 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652262999376 2022.05.11 12:56:39)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16765         1652263013364 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652263013363 2022.05.11 12:56:53)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16765         1652263477859 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652263477858 2022.05.11 13:04:37)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16765         1652263862055 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652263862054 2022.05.11 13:11:02)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16765         1652264302015 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652264302014 2022.05.11 13:18:22)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 1440          1652264369145 carac_dis
(_unit VHDL (carac_dis 0 6 (carac_dis 0 12 ))
  (_version v33)
  (_time 1652264369145 2022.05.11 13:19:29)
  (_source (\./src/Caractere_distincte.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652264369134)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal reg1 ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_in ))))
    (_port (_internal reg2 ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_in ))))
    (_port (_internal reg3 ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_in ))))
    (_port (_internal r ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4))(_sensitivity(1)(3)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . carac_dis 1 -1
  )
)
I 000050 55 16834         1652264390078 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652264390077 2022.05.11 13:19:50)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 46 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 60 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal r ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 50 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 50 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 50 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 50 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 50 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 50 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 84 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 85 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 92 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 94 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((r)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 95 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 97 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 69 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 70 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 73 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 77 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 78 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__99(_architecture 0 0 99 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__108(_architecture 1 0 108 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16872         1652264419116 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652264419115 2022.05.11 13:20:19)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 46 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 60 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal r ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 50 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 50 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 50 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 50 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 50 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 50 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 84 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 85 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 92 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 94 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((r)(reset))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 95 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 97 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 69 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 70 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 73 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 77 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 78 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__99(_architecture 0 0 99 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__108(_architecture 1 0 108 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16872         1652264433124 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652264433123 2022.05.11 13:20:33)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 46 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 60 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal r ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 50 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 50 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 50 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 50 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 50 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 50 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 84 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 85 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 92 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 94 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((r)(reset))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 95 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 97 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 69 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 70 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 73 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 77 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 78 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__99(_architecture 0 0 99 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__108(_architecture 1 0 108 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
V 000050 55 1355          1652264741379 carac_dis
(_unit VHDL (carac_dis 0 6 (carac_dis 0 11 ))
  (_version v33)
  (_time 1652264741379 2022.05.11 13:25:41)
  (_source (\./src/Caractere_distincte.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652264737811)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal reg1 ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_in ))))
    (_port (_internal reg2 ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_in ))))
    (_port (_internal reg3 ~std_logic_vector{3~downto~0}~124 0 7 (_entity (_in ))))
    (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . carac_dis 1 -1
  )
)
I 000050 55 16765         1652264744885 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652264744884 2022.05.11 13:25:44)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 17579         1652264829939 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652264829938 2022.05.11 13:27:09)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1349 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1350 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1367 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1368 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1369 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1370 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1371 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1372 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 17579         1652264834497 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652264834496 2022.05.11 13:27:14)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1353 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1354 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1351 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1352 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1349 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1350 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1367 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1368 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1369 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1370 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1371 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1372 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16765         1652265367021 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652265367021 2022.05.11 13:36:07)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16765         1652376073601 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652376073600 2022.05.12 20:21:13)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16769         1652376143853 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652376143852 2022.05.12 20:22:23)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1)(16))(_read(19)))))
      (line__109(_architecture 1 0 109 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16773         1652376906426 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652376906426 2022.05.12 20:35:06)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1)(16))(_read(19)))))
      (line__109(_architecture 1 0 109 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(16)(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16773         1652377518181 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652377518181 2022.05.12 20:45:18)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1)(15))(_read(19)))))
      (line__109(_architecture 1 0 109 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16773         1652377876923 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652377876923 2022.05.12 20:51:16)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1)(15))(_read(19)))))
      (line__109(_architecture 1 0 109 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16773         1652378316391 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652378316390 2022.05.12 20:58:36)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1)(15))(_read(19)))))
      (line__109(_architecture 1 0 109 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16773         1652378604185 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652378604185 2022.05.12 21:03:24)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2)(15))(_read(19)))))
      (line__109(_architecture 1 0 109 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16773         1652379025468 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652379025468 2022.05.12 21:10:25)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1)(15))(_read(19)))))
      (line__109(_architecture 1 0 109 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16773         1652379082051 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652379082050 2022.05.12 21:11:22)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1)(15))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16769         1652379100160 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652379100159 2022.05.12 21:11:40)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2))(_read(19)))))
      (line__107(_architecture 1 0 107 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16773         1652379322153 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652379322152 2022.05.12 21:15:22)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2)(15))(_read(19)))))
      (line__109(_architecture 1 0 109 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16773         1652379454440 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652379454440 2022.05.12 21:17:34)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1)(15))(_read(19)))))
      (line__109(_architecture 1 0 109 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16773         1652379783203 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652379783202 2022.05.12 21:23:03)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2)(15))(_read(19)))))
      (line__109(_architecture 1 0 109 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16773         1652379797037 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652379797036 2022.05.12 21:23:17)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2)(15))(_read(19)))))
      (line__109(_architecture 1 0 109 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16773         1652380324568 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652380324567 2022.05.12 21:32:04)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1)(15))(_read(19)))))
      (line__109(_architecture 1 0 109 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16773         1652380657312 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652380657311 2022.05.12 21:37:37)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2)(15))(_read(19)))))
      (line__109(_architecture 1 0 109 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16773         1652380792520 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652380792519 2022.05.12 21:39:52)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2)(15))(_read(19)))))
      (line__109(_architecture 1 0 109 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16773         1652418792774 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652418792774 2022.05.13 08:13:12)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2)(15))(_read(19)))))
      (line__109(_architecture 1 0 109 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16773         1652419274265 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652419274264 2022.05.13 08:21:14)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(2)(1)(15))(_read(19)))))
      (line__109(_architecture 1 0 109 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16773         1652419407463 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652419407462 2022.05.13 08:23:27)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 83 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 84 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 86 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 93 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 94 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 96 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__98(_architecture 0 0 98 (_process (_simple)(_target(18))(_sensitivity(1)(2)(15))(_read(19)))))
      (line__109(_architecture 1 0 109 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16884         1652419913221 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652419913220 2022.05.13 08:31:53)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 84 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 85 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 92 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 94 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 95 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 97 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal cmp_de_cifre_sig ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__99(_architecture 0 0 99 (_process (_simple)(_target(18))(_sensitivity(1)(2)(15))(_read(19)))))
      (line__110(_architecture 1 0 110 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22)(23))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16884         1652419929950 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652419929949 2022.05.13 08:32:09)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 84 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 85 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 92 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 94 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 95 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 97 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal cmp_de_cifre_sig ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__99(_architecture 0 0 99 (_process (_simple)(_target(18))(_sensitivity(2)(1)(15))(_read(19)))))
      (line__110(_architecture 1 0 110 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22)(23))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16884         1652419969890 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652419969890 2022.05.13 08:32:49)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 84 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 85 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 92 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 94 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 95 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 97 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal cmp_de_cifre_sig ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__99(_architecture 0 0 99 (_process (_simple)(_target(18))(_sensitivity(1)(2)(15))(_read(19)))))
      (line__110(_architecture 1 0 110 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22)(23))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16884         1652420708822 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652420708821 2022.05.13 08:45:08)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 84 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 85 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 92 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 94 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 95 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 97 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal cmp_de_cifre_sig ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__99(_architecture 0 0 99 (_process (_simple)(_target(18))(_sensitivity(2)(1)(15))(_read(19)))))
      (line__110(_architecture 1 0 110 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22)(23))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16880         1652421213937 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652421213937 2022.05.13 08:53:33)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 84 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 85 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 92 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 94 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 95 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 97 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal cmp_de_cifre_sig ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__99(_architecture 0 0 99 (_process (_simple)(_target(18))(_sensitivity(1)(2)(15))(_read(19)))))
      (line__110(_architecture 1 0 110 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16884         1652421292589 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652421292588 2022.05.13 08:54:52)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 84 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 85 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 92 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 94 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 95 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 97 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal cmp_de_cifre_sig ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__99(_architecture 0 0 99 (_process (_simple)(_target(18))(_sensitivity(1)(2)(15))(_read(19)))))
      (line__110(_architecture 1 0 110 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22)(23))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16884         1652421325620 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652421325619 2022.05.13 08:55:25)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 84 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 85 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 92 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 94 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 95 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 97 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal cmp_de_cifre_sig ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__99(_architecture 0 0 99 (_process (_simple)(_target(18))(_sensitivity(1)(2)(15))(_read(19)))))
      (line__110(_architecture 1 0 110 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22)(23))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16884         1652421377194 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652421377193 2022.05.13 08:56:17)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 84 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 85 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 92 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 94 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 95 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 97 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal cmp_de_cifre_sig ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__99(_architecture 0 0 99 (_process (_simple)(_target(18))(_sensitivity(2)(1)(15))(_read(19)))))
      (line__110(_architecture 1 0 110 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22)(23))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16884         1652421505192 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652421505192 2022.05.13 08:58:25)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 84 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 85 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 87 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 92 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 94 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 95 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 97 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 76 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 77 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal cmp_de_cifre_sig ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__99(_architecture 0 0 99 (_process (_simple)(_target(18))(_sensitivity(1)(2)(15))(_read(19)))))
      (line__110(_architecture 1 0 110 (_process (_simple)(_target(6)(5)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22)(23))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16886         1652435648519 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652435648518 2022.05.13 12:54:08)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 85 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 86 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 92 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 93 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 95 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 96 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 98 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 77 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 78 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal cmp_de_cifre_sig ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__100(_architecture 0 0 100 (_process (_simple)(_target(18))(_sensitivity(2)(1)(15))(_read(19)))))
      (line__111(_architecture 1 0 111 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22)(23))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
I 000050 55 16886         1652435665849 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652435665850 2022.05.13 12:54:25)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 85 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 86 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 92 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 93 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 95 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 96 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 98 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 77 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 78 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal cmp_de_cifre_sig ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__100(_architecture 0 0 100 (_process (_simple)(_target(18))(_sensitivity(2)(1)(15))(_read(19)))))
      (line__111(_architecture 1 0 111 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22)(23))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
V 000051 55 1615          1652858329958 Bistabil_D
(_unit VHDL (bistabil 0 6 (bistabil_d 0 11 ))
  (_version v33)
  (_time 1652858329958 2022.05.18 10:18:49)
  (_source (\./src/bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652077643504)
    (_use )
  )
  (_component
    (divizorD
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation D1 0 18 (_component divizorD )
    (_port
      ((clk)(clk))
      ((clk_nou)(clk_bis))
    )
    (_use (_entity . divizord)
    )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_signal (_internal clk_bis ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni )(_event))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(3))(_sensitivity(2)(1))(_read(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Bistabil_D 1 -1
  )
)
I 000044 55 4489          1652858365316 arh
(_unit VHDL (numarator16v2 0 6 (arh 0 15 ))
  (_version v33)
  (_time 1652858365315 2022.05.18 10:19:25)
  (_source (\./src/numarator16.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652013189799)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
  )
  (_instantiation nn1 0 41 (_component debouncer )
    (_port
      ((BTN)(clk_up_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_up_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nn2 0 42 (_component debouncer )
    (_port
      ((BTN)(clk_down_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_down_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nnE 0 43 (_component debouncer )
    (_port
      ((BTN)(reset_ac))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(reset_ac_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nn4 0 44 (_component bistabil )
    (_port
      ((d)(reset_ac_nou))
      ((CLK)(CLK))
      ((R)(reset))
      ((q)(reset_ac_D))
    )
    (_use (_entity . bistabil)
    )
  )
  (_instantiation nn3 0 45 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_object
    (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal q ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out (_string \"0000"\)))))
    (_signal (_internal clk_up_enable_nou ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal clk_down_enable_nou ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal reset_ac_nou ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal reset_ac_D ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 48 (_process 0 (_string \"0000"\))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(5))(_sensitivity(6)(7)(10)(2)(3))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
V 000044 55 4489          1652858379794 arh
(_unit VHDL (numarator16v2 0 6 (arh 0 15 ))
  (_version v33)
  (_time 1652858379793 2022.05.18 10:19:39)
  (_source (\./src/numarator16.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652013189799)
    (_use )
  )
  (_component
    (debouncer
      (_object
        (_port (_internal BTN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal BTN_NOU ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (bistabil
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (divizor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
  )
  (_instantiation nn1 0 41 (_component debouncer )
    (_port
      ((BTN)(clk_up_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_up_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nn2 0 42 (_component debouncer )
    (_port
      ((BTN)(clk_down_enable))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(clk_down_enable_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nnE 0 43 (_component debouncer )
    (_port
      ((BTN)(reset_ac))
      ((CLK)(CLK))
      ((R)(reset))
      ((BTN_NOU)(reset_ac_nou))
    )
    (_use (_entity . debouncer)
    )
  )
  (_instantiation nn4 0 44 (_component bistabil )
    (_port
      ((d)(reset_ac_nou))
      ((CLK)(CLK))
      ((R)(reset))
      ((q)(reset_ac_D))
    )
    (_use (_entity . bistabil)
    )
  )
  (_instantiation nn3 0 45 (_component divizor )
    (_port
      ((CLK)(CLK))
      ((clk_nou)(clk_nou))
    )
    (_use (_entity . divizor)
    )
  )
  (_object
    (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal q ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_out (_string \"0000"\)))))
    (_signal (_internal clk_up_enable_nou ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_signal (_internal clk_down_enable_nou ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal reset_ac_nou ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal clk_nou ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal reset_ac_D ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{3~downto~0}~13 0 48 (_process 0 (_string \"0000"\))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(5))(_sensitivity(6)(7)(10)(2)(3))(_read(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
V 000052 55 2596          1652858490217 hex7seg_top
(_unit VHDL (hex7seg_top 0 4 (hex7seg_top 0 12 ))
  (_version v33)
  (_time 1652858490216 2022.05.18 10:21:30)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652253539367)
    (_use )
  )
  (_component
    (hex7seg
      (_object
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 16 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 17 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
      )
    )
  )
  (_instantiation X1 0 22 (_component hex7seg )
    (_port
      ((x)(x))
      ((clk)(mclk))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg)
    )
  )
  (_object
    (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal x ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 16886         1652858494031 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652858494031 2022.05.18 10:21:34)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 85 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 86 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 92 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 93 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 95 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 96 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 98 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 77 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 78 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal cmp_de_cifre_sig ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__100(_architecture 0 0 100 (_process (_simple)(_target(18))(_sensitivity(1)(2)(15))(_read(19)))))
      (line__111(_architecture 1 0 111 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22)(23))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
V 000050 55 16886         1652865263336 principal
(_unit VHDL (principal 0 6 (principal 0 18 ))
  (_version v33)
  (_time 1652865263336 2022.05.18 12:14:23)
  (_source (\./src/principal.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652040908171)
    (_use )
  )
  (_component
    (numarator4
      (_object
        (_port (_internal clk_enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
    (numarator16v2
      (_object
        (_port (_internal clk_up_enable ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal clk_down_enable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal reset_ac ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~1324 0 59 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal abcd ~std_logic_vector{3~downto~0}~132 0 29 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (carac_dis
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal caractere_distincte ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
    (comparator_cifre
      (_object
        (_port (_internal reg1 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg2 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg3 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg4 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg5 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal reg6 ~std_logic_vector{3~downto~0}~1322 0 49 (_entity (_in ))))
        (_port (_internal comparator_cifre ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (hex7seg_top
      (_object
        (_port (_internal mclk ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal x ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal pornire ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
      )
    )
  )
  (_instantiation N4 0 85 (_component numarator4 )
    (_port
      ((clk_enable)(adauga_cifru))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(S4))
    )
    (_use (_entity . numarator4)
    )
  )
  (_instantiation N16 0 86 (_component numarator16v2 )
    (_port
      ((clk_up_enable)(up))
      ((clk_down_enable)(down))
      ((clk)(clk))
      ((reset)(reset))
      ((reset_ac)(adauga_cifru))
      ((Q)(abcd))
    )
    (_use (_entity . numarator16v2)
    )
  )
  (_instantiation R1 0 88 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(0)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R2 0 89 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(1)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R3 0 90 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(2)))
      ((reset)(reset_registri))
      ((clk)(clk))
      ((Q)(set1(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R4 0 91 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(3)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_3_0)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R5 0 92 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(4)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_7_4)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation R6 0 93 (_component registru )
    (_port
      ((abcd)(abcd))
      ((load)(load(5)))
      ((reset)(reset_registri2))
      ((clk)(clk))
      ((Q)(set2(d_11_8)))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation C1 0 95 (_component carac_dis )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((caractere_distincte)(distincte_caractere))
    )
    (_use (_entity . carac_dis)
    )
  )
  (_instantiation C2 0 96 (_component comparator_cifre )
    (_port
      ((reg1)(set1(d_3_0)))
      ((reg2)(set1(d_7_4)))
      ((reg3)(set1(d_11_8)))
      ((reg4)(set2(d_3_0)))
      ((reg5)(set2(d_7_4)))
      ((reg6)(set2(d_11_8)))
      ((comparator_cifre)(comp_de_cifre))
    )
    (_use (_entity . comparator_cifre)
    )
  )
  (_instantiation A 0 98 (_component hex7seg_top )
    (_port
      ((mclk)(clk))
      ((x)(reg_afisor))
      ((a_to_g)(a_to_g))
      ((an)(an))
      ((pornire)(pornire))
    )
    (_use (_entity . hex7seg_top)
    )
  )
  (_object
    (_port (_internal adauga_cifru ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal liber_ocupat ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ((i 2))))))
    (_port (_internal introdu_caractere ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal a_to_g ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal S4 ~std_logic_vector{1~downto~0}~1326 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal abcd ~std_logic_vector{3~downto~0}~1328 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal load ~std_logic_vector{5~downto~0}~13 0 69 (_architecture (_uni (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1330 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal set1 ~std_logic_vector{11~downto~0}~1330 0 70 (_architecture (_uni ))))
    (_signal (_internal set2 ~std_logic_vector{11~downto~0}~1330 0 71 (_architecture (_uni ))))
    (_signal (_internal reg_afisor ~std_logic_vector{11~downto~0}~1330 0 72 (_architecture (_uni ))))
    (_signal (_internal liber_ocupat_sig ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ((i 2))))))
    (_signal (_internal distincte_caractere ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ((i 2))))))
    (_signal (_internal comp_de_cifre ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ((i 2))))))
    (_type (_internal stare_t 0 77 (_enum sreset sblocare sblocat sdeblocare (_to (i 0)(i 3)))))
    (_signal (_internal stare stare_t 0 78 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 78 (_architecture (_uni ))))
    (_signal (_internal reset_registri ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_registri2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal pornire ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal cmp_de_cifre_sig ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1331 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1332 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1333 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1334 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1335 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1337 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1338 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1339 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1340 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1341 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1342 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1343 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1345 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1346 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1347 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1348 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1349 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1350 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1351 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1352 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1353 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1354 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1355 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1356 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1357 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1358 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1359 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1360 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1361 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{3~downto~0}~1362 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1363 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{7~downto~4}~1364 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1365 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{11{11~downto~8}~1366 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_process
      (line__100(_architecture 0 0 100 (_process (_simple)(_target(18))(_sensitivity(2)(1)(15))(_read(19)))))
      (line__111(_architecture 1 0 111 (_process (_simple)(_target(5)(6)(11(5))(11(4))(11(3))(11(2))(11(1))(11(0))(14(d_11_8))(14(d_7_4))(14(d_3_0))(15)(19)(20)(21)(22)(23))(_sensitivity(9)(16)(17)(18))(_read(12(d_11_8))(12(d_7_4))(12(d_3_0))(13(d_11_8))(13(d_7_4))(13(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 )
  )
  (_model . principal 2 -1
  )
)
