set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[0] 795 211
set_location Controler_0/ADI_SPI_0/addr_counter[19] 908 181
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 854 201
set_location Controler_0/ADI_SPI_0/data_counter[12] 865 184
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_1[6] 828 201
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_10[0] 863 198
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0[3] 863 195
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 870 186
set_location Controler_0/ADI_SPI_0/data_counter[25] 878 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0] 825 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24] 814 213
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector6 823 210
set_location Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2_0_a2[0] 784 195
set_location Controler_0/Command_Decoder_0/counter[28] 889 202
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_0_a2_0 852 186
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28] 816 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23] 804 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 847 208
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[1] 862 196
set_location Controler_0/ADI_SPI_0/addr_counter[10] 899 181
set_location Controler_0/REGISTERS_0/state_reg[4] 850 193
set_location Controler_0/ADI_SPI_0/data_counter[21] 874 184
set_location Controler_0/REGISTERS_0/state_reg_RNO[0] 848 192
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_0[11] 862 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 850 208
set_location Controler_0/ADI_SPI_0/tx_data_buffer[3] 850 190
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_i_x2_0_x2 837 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 785 202
set_location Controler_0/ADI_SPI_0/data_counter[15] 868 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18] 808 196
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12] 824 193
set_location Controler_0/ADI_SPI_0/rx_data_buffer[1] 854 193
set_location Controler_0/ADI_SPI_0/addr_counter[9] 898 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8] 828 192
set_location Controler_0/Answer_Encoder_0/state_reg_Z[1] 830 199
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_0_a2_3_RNI5EQ51 846 195
set_location Controler_0/ADI_SPI_0/sdio_cl_2_i_0_a2_0_0 857 186
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_10 872 195
set_location Controler_0/ADI_SPI_0/addr_counter[31] 920 181
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_1[7] 854 189
set_location Controler_0/Command_Decoder_0/state_reg[9] 834 196
set_location Controler_0/ADI_SPI_0/data_counter[11] 864 184
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 846 208
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 784 199
set_location Controler_0/Command_Decoder_0/Has_Answer_2.m7_0 843 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 818 199
set_location Controler_0/ADI_SPI_0/counter_3[3] 826 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38] 825 210
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33] 816 210
set_location Controler_0/Command_Decoder_0/counter[20] 881 202
set_location Controler_0/ADI_SPI_0/rx_data_frame[3] 856 190
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 770 202
set_location Controler_0/ADI_SPI_0/counter_3[1] 816 192
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 848 208
set_location Controler_0/ADI_SPI_0/addr_counter[25] 914 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34] 823 207
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIUT5S[0] 767 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 769 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 786 195
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[5] 839 189
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 787 199
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_0_a2_0 861 186
set_location Controler_0/ADI_SPI_0/sdio_1_RNO 850 186
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 821 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 783 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39] 826 208
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39] 835 211
set_location Controler_0/Command_Decoder_0/decode_vector[2] 830 202
set_location Controler_0/ADI_SPI_0/rx_data_buffer[3] 861 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2] 814 196
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[3] 863 196
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0[0] 853 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14] 799 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16] 800 207
set_location Controler_0/Command_Decoder_0/Has_Answer 841 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 789 199
set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[1] 800 211
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt_1 851 201
set_location Controler_0/Answer_Encoder_0/state_reg_Z[0] 838 199
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3] 790 214
set_location Controler_0/Command_Decoder_0/FaultCounter_Elapsed 896 202
set_location Controler_0/Command_Decoder_0/counter[9] 870 202
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0_0 845 186
set_location Controler_0/ADI_SPI_0/counter[4] 820 190
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_13 869 186
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12] 851 213
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_11 833 189
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[4] 860 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 849 208
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9] 822 195
set_location Controler_0/Command_Decoder_0/counter[21] 882 202
set_location Controler_0/ADI_SPI_0/state_reg[1] 863 187
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 772 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 801 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIO78O 801 201
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_13[0] 856 192
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 820 199
set_location Controler_0/ADI_SPI_0/addr_counter[27] 916 181
set_location Controler_0/ADI_SPI_0/data_counter[0] 853 184
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[1] 832 189
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[9] 822 196
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 813 198
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24 876 180
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIKL0I[0] 775 195
set_location Controler_0/ADI_SPI_0/tx_data_buffer[0] 845 190
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24] 795 201
set_location Controler_0/ADI_SPI_0/tx_data_buffer[4] 849 190
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 823 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 781 199
set_location Controler_0/ADI_SPI_0/addr_counter[8] 897 181
set_location Controler_0/ADI_SPI_0/data_counter[27] 880 184
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 885 183
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3] 820 193
set_location Controler_0/Answer_Encoder_0/state_reg_Z[3] 835 199
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_7[0] 847 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 819 199
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[7] 853 199
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26] 811 210
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16] 800 208
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29] 813 208
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 787 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4] 812 211
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37] 819 208
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37] 821 211
set_location Controler_0/REGISTERS_0/state_reg_RNO[2] 830 192
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO_0 862 186
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_i_m2_1_0 846 186
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34] 818 210
set_location Controler_0/ADI_SPI_0/data_counter[17] 870 184
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_1[0] 852 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 825 199
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i_o7_0 842 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 814 202
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNI890I[0] 764 195
set_location Controler_0/ADI_SPI_0/data_counter[5] 858 184
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0] 791 213
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22] 813 213
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 771 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 827 199
set_location Controler_0/Command_Decoder_0/decode_vector[3] 837 202
set_location Controler_0/ADI_SPI_0/tx_data_buffer_RNO[0] 845 189
set_location Controler_0/Command_Decoder_0/counter[30] 891 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 781 196
set_location Controler_0/ADI_SPI_0/rx_data_buffer[0] 859 187
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 810 202
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19 882 180
set_location Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2_0_a2 859 186
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2[2] 859 189
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIC93S[0] 737 198
set_location Controler_0/ADI_SPI_0/rx_data_buffer[4] 858 193
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_0[0] 857 189
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26] 802 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36] 817 207
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIQP5S[0] 723 189
set_location Controler_0/ADI_SPI_0/addr_counter[6] 895 181
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2[7] 860 189
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIEVHS[0] 791 201
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIID1S[0] 747 195
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2[3] 856 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6] 807 208
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_8[0] 863 192
set_location Controler_0/ADI_SPI_0/data_counter[24] 877 184
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_1_0[6] 830 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 811 202
set_location Controler_0/ADI_SPI_0/addr_counter[15] 904 181
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_o2[0] 850 195
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[15] 831 190
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 787 202
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[18] 873 199
set_location Controler_0/Command_Decoder_0/counter[8] 869 202
set_location Controler_0/ADI_SPI_0/data_counter[14] 867 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32] 822 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 790 202
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNI006S[0] 771 192
set_location Controler_0/ADI_SPI_0/rx_data_frame[2] 859 190
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[17] 872 198
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_2[16] 844 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16] 819 195
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[13] 874 198
set_location Controler_0/System_Controler_0/un4_read_signal_0_a2_1 850 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 817 199
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 852 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 788 199
set_location Controler_0/Command_Decoder_0/Has_Answer_2.m1 846 201
set_location Controler_0/ADI_SPI_0/data_counter[28] 881 184
set_location Controler_0/ADI_SPI_0/addr_counter[7] 896 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 780 195
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 860 201
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[2] 838 189
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 786 202
set_location Controler_0/ADI_SPI_0/counter[1] 816 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14] 805 208
set_location Controler_0/Communication_ANW_MUX_0/state_reg_RNIFCVV[0] 792 210
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_1[3] 859 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4] 823 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 812 202
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 868 186
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 788 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27] 814 208
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set_RNO 809 207
set_location Controler_0/ADI_SPI_0/data_counter[18] 871 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 790 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12] 833 192
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_2[0] 858 195
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIOL3S[0] 775 192
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_0_o2 886 183
set_location Controler_0/Command_Decoder_0/counter[31] 892 202
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[7] 840 189
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 853 201
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_6[0] 838 195
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIMN0I[0] 774 195
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_1[16] 848 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 813 202
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[10] 870 195
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0] 760 192
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 786 199
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[15] 798 199
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNISR5S[0] 762 195
set_location Controler_0/Command_Decoder_0/counter[23] 884 202
set_location Controler_0/System_Controler_0/state_reg_ns_i_0_0[0] 869 195
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNION5S[0] 750 198
set_location Controler_0/Answer_Encoder_0/cmd_ID[4] 829 202
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[5] 859 195
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 887 183
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set_RNO 794 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24] 796 202
set_location Controler_0/Answer_Encoder_0/state_reg_ns_0_0[2] 829 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33] 827 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33] 819 211
set_location Controler_0/ADI_SPI_0/data_counter[29] 882 184
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2[4] 856 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26] 792 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set 797 202
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0[6] 861 195
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_o2[0] 846 198
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 866 186
set_location Controler_0/ADI_SPI_0/addr_counter[17] 906 181
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[0] 835 190
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2 881 180
set_location Controler_0/ADI_SPI_0/data_counter[20] 873 184
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18] 793 208
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12] 851 214
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7] 812 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31] 803 199
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o2_0[16] 841 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31] 812 208
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIE0N7[4] 851 207
set_location Controler_0/Command_Decoder_0/counter[22] 883 202
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_17 846 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9] 847 214
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2_1_a2 849 186
set_location Controler_0/ADI_SPI_0/data_counter[19] 872 184
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[6] 829 190
set_location Controler_0/Command_Decoder_0/state_reg[2] 833 196
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2[0] 849 198
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8] 818 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 788 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2] 787 214
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1] 818 193
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[9] 860 198
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[19] 867 198
set_location Controler_0/ADI_SPI_0/addr_counter[5] 894 181
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_17[0] 855 192
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22] 806 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36] 805 210
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 824 199
set_location Controler_0/Communication_CMD_MUX_0/state_reg[1] 783 196
set_location Controler_0/ADI_SPI_0/addr_counter[26] 915 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 789 202
set_location Controler_0/ADI_SPI_0/data_counter[10] 863 184
set_location Controler_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty 778 192
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[13] 794 199
set_location Controler_0/Command_Decoder_0/counter[26] 887 202
set_location Controler_0/Command_Decoder_0/counter[3] 864 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9] 821 193
set_location Controler_0/ADI_SPI_0/state_reg[0] 853 187
set_location Controler_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable_0_a2_0_a2 799 210
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i_1 847 201
set_location Controler_0/System_Controler_0/state_reg[4] 867 196
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_0[15] 875 198
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[1] 822 211
set_location Controler_0/Command_Decoder_0/counter[24] 885 202
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[35] 816 208
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO 860 186
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28] 818 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22] 815 196
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[8] 855 199
set_location Controler_0/REGISTERS_0/state_reg_ns_i_0_a2_0_1[0] 845 192
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 826 199
set_location Controler_0/Answer_Encoder_0/cmd_ID[6] 831 202
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_i_m2 851 186
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 867 186
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3] 834 192
set_location Controler_0/System_Controler_0/state_reg[2] 865 196
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32] 815 207
set_location Controler_0/Command_Decoder_0/state_reg[3] 835 196
set_location Controler_0/Answer_Encoder_0/cmd_ID[2] 841 199
set_location Controler_0/ADI_SPI_0/addr_counter[21] 910 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1] 831 192
set_location Controler_0/Communication_ANW_MUX_0/state_reg_ns_0_x4_0_x2_0[1] 800 210
set_location Controler_0/ADI_SPI_0/divider_enable 827 190
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 804 208
set_location Controler_0/Communication_CMD_MUX_0/state_reg_RNII657[0] 764 192
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 842 208
set_location Controler_0/Communication_CMD_MUX_0/state_reg[0] 784 196
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 822 199
set_location Controler_0/Command_Decoder_0/counter[0] 856 202
set_location Controler_0/ADI_SPI_0/counter[3] 826 190
set_location Controler_0/System_Controler_0/state_reg[3] 872 196
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIMH1S[0] 768 195
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[23] 845 198
set_location Controler_0/REGISTERS_0/state_reg[0] 848 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 841 208
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0] 791 214
set_location Controler_0/Command_Decoder_0/counter[6] 867 202
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_o2[7] 834 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 789 196
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[4] 839 193
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[14] 799 199
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[33] 817 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23] 811 214
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8] 844 214
set_location Controler_0/Command_Decoder_0/counter_RNO[0] 856 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 809 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 778 202
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[10] 835 193
set_location Controler_0/Command_Decoder_0/decode_vector_Z[1] 838 202
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[1] 834 208
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7] 848 214
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13 880 180
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 806 199
set_location Controler_0/System_Controler_0/state_reg_ns_a2_0_a2_0_a2[4] 868 195
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_9[0] 861 192
set_location Controler_0/REGISTERS_0/state_reg[1] 837 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21] 815 211
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 896 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19] 803 202
set_location Controler_0/ADI_SPI_0/assert_data_RNO 848 186
set_location Controler_0/ADI_SPI_0/rx_data_frame[5] 862 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 815 199
set_location Controler_0/ADI_SPI_0/data_counter[8] 861 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35] 820 208
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35] 820 211
set_location Controler_0/ADI_SPI_0/rx_data_frame[4] 860 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1] 788 214
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_1[7] 854 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 774 202
set_location Controler_0/Command_Decoder_0/counter[25] 886 202
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2_0_a2[3] 848 195
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 859 201
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[5] 859 196
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30] 821 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30] 811 208
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 781 195
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_i_a2_RNIG3V01 842 186
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i_a7 844 201
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[0] 832 202
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 883 180
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3] 790 213
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIA51S[0] 755 195
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_13 825 195
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[11] 826 196
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_0[13] 865 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2K73[0] 779 201
set_location Controler_0/ADI_SPI_0/addr_counter[28] 917 181
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 855 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 775 202
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[23] 845 199
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_1[2] 868 198
set_location Controler_0/ADI_SPI_0/addr_counter[0] 889 181
set_location Controler_0/ADI_SPI_0/addr_counter[4] 893 181
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[0] 836 193
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[10] 816 196
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[34] 823 208
set_location Controler_0/Command_Decoder_0/decode_vector_6_0dflt 840 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 814 198
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[16] 866 198
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_0 856 186
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_1[9] 854 192
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[1] 832 190
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2[1] 852 195
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[30] 823 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 811 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5] 797 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 776 202
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[21] 840 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4] 839 192
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_4[0] 831 195
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[11] 838 193
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[3] 833 208
set_location Controler_0/REGISTERS_0/state_reg_ns_i_0_o2[0] 844 192
set_location Controler_0/Command_Decoder_0/counter[19] 880 202
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_o2[5] 849 195
set_location Controler_0/System_Controler_0/state_reg[0] 864 196
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 844 208
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2_0_a2[8] 847 195
set_location Controler_0/Command_Decoder_0/decode_vector_6_2dflt 830 201
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_0[9] 852 198
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIKF1S[0] 772 198
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_14 842 189
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_1[6] 866 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 777 202
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIIF3S[0] 763 195
set_location Controler_0/ADI_SPI_0/state_reg[2] 856 187
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[1] 833 202
set_location Controler_0/ADI_SPI_0/addr_counter[16] 905 181
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 858 201
set_location Controler_0/ADI_SPI_0/write_read_buffer 861 187
set_location Controler_0/Command_Decoder_0/counter[1] 862 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25] 807 211
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17] 827 196
set_location Controler_0/ADI_SPI_0/rx_data_frame[6] 861 190
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6] 807 207
set_location Controler_0/Command_Decoder_0/state_reg_RNO[3] 835 195
set_location Controler_0/Command_Decoder_0/counter[2] 863 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20] 812 214
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 843 208
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[3] 834 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11] 850 213
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0[10] 856 198
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[15] 870 199
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15] 801 207
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[0] 831 208
set_location Controler_0/REGISTERS_0/state_reg[5] 841 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17] 806 207
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[12] 833 193
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[16] 819 196
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 792 211
set_location Controler_0/ADI_SPI_0/addr_counter[11] 900 181
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[8] 855 198
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[2] 805 196
set_location Controler_0/Command_Decoder_0/counter[17] 878 202
set_location Controler_0/Command_Decoder_0/decode_vector_6_3dflt 837 201
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIAB0I[0] 779 198
set_location Controler_0/Command_Decoder_0/cmd_ID[4] 816 202
set_location Controler_0/ADI_SPI_0/data_counter[31] 884 184
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[13] 874 199
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIQL1S[0] 763 192
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[18] 873 198
set_location Controler_0/Answer_Encoder_0/cmd_ID[3] 834 202
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i_a2 853 186
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[1] 859 192
set_location Controler_0/Communication_CMD_MUX_0/Communication_REQ 791 196
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse 799 201
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[6] 800 199
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4] 815 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1 805 198
set_location Controler_0/ADI_SPI_0/state_reg[4] 840 187
set_location Controler_0/ADI_SPI_0/busy 847 187
set_location Controler_0/Command_Decoder_0/state_reg[7] 844 196
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_3[9] 857 192
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[11] 858 199
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_i_i_a2[2] 844 195
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[23] 804 196
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 782 202
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIOP0I[0] 729 189
set_location Controler_0/Command_Decoder_0/state_reg[8] 832 196
set_location Controler_0/ADI_SPI_0/counter[7] 823 190
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[7] 812 196
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[1] 831 193
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[32] 822 202
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11] 826 195
set_location Controler_0/ADI_SPI_0/rx_data_frame[0] 857 190
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21] 804 210
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[36] 817 208
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 781 202
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_6[0] 855 195
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[15] 831 189
set_location Controler_0/ADI_SPI_0/addr_counter[3] 892 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set 809 208
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25] 806 210
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27] 814 207
set_location Controler_0/System_Controler_0/state_reg[1] 868 196
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIUR3S[0] 737 192
set_location Controler_0/ADI_SPI_0/addr_counter[18] 907 181
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[22] 851 199
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0[12] 861 198
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[1] 778 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 773 202
set_location Controler_0/ADI_SPI_0/data_counter[4] 857 184
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[2] 830 208
set_location Controler_0/Answer_Encoder_0/cmd_ID[1] 848 199
set_location Controler_0/ADI_SPI_0/counter[6] 822 190
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4] 812 210
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[10] 816 195
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[4] 836 189
set_location Controler_0/Command_Decoder_0/state_reg_RNO[5] 840 195
set_location Controler_0/REGISTERS_0/state_reg[2] 830 193
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_3[0] 829 195
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[16] 866 199
set_location Controler_0/ADI_SPI_0/sdio_1 851 187
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[19] 800 202
set_location Controler_0/ADI_SPI_0/tx_data_buffer[5] 851 190
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[22] 851 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31] 793 198
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 897 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13] 795 199
set_location Controler_0/ADI_SPI_0/addr_counter[1] 890 181
set_location Controler_0/Command_Decoder_0/state_reg[6] 848 196
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_RNO[0] 835 189
set_location Controler_0/ADI_SPI_0/addr_counter[30] 919 181
set_location Controler_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable_0_a2_1_a2 794 210
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19] 795 207
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35] 816 207
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37] 818 207
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[24] 795 202
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2 848 189
set_location Controler_0/Command_Decoder_0/cmd_CDb 793 199
set_location Controler_0/ADI_SPI_0/rx_data_frame[7] 860 190
set_location Controler_0/ADI_SPI_0/addr_counter[23] 912 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11] 826 193
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[20] 817 196
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36] 827 208
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36] 809 211
set_location Controler_0/ADI_SPI_0/data_counter[9] 862 184
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIKJ5S[0] 752 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5] 810 211
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[18] 810 196
set_location Controler_0/ADI_SPI_0/data_counter[3] 856 184
set_location Controler_0/Command_Decoder_0/cmd_ID[1] 798 202
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2_0_a2[3] 830 198
set_location Controler_0/Communication_CMD_MUX_0/un2_communication_req 785 195
set_location Controler_0/Command_Decoder_0/counter[5] 866 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 807 198
set_location Controler_0/ADI_SPI_0/data_counter[7] 860 184
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIIJ0I[0] 735 192
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11] 838 192
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIEB3S[0] 733 198
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[17] 872 199
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_594_i 854 186
set_location Controler_0/Command_Decoder_0/counter[4] 865 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15] 798 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse 808 207
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17] 824 195
set_location Controler_0/ADI_SPI_0/addr_counter[2] 891 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10] 849 213
set_location Controler_0/ADI_SPI_0/assert_data_3_0_a2_0_a2 841 186
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[9] 829 193
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_a2[0] 843 195
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18 877 180
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[14] 869 199
set_location Controler_0/Command_Decoder_0/counter[18] 879 202
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16 887 180
set_location Controler_0/ADI_SPI_0/rx_data_buffer[5] 857 193
set_location Controler_0/Answer_Encoder_0/state_reg[4] 828 199
set_location Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0] 835 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19] 797 208
set_location Controler_0/REGISTERS_0/state_reg_RNO[4] 850 192
set_location Controler_0/ADI_SPI_0/data_counter[2] 855 184
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[20] 842 199
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[19] 867 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 784 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFIS[4] 767 201
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_0[4] 842 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6] 801 199
set_location Controler_0/ADI_SPI_0/state_reg[3] 854 187
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIIH5S[0] 767 192
set_location Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4] 863 189
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIGF5S[0] 771 195
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[12] 861 199
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[12] 830 190
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29] 813 207
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[6] 841 189
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[7] 823 195
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[11] 858 198
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIMJ3S[0] 770 198
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_6 844 189
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[20] 842 198
set_location Controler_0/System_Controler_0/state_reg_RNO[2] 865 195
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIML5S[0] 777 192
set_location Controler_0/Command_Decoder_0/counter[10] 871 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7] 848 213
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[38] 824 208
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII483[4] 761 201
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_0_a2_3 841 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 783 202
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIQR0I[0] 760 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7] 807 196
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[6] 861 196
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21] 811 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5] 810 210
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29] 819 202
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2_0_a2[1] 835 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 804 198
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[17] 824 196
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25] 798 201
set_location Controler_0/ADI_SPI_0/tx_data_buffer[7] 840 190
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[21] 811 196
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0] 836 192
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27] 824 201
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N 844 187
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14 922 180
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[13] 834 190
set_location Controler_0/ADI_SPI_0/addr_counter[24] 913 181
set_location Controler_0/ADI_SPI_0/tx_data_buffer[6] 841 190
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34] 822 208
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34] 827 211
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt 841 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26] 811 211
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 809 198
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_5[0] 834 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20] 812 213
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15] 796 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10] 819 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39] 825 207
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31] 812 207
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35] 824 210
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIGD3S[0] 753 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37] 817 210
set_location Controler_0/Command_Decoder_0/cmd_ID[3] 824 202
set_location Controler_0/ADI_SPI_0/data_counter[1] 854 184
set_location Controler_0/Command_Decoder_0/Not_Decode_Value 849 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1_RNI33VN1 804 207
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1_RNIBQ521 793 201
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17 879 180
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 865 186
set_location Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0] 831 198
set_location Controler_0/ADI_SPI_0/data_counter[6] 859 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9] 829 192
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[22] 806 196
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0[2] 857 195
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[0] 760 193
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[15] 870 198
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_4_1[9] 858 192
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i 849 201
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector7 822 210
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17] 806 208
set_location Controler_0/ADI_SPI_0/rx_data_buffer[7] 856 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19] 800 201
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2[5] 854 195
set_location Controler_0/Command_Decoder_0/counter[11] 872 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30] 823 201
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[37] 818 208
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38] 821 208
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38] 826 211
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32] 820 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32] 815 208
set_location Controler_0/Communication_ANW_MUX_0/state_reg_ns_i_i_a2_0_a2[0] 795 210
set_location Controler_0/ADI_SPI_0/rx_data_buffer[6] 852 193
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIKH3S[0] 752 198
set_location Controler_0/System_Controler_0/state_reg_RNO[4] 867 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1] 788 213
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[2] 829 208
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6] 800 198
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[10] 856 199
set_location Controler_0/REGISTERS_0/state_reg_RNO[5] 841 192
set_location Controler_0/ADI_SPI_0/sdio_cl 860 187
set_location Controler_0/Answer_Encoder_0/state_reg_Z[2] 829 199
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[12] 830 189
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5] 792 198
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[5] 792 199
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_0 863 186
set_location Controler_0/ADI_SPI_0/counter[8] 824 190
set_location Controler_0/ADI_SPI_0/addr_counter[13] 902 181
set_location Controler_0/Command_Decoder_0/cmd_ID[2] 792 202
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIED5S[0] 736 192
set_location Controler_0/ADI_SPI_0/sdio_cl_0_sqmuxa_i_i_a2 858 186
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10] 835 192
set_location Controler_0/System_Controler_0/state_reg_RNO[5] 871 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 793 202
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_1[2] 855 189
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27] 826 202
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIGB1S[0] 732 198
set_location Controler_0/ADI_SPI_0/data_counter[30] 883 184
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[4] 860 196
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_a2[7] 837 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24] 814 214
set_location Controler_0/ADI_SPI_0/counter_3[0] 822 192
set_location Controler_0/Command_Decoder_0/decode_vector_Z[0] 840 202
set_location Controler_0/Command_Decoder_0/state_reg_RNO[4] 839 195
set_location Controler_0/Command_Decoder_0/decode_vector_6_2dflt_1 829 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29] 825 201
set_location Controler_0/Answer_Encoder_0/cmd_status_err 835 202
set_location Controler_0/ADI_SPI_0/assert_data 841 187
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 791 199
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[21] 840 198
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[14] 871 198
set_location Controler_0/Command_Decoder_0/state_reg[0] 836 199
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIGH0I[0] 741 198
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 899 201
set_location Controler_0/ADI_SPI_0/rx_data_frame[1] 859 193
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[0] 823 211
set_location Controler_0/Command_Decoder_0/counter[7] 868 202
set_location Controler_0/Command_Decoder_0/cmd_status_err 825 208
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_o2_0[5] 828 195
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[14] 828 190
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[7] 823 196
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39] 835 210
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[29] 825 202
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIOJ1S[0] 773 198
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNICD0I[0] 720 189
set_location Controler_0/ADI_SPI_0/state_reg_RNIU4K11[1] 855 186
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_0 840 186
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20] 817 195
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[2] 838 190
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28] 810 208
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22] 813 214
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0[14] 869 198
set_location Controler_0/Command_Decoder_0/state_reg[5] 840 196
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 806 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2] 787 213
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18] 793 207
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2_1_a2[1] 832 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13] 800 213
set_location Controler_0/ADI_SPI_0/addr_counter[14] 903 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 815 198
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i_3 832 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30] 811 207
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13] 798 214
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 845 208
set_location Controler_0/Answer_Encoder_0/cmd_CDb_RNO 836 201
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_0_0[6] 836 195
set_location Controler_0/Communication_CMD_MUX_0/un5_communication_req 791 195
set_location Controler_0/Command_Decoder_0/counter[29] 890 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8] 817 193
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38 827 189
set_location Controler_0/ADI_SPI_0/addr_counter[22] 911 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 789 195
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNISP3S[0] 774 192
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11] 850 214
set_location Controler_0/System_Controler_0/state_reg[5] 871 196
set_location Controler_0/ADI_SPI_0/addr_counter[29] 918 181
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0[7] 853 198
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13] 834 189
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_5 825 189
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2[6] 861 189
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIE91S[0] 748 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 806 202
set_location Controler_0/Command_Decoder_0/state_reg[1] 847 196
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[12] 864 198
set_location Controler_0/Command_Decoder_0/state_reg[4] 839 196
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[5] 862 192
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[8] 818 196
set_location Controler_0/Communication_CMD_MUX_0/state_reg_RNIH557[0] 766 192
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[4] 836 190
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 805 202
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIEF0I[0] 734 192
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0] 818 201
set_location Controler_0/ADI_SPI_0/addr_counter[20] 909 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23] 813 196
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2_0_a2[4] 838 198
set_location Controler_0/ADI_SPI_0/counter[5] 821 190
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[9] 860 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 783 195
set_location Controler_0/Command_Decoder_0/counter[13] 874 202
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[4] 860 192
set_location Controler_0/Command_Decoder_0/state_reg_RNO[9] 834 195
set_location Controler_0/Command_Decoder_0/counter[27] 888 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21] 809 196
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2] 805 195
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[2] 857 196
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_0_sqmuxa_i_i_a2 843 186
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_4 823 192
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28] 810 207
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[3] 850 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23] 811 213
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14] 828 189
set_location Controler_0/Command_Decoder_0/counter[12] 873 202
set_location Controler_0/ADI_SPI_0/counter[0] 822 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFM7[0] 838 207
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16] 820 196
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 790 195
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[1] 843 189
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIQN3S[0] 755 198
set_location Controler_0/Command_Decoder_0/state_reg_RNO[2] 833 195
set_location Controler_0/Command_Decoder_0/counter[16] 877 202
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[8] 828 193
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[3] 837 190
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_12 832 192
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 782 195
set_location Controler_0/Command_Decoder_0/decode_vector_6_1dflt_1_1 831 201
set_location Controler_0/Command_Decoder_0/decode_vector_6_0dflt_1 845 201
set_location Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C[3] 842 192
set_location Controler_0/Command_Decoder_0/decode_vector_RNIDI9C[2] 852 192
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_a2_0_a2[4] 837 192
set_location Controler_0/Command_Decoder_0/counter[14] 875 202
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIC71S[0] 757 192
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[2] 847 189
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 895 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 808 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9] 847 213
set_location Controler_0/ADI_SPI_0/tx_data_buffer[2] 847 190
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38] 824 207
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15] 803 208
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33] 817 201
set_location Controler_0/Answer_Encoder_0/state_reg_ns_i_0_o2_0_i_o2[0] 836 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10] 849 214
set_location Controler_0/Answer_Encoder_0/cmd_ID[5] 839 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14] 805 207
set_location Controler_0/ADI_SPI_0/counter[2] 818 190
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[6] 829 189
set_location Controler_0/Command_Decoder_0/decode_vector_6_1dflt 838 201
set_location Controler_0/ADI_SPI_0/data_counter[23] 876 184
set_location Controler_0/System_Controler_0/read_data_frame_1[0] 843 199
set_location Controler_0/REGISTERS_0/state_reg[3] 845 193
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNISN1S[0] 762 192
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_1[3] 853 189
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18] 810 195
set_location Controler_0/ADI_SPI_0/data_counter[26] 879 184
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[1] 862 195
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[0] 853 196
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13] 794 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 782 199
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_2[9] 853 192
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_i_a2 844 186
set_location Controler_0/ADI_SPI_0/data_counter[13] 866 184
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[4] 849 189
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25] 794 202
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[5] 851 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8] 844 213
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_0_i 847 186
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 808 208
set_location Controler_0/System_Controler_0/un4_read_signal_0_a2 843 198
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[3] 837 189
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20] 821 196
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_0[8] 857 198
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e 864 186
set_location Controler_0/ADI_SPI_0/rx_data_buffer[2] 853 193
set_location Controler_0/System_Controler_0/state_reg_RNI19P8[1] 864 195
set_location Controler_0/ADI_SPI_0/tx_data_buffer[1] 843 190
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14] 802 199
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_18 851 195
set_location Controler_0/ADI_SPI_0/data_counter[16] 869 184
set_location Controler_0/Command_Decoder_0/counter[15] 876 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 785 199
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_1[6] 858 189
set_location Controler_0/ADI_SPI_0/data_counter[22] 875 184
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 807 202
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[5] 839 190
set_location Controler_0/Answer_Encoder_0/cmd_ID[0] 849 199
set_location Controler_0/Answer_Encoder_0/cmd_CDb 836 202
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i_a7_2 848 201
set_location Controler_0/Answer_Encoder_0/state_reg_RNO[4] 828 198
set_location Controler_0/ADI_SPI_0/addr_counter[12] 901 181
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15 921 180
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 799 202
set_location Controler_0/Communication_ANW_MUX_0/Fifo_Full_1_iv_0_0 793 210
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 732 206
set_location Controler_0/REGISTERS_0/memory_memory_0_0 840 179
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 768 206
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 840 206
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 804 206
set_location Controler_0/ADI_SPI_0/un1_counter_s_1_987 816 189
set_location Controler_0/ADI_SPI_0/state_reg_RNI96RV9[1] 852 183
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIP69J[8] 840 207
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD 780 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71 816 198
set_location Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31] 888 180
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8] 804 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8] 780 201
set_location Controler_0/Command_Decoder_0/counter_s_986 861 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8] 768 201
set_location Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31]_CC_0 888 182
set_location Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31]_CC_1 900 182
set_location Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31]_CC_2 912 182
set_location Controler_0/ADI_SPI_0/state_reg_RNI96RV9[1]_CC_0 852 185
set_location Controler_0/ADI_SPI_0/state_reg_RNI96RV9[1]_CC_1 864 185
set_location Controler_0/ADI_SPI_0/state_reg_RNI96RV9[1]_CC_2 876 185
set_location Controler_0/ADI_SPI_0/un1_counter_s_1_987_CC_0 816 191
set_location Controler_0/Command_Decoder_0/counter_s_986_CC_0 861 203
set_location Controler_0/Command_Decoder_0/counter_s_986_CC_1 864 203
set_location Controler_0/Command_Decoder_0/counter_s_986_CC_2 876 203
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0 780 200
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0 780 203
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0 768 203
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0 816 200
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIP69J[8]_CC_0 840 209
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0 804 203
