
real_final_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a3e8  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000067c  0800a5a8  0800a5a8  0000b5a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ac24  0800ac24  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ac24  0800ac24  0000bc24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ac2c  0800ac2c  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac2c  0800ac2c  0000bc2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ac30  0800ac30  0000bc30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20040000  0800ac34  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003374  200401d4  0800ae08  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20043548  0800ae08  0000c548  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000147cb  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027cf  00000000  00000000  000209cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001110  00000000  00000000  000231a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d40  00000000  00000000  000242b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b261  00000000  00000000  00024ff0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014820  00000000  00000000  00050251  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010550b  00000000  00000000  00064a71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00169f7c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000058e4  00000000  00000000  00169fc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0016f8a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200401d4 	.word	0x200401d4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800a590 	.word	0x0800a590

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200401d8 	.word	0x200401d8
 80001fc:	0800a590 	.word	0x0800a590

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_frsub>:
 8000bd8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000bdc:	e002      	b.n	8000be4 <__addsf3>
 8000bde:	bf00      	nop

08000be0 <__aeabi_fsub>:
 8000be0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000be4 <__addsf3>:
 8000be4:	0042      	lsls	r2, r0, #1
 8000be6:	bf1f      	itttt	ne
 8000be8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bec:	ea92 0f03 	teqne	r2, r3
 8000bf0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bf4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bf8:	d06a      	beq.n	8000cd0 <__addsf3+0xec>
 8000bfa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bfe:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c02:	bfc1      	itttt	gt
 8000c04:	18d2      	addgt	r2, r2, r3
 8000c06:	4041      	eorgt	r1, r0
 8000c08:	4048      	eorgt	r0, r1
 8000c0a:	4041      	eorgt	r1, r0
 8000c0c:	bfb8      	it	lt
 8000c0e:	425b      	neglt	r3, r3
 8000c10:	2b19      	cmp	r3, #25
 8000c12:	bf88      	it	hi
 8000c14:	4770      	bxhi	lr
 8000c16:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c1a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c1e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c22:	bf18      	it	ne
 8000c24:	4240      	negne	r0, r0
 8000c26:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c2a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c2e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c32:	bf18      	it	ne
 8000c34:	4249      	negne	r1, r1
 8000c36:	ea92 0f03 	teq	r2, r3
 8000c3a:	d03f      	beq.n	8000cbc <__addsf3+0xd8>
 8000c3c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c40:	fa41 fc03 	asr.w	ip, r1, r3
 8000c44:	eb10 000c 	adds.w	r0, r0, ip
 8000c48:	f1c3 0320 	rsb	r3, r3, #32
 8000c4c:	fa01 f103 	lsl.w	r1, r1, r3
 8000c50:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c54:	d502      	bpl.n	8000c5c <__addsf3+0x78>
 8000c56:	4249      	negs	r1, r1
 8000c58:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c5c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c60:	d313      	bcc.n	8000c8a <__addsf3+0xa6>
 8000c62:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c66:	d306      	bcc.n	8000c76 <__addsf3+0x92>
 8000c68:	0840      	lsrs	r0, r0, #1
 8000c6a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c6e:	f102 0201 	add.w	r2, r2, #1
 8000c72:	2afe      	cmp	r2, #254	@ 0xfe
 8000c74:	d251      	bcs.n	8000d1a <__addsf3+0x136>
 8000c76:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c7a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c7e:	bf08      	it	eq
 8000c80:	f020 0001 	biceq.w	r0, r0, #1
 8000c84:	ea40 0003 	orr.w	r0, r0, r3
 8000c88:	4770      	bx	lr
 8000c8a:	0049      	lsls	r1, r1, #1
 8000c8c:	eb40 0000 	adc.w	r0, r0, r0
 8000c90:	3a01      	subs	r2, #1
 8000c92:	bf28      	it	cs
 8000c94:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c98:	d2ed      	bcs.n	8000c76 <__addsf3+0x92>
 8000c9a:	fab0 fc80 	clz	ip, r0
 8000c9e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000ca2:	ebb2 020c 	subs.w	r2, r2, ip
 8000ca6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000caa:	bfaa      	itet	ge
 8000cac:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cb0:	4252      	neglt	r2, r2
 8000cb2:	4318      	orrge	r0, r3
 8000cb4:	bfbc      	itt	lt
 8000cb6:	40d0      	lsrlt	r0, r2
 8000cb8:	4318      	orrlt	r0, r3
 8000cba:	4770      	bx	lr
 8000cbc:	f092 0f00 	teq	r2, #0
 8000cc0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000cc4:	bf06      	itte	eq
 8000cc6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000cca:	3201      	addeq	r2, #1
 8000ccc:	3b01      	subne	r3, #1
 8000cce:	e7b5      	b.n	8000c3c <__addsf3+0x58>
 8000cd0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cd8:	bf18      	it	ne
 8000cda:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cde:	d021      	beq.n	8000d24 <__addsf3+0x140>
 8000ce0:	ea92 0f03 	teq	r2, r3
 8000ce4:	d004      	beq.n	8000cf0 <__addsf3+0x10c>
 8000ce6:	f092 0f00 	teq	r2, #0
 8000cea:	bf08      	it	eq
 8000cec:	4608      	moveq	r0, r1
 8000cee:	4770      	bx	lr
 8000cf0:	ea90 0f01 	teq	r0, r1
 8000cf4:	bf1c      	itt	ne
 8000cf6:	2000      	movne	r0, #0
 8000cf8:	4770      	bxne	lr
 8000cfa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000cfe:	d104      	bne.n	8000d0a <__addsf3+0x126>
 8000d00:	0040      	lsls	r0, r0, #1
 8000d02:	bf28      	it	cs
 8000d04:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d08:	4770      	bx	lr
 8000d0a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d0e:	bf3c      	itt	cc
 8000d10:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d14:	4770      	bxcc	lr
 8000d16:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d1a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d1e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d22:	4770      	bx	lr
 8000d24:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d28:	bf16      	itet	ne
 8000d2a:	4608      	movne	r0, r1
 8000d2c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d30:	4601      	movne	r1, r0
 8000d32:	0242      	lsls	r2, r0, #9
 8000d34:	bf06      	itte	eq
 8000d36:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d3a:	ea90 0f01 	teqeq	r0, r1
 8000d3e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_ui2f>:
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	e004      	b.n	8000d54 <__aeabi_i2f+0x8>
 8000d4a:	bf00      	nop

08000d4c <__aeabi_i2f>:
 8000d4c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d50:	bf48      	it	mi
 8000d52:	4240      	negmi	r0, r0
 8000d54:	ea5f 0c00 	movs.w	ip, r0
 8000d58:	bf08      	it	eq
 8000d5a:	4770      	bxeq	lr
 8000d5c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d60:	4601      	mov	r1, r0
 8000d62:	f04f 0000 	mov.w	r0, #0
 8000d66:	e01c      	b.n	8000da2 <__aeabi_l2f+0x2a>

08000d68 <__aeabi_ul2f>:
 8000d68:	ea50 0201 	orrs.w	r2, r0, r1
 8000d6c:	bf08      	it	eq
 8000d6e:	4770      	bxeq	lr
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	e00a      	b.n	8000d8c <__aeabi_l2f+0x14>
 8000d76:	bf00      	nop

08000d78 <__aeabi_l2f>:
 8000d78:	ea50 0201 	orrs.w	r2, r0, r1
 8000d7c:	bf08      	it	eq
 8000d7e:	4770      	bxeq	lr
 8000d80:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d84:	d502      	bpl.n	8000d8c <__aeabi_l2f+0x14>
 8000d86:	4240      	negs	r0, r0
 8000d88:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d8c:	ea5f 0c01 	movs.w	ip, r1
 8000d90:	bf02      	ittt	eq
 8000d92:	4684      	moveq	ip, r0
 8000d94:	4601      	moveq	r1, r0
 8000d96:	2000      	moveq	r0, #0
 8000d98:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d9c:	bf08      	it	eq
 8000d9e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000da2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000da6:	fabc f28c 	clz	r2, ip
 8000daa:	3a08      	subs	r2, #8
 8000dac:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000db0:	db10      	blt.n	8000dd4 <__aeabi_l2f+0x5c>
 8000db2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000db6:	4463      	add	r3, ip
 8000db8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dbc:	f1c2 0220 	rsb	r2, r2, #32
 8000dc0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000dc4:	fa20 f202 	lsr.w	r2, r0, r2
 8000dc8:	eb43 0002 	adc.w	r0, r3, r2
 8000dcc:	bf08      	it	eq
 8000dce:	f020 0001 	biceq.w	r0, r0, #1
 8000dd2:	4770      	bx	lr
 8000dd4:	f102 0220 	add.w	r2, r2, #32
 8000dd8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ddc:	f1c2 0220 	rsb	r2, r2, #32
 8000de0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000de4:	fa21 f202 	lsr.w	r2, r1, r2
 8000de8:	eb43 0002 	adc.w	r0, r3, r2
 8000dec:	bf08      	it	eq
 8000dee:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000df2:	4770      	bx	lr

08000df4 <__aeabi_uldivmod>:
 8000df4:	b953      	cbnz	r3, 8000e0c <__aeabi_uldivmod+0x18>
 8000df6:	b94a      	cbnz	r2, 8000e0c <__aeabi_uldivmod+0x18>
 8000df8:	2900      	cmp	r1, #0
 8000dfa:	bf08      	it	eq
 8000dfc:	2800      	cmpeq	r0, #0
 8000dfe:	bf1c      	itt	ne
 8000e00:	f04f 31ff 	movne.w	r1, #4294967295
 8000e04:	f04f 30ff 	movne.w	r0, #4294967295
 8000e08:	f000 b988 	b.w	800111c <__aeabi_idiv0>
 8000e0c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e10:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e14:	f000 f806 	bl	8000e24 <__udivmoddi4>
 8000e18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e20:	b004      	add	sp, #16
 8000e22:	4770      	bx	lr

08000e24 <__udivmoddi4>:
 8000e24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e28:	9d08      	ldr	r5, [sp, #32]
 8000e2a:	468e      	mov	lr, r1
 8000e2c:	4604      	mov	r4, r0
 8000e2e:	4688      	mov	r8, r1
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d14a      	bne.n	8000eca <__udivmoddi4+0xa6>
 8000e34:	428a      	cmp	r2, r1
 8000e36:	4617      	mov	r7, r2
 8000e38:	d962      	bls.n	8000f00 <__udivmoddi4+0xdc>
 8000e3a:	fab2 f682 	clz	r6, r2
 8000e3e:	b14e      	cbz	r6, 8000e54 <__udivmoddi4+0x30>
 8000e40:	f1c6 0320 	rsb	r3, r6, #32
 8000e44:	fa01 f806 	lsl.w	r8, r1, r6
 8000e48:	fa20 f303 	lsr.w	r3, r0, r3
 8000e4c:	40b7      	lsls	r7, r6
 8000e4e:	ea43 0808 	orr.w	r8, r3, r8
 8000e52:	40b4      	lsls	r4, r6
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	fa1f fc87 	uxth.w	ip, r7
 8000e5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000e60:	0c23      	lsrs	r3, r4, #16
 8000e62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000e66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d909      	bls.n	8000e86 <__udivmoddi4+0x62>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e78:	f080 80ea 	bcs.w	8001050 <__udivmoddi4+0x22c>
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	f240 80e7 	bls.w	8001050 <__udivmoddi4+0x22c>
 8000e82:	3902      	subs	r1, #2
 8000e84:	443b      	add	r3, r7
 8000e86:	1a9a      	subs	r2, r3, r2
 8000e88:	b2a3      	uxth	r3, r4
 8000e8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e9a:	459c      	cmp	ip, r3
 8000e9c:	d909      	bls.n	8000eb2 <__udivmoddi4+0x8e>
 8000e9e:	18fb      	adds	r3, r7, r3
 8000ea0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ea4:	f080 80d6 	bcs.w	8001054 <__udivmoddi4+0x230>
 8000ea8:	459c      	cmp	ip, r3
 8000eaa:	f240 80d3 	bls.w	8001054 <__udivmoddi4+0x230>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3802      	subs	r0, #2
 8000eb2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000eb6:	eba3 030c 	sub.w	r3, r3, ip
 8000eba:	2100      	movs	r1, #0
 8000ebc:	b11d      	cbz	r5, 8000ec6 <__udivmoddi4+0xa2>
 8000ebe:	40f3      	lsrs	r3, r6
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	e9c5 3200 	strd	r3, r2, [r5]
 8000ec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eca:	428b      	cmp	r3, r1
 8000ecc:	d905      	bls.n	8000eda <__udivmoddi4+0xb6>
 8000ece:	b10d      	cbz	r5, 8000ed4 <__udivmoddi4+0xb0>
 8000ed0:	e9c5 0100 	strd	r0, r1, [r5]
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	4608      	mov	r0, r1
 8000ed8:	e7f5      	b.n	8000ec6 <__udivmoddi4+0xa2>
 8000eda:	fab3 f183 	clz	r1, r3
 8000ede:	2900      	cmp	r1, #0
 8000ee0:	d146      	bne.n	8000f70 <__udivmoddi4+0x14c>
 8000ee2:	4573      	cmp	r3, lr
 8000ee4:	d302      	bcc.n	8000eec <__udivmoddi4+0xc8>
 8000ee6:	4282      	cmp	r2, r0
 8000ee8:	f200 8105 	bhi.w	80010f6 <__udivmoddi4+0x2d2>
 8000eec:	1a84      	subs	r4, r0, r2
 8000eee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ef2:	2001      	movs	r0, #1
 8000ef4:	4690      	mov	r8, r2
 8000ef6:	2d00      	cmp	r5, #0
 8000ef8:	d0e5      	beq.n	8000ec6 <__udivmoddi4+0xa2>
 8000efa:	e9c5 4800 	strd	r4, r8, [r5]
 8000efe:	e7e2      	b.n	8000ec6 <__udivmoddi4+0xa2>
 8000f00:	2a00      	cmp	r2, #0
 8000f02:	f000 8090 	beq.w	8001026 <__udivmoddi4+0x202>
 8000f06:	fab2 f682 	clz	r6, r2
 8000f0a:	2e00      	cmp	r6, #0
 8000f0c:	f040 80a4 	bne.w	8001058 <__udivmoddi4+0x234>
 8000f10:	1a8a      	subs	r2, r1, r2
 8000f12:	0c03      	lsrs	r3, r0, #16
 8000f14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f18:	b280      	uxth	r0, r0
 8000f1a:	b2bc      	uxth	r4, r7
 8000f1c:	2101      	movs	r1, #1
 8000f1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000f22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000f26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000f2e:	429a      	cmp	r2, r3
 8000f30:	d907      	bls.n	8000f42 <__udivmoddi4+0x11e>
 8000f32:	18fb      	adds	r3, r7, r3
 8000f34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000f38:	d202      	bcs.n	8000f40 <__udivmoddi4+0x11c>
 8000f3a:	429a      	cmp	r2, r3
 8000f3c:	f200 80e0 	bhi.w	8001100 <__udivmoddi4+0x2dc>
 8000f40:	46c4      	mov	ip, r8
 8000f42:	1a9b      	subs	r3, r3, r2
 8000f44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000f48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000f4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000f50:	fb02 f404 	mul.w	r4, r2, r4
 8000f54:	429c      	cmp	r4, r3
 8000f56:	d907      	bls.n	8000f68 <__udivmoddi4+0x144>
 8000f58:	18fb      	adds	r3, r7, r3
 8000f5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000f5e:	d202      	bcs.n	8000f66 <__udivmoddi4+0x142>
 8000f60:	429c      	cmp	r4, r3
 8000f62:	f200 80ca 	bhi.w	80010fa <__udivmoddi4+0x2d6>
 8000f66:	4602      	mov	r2, r0
 8000f68:	1b1b      	subs	r3, r3, r4
 8000f6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000f6e:	e7a5      	b.n	8000ebc <__udivmoddi4+0x98>
 8000f70:	f1c1 0620 	rsb	r6, r1, #32
 8000f74:	408b      	lsls	r3, r1
 8000f76:	fa22 f706 	lsr.w	r7, r2, r6
 8000f7a:	431f      	orrs	r7, r3
 8000f7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000f80:	fa20 f306 	lsr.w	r3, r0, r6
 8000f84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000f88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000f8c:	4323      	orrs	r3, r4
 8000f8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000f92:	fa1f fc87 	uxth.w	ip, r7
 8000f96:	fbbe f0f9 	udiv	r0, lr, r9
 8000f9a:	0c1c      	lsrs	r4, r3, #16
 8000f9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000fa0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000fa4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000fa8:	45a6      	cmp	lr, r4
 8000faa:	fa02 f201 	lsl.w	r2, r2, r1
 8000fae:	d909      	bls.n	8000fc4 <__udivmoddi4+0x1a0>
 8000fb0:	193c      	adds	r4, r7, r4
 8000fb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000fb6:	f080 809c 	bcs.w	80010f2 <__udivmoddi4+0x2ce>
 8000fba:	45a6      	cmp	lr, r4
 8000fbc:	f240 8099 	bls.w	80010f2 <__udivmoddi4+0x2ce>
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	443c      	add	r4, r7
 8000fc4:	eba4 040e 	sub.w	r4, r4, lr
 8000fc8:	fa1f fe83 	uxth.w	lr, r3
 8000fcc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000fd0:	fb09 4413 	mls	r4, r9, r3, r4
 8000fd4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000fd8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000fdc:	45a4      	cmp	ip, r4
 8000fde:	d908      	bls.n	8000ff2 <__udivmoddi4+0x1ce>
 8000fe0:	193c      	adds	r4, r7, r4
 8000fe2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000fe6:	f080 8082 	bcs.w	80010ee <__udivmoddi4+0x2ca>
 8000fea:	45a4      	cmp	ip, r4
 8000fec:	d97f      	bls.n	80010ee <__udivmoddi4+0x2ca>
 8000fee:	3b02      	subs	r3, #2
 8000ff0:	443c      	add	r4, r7
 8000ff2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ff6:	eba4 040c 	sub.w	r4, r4, ip
 8000ffa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ffe:	4564      	cmp	r4, ip
 8001000:	4673      	mov	r3, lr
 8001002:	46e1      	mov	r9, ip
 8001004:	d362      	bcc.n	80010cc <__udivmoddi4+0x2a8>
 8001006:	d05f      	beq.n	80010c8 <__udivmoddi4+0x2a4>
 8001008:	b15d      	cbz	r5, 8001022 <__udivmoddi4+0x1fe>
 800100a:	ebb8 0203 	subs.w	r2, r8, r3
 800100e:	eb64 0409 	sbc.w	r4, r4, r9
 8001012:	fa04 f606 	lsl.w	r6, r4, r6
 8001016:	fa22 f301 	lsr.w	r3, r2, r1
 800101a:	431e      	orrs	r6, r3
 800101c:	40cc      	lsrs	r4, r1
 800101e:	e9c5 6400 	strd	r6, r4, [r5]
 8001022:	2100      	movs	r1, #0
 8001024:	e74f      	b.n	8000ec6 <__udivmoddi4+0xa2>
 8001026:	fbb1 fcf2 	udiv	ip, r1, r2
 800102a:	0c01      	lsrs	r1, r0, #16
 800102c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8001030:	b280      	uxth	r0, r0
 8001032:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001036:	463b      	mov	r3, r7
 8001038:	4638      	mov	r0, r7
 800103a:	463c      	mov	r4, r7
 800103c:	46b8      	mov	r8, r7
 800103e:	46be      	mov	lr, r7
 8001040:	2620      	movs	r6, #32
 8001042:	fbb1 f1f7 	udiv	r1, r1, r7
 8001046:	eba2 0208 	sub.w	r2, r2, r8
 800104a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800104e:	e766      	b.n	8000f1e <__udivmoddi4+0xfa>
 8001050:	4601      	mov	r1, r0
 8001052:	e718      	b.n	8000e86 <__udivmoddi4+0x62>
 8001054:	4610      	mov	r0, r2
 8001056:	e72c      	b.n	8000eb2 <__udivmoddi4+0x8e>
 8001058:	f1c6 0220 	rsb	r2, r6, #32
 800105c:	fa2e f302 	lsr.w	r3, lr, r2
 8001060:	40b7      	lsls	r7, r6
 8001062:	40b1      	lsls	r1, r6
 8001064:	fa20 f202 	lsr.w	r2, r0, r2
 8001068:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800106c:	430a      	orrs	r2, r1
 800106e:	fbb3 f8fe 	udiv	r8, r3, lr
 8001072:	b2bc      	uxth	r4, r7
 8001074:	fb0e 3318 	mls	r3, lr, r8, r3
 8001078:	0c11      	lsrs	r1, r2, #16
 800107a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800107e:	fb08 f904 	mul.w	r9, r8, r4
 8001082:	40b0      	lsls	r0, r6
 8001084:	4589      	cmp	r9, r1
 8001086:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800108a:	b280      	uxth	r0, r0
 800108c:	d93e      	bls.n	800110c <__udivmoddi4+0x2e8>
 800108e:	1879      	adds	r1, r7, r1
 8001090:	f108 3cff 	add.w	ip, r8, #4294967295
 8001094:	d201      	bcs.n	800109a <__udivmoddi4+0x276>
 8001096:	4589      	cmp	r9, r1
 8001098:	d81f      	bhi.n	80010da <__udivmoddi4+0x2b6>
 800109a:	eba1 0109 	sub.w	r1, r1, r9
 800109e:	fbb1 f9fe 	udiv	r9, r1, lr
 80010a2:	fb09 f804 	mul.w	r8, r9, r4
 80010a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80010aa:	b292      	uxth	r2, r2
 80010ac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80010b0:	4542      	cmp	r2, r8
 80010b2:	d229      	bcs.n	8001108 <__udivmoddi4+0x2e4>
 80010b4:	18ba      	adds	r2, r7, r2
 80010b6:	f109 31ff 	add.w	r1, r9, #4294967295
 80010ba:	d2c4      	bcs.n	8001046 <__udivmoddi4+0x222>
 80010bc:	4542      	cmp	r2, r8
 80010be:	d2c2      	bcs.n	8001046 <__udivmoddi4+0x222>
 80010c0:	f1a9 0102 	sub.w	r1, r9, #2
 80010c4:	443a      	add	r2, r7
 80010c6:	e7be      	b.n	8001046 <__udivmoddi4+0x222>
 80010c8:	45f0      	cmp	r8, lr
 80010ca:	d29d      	bcs.n	8001008 <__udivmoddi4+0x1e4>
 80010cc:	ebbe 0302 	subs.w	r3, lr, r2
 80010d0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80010d4:	3801      	subs	r0, #1
 80010d6:	46e1      	mov	r9, ip
 80010d8:	e796      	b.n	8001008 <__udivmoddi4+0x1e4>
 80010da:	eba7 0909 	sub.w	r9, r7, r9
 80010de:	4449      	add	r1, r9
 80010e0:	f1a8 0c02 	sub.w	ip, r8, #2
 80010e4:	fbb1 f9fe 	udiv	r9, r1, lr
 80010e8:	fb09 f804 	mul.w	r8, r9, r4
 80010ec:	e7db      	b.n	80010a6 <__udivmoddi4+0x282>
 80010ee:	4673      	mov	r3, lr
 80010f0:	e77f      	b.n	8000ff2 <__udivmoddi4+0x1ce>
 80010f2:	4650      	mov	r0, sl
 80010f4:	e766      	b.n	8000fc4 <__udivmoddi4+0x1a0>
 80010f6:	4608      	mov	r0, r1
 80010f8:	e6fd      	b.n	8000ef6 <__udivmoddi4+0xd2>
 80010fa:	443b      	add	r3, r7
 80010fc:	3a02      	subs	r2, #2
 80010fe:	e733      	b.n	8000f68 <__udivmoddi4+0x144>
 8001100:	f1ac 0c02 	sub.w	ip, ip, #2
 8001104:	443b      	add	r3, r7
 8001106:	e71c      	b.n	8000f42 <__udivmoddi4+0x11e>
 8001108:	4649      	mov	r1, r9
 800110a:	e79c      	b.n	8001046 <__udivmoddi4+0x222>
 800110c:	eba1 0109 	sub.w	r1, r1, r9
 8001110:	46c4      	mov	ip, r8
 8001112:	fbb1 f9fe 	udiv	r9, r1, lr
 8001116:	fb09 f804 	mul.w	r8, r9, r4
 800111a:	e7c4      	b.n	80010a6 <__udivmoddi4+0x282>

0800111c <__aeabi_idiv0>:
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop

08001120 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001124:	f001 fa7b 	bl	800261e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001128:	f000 f840 	bl	80011ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800112c:	f000 f99c 	bl	8001468 <MX_GPIO_Init>
  MX_DMA_Init();
 8001130:	f000 f970 	bl	8001414 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8001134:	f000 f922 	bl	800137c <MX_LPUART1_UART_Init>
  MX_DFSDM1_Init();
 8001138:	f000 f87e 	bl	8001238 <MX_DFSDM1_Init>
  MX_I2C1_Init();
 800113c:	f000 f8e0 	bl	8001300 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  LSM6DSO32_Init_SingleTap(&hi2c1);
 8001140:	4813      	ldr	r0, [pc, #76]	@ (8001190 <main+0x70>)
 8001142:	f000 fd8b 	bl	8001c5c <LSM6DSO32_Init_SingleTap>

  printf("IMU Initialized\r\n");
 8001146:	4813      	ldr	r0, [pc, #76]	@ (8001194 <main+0x74>)
 8001148:	f007 fa8e 	bl	8008668 <puts>

  // Initial debug read
  LSM6DSO32_Debug_ReadStatus(&hi2c1);
 800114c:	4810      	ldr	r0, [pc, #64]	@ (8001190 <main+0x70>)
 800114e:	f000 fd1f 	bl	8001b90 <LSM6DSO32_Debug_ReadStatus>

  /* Link Filter0 to Channel 1 was already done in MX_DFSDM1_Init()
     Start continuous regular conversion (software-triggered) */
  /* Start continuous regular conversion using DMA (double buffer) */
  if (HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0,
 8001152:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001156:	4910      	ldr	r1, [pc, #64]	@ (8001198 <main+0x78>)
 8001158:	4810      	ldr	r0, [pc, #64]	@ (800119c <main+0x7c>)
 800115a:	f001 fddb 	bl	8002d14 <HAL_DFSDM_FilterRegularStart_DMA>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <main+0x48>
                                       (int32_t*)dfsdm_dma_buf,
                                       DMA_TOTAL_SAMPLES) != HAL_OK) {
    Error_Handler();
 8001164:	f000 fe8e 	bl	8001e84 <Error_Handler>
  }

  printf("DFSDM DMA started. Half=%d samples, Total=%d samples\r\n",
 8001168:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800116c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001170:	480b      	ldr	r0, [pc, #44]	@ (80011a0 <main+0x80>)
 8001172:	f007 fa11 	bl	8008598 <iprintf>
//	  }

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(g_single_tap_flag == 1){
 8001176:	4b0b      	ldr	r3, [pc, #44]	@ (80011a4 <main+0x84>)
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	b2db      	uxtb	r3, r3
 800117c:	2b01      	cmp	r3, #1
 800117e:	d1fa      	bne.n	8001176 <main+0x56>
		  g_single_tap_flag = 0;
 8001180:	4b08      	ldr	r3, [pc, #32]	@ (80011a4 <main+0x84>)
 8001182:	2200      	movs	r2, #0
 8001184:	701a      	strb	r2, [r3, #0]
		  printf("single tap occured! \r\n");
 8001186:	4808      	ldr	r0, [pc, #32]	@ (80011a8 <main+0x88>)
 8001188:	f007 fa6e 	bl	8008668 <puts>
	  if(g_single_tap_flag == 1){
 800118c:	e7f3      	b.n	8001176 <main+0x56>
 800118e:	bf00      	nop
 8001190:	200402dc 	.word	0x200402dc
 8001194:	0800a5a8 	.word	0x0800a5a8
 8001198:	200403c4 	.word	0x200403c4
 800119c:	200401f0 	.word	0x200401f0
 80011a0:	0800a5bc 	.word	0x0800a5bc
 80011a4:	200433c4 	.word	0x200433c4
 80011a8:	0800a5f4 	.word	0x0800a5f4

080011ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b096      	sub	sp, #88	@ 0x58
 80011b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011b2:	f107 0314 	add.w	r3, r7, #20
 80011b6:	2244      	movs	r2, #68	@ 0x44
 80011b8:	2100      	movs	r1, #0
 80011ba:	4618      	mov	r0, r3
 80011bc:	f007 fb34 	bl	8008828 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c0:	463b      	mov	r3, r7
 80011c2:	2200      	movs	r2, #0
 80011c4:	601a      	str	r2, [r3, #0]
 80011c6:	605a      	str	r2, [r3, #4]
 80011c8:	609a      	str	r2, [r3, #8]
 80011ca:	60da      	str	r2, [r3, #12]
 80011cc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80011ce:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80011d2:	f004 f92d 	bl	8005430 <HAL_PWREx_ControlVoltageScaling>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80011dc:	f000 fe52 	bl	8001e84 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80011e0:	2310      	movs	r3, #16
 80011e2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80011e4:	2301      	movs	r3, #1
 80011e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80011e8:	2300      	movs	r3, #0
 80011ea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80011ec:	2360      	movs	r3, #96	@ 0x60
 80011ee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011f0:	2300      	movs	r3, #0
 80011f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011f4:	f107 0314 	add.w	r3, r7, #20
 80011f8:	4618      	mov	r0, r3
 80011fa:	f004 f9cd 	bl	8005598 <HAL_RCC_OscConfig>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8001204:	f000 fe3e 	bl	8001e84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001208:	230f      	movs	r3, #15
 800120a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800120c:	2300      	movs	r3, #0
 800120e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001210:	2300      	movs	r3, #0
 8001212:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001214:	2300      	movs	r3, #0
 8001216:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001218:	2300      	movs	r3, #0
 800121a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800121c:	463b      	mov	r3, r7
 800121e:	2100      	movs	r1, #0
 8001220:	4618      	mov	r0, r3
 8001222:	f004 fdd3 	bl	8005dcc <HAL_RCC_ClockConfig>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800122c:	f000 fe2a 	bl	8001e84 <Error_Handler>
  }
}
 8001230:	bf00      	nop
 8001232:	3758      	adds	r7, #88	@ 0x58
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}

08001238 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 800123c:	4b2c      	ldr	r3, [pc, #176]	@ (80012f0 <MX_DFSDM1_Init+0xb8>)
 800123e:	4a2d      	ldr	r2, [pc, #180]	@ (80012f4 <MX_DFSDM1_Init+0xbc>)
 8001240:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8001242:	4b2b      	ldr	r3, [pc, #172]	@ (80012f0 <MX_DFSDM1_Init+0xb8>)
 8001244:	2200      	movs	r2, #0
 8001246:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 8001248:	4b29      	ldr	r3, [pc, #164]	@ (80012f0 <MX_DFSDM1_Init+0xb8>)
 800124a:	2201      	movs	r2, #1
 800124c:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 800124e:	4b28      	ldr	r3, [pc, #160]	@ (80012f0 <MX_DFSDM1_Init+0xb8>)
 8001250:	2201      	movs	r2, #1
 8001252:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 8001254:	4b26      	ldr	r3, [pc, #152]	@ (80012f0 <MX_DFSDM1_Init+0xb8>)
 8001256:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 800125a:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 125;
 800125c:	4b24      	ldr	r3, [pc, #144]	@ (80012f0 <MX_DFSDM1_Init+0xb8>)
 800125e:	227d      	movs	r2, #125	@ 0x7d
 8001260:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 8001262:	4b23      	ldr	r3, [pc, #140]	@ (80012f0 <MX_DFSDM1_Init+0xb8>)
 8001264:	2201      	movs	r2, #1
 8001266:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 8001268:	4821      	ldr	r0, [pc, #132]	@ (80012f0 <MX_DFSDM1_Init+0xb8>)
 800126a:	f001 fc33 	bl	8002ad4 <HAL_DFSDM_FilterInit>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_DFSDM1_Init+0x40>
  {
    Error_Handler();
 8001274:	f000 fe06 	bl	8001e84 <Error_Handler>
  }
  hdfsdm1_channel0.Instance = DFSDM1_Channel0;
 8001278:	4b1f      	ldr	r3, [pc, #124]	@ (80012f8 <MX_DFSDM1_Init+0xc0>)
 800127a:	4a20      	ldr	r2, [pc, #128]	@ (80012fc <MX_DFSDM1_Init+0xc4>)
 800127c:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel0.Init.OutputClock.Activation = ENABLE;
 800127e:	4b1e      	ldr	r3, [pc, #120]	@ (80012f8 <MX_DFSDM1_Init+0xc0>)
 8001280:	2201      	movs	r2, #1
 8001282:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel0.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8001284:	4b1c      	ldr	r3, [pc, #112]	@ (80012f8 <MX_DFSDM1_Init+0xc0>)
 8001286:	2200      	movs	r2, #0
 8001288:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel0.Init.OutputClock.Divider = 2;
 800128a:	4b1b      	ldr	r3, [pc, #108]	@ (80012f8 <MX_DFSDM1_Init+0xc0>)
 800128c:	2202      	movs	r2, #2
 800128e:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel0.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8001290:	4b19      	ldr	r3, [pc, #100]	@ (80012f8 <MX_DFSDM1_Init+0xc0>)
 8001292:	2200      	movs	r2, #0
 8001294:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel0.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8001296:	4b18      	ldr	r3, [pc, #96]	@ (80012f8 <MX_DFSDM1_Init+0xc0>)
 8001298:	2200      	movs	r2, #0
 800129a:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel0.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 800129c:	4b16      	ldr	r3, [pc, #88]	@ (80012f8 <MX_DFSDM1_Init+0xc0>)
 800129e:	2200      	movs	r2, #0
 80012a0:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel0.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_FALLING;
 80012a2:	4b15      	ldr	r3, [pc, #84]	@ (80012f8 <MX_DFSDM1_Init+0xc0>)
 80012a4:	2201      	movs	r2, #1
 80012a6:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel0.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL_DIV2_FALLING;
 80012a8:	4b13      	ldr	r3, [pc, #76]	@ (80012f8 <MX_DFSDM1_Init+0xc0>)
 80012aa:	2208      	movs	r2, #8
 80012ac:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel0.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80012ae:	4b12      	ldr	r3, [pc, #72]	@ (80012f8 <MX_DFSDM1_Init+0xc0>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel0.Init.Awd.Oversampling = 1;
 80012b4:	4b10      	ldr	r3, [pc, #64]	@ (80012f8 <MX_DFSDM1_Init+0xc0>)
 80012b6:	2201      	movs	r2, #1
 80012b8:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel0.Init.Offset = 0;
 80012ba:	4b0f      	ldr	r3, [pc, #60]	@ (80012f8 <MX_DFSDM1_Init+0xc0>)
 80012bc:	2200      	movs	r2, #0
 80012be:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel0.Init.RightBitShift = 0x08;
 80012c0:	4b0d      	ldr	r3, [pc, #52]	@ (80012f8 <MX_DFSDM1_Init+0xc0>)
 80012c2:	2208      	movs	r2, #8
 80012c4:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel0) != HAL_OK)
 80012c6:	480c      	ldr	r0, [pc, #48]	@ (80012f8 <MX_DFSDM1_Init+0xc0>)
 80012c8:	f001 fb30 	bl	800292c <HAL_DFSDM_ChannelInit>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <MX_DFSDM1_Init+0x9e>
  {
    Error_Handler();
 80012d2:	f000 fdd7 	bl	8001e84 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_0, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 80012d6:	2201      	movs	r2, #1
 80012d8:	2101      	movs	r1, #1
 80012da:	4805      	ldr	r0, [pc, #20]	@ (80012f0 <MX_DFSDM1_Init+0xb8>)
 80012dc:	f001 fcd4 	bl	8002c88 <HAL_DFSDM_FilterConfigRegChannel>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <MX_DFSDM1_Init+0xb2>
  {
    Error_Handler();
 80012e6:	f000 fdcd 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80012ea:	bf00      	nop
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	200401f0 	.word	0x200401f0
 80012f4:	40016100 	.word	0x40016100
 80012f8:	20040244 	.word	0x20040244
 80012fc:	40016000 	.word	0x40016000

08001300 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001304:	4b1b      	ldr	r3, [pc, #108]	@ (8001374 <MX_I2C1_Init+0x74>)
 8001306:	4a1c      	ldr	r2, [pc, #112]	@ (8001378 <MX_I2C1_Init+0x78>)
 8001308:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000003;
 800130a:	4b1a      	ldr	r3, [pc, #104]	@ (8001374 <MX_I2C1_Init+0x74>)
 800130c:	2203      	movs	r2, #3
 800130e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001310:	4b18      	ldr	r3, [pc, #96]	@ (8001374 <MX_I2C1_Init+0x74>)
 8001312:	2200      	movs	r2, #0
 8001314:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001316:	4b17      	ldr	r3, [pc, #92]	@ (8001374 <MX_I2C1_Init+0x74>)
 8001318:	2201      	movs	r2, #1
 800131a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800131c:	4b15      	ldr	r3, [pc, #84]	@ (8001374 <MX_I2C1_Init+0x74>)
 800131e:	2200      	movs	r2, #0
 8001320:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001322:	4b14      	ldr	r3, [pc, #80]	@ (8001374 <MX_I2C1_Init+0x74>)
 8001324:	2200      	movs	r2, #0
 8001326:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001328:	4b12      	ldr	r3, [pc, #72]	@ (8001374 <MX_I2C1_Init+0x74>)
 800132a:	2200      	movs	r2, #0
 800132c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800132e:	4b11      	ldr	r3, [pc, #68]	@ (8001374 <MX_I2C1_Init+0x74>)
 8001330:	2200      	movs	r2, #0
 8001332:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001334:	4b0f      	ldr	r3, [pc, #60]	@ (8001374 <MX_I2C1_Init+0x74>)
 8001336:	2200      	movs	r2, #0
 8001338:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800133a:	480e      	ldr	r0, [pc, #56]	@ (8001374 <MX_I2C1_Init+0x74>)
 800133c:	f002 fc40 	bl	8003bc0 <HAL_I2C_Init>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001346:	f000 fd9d 	bl	8001e84 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800134a:	2100      	movs	r1, #0
 800134c:	4809      	ldr	r0, [pc, #36]	@ (8001374 <MX_I2C1_Init+0x74>)
 800134e:	f003 ffb7 	bl	80052c0 <HAL_I2CEx_ConfigAnalogFilter>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001358:	f000 fd94 	bl	8001e84 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800135c:	2100      	movs	r1, #0
 800135e:	4805      	ldr	r0, [pc, #20]	@ (8001374 <MX_I2C1_Init+0x74>)
 8001360:	f003 fff9 	bl	8005356 <HAL_I2CEx_ConfigDigitalFilter>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800136a:	f000 fd8b 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	200402dc 	.word	0x200402dc
 8001378:	40005400 	.word	0x40005400

0800137c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001380:	4b22      	ldr	r3, [pc, #136]	@ (800140c <MX_LPUART1_UART_Init+0x90>)
 8001382:	4a23      	ldr	r2, [pc, #140]	@ (8001410 <MX_LPUART1_UART_Init+0x94>)
 8001384:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001386:	4b21      	ldr	r3, [pc, #132]	@ (800140c <MX_LPUART1_UART_Init+0x90>)
 8001388:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800138c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800138e:	4b1f      	ldr	r3, [pc, #124]	@ (800140c <MX_LPUART1_UART_Init+0x90>)
 8001390:	2200      	movs	r2, #0
 8001392:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001394:	4b1d      	ldr	r3, [pc, #116]	@ (800140c <MX_LPUART1_UART_Init+0x90>)
 8001396:	2200      	movs	r2, #0
 8001398:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800139a:	4b1c      	ldr	r3, [pc, #112]	@ (800140c <MX_LPUART1_UART_Init+0x90>)
 800139c:	2200      	movs	r2, #0
 800139e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80013a0:	4b1a      	ldr	r3, [pc, #104]	@ (800140c <MX_LPUART1_UART_Init+0x90>)
 80013a2:	220c      	movs	r2, #12
 80013a4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013a6:	4b19      	ldr	r3, [pc, #100]	@ (800140c <MX_LPUART1_UART_Init+0x90>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013ac:	4b17      	ldr	r3, [pc, #92]	@ (800140c <MX_LPUART1_UART_Init+0x90>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013b2:	4b16      	ldr	r3, [pc, #88]	@ (800140c <MX_LPUART1_UART_Init+0x90>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013b8:	4b14      	ldr	r3, [pc, #80]	@ (800140c <MX_LPUART1_UART_Init+0x90>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80013be:	4b13      	ldr	r3, [pc, #76]	@ (800140c <MX_LPUART1_UART_Init+0x90>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80013c4:	4811      	ldr	r0, [pc, #68]	@ (800140c <MX_LPUART1_UART_Init+0x90>)
 80013c6:	f005 fcd3 	bl	8006d70 <HAL_UART_Init>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80013d0:	f000 fd58 	bl	8001e84 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013d4:	2100      	movs	r1, #0
 80013d6:	480d      	ldr	r0, [pc, #52]	@ (800140c <MX_LPUART1_UART_Init+0x90>)
 80013d8:	f006 fafc 	bl	80079d4 <HAL_UARTEx_SetTxFifoThreshold>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80013e2:	f000 fd4f 	bl	8001e84 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013e6:	2100      	movs	r1, #0
 80013e8:	4808      	ldr	r0, [pc, #32]	@ (800140c <MX_LPUART1_UART_Init+0x90>)
 80013ea:	f006 fb31 	bl	8007a50 <HAL_UARTEx_SetRxFifoThreshold>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80013f4:	f000 fd46 	bl	8001e84 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80013f8:	4804      	ldr	r0, [pc, #16]	@ (800140c <MX_LPUART1_UART_Init+0x90>)
 80013fa:	f006 fab2 	bl	8007962 <HAL_UARTEx_DisableFifoMode>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001404:	f000 fd3e 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001408:	bf00      	nop
 800140a:	bd80      	pop	{r7, pc}
 800140c:	20040330 	.word	0x20040330
 8001410:	40008000 	.word	0x40008000

08001414 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800141a:	4b12      	ldr	r3, [pc, #72]	@ (8001464 <MX_DMA_Init+0x50>)
 800141c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800141e:	4a11      	ldr	r2, [pc, #68]	@ (8001464 <MX_DMA_Init+0x50>)
 8001420:	f043 0304 	orr.w	r3, r3, #4
 8001424:	6493      	str	r3, [r2, #72]	@ 0x48
 8001426:	4b0f      	ldr	r3, [pc, #60]	@ (8001464 <MX_DMA_Init+0x50>)
 8001428:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800142a:	f003 0304 	and.w	r3, r3, #4
 800142e:	607b      	str	r3, [r7, #4]
 8001430:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001432:	4b0c      	ldr	r3, [pc, #48]	@ (8001464 <MX_DMA_Init+0x50>)
 8001434:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001436:	4a0b      	ldr	r2, [pc, #44]	@ (8001464 <MX_DMA_Init+0x50>)
 8001438:	f043 0301 	orr.w	r3, r3, #1
 800143c:	6493      	str	r3, [r2, #72]	@ 0x48
 800143e:	4b09      	ldr	r3, [pc, #36]	@ (8001464 <MX_DMA_Init+0x50>)
 8001440:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001442:	f003 0301 	and.w	r3, r3, #1
 8001446:	603b      	str	r3, [r7, #0]
 8001448:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800144a:	2200      	movs	r2, #0
 800144c:	2100      	movs	r1, #0
 800144e:	200b      	movs	r0, #11
 8001450:	f001 fa35 	bl	80028be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001454:	200b      	movs	r0, #11
 8001456:	f001 fa4e 	bl	80028f6 <HAL_NVIC_EnableIRQ>

}
 800145a:	bf00      	nop
 800145c:	3708      	adds	r7, #8
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	40021000 	.word	0x40021000

08001468 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b08e      	sub	sp, #56	@ 0x38
 800146c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800146e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001472:	2200      	movs	r2, #0
 8001474:	601a      	str	r2, [r3, #0]
 8001476:	605a      	str	r2, [r3, #4]
 8001478:	609a      	str	r2, [r3, #8]
 800147a:	60da      	str	r2, [r3, #12]
 800147c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800147e:	4bb2      	ldr	r3, [pc, #712]	@ (8001748 <MX_GPIO_Init+0x2e0>)
 8001480:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001482:	4ab1      	ldr	r2, [pc, #708]	@ (8001748 <MX_GPIO_Init+0x2e0>)
 8001484:	f043 0310 	orr.w	r3, r3, #16
 8001488:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800148a:	4baf      	ldr	r3, [pc, #700]	@ (8001748 <MX_GPIO_Init+0x2e0>)
 800148c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800148e:	f003 0310 	and.w	r3, r3, #16
 8001492:	623b      	str	r3, [r7, #32]
 8001494:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001496:	4bac      	ldr	r3, [pc, #688]	@ (8001748 <MX_GPIO_Init+0x2e0>)
 8001498:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800149a:	4aab      	ldr	r2, [pc, #684]	@ (8001748 <MX_GPIO_Init+0x2e0>)
 800149c:	f043 0304 	orr.w	r3, r3, #4
 80014a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014a2:	4ba9      	ldr	r3, [pc, #676]	@ (8001748 <MX_GPIO_Init+0x2e0>)
 80014a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014a6:	f003 0304 	and.w	r3, r3, #4
 80014aa:	61fb      	str	r3, [r7, #28]
 80014ac:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014ae:	4ba6      	ldr	r3, [pc, #664]	@ (8001748 <MX_GPIO_Init+0x2e0>)
 80014b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014b2:	4aa5      	ldr	r2, [pc, #660]	@ (8001748 <MX_GPIO_Init+0x2e0>)
 80014b4:	f043 0320 	orr.w	r3, r3, #32
 80014b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014ba:	4ba3      	ldr	r3, [pc, #652]	@ (8001748 <MX_GPIO_Init+0x2e0>)
 80014bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014be:	f003 0320 	and.w	r3, r3, #32
 80014c2:	61bb      	str	r3, [r7, #24]
 80014c4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014c6:	4ba0      	ldr	r3, [pc, #640]	@ (8001748 <MX_GPIO_Init+0x2e0>)
 80014c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ca:	4a9f      	ldr	r2, [pc, #636]	@ (8001748 <MX_GPIO_Init+0x2e0>)
 80014cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014d2:	4b9d      	ldr	r3, [pc, #628]	@ (8001748 <MX_GPIO_Init+0x2e0>)
 80014d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014da:	617b      	str	r3, [r7, #20]
 80014dc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014de:	4b9a      	ldr	r3, [pc, #616]	@ (8001748 <MX_GPIO_Init+0x2e0>)
 80014e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014e2:	4a99      	ldr	r2, [pc, #612]	@ (8001748 <MX_GPIO_Init+0x2e0>)
 80014e4:	f043 0301 	orr.w	r3, r3, #1
 80014e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014ea:	4b97      	ldr	r3, [pc, #604]	@ (8001748 <MX_GPIO_Init+0x2e0>)
 80014ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ee:	f003 0301 	and.w	r3, r3, #1
 80014f2:	613b      	str	r3, [r7, #16]
 80014f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f6:	4b94      	ldr	r3, [pc, #592]	@ (8001748 <MX_GPIO_Init+0x2e0>)
 80014f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014fa:	4a93      	ldr	r2, [pc, #588]	@ (8001748 <MX_GPIO_Init+0x2e0>)
 80014fc:	f043 0302 	orr.w	r3, r3, #2
 8001500:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001502:	4b91      	ldr	r3, [pc, #580]	@ (8001748 <MX_GPIO_Init+0x2e0>)
 8001504:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001506:	f003 0302 	and.w	r3, r3, #2
 800150a:	60fb      	str	r3, [r7, #12]
 800150c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800150e:	4b8e      	ldr	r3, [pc, #568]	@ (8001748 <MX_GPIO_Init+0x2e0>)
 8001510:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001512:	4a8d      	ldr	r2, [pc, #564]	@ (8001748 <MX_GPIO_Init+0x2e0>)
 8001514:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001518:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800151a:	4b8b      	ldr	r3, [pc, #556]	@ (8001748 <MX_GPIO_Init+0x2e0>)
 800151c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800151e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001522:	60bb      	str	r3, [r7, #8]
 8001524:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001526:	4b88      	ldr	r3, [pc, #544]	@ (8001748 <MX_GPIO_Init+0x2e0>)
 8001528:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800152a:	4a87      	ldr	r2, [pc, #540]	@ (8001748 <MX_GPIO_Init+0x2e0>)
 800152c:	f043 0308 	orr.w	r3, r3, #8
 8001530:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001532:	4b85      	ldr	r3, [pc, #532]	@ (8001748 <MX_GPIO_Init+0x2e0>)
 8001534:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001536:	f003 0308 	and.w	r3, r3, #8
 800153a:	607b      	str	r3, [r7, #4]
 800153c:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 800153e:	f004 f81b 	bl	8005578 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001542:	230c      	movs	r3, #12
 8001544:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001546:	2302      	movs	r3, #2
 8001548:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154a:	2300      	movs	r3, #0
 800154c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154e:	2300      	movs	r3, #0
 8001550:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001552:	230d      	movs	r3, #13
 8001554:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001556:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800155a:	4619      	mov	r1, r3
 800155c:	487b      	ldr	r0, [pc, #492]	@ (800174c <MX_GPIO_Init+0x2e4>)
 800155e:	f002 f985 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001562:	2307      	movs	r3, #7
 8001564:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001566:	2312      	movs	r3, #18
 8001568:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156a:	2300      	movs	r3, #0
 800156c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800156e:	2303      	movs	r3, #3
 8001570:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001572:	2304      	movs	r3, #4
 8001574:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001576:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800157a:	4619      	mov	r1, r3
 800157c:	4874      	ldr	r0, [pc, #464]	@ (8001750 <MX_GPIO_Init+0x2e8>)
 800157e:	f002 f975 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001582:	2380      	movs	r3, #128	@ 0x80
 8001584:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001586:	2302      	movs	r3, #2
 8001588:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158a:	2300      	movs	r3, #0
 800158c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800158e:	2300      	movs	r3, #0
 8001590:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001592:	230d      	movs	r3, #13
 8001594:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001596:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800159a:	4619      	mov	r1, r3
 800159c:	486c      	ldr	r0, [pc, #432]	@ (8001750 <MX_GPIO_Init+0x2e8>)
 800159e:	f002 f965 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC3 PC4
                           PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 80015a2:	233b      	movs	r3, #59	@ 0x3b
 80015a4:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80015a6:	230b      	movs	r3, #11
 80015a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015aa:	2300      	movs	r3, #0
 80015ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015b2:	4619      	mov	r1, r3
 80015b4:	4867      	ldr	r0, [pc, #412]	@ (8001754 <MX_GPIO_Init+0x2ec>)
 80015b6:	f002 f959 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015ba:	2301      	movs	r3, #1
 80015bc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015be:	2302      	movs	r3, #2
 80015c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c2:	2300      	movs	r3, #0
 80015c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c6:	2300      	movs	r3, #0
 80015c8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80015ca:	2301      	movs	r3, #1
 80015cc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015d2:	4619      	mov	r1, r3
 80015d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015d8:	f002 f948 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 80015dc:	230a      	movs	r3, #10
 80015de:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80015e0:	230b      	movs	r3, #11
 80015e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e4:	2300      	movs	r3, #0
 80015e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015ec:	4619      	mov	r1, r3
 80015ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015f2:	f002 f93b 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80015f6:	23f0      	movs	r3, #240	@ 0xf0
 80015f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015fa:	2302      	movs	r3, #2
 80015fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fe:	2300      	movs	r3, #0
 8001600:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001602:	2303      	movs	r3, #3
 8001604:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001606:	2305      	movs	r3, #5
 8001608:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800160a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800160e:	4619      	mov	r1, r3
 8001610:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001614:	f002 f92a 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001618:	2301      	movs	r3, #1
 800161a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800161c:	2302      	movs	r3, #2
 800161e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001620:	2300      	movs	r3, #0
 8001622:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001624:	2300      	movs	r3, #0
 8001626:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001628:	2302      	movs	r3, #2
 800162a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800162c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001630:	4619      	mov	r1, r3
 8001632:	4849      	ldr	r0, [pc, #292]	@ (8001758 <MX_GPIO_Init+0x2f0>)
 8001634:	f002 f91a 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001638:	2302      	movs	r3, #2
 800163a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800163c:	230b      	movs	r3, #11
 800163e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001640:	2300      	movs	r3, #0
 8001642:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001644:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001648:	4619      	mov	r1, r3
 800164a:	4843      	ldr	r0, [pc, #268]	@ (8001758 <MX_GPIO_Init+0x2f0>)
 800164c:	f002 f90e 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8001650:	2344      	movs	r3, #68	@ 0x44
 8001652:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001654:	2303      	movs	r3, #3
 8001656:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001658:	2300      	movs	r3, #0
 800165a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800165c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001660:	4619      	mov	r1, r3
 8001662:	483d      	ldr	r0, [pc, #244]	@ (8001758 <MX_GPIO_Init+0x2f0>)
 8001664:	f002 f902 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pin : PG0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001668:	2301      	movs	r3, #1
 800166a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800166c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001670:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001672:	2300      	movs	r3, #0
 8001674:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001676:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800167a:	4619      	mov	r1, r3
 800167c:	4837      	ldr	r0, [pc, #220]	@ (800175c <MX_GPIO_Init+0x2f4>)
 800167e:	f002 f8f5 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001682:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 8001686:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001688:	2302      	movs	r3, #2
 800168a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168c:	2300      	movs	r3, #0
 800168e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001690:	2300      	movs	r3, #0
 8001692:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001694:	2301      	movs	r3, #1
 8001696:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001698:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800169c:	4619      	mov	r1, r3
 800169e:	482b      	ldr	r0, [pc, #172]	@ (800174c <MX_GPIO_Init+0x2e4>)
 80016a0:	f002 f8e4 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80016a4:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80016a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016aa:	2302      	movs	r3, #2
 80016ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ae:	2300      	movs	r3, #0
 80016b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b2:	2300      	movs	r3, #0
 80016b4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 80016b6:	2303      	movs	r3, #3
 80016b8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016be:	4619      	mov	r1, r3
 80016c0:	4822      	ldr	r0, [pc, #136]	@ (800174c <MX_GPIO_Init+0x2e4>)
 80016c2:	f002 f8d3 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80016c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80016ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016cc:	2302      	movs	r3, #2
 80016ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d0:	2300      	movs	r3, #0
 80016d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d4:	2300      	movs	r3, #0
 80016d6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80016d8:	2301      	movs	r3, #1
 80016da:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016e0:	4619      	mov	r1, r3
 80016e2:	481d      	ldr	r0, [pc, #116]	@ (8001758 <MX_GPIO_Init+0x2f0>)
 80016e4:	f002 f8c2 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80016e8:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80016ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ee:	2302      	movs	r3, #2
 80016f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f2:	2300      	movs	r3, #0
 80016f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f6:	2300      	movs	r3, #0
 80016f8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80016fa:	230d      	movs	r3, #13
 80016fc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001702:	4619      	mov	r1, r3
 8001704:	4814      	ldr	r0, [pc, #80]	@ (8001758 <MX_GPIO_Init+0x2f0>)
 8001706:	f002 f8b1 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800170a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800170e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001710:	2302      	movs	r3, #2
 8001712:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001714:	2300      	movs	r3, #0
 8001716:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001718:	2300      	movs	r3, #0
 800171a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 800171c:	230e      	movs	r3, #14
 800171e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001720:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001724:	4619      	mov	r1, r3
 8001726:	480c      	ldr	r0, [pc, #48]	@ (8001758 <MX_GPIO_Init+0x2f0>)
 8001728:	f002 f8a0 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800172c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001730:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001732:	2302      	movs	r3, #2
 8001734:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001736:	2300      	movs	r3, #0
 8001738:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800173a:	2303      	movs	r3, #3
 800173c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800173e:	2307      	movs	r3, #7
 8001740:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001742:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001746:	e00b      	b.n	8001760 <MX_GPIO_Init+0x2f8>
 8001748:	40021000 	.word	0x40021000
 800174c:	48001000 	.word	0x48001000
 8001750:	48001400 	.word	0x48001400
 8001754:	48000800 	.word	0x48000800
 8001758:	48000400 	.word	0x48000400
 800175c:	48001800 	.word	0x48001800
 8001760:	4619      	mov	r1, r3
 8001762:	4870      	ldr	r0, [pc, #448]	@ (8001924 <MX_GPIO_Init+0x4bc>)
 8001764:	f002 f882 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001768:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800176c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800176e:	2302      	movs	r3, #2
 8001770:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001772:	2300      	movs	r3, #0
 8001774:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001776:	2300      	movs	r3, #0
 8001778:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800177a:	2302      	movs	r3, #2
 800177c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800177e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001782:	4619      	mov	r1, r3
 8001784:	4867      	ldr	r0, [pc, #412]	@ (8001924 <MX_GPIO_Init+0x4bc>)
 8001786:	f002 f871 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800178a:	2340      	movs	r3, #64	@ 0x40
 800178c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800178e:	2302      	movs	r3, #2
 8001790:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001792:	2300      	movs	r3, #0
 8001794:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001796:	2300      	movs	r3, #0
 8001798:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800179a:	230d      	movs	r3, #13
 800179c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800179e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017a2:	4619      	mov	r1, r3
 80017a4:	4860      	ldr	r0, [pc, #384]	@ (8001928 <MX_GPIO_Init+0x4c0>)
 80017a6:	f002 f861 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80017aa:	2380      	movs	r3, #128	@ 0x80
 80017ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ae:	2302      	movs	r3, #2
 80017b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b2:	2300      	movs	r3, #0
 80017b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b6:	2300      	movs	r3, #0
 80017b8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80017ba:	2302      	movs	r3, #2
 80017bc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017c2:	4619      	mov	r1, r3
 80017c4:	4858      	ldr	r0, [pc, #352]	@ (8001928 <MX_GPIO_Init+0x4c0>)
 80017c6:	f002 f851 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80017ca:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80017ce:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017d0:	2302      	movs	r3, #2
 80017d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d4:	2300      	movs	r3, #0
 80017d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017d8:	2303      	movs	r3, #3
 80017da:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80017dc:	230c      	movs	r3, #12
 80017de:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017e4:	4619      	mov	r1, r3
 80017e6:	4850      	ldr	r0, [pc, #320]	@ (8001928 <MX_GPIO_Init+0x4c0>)
 80017e8:	f002 f840 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 80017ec:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80017f0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f2:	2302      	movs	r3, #2
 80017f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f6:	2300      	movs	r3, #0
 80017f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017fa:	2303      	movs	r3, #3
 80017fc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80017fe:	230a      	movs	r3, #10
 8001800:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001802:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001806:	4619      	mov	r1, r3
 8001808:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800180c:	f002 f82e 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001810:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001814:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001816:	2300      	movs	r3, #0
 8001818:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181a:	2300      	movs	r3, #0
 800181c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800181e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001822:	4619      	mov	r1, r3
 8001824:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001828:	f002 f820 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800182c:	2301      	movs	r3, #1
 800182e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001830:	2302      	movs	r3, #2
 8001832:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001834:	2300      	movs	r3, #0
 8001836:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001838:	2303      	movs	r3, #3
 800183a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800183c:	2309      	movs	r3, #9
 800183e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001840:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001844:	4619      	mov	r1, r3
 8001846:	4837      	ldr	r0, [pc, #220]	@ (8001924 <MX_GPIO_Init+0x4bc>)
 8001848:	f002 f810 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800184c:	2304      	movs	r3, #4
 800184e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001850:	2302      	movs	r3, #2
 8001852:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001854:	2300      	movs	r3, #0
 8001856:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001858:	2303      	movs	r3, #3
 800185a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800185c:	230c      	movs	r3, #12
 800185e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001860:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001864:	4619      	mov	r1, r3
 8001866:	482f      	ldr	r0, [pc, #188]	@ (8001924 <MX_GPIO_Init+0x4bc>)
 8001868:	f002 f800 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800186c:	2370      	movs	r3, #112	@ 0x70
 800186e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001870:	2302      	movs	r3, #2
 8001872:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001874:	2300      	movs	r3, #0
 8001876:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001878:	2303      	movs	r3, #3
 800187a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800187c:	2307      	movs	r3, #7
 800187e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001880:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001884:	4619      	mov	r1, r3
 8001886:	4827      	ldr	r0, [pc, #156]	@ (8001924 <MX_GPIO_Init+0x4bc>)
 8001888:	f001 fff0 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800188c:	2338      	movs	r3, #56	@ 0x38
 800188e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001890:	2302      	movs	r3, #2
 8001892:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001894:	2300      	movs	r3, #0
 8001896:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001898:	2303      	movs	r3, #3
 800189a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800189c:	2306      	movs	r3, #6
 800189e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018a4:	4619      	mov	r1, r3
 80018a6:	4821      	ldr	r0, [pc, #132]	@ (800192c <MX_GPIO_Init+0x4c4>)
 80018a8:	f001 ffe0 	bl	800386c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018ac:	2301      	movs	r3, #1
 80018ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b0:	2302      	movs	r3, #2
 80018b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b4:	2300      	movs	r3, #0
 80018b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b8:	2300      	movs	r3, #0
 80018ba:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80018bc:	2302      	movs	r3, #2
 80018be:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80018c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018c4:	4619      	mov	r1, r3
 80018c6:	481a      	ldr	r0, [pc, #104]	@ (8001930 <MX_GPIO_Init+0x4c8>)
 80018c8:	f001 ffd0 	bl	800386c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80018cc:	2200      	movs	r2, #0
 80018ce:	2100      	movs	r1, #0
 80018d0:	2006      	movs	r0, #6
 80018d2:	f000 fff4 	bl	80028be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80018d6:	2006      	movs	r0, #6
 80018d8:	f001 f80d 	bl	80028f6 <HAL_NVIC_EnableIRQ>
   * CKOUT: PC2  (AF6)  -> VPU Clock
   * DATIN0: PD3 (AF6) -> VPU Data
   */

  /* PC2: DFSDM1_CKOUT */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80018dc:	2304      	movs	r3, #4
 80018de:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e0:	2302      	movs	r3, #2
 80018e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e4:	2300      	movs	r3, #0
 80018e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018e8:	2303      	movs	r3, #3
 80018ea:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80018ec:	2306      	movs	r3, #6
 80018ee:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018f4:	4619      	mov	r1, r3
 80018f6:	480c      	ldr	r0, [pc, #48]	@ (8001928 <MX_GPIO_Init+0x4c0>)
 80018f8:	f001 ffb8 	bl	800386c <HAL_GPIO_Init>

  /* PD3: DFSDM1_DATIN0 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80018fc:	2308      	movs	r3, #8
 80018fe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001900:	2302      	movs	r3, #2
 8001902:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001904:	2302      	movs	r3, #2
 8001906:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001908:	2303      	movs	r3, #3
 800190a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800190c:	2306      	movs	r3, #6
 800190e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001910:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001914:	4619      	mov	r1, r3
 8001916:	4803      	ldr	r0, [pc, #12]	@ (8001924 <MX_GPIO_Init+0x4bc>)
 8001918:	f001 ffa8 	bl	800386c <HAL_GPIO_Init>


  /* USER CODE END MX_GPIO_Init_2 */
}
 800191c:	bf00      	nop
 800191e:	3738      	adds	r7, #56	@ 0x38
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	48000c00 	.word	0x48000c00
 8001928:	48000800 	.word	0x48000800
 800192c:	48000400 	.word	0x48000400
 8001930:	48001000 	.word	0x48001000

08001934 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 800193c:	1d39      	adds	r1, r7, #4
 800193e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001942:	2201      	movs	r2, #1
 8001944:	4803      	ldr	r0, [pc, #12]	@ (8001954 <__io_putchar+0x20>)
 8001946:	f005 fa63 	bl	8006e10 <HAL_UART_Transmit>
  return ch;
 800194a:	687b      	ldr	r3, [r7, #4]
}
 800194c:	4618      	mov	r0, r3
 800194e:	3708      	adds	r7, #8
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	20040330 	.word	0x20040330

08001958 <compute_and_print_stats>:


/* Quick helpers */
static void compute_and_print_stats(const int32_t *x, int n, const char *tag) {
 8001958:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800195c:	b094      	sub	sp, #80	@ 0x50
 800195e:	af04      	add	r7, sp, #16
 8001960:	6178      	str	r0, [r7, #20]
 8001962:	6139      	str	r1, [r7, #16]
 8001964:	60fa      	str	r2, [r7, #12]
  int64_t sum = 0;
 8001966:	f04f 0200 	mov.w	r2, #0
 800196a:	f04f 0300 	mov.w	r3, #0
 800196e:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
  int64_t sumsq = 0;
 8001972:	f04f 0200 	mov.w	r2, #0
 8001976:	f04f 0300 	mov.w	r3, #0
 800197a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
  int32_t peak = 0;
 800197e:	2300      	movs	r3, #0
 8001980:	62fb      	str	r3, [r7, #44]	@ 0x2c
  for (int i = 0; i < n; ++i) {
 8001982:	2300      	movs	r3, #0
 8001984:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001986:	e031      	b.n	80019ec <compute_and_print_stats+0x94>
    int32_t v = x[i];
 8001988:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800198a:	009b      	lsls	r3, r3, #2
 800198c:	697a      	ldr	r2, [r7, #20]
 800198e:	4413      	add	r3, r2
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	61fb      	str	r3, [r7, #28]
    sum += v;
 8001994:	69fb      	ldr	r3, [r7, #28]
 8001996:	17da      	asrs	r2, r3, #31
 8001998:	461c      	mov	r4, r3
 800199a:	4615      	mov	r5, r2
 800199c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80019a0:	eb12 0a04 	adds.w	sl, r2, r4
 80019a4:	eb43 0b05 	adc.w	fp, r3, r5
 80019a8:	e9c7 ab0e 	strd	sl, fp, [r7, #56]	@ 0x38
    sumsq += (int32_t)v * (int32_t)v;
 80019ac:	69fb      	ldr	r3, [r7, #28]
 80019ae:	fb03 f303 	mul.w	r3, r3, r3
 80019b2:	17da      	asrs	r2, r3, #31
 80019b4:	4698      	mov	r8, r3
 80019b6:	4691      	mov	r9, r2
 80019b8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80019bc:	eb12 0108 	adds.w	r1, r2, r8
 80019c0:	6039      	str	r1, [r7, #0]
 80019c2:	eb43 0309 	adc.w	r3, r3, r9
 80019c6:	607b      	str	r3, [r7, #4]
 80019c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80019cc:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    int32_t a = (v >= 0) ? v : (int32_t)(-v);
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	bfb8      	it	lt
 80019d6:	425b      	neglt	r3, r3
 80019d8:	61bb      	str	r3, [r7, #24]
    if (a > peak) peak = a;
 80019da:	69ba      	ldr	r2, [r7, #24]
 80019dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019de:	429a      	cmp	r2, r3
 80019e0:	dd01      	ble.n	80019e6 <compute_and_print_stats+0x8e>
 80019e2:	69bb      	ldr	r3, [r7, #24]
 80019e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  for (int i = 0; i < n; ++i) {
 80019e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019e8:	3301      	adds	r3, #1
 80019ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 80019ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	429a      	cmp	r2, r3
 80019f2:	dbc9      	blt.n	8001988 <compute_and_print_stats+0x30>
  }
  float mean = (float)sum / (float)n;
 80019f4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 80019f8:	f7ff f9be 	bl	8000d78 <__aeabi_l2f>
 80019fc:	ee06 0a90 	vmov	s13, r0
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	ee07 3a90 	vmov	s15, r3
 8001a06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a0e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
  float rms  = sqrtf((float)sumsq / (float)n);
 8001a12:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001a16:	f7ff f9af 	bl	8000d78 <__aeabi_l2f>
 8001a1a:	ee06 0a90 	vmov	s13, r0
 8001a1e:	693b      	ldr	r3, [r7, #16]
 8001a20:	ee07 3a90 	vmov	s15, r3
 8001a24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a28:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001a2c:	eeb0 0a47 	vmov.f32	s0, s14
 8001a30:	f008 fd8c 	bl	800a54c <sqrtf>
 8001a34:	ed87 0a08 	vstr	s0, [r7, #32]
  printf("[%s] mean=%.1f rms=%.1f peak=%d%s\r\n",
 8001a38:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001a3a:	f7fe fd9d 	bl	8000578 <__aeabi_f2d>
 8001a3e:	4604      	mov	r4, r0
 8001a40:	460d      	mov	r5, r1
 8001a42:	6a38      	ldr	r0, [r7, #32]
 8001a44:	f7fe fd98 	bl	8000578 <__aeabi_f2d>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001a4e:	f647 70f7 	movw	r0, #32759	@ 0x7ff7
 8001a52:	4281      	cmp	r1, r0
 8001a54:	dd01      	ble.n	8001a5a <compute_and_print_stats+0x102>
 8001a56:	4909      	ldr	r1, [pc, #36]	@ (8001a7c <compute_and_print_stats+0x124>)
 8001a58:	e000      	b.n	8001a5c <compute_and_print_stats+0x104>
 8001a5a:	4909      	ldr	r1, [pc, #36]	@ (8001a80 <compute_and_print_stats+0x128>)
 8001a5c:	9103      	str	r1, [sp, #12]
 8001a5e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001a60:	9102      	str	r1, [sp, #8]
 8001a62:	e9cd 2300 	strd	r2, r3, [sp]
 8001a66:	4622      	mov	r2, r4
 8001a68:	462b      	mov	r3, r5
 8001a6a:	68f9      	ldr	r1, [r7, #12]
 8001a6c:	4805      	ldr	r0, [pc, #20]	@ (8001a84 <compute_and_print_stats+0x12c>)
 8001a6e:	f006 fd93 	bl	8008598 <iprintf>
         tag, mean, rms, peak, (peak >= 32760 ? " (CLIP?)" : ""));
//  HAL_Delay(10);


}
 8001a72:	bf00      	nop
 8001a74:	3740      	adds	r7, #64	@ 0x40
 8001a76:	46bd      	mov	sp, r7
 8001a78:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a7c:	0800a60c 	.word	0x0800a60c
 8001a80:	0800a618 	.word	0x0800a618
 8001a84:	0800a61c 	.word	0x0800a61c

08001a88 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:


/* HALF complete: first half of dfsdm_dma_buf is ready */
void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *h)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
//	static int print_counter = 0;
//		    print_counter++;
//		    if (print_counter < 5) return; // print every 50 *FULL* blocks
//		    print_counter = 0;
  // Convert 32-bit DFSDM words to int16_t with clamping (RightBitShift already applied in hardware)
  for (int i = 0; i < PCM_BLOCK_SAMPLES; ++i) {
 8001a90:	2300      	movs	r3, #0
 8001a92:	60fb      	str	r3, [r7, #12]
 8001a94:	e00d      	b.n	8001ab2 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x2a>
    int32_t s32 = dfsdm_dma_buf[i] >> 8;
 8001a96:	4a0e      	ldr	r2, [pc, #56]	@ (8001ad0 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x48>)
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a9e:	121b      	asrs	r3, r3, #8
 8001aa0:	60bb      	str	r3, [r7, #8]
//    if (s32 > 32767) s32 = 32767;
//    if (s32 < -32768) s32 = -32768;
    pcm_scratch[i] = s32;
 8001aa2:	490c      	ldr	r1, [pc, #48]	@ (8001ad4 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x4c>)
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	68ba      	ldr	r2, [r7, #8]
 8001aa8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int i = 0; i < PCM_BLOCK_SAMPLES; ++i) {
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	3301      	adds	r3, #1
 8001ab0:	60fb      	str	r3, [r7, #12]
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ab8:	dbed      	blt.n	8001a96 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0xe>
  }

  compute_and_print_stats(pcm_scratch, PCM_BLOCK_SAMPLES, "HALF");
 8001aba:	4a07      	ldr	r2, [pc, #28]	@ (8001ad8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x50>)
 8001abc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001ac0:	4804      	ldr	r0, [pc, #16]	@ (8001ad4 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x4c>)
 8001ac2:	f7ff ff49 	bl	8001958 <compute_and_print_stats>

  // Uncomment to stream to PC:
  // uart_send_pcm_block(pcm_scratch, PCM_BLOCK_SAMPLES);
}
 8001ac6:	bf00      	nop
 8001ac8:	3710      	adds	r7, #16
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	200403c4 	.word	0x200403c4
 8001ad4:	200423c4 	.word	0x200423c4
 8001ad8:	0800a640 	.word	0x0800a640

08001adc <HAL_DFSDM_FilterRegConvCpltCallback>:

/* FULL complete: second half of dfsdm_dma_buf is ready */
void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *h)
{
 8001adc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ade:	b08b      	sub	sp, #44	@ 0x2c
 8001ae0:	af06      	add	r7, sp, #24
 8001ae2:	6078      	str	r0, [r7, #4]
//	static int print_counter = 0;
//	    print_counter++;
//	    if (print_counter < 15) return; // print every 50 *FULL* blocks
//	    print_counter = 0;
  for (int i = 0; i < PCM_BLOCK_SAMPLES; ++i) {
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	60fb      	str	r3, [r7, #12]
 8001ae8:	e00f      	b.n	8001b0a <HAL_DFSDM_FilterRegConvCpltCallback+0x2e>
    int32_t s32 = dfsdm_dma_buf[PCM_BLOCK_SAMPLES + i]>>8;
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001af0:	4a1b      	ldr	r2, [pc, #108]	@ (8001b60 <HAL_DFSDM_FilterRegConvCpltCallback+0x84>)
 8001af2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001af6:	121b      	asrs	r3, r3, #8
 8001af8:	60bb      	str	r3, [r7, #8]
    pcm_scratch[i] = s32;
 8001afa:	491a      	ldr	r1, [pc, #104]	@ (8001b64 <HAL_DFSDM_FilterRegConvCpltCallback+0x88>)
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	68ba      	ldr	r2, [r7, #8]
 8001b00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int i = 0; i < PCM_BLOCK_SAMPLES; ++i) {
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	3301      	adds	r3, #1
 8001b08:	60fb      	str	r3, [r7, #12]
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b10:	dbeb      	blt.n	8001aea <HAL_DFSDM_FilterRegConvCpltCallback+0xe>
  }
  printf("s[0..7]: %d %d %d %d %d %d %d %d\r\n",
 8001b12:	4b14      	ldr	r3, [pc, #80]	@ (8001b64 <HAL_DFSDM_FilterRegConvCpltCallback+0x88>)
 8001b14:	681d      	ldr	r5, [r3, #0]
 8001b16:	4b13      	ldr	r3, [pc, #76]	@ (8001b64 <HAL_DFSDM_FilterRegConvCpltCallback+0x88>)
 8001b18:	685e      	ldr	r6, [r3, #4]
 8001b1a:	4b12      	ldr	r3, [pc, #72]	@ (8001b64 <HAL_DFSDM_FilterRegConvCpltCallback+0x88>)
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	603b      	str	r3, [r7, #0]
 8001b20:	4b10      	ldr	r3, [pc, #64]	@ (8001b64 <HAL_DFSDM_FilterRegConvCpltCallback+0x88>)
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	4a0f      	ldr	r2, [pc, #60]	@ (8001b64 <HAL_DFSDM_FilterRegConvCpltCallback+0x88>)
 8001b26:	6912      	ldr	r2, [r2, #16]
 8001b28:	490e      	ldr	r1, [pc, #56]	@ (8001b64 <HAL_DFSDM_FilterRegConvCpltCallback+0x88>)
 8001b2a:	6949      	ldr	r1, [r1, #20]
 8001b2c:	480d      	ldr	r0, [pc, #52]	@ (8001b64 <HAL_DFSDM_FilterRegConvCpltCallback+0x88>)
 8001b2e:	6980      	ldr	r0, [r0, #24]
 8001b30:	4c0c      	ldr	r4, [pc, #48]	@ (8001b64 <HAL_DFSDM_FilterRegConvCpltCallback+0x88>)
 8001b32:	69e4      	ldr	r4, [r4, #28]
 8001b34:	9404      	str	r4, [sp, #16]
 8001b36:	9003      	str	r0, [sp, #12]
 8001b38:	9102      	str	r1, [sp, #8]
 8001b3a:	9201      	str	r2, [sp, #4]
 8001b3c:	9300      	str	r3, [sp, #0]
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	4632      	mov	r2, r6
 8001b42:	4629      	mov	r1, r5
 8001b44:	4808      	ldr	r0, [pc, #32]	@ (8001b68 <HAL_DFSDM_FilterRegConvCpltCallback+0x8c>)
 8001b46:	f006 fd27 	bl	8008598 <iprintf>
         pcm_scratch[0], pcm_scratch[1], pcm_scratch[2], pcm_scratch[3],
         pcm_scratch[4], pcm_scratch[5], pcm_scratch[6], pcm_scratch[7]);


  compute_and_print_stats(pcm_scratch, PCM_BLOCK_SAMPLES, "FULL");
 8001b4a:	4a08      	ldr	r2, [pc, #32]	@ (8001b6c <HAL_DFSDM_FilterRegConvCpltCallback+0x90>)
 8001b4c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b50:	4804      	ldr	r0, [pc, #16]	@ (8001b64 <HAL_DFSDM_FilterRegConvCpltCallback+0x88>)
 8001b52:	f7ff ff01 	bl	8001958 <compute_and_print_stats>

  // Uncomment to stream to PC:
  // uart_send_pcm_block(pcm_scratch, PCM_BLOCK_SAMPLES);
}
 8001b56:	bf00      	nop
 8001b58:	3714      	adds	r7, #20
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	200403c4 	.word	0x200403c4
 8001b64:	200423c4 	.word	0x200423c4
 8001b68:	0800a648 	.word	0x0800a648
 8001b6c:	0800a66c 	.word	0x0800a66c

08001b70 <HAL_DFSDM_FilterErrorCallback>:

/* Error callback (helpful while bringing things up) */
void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *h)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  printf("DFSDM ERROR: 0x%lx\r\n", h->ErrorCode);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	4803      	ldr	r0, [pc, #12]	@ (8001b8c <HAL_DFSDM_FilterErrorCallback+0x1c>)
 8001b80:	f006 fd0a 	bl	8008598 <iprintf>
}
 8001b84:	bf00      	nop
 8001b86:	3708      	adds	r7, #8
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	0800a674 	.word	0x0800a674

08001b90 <LSM6DSO32_Debug_ReadStatus>:


void LSM6DSO32_Debug_ReadStatus(I2C_HandleTypeDef *hi2c)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b088      	sub	sp, #32
 8001b94:	af04      	add	r7, sp, #16
 8001b96:	6078      	str	r0, [r7, #4]
    uint8_t whoami = 0;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	73bb      	strb	r3, [r7, #14]
    uint8_t tap_src = 0;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	737b      	strb	r3, [r7, #13]
    uint8_t all_int_src = 0;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	733b      	strb	r3, [r7, #12]
    uint8_t status_reg = 0;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status;

    // 1. Read WHO_AM_I register (should return 0x6C)
    status = HAL_I2C_Mem_Read(hi2c, LSM6DSO32_I2C_ADDR, 0x0F,
 8001ba8:	f04f 33ff 	mov.w	r3, #4294967295
 8001bac:	9302      	str	r3, [sp, #8]
 8001bae:	2301      	movs	r3, #1
 8001bb0:	9301      	str	r3, [sp, #4]
 8001bb2:	f107 030e 	add.w	r3, r7, #14
 8001bb6:	9300      	str	r3, [sp, #0]
 8001bb8:	2301      	movs	r3, #1
 8001bba:	220f      	movs	r2, #15
 8001bbc:	21d4      	movs	r1, #212	@ 0xd4
 8001bbe:	6878      	ldr	r0, [r7, #4]
 8001bc0:	f002 f9ae 	bl	8003f20 <HAL_I2C_Mem_Read>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	73fb      	strb	r3, [r7, #15]
                             I2C_MEMADD_SIZE_8BIT, &whoami, 1, HAL_MAX_DELAY);

    // 2. Read TAP_SRC register (0x1C) - Shows tap detection status
    HAL_I2C_Mem_Read(hi2c, LSM6DSO32_I2C_ADDR, 0x1C,
 8001bc8:	f04f 33ff 	mov.w	r3, #4294967295
 8001bcc:	9302      	str	r3, [sp, #8]
 8001bce:	2301      	movs	r3, #1
 8001bd0:	9301      	str	r3, [sp, #4]
 8001bd2:	f107 030d 	add.w	r3, r7, #13
 8001bd6:	9300      	str	r3, [sp, #0]
 8001bd8:	2301      	movs	r3, #1
 8001bda:	221c      	movs	r2, #28
 8001bdc:	21d4      	movs	r1, #212	@ 0xd4
 8001bde:	6878      	ldr	r0, [r7, #4]
 8001be0:	f002 f99e 	bl	8003f20 <HAL_I2C_Mem_Read>
                     I2C_MEMADD_SIZE_8BIT, &tap_src, 1, HAL_MAX_DELAY);

    // 3. Read ALL_INT_SRC (0x1A) - Shows interrupt sources
    HAL_I2C_Mem_Read(hi2c, LSM6DSO32_I2C_ADDR, 0x1A,
 8001be4:	f04f 33ff 	mov.w	r3, #4294967295
 8001be8:	9302      	str	r3, [sp, #8]
 8001bea:	2301      	movs	r3, #1
 8001bec:	9301      	str	r3, [sp, #4]
 8001bee:	f107 030c 	add.w	r3, r7, #12
 8001bf2:	9300      	str	r3, [sp, #0]
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	221a      	movs	r2, #26
 8001bf8:	21d4      	movs	r1, #212	@ 0xd4
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	f002 f990 	bl	8003f20 <HAL_I2C_Mem_Read>
                     I2C_MEMADD_SIZE_8BIT, &all_int_src, 1, HAL_MAX_DELAY);

    // 4. Read STATUS_REG (0x1E)
    HAL_I2C_Mem_Read(hi2c, LSM6DSO32_I2C_ADDR, 0x1E,
 8001c00:	f04f 33ff 	mov.w	r3, #4294967295
 8001c04:	9302      	str	r3, [sp, #8]
 8001c06:	2301      	movs	r3, #1
 8001c08:	9301      	str	r3, [sp, #4]
 8001c0a:	f107 030b 	add.w	r3, r7, #11
 8001c0e:	9300      	str	r3, [sp, #0]
 8001c10:	2301      	movs	r3, #1
 8001c12:	221e      	movs	r2, #30
 8001c14:	21d4      	movs	r1, #212	@ 0xd4
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f002 f982 	bl	8003f20 <HAL_I2C_Mem_Read>
                     I2C_MEMADD_SIZE_8BIT, &status_reg, 1, HAL_MAX_DELAY);

    printf("WHO_AM_I: 0x%02X (should be 0x6C)\r\n", whoami);
 8001c1c:	7bbb      	ldrb	r3, [r7, #14]
 8001c1e:	4619      	mov	r1, r3
 8001c20:	480a      	ldr	r0, [pc, #40]	@ (8001c4c <LSM6DSO32_Debug_ReadStatus+0xbc>)
 8001c22:	f006 fcb9 	bl	8008598 <iprintf>
    printf("TAP_SRC: 0x%02X (bit 6=single tap)\r\n", tap_src);
 8001c26:	7b7b      	ldrb	r3, [r7, #13]
 8001c28:	4619      	mov	r1, r3
 8001c2a:	4809      	ldr	r0, [pc, #36]	@ (8001c50 <LSM6DSO32_Debug_ReadStatus+0xc0>)
 8001c2c:	f006 fcb4 	bl	8008598 <iprintf>
    printf("ALL_INT: 0x%02X\r\n", all_int_src);
 8001c30:	7b3b      	ldrb	r3, [r7, #12]
 8001c32:	4619      	mov	r1, r3
 8001c34:	4807      	ldr	r0, [pc, #28]	@ (8001c54 <LSM6DSO32_Debug_ReadStatus+0xc4>)
 8001c36:	f006 fcaf 	bl	8008598 <iprintf>
    printf("STATUS: 0x%02X\r\n", status_reg);
 8001c3a:	7afb      	ldrb	r3, [r7, #11]
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	4806      	ldr	r0, [pc, #24]	@ (8001c58 <LSM6DSO32_Debug_ReadStatus+0xc8>)
 8001c40:	f006 fcaa 	bl	8008598 <iprintf>
}
 8001c44:	bf00      	nop
 8001c46:	3710      	adds	r7, #16
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	0800a68c 	.word	0x0800a68c
 8001c50:	0800a6b0 	.word	0x0800a6b0
 8001c54:	0800a6d8 	.word	0x0800a6d8
 8001c58:	0800a6ec 	.word	0x0800a6ec

08001c5c <LSM6DSO32_Init_SingleTap>:

void LSM6DSO32_Init_SingleTap(I2C_HandleTypeDef *hi2c)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b088      	sub	sp, #32
 8001c60:	af04      	add	r7, sp, #16
 8001c62:	6078      	str	r0, [r7, #4]
    uint8_t reg_data;
    HAL_StatusTypeDef ret; // Variable to hold the return status

    // 1. Write 60h to CTRL1_XL (Address 0x10)
    reg_data = 0x60;
 8001c64:	2360      	movs	r3, #96	@ 0x60
 8001c66:	73bb      	strb	r3, [r7, #14]
    ret = HAL_I2C_Mem_Write(hi2c, LSM6DSO32_I2C_ADDR, 0x10, I2C_MEMADD_SIZE_8BIT, &reg_data, 1, 100);
 8001c68:	2364      	movs	r3, #100	@ 0x64
 8001c6a:	9302      	str	r3, [sp, #8]
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	9301      	str	r3, [sp, #4]
 8001c70:	f107 030e 	add.w	r3, r7, #14
 8001c74:	9300      	str	r3, [sp, #0]
 8001c76:	2301      	movs	r3, #1
 8001c78:	2210      	movs	r2, #16
 8001c7a:	21d4      	movs	r1, #212	@ 0xd4
 8001c7c:	6878      	ldr	r0, [r7, #4]
 8001c7e:	f002 f83b 	bl	8003cf8 <HAL_I2C_Mem_Write>
 8001c82:	4603      	mov	r3, r0
 8001c84:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) { printf("IMU Init Step 1 FAILED\r\n"); return; }
 8001c86:	7bfb      	ldrb	r3, [r7, #15]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d003      	beq.n	8001c94 <LSM6DSO32_Init_SingleTap+0x38>
 8001c8c:	4863      	ldr	r0, [pc, #396]	@ (8001e1c <LSM6DSO32_Init_SingleTap+0x1c0>)
 8001c8e:	f006 fceb 	bl	8008668 <puts>
 8001c92:	e0bf      	b.n	8001e14 <LSM6DSO32_Init_SingleTap+0x1b8>
    else { printf("Init Step 1 OK\r\n"); }
 8001c94:	4862      	ldr	r0, [pc, #392]	@ (8001e20 <LSM6DSO32_Init_SingleTap+0x1c4>)
 8001c96:	f006 fce7 	bl	8008668 <puts>

    // 2. Write 0Eh to TAP_CFG0 (Address 0x56)
    reg_data = 0x0E;
 8001c9a:	230e      	movs	r3, #14
 8001c9c:	73bb      	strb	r3, [r7, #14]
    ret = HAL_I2C_Mem_Write(hi2c, LSM6DSO32_I2C_ADDR, 0x56, I2C_MEMADD_SIZE_8BIT, &reg_data, 1, 100);
 8001c9e:	2364      	movs	r3, #100	@ 0x64
 8001ca0:	9302      	str	r3, [sp, #8]
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	9301      	str	r3, [sp, #4]
 8001ca6:	f107 030e 	add.w	r3, r7, #14
 8001caa:	9300      	str	r3, [sp, #0]
 8001cac:	2301      	movs	r3, #1
 8001cae:	2256      	movs	r2, #86	@ 0x56
 8001cb0:	21d4      	movs	r1, #212	@ 0xd4
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f002 f820 	bl	8003cf8 <HAL_I2C_Mem_Write>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) { printf("IMU Init Step 2 FAILED\r\n"); return; }
 8001cbc:	7bfb      	ldrb	r3, [r7, #15]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d003      	beq.n	8001cca <LSM6DSO32_Init_SingleTap+0x6e>
 8001cc2:	4858      	ldr	r0, [pc, #352]	@ (8001e24 <LSM6DSO32_Init_SingleTap+0x1c8>)
 8001cc4:	f006 fcd0 	bl	8008668 <puts>
 8001cc8:	e0a4      	b.n	8001e14 <LSM6DSO32_Init_SingleTap+0x1b8>
    else { printf("Init Step 2 OK\r\n"); }
 8001cca:	4857      	ldr	r0, [pc, #348]	@ (8001e28 <LSM6DSO32_Init_SingleTap+0x1cc>)
 8001ccc:	f006 fccc 	bl	8008668 <puts>

    // 3. Write 04h to TAP_CFG1 (Address 0x57)
    reg_data = 0x04;
 8001cd0:	2304      	movs	r3, #4
 8001cd2:	73bb      	strb	r3, [r7, #14]
    ret = HAL_I2C_Mem_Write(hi2c, LSM6DSO32_I2C_ADDR, 0x57, I2C_MEMADD_SIZE_8BIT, &reg_data, 1, 100);
 8001cd4:	2364      	movs	r3, #100	@ 0x64
 8001cd6:	9302      	str	r3, [sp, #8]
 8001cd8:	2301      	movs	r3, #1
 8001cda:	9301      	str	r3, [sp, #4]
 8001cdc:	f107 030e 	add.w	r3, r7, #14
 8001ce0:	9300      	str	r3, [sp, #0]
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	2257      	movs	r2, #87	@ 0x57
 8001ce6:	21d4      	movs	r1, #212	@ 0xd4
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	f002 f805 	bl	8003cf8 <HAL_I2C_Mem_Write>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) { printf("IMU Init Step 3 FAILED\r\n"); return; }
 8001cf2:	7bfb      	ldrb	r3, [r7, #15]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d003      	beq.n	8001d00 <LSM6DSO32_Init_SingleTap+0xa4>
 8001cf8:	484c      	ldr	r0, [pc, #304]	@ (8001e2c <LSM6DSO32_Init_SingleTap+0x1d0>)
 8001cfa:	f006 fcb5 	bl	8008668 <puts>
 8001cfe:	e089      	b.n	8001e14 <LSM6DSO32_Init_SingleTap+0x1b8>
    else { printf("Init Step 3 OK\r\n"); }
 8001d00:	484b      	ldr	r0, [pc, #300]	@ (8001e30 <LSM6DSO32_Init_SingleTap+0x1d4>)
 8001d02:	f006 fcb1 	bl	8008668 <puts>

    // 4. Write 84h to TAP_CFG2 (Address 0x58)
    reg_data = 0x84;
 8001d06:	2384      	movs	r3, #132	@ 0x84
 8001d08:	73bb      	strb	r3, [r7, #14]
    ret = HAL_I2C_Mem_Write(hi2c, LSM6DSO32_I2C_ADDR, 0x58, I2C_MEMADD_SIZE_8BIT, &reg_data, 1, 100);
 8001d0a:	2364      	movs	r3, #100	@ 0x64
 8001d0c:	9302      	str	r3, [sp, #8]
 8001d0e:	2301      	movs	r3, #1
 8001d10:	9301      	str	r3, [sp, #4]
 8001d12:	f107 030e 	add.w	r3, r7, #14
 8001d16:	9300      	str	r3, [sp, #0]
 8001d18:	2301      	movs	r3, #1
 8001d1a:	2258      	movs	r2, #88	@ 0x58
 8001d1c:	21d4      	movs	r1, #212	@ 0xd4
 8001d1e:	6878      	ldr	r0, [r7, #4]
 8001d20:	f001 ffea 	bl	8003cf8 <HAL_I2C_Mem_Write>
 8001d24:	4603      	mov	r3, r0
 8001d26:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) { printf("IMU Init Step 4 FAILED\r\n"); return; }
 8001d28:	7bfb      	ldrb	r3, [r7, #15]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d003      	beq.n	8001d36 <LSM6DSO32_Init_SingleTap+0xda>
 8001d2e:	4841      	ldr	r0, [pc, #260]	@ (8001e34 <LSM6DSO32_Init_SingleTap+0x1d8>)
 8001d30:	f006 fc9a 	bl	8008668 <puts>
 8001d34:	e06e      	b.n	8001e14 <LSM6DSO32_Init_SingleTap+0x1b8>
    else { printf("Init Step 4 OK\r\n"); }
 8001d36:	4840      	ldr	r0, [pc, #256]	@ (8001e38 <LSM6DSO32_Init_SingleTap+0x1dc>)
 8001d38:	f006 fc96 	bl	8008668 <puts>

    // 5. Write 04h to TAP_THS_6D (Address 0x59)
    reg_data = 0x04;
 8001d3c:	2304      	movs	r3, #4
 8001d3e:	73bb      	strb	r3, [r7, #14]
    ret = HAL_I2C_Mem_Write(hi2c, LSM6DSO32_I2C_ADDR, 0x59, I2C_MEMADD_SIZE_8BIT, &reg_data, 1, 100);
 8001d40:	2364      	movs	r3, #100	@ 0x64
 8001d42:	9302      	str	r3, [sp, #8]
 8001d44:	2301      	movs	r3, #1
 8001d46:	9301      	str	r3, [sp, #4]
 8001d48:	f107 030e 	add.w	r3, r7, #14
 8001d4c:	9300      	str	r3, [sp, #0]
 8001d4e:	2301      	movs	r3, #1
 8001d50:	2259      	movs	r2, #89	@ 0x59
 8001d52:	21d4      	movs	r1, #212	@ 0xd4
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	f001 ffcf 	bl	8003cf8 <HAL_I2C_Mem_Write>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) { printf("IMU Init Step 5 FAILED\r\n"); return; }
 8001d5e:	7bfb      	ldrb	r3, [r7, #15]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d003      	beq.n	8001d6c <LSM6DSO32_Init_SingleTap+0x110>
 8001d64:	4835      	ldr	r0, [pc, #212]	@ (8001e3c <LSM6DSO32_Init_SingleTap+0x1e0>)
 8001d66:	f006 fc7f 	bl	8008668 <puts>
 8001d6a:	e053      	b.n	8001e14 <LSM6DSO32_Init_SingleTap+0x1b8>
    else { printf("Init Step 5 OK\r\n"); }
 8001d6c:	4834      	ldr	r0, [pc, #208]	@ (8001e40 <LSM6DSO32_Init_SingleTap+0x1e4>)
 8001d6e:	f006 fc7b 	bl	8008668 <puts>

    // 6. Write 06h to INT_DUR2 (Address 0x5A)
    reg_data = 0x06;
 8001d72:	2306      	movs	r3, #6
 8001d74:	73bb      	strb	r3, [r7, #14]
    ret = HAL_I2C_Mem_Write(hi2c, LSM6DSO32_I2C_ADDR, 0x5A, I2C_MEMADD_SIZE_8BIT, &reg_data, 1, 100);
 8001d76:	2364      	movs	r3, #100	@ 0x64
 8001d78:	9302      	str	r3, [sp, #8]
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	9301      	str	r3, [sp, #4]
 8001d7e:	f107 030e 	add.w	r3, r7, #14
 8001d82:	9300      	str	r3, [sp, #0]
 8001d84:	2301      	movs	r3, #1
 8001d86:	225a      	movs	r2, #90	@ 0x5a
 8001d88:	21d4      	movs	r1, #212	@ 0xd4
 8001d8a:	6878      	ldr	r0, [r7, #4]
 8001d8c:	f001 ffb4 	bl	8003cf8 <HAL_I2C_Mem_Write>
 8001d90:	4603      	mov	r3, r0
 8001d92:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) { printf("IMU Init Step 6 FAILED\r\n"); return; }
 8001d94:	7bfb      	ldrb	r3, [r7, #15]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d003      	beq.n	8001da2 <LSM6DSO32_Init_SingleTap+0x146>
 8001d9a:	482a      	ldr	r0, [pc, #168]	@ (8001e44 <LSM6DSO32_Init_SingleTap+0x1e8>)
 8001d9c:	f006 fc64 	bl	8008668 <puts>
 8001da0:	e038      	b.n	8001e14 <LSM6DSO32_Init_SingleTap+0x1b8>
    else { printf("Init Step 6 OK\r\n"); }
 8001da2:	4829      	ldr	r0, [pc, #164]	@ (8001e48 <LSM6DSO32_Init_SingleTap+0x1ec>)
 8001da4:	f006 fc60 	bl	8008668 <puts>

    // 7. Write 00h to WAKE_UP_THS (Address 0x5B)
    reg_data = 0x00;
 8001da8:	2300      	movs	r3, #0
 8001daa:	73bb      	strb	r3, [r7, #14]
    ret = HAL_I2C_Mem_Write(hi2c, LSM6DSO32_I2C_ADDR, 0x5B, I2C_MEMADD_SIZE_8BIT, &reg_data, 1, 100);
 8001dac:	2364      	movs	r3, #100	@ 0x64
 8001dae:	9302      	str	r3, [sp, #8]
 8001db0:	2301      	movs	r3, #1
 8001db2:	9301      	str	r3, [sp, #4]
 8001db4:	f107 030e 	add.w	r3, r7, #14
 8001db8:	9300      	str	r3, [sp, #0]
 8001dba:	2301      	movs	r3, #1
 8001dbc:	225b      	movs	r2, #91	@ 0x5b
 8001dbe:	21d4      	movs	r1, #212	@ 0xd4
 8001dc0:	6878      	ldr	r0, [r7, #4]
 8001dc2:	f001 ff99 	bl	8003cf8 <HAL_I2C_Mem_Write>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) { printf("IMU Init Step 7 FAILED\r\n"); return; }
 8001dca:	7bfb      	ldrb	r3, [r7, #15]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d003      	beq.n	8001dd8 <LSM6DSO32_Init_SingleTap+0x17c>
 8001dd0:	481e      	ldr	r0, [pc, #120]	@ (8001e4c <LSM6DSO32_Init_SingleTap+0x1f0>)
 8001dd2:	f006 fc49 	bl	8008668 <puts>
 8001dd6:	e01d      	b.n	8001e14 <LSM6DSO32_Init_SingleTap+0x1b8>
    else { printf("Init Step 7 OK\r\n"); }
 8001dd8:	481d      	ldr	r0, [pc, #116]	@ (8001e50 <LSM6DSO32_Init_SingleTap+0x1f4>)
 8001dda:	f006 fc45 	bl	8008668 <puts>

    // 8. Write 40h to MD1_CFG (Address 0x5E)
    reg_data = 0x40;
 8001dde:	2340      	movs	r3, #64	@ 0x40
 8001de0:	73bb      	strb	r3, [r7, #14]
    ret = HAL_I2C_Mem_Write(hi2c, LSM6DSO32_I2C_ADDR, 0x5E, I2C_MEMADD_SIZE_8BIT, &reg_data, 1, 100);
 8001de2:	2364      	movs	r3, #100	@ 0x64
 8001de4:	9302      	str	r3, [sp, #8]
 8001de6:	2301      	movs	r3, #1
 8001de8:	9301      	str	r3, [sp, #4]
 8001dea:	f107 030e 	add.w	r3, r7, #14
 8001dee:	9300      	str	r3, [sp, #0]
 8001df0:	2301      	movs	r3, #1
 8001df2:	225e      	movs	r2, #94	@ 0x5e
 8001df4:	21d4      	movs	r1, #212	@ 0xd4
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f001 ff7e 	bl	8003cf8 <HAL_I2C_Mem_Write>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) { printf("IMU Init Step 8 FAILED\r\n"); return; }
 8001e00:	7bfb      	ldrb	r3, [r7, #15]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d003      	beq.n	8001e0e <LSM6DSO32_Init_SingleTap+0x1b2>
 8001e06:	4813      	ldr	r0, [pc, #76]	@ (8001e54 <LSM6DSO32_Init_SingleTap+0x1f8>)
 8001e08:	f006 fc2e 	bl	8008668 <puts>
 8001e0c:	e002      	b.n	8001e14 <LSM6DSO32_Init_SingleTap+0x1b8>
    else { printf("Init Step 8 OK\r\n"); }
 8001e0e:	4812      	ldr	r0, [pc, #72]	@ (8001e58 <LSM6DSO32_Init_SingleTap+0x1fc>)
 8001e10:	f006 fc2a 	bl	8008668 <puts>
}
 8001e14:	3710      	adds	r7, #16
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	0800a700 	.word	0x0800a700
 8001e20:	0800a718 	.word	0x0800a718
 8001e24:	0800a728 	.word	0x0800a728
 8001e28:	0800a740 	.word	0x0800a740
 8001e2c:	0800a750 	.word	0x0800a750
 8001e30:	0800a768 	.word	0x0800a768
 8001e34:	0800a778 	.word	0x0800a778
 8001e38:	0800a790 	.word	0x0800a790
 8001e3c:	0800a7a0 	.word	0x0800a7a0
 8001e40:	0800a7b8 	.word	0x0800a7b8
 8001e44:	0800a7c8 	.word	0x0800a7c8
 8001e48:	0800a7e0 	.word	0x0800a7e0
 8001e4c:	0800a7f0 	.word	0x0800a7f0
 8001e50:	0800a808 	.word	0x0800a808
 8001e54:	0800a818 	.word	0x0800a818
 8001e58:	0800a830 	.word	0x0800a830

08001e5c <HAL_GPIO_EXTI_Callback>:

/**
  * @brief  This is the interrupt callback for ALL external GPIO interrupts.
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	4603      	mov	r3, r0
 8001e64:	80fb      	strh	r3, [r7, #6]
    // Check if the interrupt came from our IMU's pin (PG-12)
    // (Ensure you rename GPIO_PIN_12 if your .ioc file uses a macro)
    if (GPIO_Pin == GPIO_PIN_0)
 8001e66:	88fb      	ldrh	r3, [r7, #6]
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d102      	bne.n	8001e72 <HAL_GPIO_EXTI_Callback+0x16>
    {
        // Set the global flag so the main loop can handle it.
        g_single_tap_flag = 1;
 8001e6c:	4b04      	ldr	r3, [pc, #16]	@ (8001e80 <HAL_GPIO_EXTI_Callback+0x24>)
 8001e6e:	2201      	movs	r2, #1
 8001e70:	701a      	strb	r2, [r3, #0]
    }
}
 8001e72:	bf00      	nop
 8001e74:	370c      	adds	r7, #12
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	200433c4 	.word	0x200433c4

08001e84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e88:	b672      	cpsid	i
}
 8001e8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e8c:	bf00      	nop
 8001e8e:	e7fd      	b.n	8001e8c <Error_Handler+0x8>

08001e90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e96:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed4 <HAL_MspInit+0x44>)
 8001e98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e9a:	4a0e      	ldr	r2, [pc, #56]	@ (8001ed4 <HAL_MspInit+0x44>)
 8001e9c:	f043 0301 	orr.w	r3, r3, #1
 8001ea0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed4 <HAL_MspInit+0x44>)
 8001ea4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ea6:	f003 0301 	and.w	r3, r3, #1
 8001eaa:	607b      	str	r3, [r7, #4]
 8001eac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eae:	4b09      	ldr	r3, [pc, #36]	@ (8001ed4 <HAL_MspInit+0x44>)
 8001eb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eb2:	4a08      	ldr	r2, [pc, #32]	@ (8001ed4 <HAL_MspInit+0x44>)
 8001eb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001eb8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001eba:	4b06      	ldr	r3, [pc, #24]	@ (8001ed4 <HAL_MspInit+0x44>)
 8001ebc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ebe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ec2:	603b      	str	r3, [r7, #0]
 8001ec4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ec6:	bf00      	nop
 8001ec8:	370c      	adds	r7, #12
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
 8001ed2:	bf00      	nop
 8001ed4:	40021000 	.word	0x40021000

08001ed8 <HAL_DFSDM_FilterMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_filter: DFSDM_Filter handle pointer
  * @retval None
  */
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b0b0      	sub	sp, #192	@ 0xc0
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
 8001ee8:	605a      	str	r2, [r3, #4]
 8001eea:	609a      	str	r2, [r3, #8]
 8001eec:	60da      	str	r2, [r3, #12]
 8001eee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ef0:	f107 0318 	add.w	r3, r7, #24
 8001ef4:	2294      	movs	r2, #148	@ 0x94
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f006 fc95 	bl	8008828 <memset>
  if(DFSDM1_Init == 0)
 8001efe:	4b59      	ldr	r3, [pc, #356]	@ (8002064 <HAL_DFSDM_FilterMspInit+0x18c>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d173      	bne.n	8001fee <HAL_DFSDM_FilterMspInit+0x116>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8001f06:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f0a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_SYSCLK;
 8001f0c:	2304      	movs	r3, #4
 8001f0e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f12:	f107 0318 	add.w	r3, r7, #24
 8001f16:	4618      	mov	r0, r3
 8001f18:	f004 fa12 	bl	8006340 <HAL_RCCEx_PeriphCLKConfig>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d001      	beq.n	8001f26 <HAL_DFSDM_FilterMspInit+0x4e>
    {
      Error_Handler();
 8001f22:	f7ff ffaf 	bl	8001e84 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8001f26:	4b50      	ldr	r3, [pc, #320]	@ (8002068 <HAL_DFSDM_FilterMspInit+0x190>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	4a4e      	ldr	r2, [pc, #312]	@ (8002068 <HAL_DFSDM_FilterMspInit+0x190>)
 8001f2e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8001f30:	4b4d      	ldr	r3, [pc, #308]	@ (8002068 <HAL_DFSDM_FilterMspInit+0x190>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d10b      	bne.n	8001f50 <HAL_DFSDM_FilterMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001f38:	4b4c      	ldr	r3, [pc, #304]	@ (800206c <HAL_DFSDM_FilterMspInit+0x194>)
 8001f3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f3c:	4a4b      	ldr	r2, [pc, #300]	@ (800206c <HAL_DFSDM_FilterMspInit+0x194>)
 8001f3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f42:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f44:	4b49      	ldr	r3, [pc, #292]	@ (800206c <HAL_DFSDM_FilterMspInit+0x194>)
 8001f46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f48:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001f4c:	617b      	str	r3, [r7, #20]
 8001f4e:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f50:	4b46      	ldr	r3, [pc, #280]	@ (800206c <HAL_DFSDM_FilterMspInit+0x194>)
 8001f52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f54:	4a45      	ldr	r2, [pc, #276]	@ (800206c <HAL_DFSDM_FilterMspInit+0x194>)
 8001f56:	f043 0304 	orr.w	r3, r3, #4
 8001f5a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f5c:	4b43      	ldr	r3, [pc, #268]	@ (800206c <HAL_DFSDM_FilterMspInit+0x194>)
 8001f5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f60:	f003 0304 	and.w	r3, r3, #4
 8001f64:	613b      	str	r3, [r7, #16]
 8001f66:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f68:	4b40      	ldr	r3, [pc, #256]	@ (800206c <HAL_DFSDM_FilterMspInit+0x194>)
 8001f6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f6c:	4a3f      	ldr	r2, [pc, #252]	@ (800206c <HAL_DFSDM_FilterMspInit+0x194>)
 8001f6e:	f043 0308 	orr.w	r3, r3, #8
 8001f72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f74:	4b3d      	ldr	r3, [pc, #244]	@ (800206c <HAL_DFSDM_FilterMspInit+0x194>)
 8001f76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f78:	f003 0308 	and.w	r3, r3, #8
 8001f7c:	60fb      	str	r3, [r7, #12]
 8001f7e:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PC2     ------> DFSDM1_CKOUT
    PD3     ------> DFSDM1_DATIN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001f80:	2304      	movs	r3, #4
 8001f82:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f86:	2302      	movs	r3, #2
 8001f88:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f92:	2302      	movs	r3, #2
 8001f94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001f98:	2306      	movs	r3, #6
 8001f9a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f9e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	4832      	ldr	r0, [pc, #200]	@ (8002070 <HAL_DFSDM_FilterMspInit+0x198>)
 8001fa6:	f001 fc61 	bl	800386c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001faa:	2308      	movs	r3, #8
 8001fac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb0:	2302      	movs	r3, #2
 8001fb2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fbc:	2302      	movs	r3, #2
 8001fbe:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001fc2:	2306      	movs	r3, #6
 8001fc4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fc8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001fcc:	4619      	mov	r1, r3
 8001fce:	4829      	ldr	r0, [pc, #164]	@ (8002074 <HAL_DFSDM_FilterMspInit+0x19c>)
 8001fd0:	f001 fc4c 	bl	800386c <HAL_GPIO_Init>

    /* DFSDM1 interrupt Init */
    HAL_NVIC_SetPriority(DFSDM1_FLT0_IRQn, 0, 0);
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	2100      	movs	r1, #0
 8001fd8:	203d      	movs	r0, #61	@ 0x3d
 8001fda:	f000 fc70 	bl	80028be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DFSDM1_FLT0_IRQn);
 8001fde:	203d      	movs	r0, #61	@ 0x3d
 8001fe0:	f000 fc89 	bl	80028f6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8001fe4:	4b1f      	ldr	r3, [pc, #124]	@ (8002064 <HAL_DFSDM_FilterMspInit+0x18c>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	3301      	adds	r3, #1
 8001fea:	4a1e      	ldr	r2, [pc, #120]	@ (8002064 <HAL_DFSDM_FilterMspInit+0x18c>)
 8001fec:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter0){
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a21      	ldr	r2, [pc, #132]	@ (8002078 <HAL_DFSDM_FilterMspInit+0x1a0>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d131      	bne.n	800205c <HAL_DFSDM_FilterMspInit+0x184>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel1;
 8001ff8:	4b20      	ldr	r3, [pc, #128]	@ (800207c <HAL_DFSDM_FilterMspInit+0x1a4>)
 8001ffa:	4a21      	ldr	r2, [pc, #132]	@ (8002080 <HAL_DFSDM_FilterMspInit+0x1a8>)
 8001ffc:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_DFSDM1_FLT0;
 8001ffe:	4b1f      	ldr	r3, [pc, #124]	@ (800207c <HAL_DFSDM_FilterMspInit+0x1a4>)
 8002000:	2256      	movs	r2, #86	@ 0x56
 8002002:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002004:	4b1d      	ldr	r3, [pc, #116]	@ (800207c <HAL_DFSDM_FilterMspInit+0x1a4>)
 8002006:	2200      	movs	r2, #0
 8002008:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 800200a:	4b1c      	ldr	r3, [pc, #112]	@ (800207c <HAL_DFSDM_FilterMspInit+0x1a4>)
 800200c:	2200      	movs	r2, #0
 800200e:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 8002010:	4b1a      	ldr	r3, [pc, #104]	@ (800207c <HAL_DFSDM_FilterMspInit+0x1a4>)
 8002012:	2280      	movs	r2, #128	@ 0x80
 8002014:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002016:	4b19      	ldr	r3, [pc, #100]	@ (800207c <HAL_DFSDM_FilterMspInit+0x1a4>)
 8002018:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800201c:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800201e:	4b17      	ldr	r3, [pc, #92]	@ (800207c <HAL_DFSDM_FilterMspInit+0x1a4>)
 8002020:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002024:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 8002026:	4b15      	ldr	r3, [pc, #84]	@ (800207c <HAL_DFSDM_FilterMspInit+0x1a4>)
 8002028:	2220      	movs	r2, #32
 800202a:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_HIGH;
 800202c:	4b13      	ldr	r3, [pc, #76]	@ (800207c <HAL_DFSDM_FilterMspInit+0x1a4>)
 800202e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002032:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 8002034:	4811      	ldr	r0, [pc, #68]	@ (800207c <HAL_DFSDM_FilterMspInit+0x1a4>)
 8002036:	f001 f939 	bl	80032ac <HAL_DMA_Init>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d001      	beq.n	8002044 <HAL_DFSDM_FilterMspInit+0x16c>
    {
      Error_Handler();
 8002040:	f7ff ff20 	bl	8001e84 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt0);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	4a0d      	ldr	r2, [pc, #52]	@ (800207c <HAL_DFSDM_FilterMspInit+0x1a4>)
 8002048:	62da      	str	r2, [r3, #44]	@ 0x2c
 800204a:	4a0c      	ldr	r2, [pc, #48]	@ (800207c <HAL_DFSDM_FilterMspInit+0x1a4>)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt0);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	4a0a      	ldr	r2, [pc, #40]	@ (800207c <HAL_DFSDM_FilterMspInit+0x1a4>)
 8002054:	629a      	str	r2, [r3, #40]	@ 0x28
 8002056:	4a09      	ldr	r2, [pc, #36]	@ (800207c <HAL_DFSDM_FilterMspInit+0x1a4>)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6293      	str	r3, [r2, #40]	@ 0x28
  }

}
 800205c:	bf00      	nop
 800205e:	37c0      	adds	r7, #192	@ 0xc0
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	200433cc 	.word	0x200433cc
 8002068:	200433c8 	.word	0x200433c8
 800206c:	40021000 	.word	0x40021000
 8002070:	48000800 	.word	0x48000800
 8002074:	48000c00 	.word	0x48000c00
 8002078:	40016100 	.word	0x40016100
 800207c:	2004027c 	.word	0x2004027c
 8002080:	40020008 	.word	0x40020008

08002084 <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b0b0      	sub	sp, #192	@ 0xc0
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800208c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002090:	2200      	movs	r2, #0
 8002092:	601a      	str	r2, [r3, #0]
 8002094:	605a      	str	r2, [r3, #4]
 8002096:	609a      	str	r2, [r3, #8]
 8002098:	60da      	str	r2, [r3, #12]
 800209a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800209c:	f107 0318 	add.w	r3, r7, #24
 80020a0:	2294      	movs	r2, #148	@ 0x94
 80020a2:	2100      	movs	r1, #0
 80020a4:	4618      	mov	r0, r3
 80020a6:	f006 fbbf 	bl	8008828 <memset>
  if(DFSDM1_Init == 0)
 80020aa:	4b3a      	ldr	r3, [pc, #232]	@ (8002194 <HAL_DFSDM_ChannelMspInit+0x110>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d16b      	bne.n	800218a <HAL_DFSDM_ChannelMspInit+0x106>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80020b2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80020b6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_SYSCLK;
 80020b8:	2304      	movs	r3, #4
 80020ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020be:	f107 0318 	add.w	r3, r7, #24
 80020c2:	4618      	mov	r0, r3
 80020c4:	f004 f93c 	bl	8006340 <HAL_RCCEx_PeriphCLKConfig>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 80020ce:	f7ff fed9 	bl	8001e84 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 80020d2:	4b31      	ldr	r3, [pc, #196]	@ (8002198 <HAL_DFSDM_ChannelMspInit+0x114>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	3301      	adds	r3, #1
 80020d8:	4a2f      	ldr	r2, [pc, #188]	@ (8002198 <HAL_DFSDM_ChannelMspInit+0x114>)
 80020da:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 80020dc:	4b2e      	ldr	r3, [pc, #184]	@ (8002198 <HAL_DFSDM_ChannelMspInit+0x114>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d10b      	bne.n	80020fc <HAL_DFSDM_ChannelMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 80020e4:	4b2d      	ldr	r3, [pc, #180]	@ (800219c <HAL_DFSDM_ChannelMspInit+0x118>)
 80020e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020e8:	4a2c      	ldr	r2, [pc, #176]	@ (800219c <HAL_DFSDM_ChannelMspInit+0x118>)
 80020ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80020ee:	6613      	str	r3, [r2, #96]	@ 0x60
 80020f0:	4b2a      	ldr	r3, [pc, #168]	@ (800219c <HAL_DFSDM_ChannelMspInit+0x118>)
 80020f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80020f8:	617b      	str	r3, [r7, #20]
 80020fa:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020fc:	4b27      	ldr	r3, [pc, #156]	@ (800219c <HAL_DFSDM_ChannelMspInit+0x118>)
 80020fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002100:	4a26      	ldr	r2, [pc, #152]	@ (800219c <HAL_DFSDM_ChannelMspInit+0x118>)
 8002102:	f043 0304 	orr.w	r3, r3, #4
 8002106:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002108:	4b24      	ldr	r3, [pc, #144]	@ (800219c <HAL_DFSDM_ChannelMspInit+0x118>)
 800210a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800210c:	f003 0304 	and.w	r3, r3, #4
 8002110:	613b      	str	r3, [r7, #16]
 8002112:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002114:	4b21      	ldr	r3, [pc, #132]	@ (800219c <HAL_DFSDM_ChannelMspInit+0x118>)
 8002116:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002118:	4a20      	ldr	r2, [pc, #128]	@ (800219c <HAL_DFSDM_ChannelMspInit+0x118>)
 800211a:	f043 0308 	orr.w	r3, r3, #8
 800211e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002120:	4b1e      	ldr	r3, [pc, #120]	@ (800219c <HAL_DFSDM_ChannelMspInit+0x118>)
 8002122:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002124:	f003 0308 	and.w	r3, r3, #8
 8002128:	60fb      	str	r3, [r7, #12]
 800212a:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PC2     ------> DFSDM1_CKOUT
    PD3     ------> DFSDM1_DATIN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800212c:	2304      	movs	r3, #4
 800212e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002132:	2302      	movs	r3, #2
 8002134:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002138:	2300      	movs	r3, #0
 800213a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800213e:	2302      	movs	r3, #2
 8002140:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8002144:	2306      	movs	r3, #6
 8002146:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800214a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800214e:	4619      	mov	r1, r3
 8002150:	4813      	ldr	r0, [pc, #76]	@ (80021a0 <HAL_DFSDM_ChannelMspInit+0x11c>)
 8002152:	f001 fb8b 	bl	800386c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002156:	2308      	movs	r3, #8
 8002158:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800215c:	2302      	movs	r3, #2
 800215e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002162:	2302      	movs	r3, #2
 8002164:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002168:	2302      	movs	r3, #2
 800216a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800216e:	2306      	movs	r3, #6
 8002170:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002174:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002178:	4619      	mov	r1, r3
 800217a:	480a      	ldr	r0, [pc, #40]	@ (80021a4 <HAL_DFSDM_ChannelMspInit+0x120>)
 800217c:	f001 fb76 	bl	800386c <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8002180:	4b04      	ldr	r3, [pc, #16]	@ (8002194 <HAL_DFSDM_ChannelMspInit+0x110>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	3301      	adds	r3, #1
 8002186:	4a03      	ldr	r2, [pc, #12]	@ (8002194 <HAL_DFSDM_ChannelMspInit+0x110>)
 8002188:	6013      	str	r3, [r2, #0]
  }

}
 800218a:	bf00      	nop
 800218c:	37c0      	adds	r7, #192	@ 0xc0
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	200433cc 	.word	0x200433cc
 8002198:	200433c8 	.word	0x200433c8
 800219c:	40021000 	.word	0x40021000
 80021a0:	48000800 	.word	0x48000800
 80021a4:	48000c00 	.word	0x48000c00

080021a8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b0ae      	sub	sp, #184	@ 0xb8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80021b4:	2200      	movs	r2, #0
 80021b6:	601a      	str	r2, [r3, #0]
 80021b8:	605a      	str	r2, [r3, #4]
 80021ba:	609a      	str	r2, [r3, #8]
 80021bc:	60da      	str	r2, [r3, #12]
 80021be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021c0:	f107 0310 	add.w	r3, r7, #16
 80021c4:	2294      	movs	r2, #148	@ 0x94
 80021c6:	2100      	movs	r1, #0
 80021c8:	4618      	mov	r0, r3
 80021ca:	f006 fb2d 	bl	8008828 <memset>
  if(hi2c->Instance==I2C1)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a2f      	ldr	r2, [pc, #188]	@ (8002290 <HAL_I2C_MspInit+0xe8>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d157      	bne.n	8002288 <HAL_I2C_MspInit+0xe0>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80021d8:	2340      	movs	r3, #64	@ 0x40
 80021da:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80021dc:	2300      	movs	r3, #0
 80021de:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021e0:	f107 0310 	add.w	r3, r7, #16
 80021e4:	4618      	mov	r0, r3
 80021e6:	f004 f8ab 	bl	8006340 <HAL_RCCEx_PeriphCLKConfig>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80021f0:	f7ff fe48 	bl	8001e84 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021f4:	4b27      	ldr	r3, [pc, #156]	@ (8002294 <HAL_I2C_MspInit+0xec>)
 80021f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021f8:	4a26      	ldr	r2, [pc, #152]	@ (8002294 <HAL_I2C_MspInit+0xec>)
 80021fa:	f043 0302 	orr.w	r3, r3, #2
 80021fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002200:	4b24      	ldr	r3, [pc, #144]	@ (8002294 <HAL_I2C_MspInit+0xec>)
 8002202:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002204:	f003 0302 	and.w	r3, r3, #2
 8002208:	60fb      	str	r3, [r7, #12]
 800220a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800220c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002210:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002214:	2312      	movs	r3, #18
 8002216:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221a:	2300      	movs	r3, #0
 800221c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002220:	2302      	movs	r3, #2
 8002222:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002226:	2304      	movs	r3, #4
 8002228:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800222c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002230:	4619      	mov	r1, r3
 8002232:	4819      	ldr	r0, [pc, #100]	@ (8002298 <HAL_I2C_MspInit+0xf0>)
 8002234:	f001 fb1a 	bl	800386c <HAL_GPIO_Init>

    __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB8);
 8002238:	4b18      	ldr	r3, [pc, #96]	@ (800229c <HAL_I2C_MspInit+0xf4>)
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	4a17      	ldr	r2, [pc, #92]	@ (800229c <HAL_I2C_MspInit+0xf4>)
 800223e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002242:	6053      	str	r3, [r2, #4]

    __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB9);
 8002244:	4b15      	ldr	r3, [pc, #84]	@ (800229c <HAL_I2C_MspInit+0xf4>)
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	4a14      	ldr	r2, [pc, #80]	@ (800229c <HAL_I2C_MspInit+0xf4>)
 800224a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800224e:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002250:	4b10      	ldr	r3, [pc, #64]	@ (8002294 <HAL_I2C_MspInit+0xec>)
 8002252:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002254:	4a0f      	ldr	r2, [pc, #60]	@ (8002294 <HAL_I2C_MspInit+0xec>)
 8002256:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800225a:	6593      	str	r3, [r2, #88]	@ 0x58
 800225c:	4b0d      	ldr	r3, [pc, #52]	@ (8002294 <HAL_I2C_MspInit+0xec>)
 800225e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002260:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002264:	60bb      	str	r3, [r7, #8]
 8002266:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002268:	2200      	movs	r2, #0
 800226a:	2100      	movs	r1, #0
 800226c:	201f      	movs	r0, #31
 800226e:	f000 fb26 	bl	80028be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002272:	201f      	movs	r0, #31
 8002274:	f000 fb3f 	bl	80028f6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002278:	2200      	movs	r2, #0
 800227a:	2100      	movs	r1, #0
 800227c:	2020      	movs	r0, #32
 800227e:	f000 fb1e 	bl	80028be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002282:	2020      	movs	r0, #32
 8002284:	f000 fb37 	bl	80028f6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002288:	bf00      	nop
 800228a:	37b8      	adds	r7, #184	@ 0xb8
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	40005400 	.word	0x40005400
 8002294:	40021000 	.word	0x40021000
 8002298:	48000400 	.word	0x48000400
 800229c:	40010000 	.word	0x40010000

080022a0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b0ae      	sub	sp, #184	@ 0xb8
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80022ac:	2200      	movs	r2, #0
 80022ae:	601a      	str	r2, [r3, #0]
 80022b0:	605a      	str	r2, [r3, #4]
 80022b2:	609a      	str	r2, [r3, #8]
 80022b4:	60da      	str	r2, [r3, #12]
 80022b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022b8:	f107 0310 	add.w	r3, r7, #16
 80022bc:	2294      	movs	r2, #148	@ 0x94
 80022be:	2100      	movs	r1, #0
 80022c0:	4618      	mov	r0, r3
 80022c2:	f006 fab1 	bl	8008828 <memset>
  if(huart->Instance==LPUART1)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a22      	ldr	r2, [pc, #136]	@ (8002354 <HAL_UART_MspInit+0xb4>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d13d      	bne.n	800234c <HAL_UART_MspInit+0xac>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80022d0:	2320      	movs	r3, #32
 80022d2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80022d4:	2300      	movs	r3, #0
 80022d6:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022d8:	f107 0310 	add.w	r3, r7, #16
 80022dc:	4618      	mov	r0, r3
 80022de:	f004 f82f 	bl	8006340 <HAL_RCCEx_PeriphCLKConfig>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80022e8:	f7ff fdcc 	bl	8001e84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80022ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002358 <HAL_UART_MspInit+0xb8>)
 80022ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022f0:	4a19      	ldr	r2, [pc, #100]	@ (8002358 <HAL_UART_MspInit+0xb8>)
 80022f2:	f043 0301 	orr.w	r3, r3, #1
 80022f6:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80022f8:	4b17      	ldr	r3, [pc, #92]	@ (8002358 <HAL_UART_MspInit+0xb8>)
 80022fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022fc:	f003 0301 	and.w	r3, r3, #1
 8002300:	60fb      	str	r3, [r7, #12]
 8002302:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002304:	4b14      	ldr	r3, [pc, #80]	@ (8002358 <HAL_UART_MspInit+0xb8>)
 8002306:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002308:	4a13      	ldr	r2, [pc, #76]	@ (8002358 <HAL_UART_MspInit+0xb8>)
 800230a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800230e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002310:	4b11      	ldr	r3, [pc, #68]	@ (8002358 <HAL_UART_MspInit+0xb8>)
 8002312:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002314:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002318:	60bb      	str	r3, [r7, #8]
 800231a:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 800231c:	f003 f92c 	bl	8005578 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002320:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002324:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002328:	2302      	movs	r3, #2
 800232a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232e:	2300      	movs	r3, #0
 8002330:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002334:	2303      	movs	r3, #3
 8002336:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800233a:	2308      	movs	r3, #8
 800233c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002340:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002344:	4619      	mov	r1, r3
 8002346:	4805      	ldr	r0, [pc, #20]	@ (800235c <HAL_UART_MspInit+0xbc>)
 8002348:	f001 fa90 	bl	800386c <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 800234c:	bf00      	nop
 800234e:	37b8      	adds	r7, #184	@ 0xb8
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}
 8002354:	40008000 	.word	0x40008000
 8002358:	40021000 	.word	0x40021000
 800235c:	48001800 	.word	0x48001800

08002360 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002364:	bf00      	nop
 8002366:	e7fd      	b.n	8002364 <NMI_Handler+0x4>

08002368 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800236c:	bf00      	nop
 800236e:	e7fd      	b.n	800236c <HardFault_Handler+0x4>

08002370 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002374:	bf00      	nop
 8002376:	e7fd      	b.n	8002374 <MemManage_Handler+0x4>

08002378 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800237c:	bf00      	nop
 800237e:	e7fd      	b.n	800237c <BusFault_Handler+0x4>

08002380 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002384:	bf00      	nop
 8002386:	e7fd      	b.n	8002384 <UsageFault_Handler+0x4>

08002388 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800238c:	bf00      	nop
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr

08002396 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002396:	b480      	push	{r7}
 8002398:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800239a:	bf00      	nop
 800239c:	46bd      	mov	sp, r7
 800239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a2:	4770      	bx	lr

080023a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023a8:	bf00      	nop
 80023aa:	46bd      	mov	sp, r7
 80023ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b0:	4770      	bx	lr

080023b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023b2:	b580      	push	{r7, lr}
 80023b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023b6:	f000 f987 	bl	80026c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023ba:	bf00      	nop
 80023bc:	bd80      	pop	{r7, pc}

080023be <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80023be:	b580      	push	{r7, lr}
 80023c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80023c2:	2001      	movs	r0, #1
 80023c4:	f001 fbe4 	bl	8003b90 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80023c8:	bf00      	nop
 80023ca:	bd80      	pop	{r7, pc}

080023cc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 80023d0:	4802      	ldr	r0, [pc, #8]	@ (80023dc <DMA1_Channel1_IRQHandler+0x10>)
 80023d2:	f001 f8ed 	bl	80035b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80023d6:	bf00      	nop
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	2004027c 	.word	0x2004027c

080023e0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80023e4:	4802      	ldr	r0, [pc, #8]	@ (80023f0 <I2C1_EV_IRQHandler+0x10>)
 80023e6:	f001 feb5 	bl	8004154 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80023ea:	bf00      	nop
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	200402dc 	.word	0x200402dc

080023f4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80023f8:	4802      	ldr	r0, [pc, #8]	@ (8002404 <I2C1_ER_IRQHandler+0x10>)
 80023fa:	f001 fec5 	bl	8004188 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80023fe:	bf00      	nop
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	200402dc 	.word	0x200402dc

08002408 <DFSDM1_FLT0_IRQHandler>:

/**
  * @brief This function handles DFSDM1 filter0 global interrupt.
  */
void DFSDM1_FLT0_IRQHandler(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DFSDM1_FLT0_IRQn 0 */

  /* USER CODE END DFSDM1_FLT0_IRQn 0 */
  HAL_DFSDM_IRQHandler(&hdfsdm1_filter0);
 800240c:	4802      	ldr	r0, [pc, #8]	@ (8002418 <DFSDM1_FLT0_IRQHandler+0x10>)
 800240e:	f000 fd03 	bl	8002e18 <HAL_DFSDM_IRQHandler>
  /* USER CODE BEGIN DFSDM1_FLT0_IRQn 1 */

  /* USER CODE END DFSDM1_FLT0_IRQn 1 */
}
 8002412:	bf00      	nop
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	200401f0 	.word	0x200401f0

0800241c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
  return 1;
 8002420:	2301      	movs	r3, #1
}
 8002422:	4618      	mov	r0, r3
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <_kill>:

int _kill(int pid, int sig)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
 8002434:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002436:	f006 fa49 	bl	80088cc <__errno>
 800243a:	4603      	mov	r3, r0
 800243c:	2216      	movs	r2, #22
 800243e:	601a      	str	r2, [r3, #0]
  return -1;
 8002440:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002444:	4618      	mov	r0, r3
 8002446:	3708      	adds	r7, #8
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}

0800244c <_exit>:

void _exit (int status)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002454:	f04f 31ff 	mov.w	r1, #4294967295
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f7ff ffe7 	bl	800242c <_kill>
  while (1) {}    /* Make sure we hang here */
 800245e:	bf00      	nop
 8002460:	e7fd      	b.n	800245e <_exit+0x12>

08002462 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002462:	b580      	push	{r7, lr}
 8002464:	b086      	sub	sp, #24
 8002466:	af00      	add	r7, sp, #0
 8002468:	60f8      	str	r0, [r7, #12]
 800246a:	60b9      	str	r1, [r7, #8]
 800246c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800246e:	2300      	movs	r3, #0
 8002470:	617b      	str	r3, [r7, #20]
 8002472:	e00a      	b.n	800248a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002474:	f3af 8000 	nop.w
 8002478:	4601      	mov	r1, r0
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	1c5a      	adds	r2, r3, #1
 800247e:	60ba      	str	r2, [r7, #8]
 8002480:	b2ca      	uxtb	r2, r1
 8002482:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	3301      	adds	r3, #1
 8002488:	617b      	str	r3, [r7, #20]
 800248a:	697a      	ldr	r2, [r7, #20]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	429a      	cmp	r2, r3
 8002490:	dbf0      	blt.n	8002474 <_read+0x12>
  }

  return len;
 8002492:	687b      	ldr	r3, [r7, #4]
}
 8002494:	4618      	mov	r0, r3
 8002496:	3718      	adds	r7, #24
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}

0800249c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b086      	sub	sp, #24
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	60f8      	str	r0, [r7, #12]
 80024a4:	60b9      	str	r1, [r7, #8]
 80024a6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024a8:	2300      	movs	r3, #0
 80024aa:	617b      	str	r3, [r7, #20]
 80024ac:	e009      	b.n	80024c2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	1c5a      	adds	r2, r3, #1
 80024b2:	60ba      	str	r2, [r7, #8]
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	4618      	mov	r0, r3
 80024b8:	f7ff fa3c 	bl	8001934 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	3301      	adds	r3, #1
 80024c0:	617b      	str	r3, [r7, #20]
 80024c2:	697a      	ldr	r2, [r7, #20]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	429a      	cmp	r2, r3
 80024c8:	dbf1      	blt.n	80024ae <_write+0x12>
  }
  return len;
 80024ca:	687b      	ldr	r3, [r7, #4]
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3718      	adds	r7, #24
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}

080024d4 <_close>:

int _close(int file)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	370c      	adds	r7, #12
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr

080024ec <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
 80024f4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80024fc:	605a      	str	r2, [r3, #4]
  return 0;
 80024fe:	2300      	movs	r3, #0
}
 8002500:	4618      	mov	r0, r3
 8002502:	370c      	adds	r7, #12
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr

0800250c <_isatty>:

int _isatty(int file)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002514:	2301      	movs	r3, #1
}
 8002516:	4618      	mov	r0, r3
 8002518:	370c      	adds	r7, #12
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr

08002522 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002522:	b480      	push	{r7}
 8002524:	b085      	sub	sp, #20
 8002526:	af00      	add	r7, sp, #0
 8002528:	60f8      	str	r0, [r7, #12]
 800252a:	60b9      	str	r1, [r7, #8]
 800252c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800252e:	2300      	movs	r3, #0
}
 8002530:	4618      	mov	r0, r3
 8002532:	3714      	adds	r7, #20
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr

0800253c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b086      	sub	sp, #24
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002544:	4a14      	ldr	r2, [pc, #80]	@ (8002598 <_sbrk+0x5c>)
 8002546:	4b15      	ldr	r3, [pc, #84]	@ (800259c <_sbrk+0x60>)
 8002548:	1ad3      	subs	r3, r2, r3
 800254a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002550:	4b13      	ldr	r3, [pc, #76]	@ (80025a0 <_sbrk+0x64>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d102      	bne.n	800255e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002558:	4b11      	ldr	r3, [pc, #68]	@ (80025a0 <_sbrk+0x64>)
 800255a:	4a12      	ldr	r2, [pc, #72]	@ (80025a4 <_sbrk+0x68>)
 800255c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800255e:	4b10      	ldr	r3, [pc, #64]	@ (80025a0 <_sbrk+0x64>)
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	4413      	add	r3, r2
 8002566:	693a      	ldr	r2, [r7, #16]
 8002568:	429a      	cmp	r2, r3
 800256a:	d207      	bcs.n	800257c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800256c:	f006 f9ae 	bl	80088cc <__errno>
 8002570:	4603      	mov	r3, r0
 8002572:	220c      	movs	r2, #12
 8002574:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002576:	f04f 33ff 	mov.w	r3, #4294967295
 800257a:	e009      	b.n	8002590 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800257c:	4b08      	ldr	r3, [pc, #32]	@ (80025a0 <_sbrk+0x64>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002582:	4b07      	ldr	r3, [pc, #28]	@ (80025a0 <_sbrk+0x64>)
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	4413      	add	r3, r2
 800258a:	4a05      	ldr	r2, [pc, #20]	@ (80025a0 <_sbrk+0x64>)
 800258c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800258e:	68fb      	ldr	r3, [r7, #12]
}
 8002590:	4618      	mov	r0, r3
 8002592:	3718      	adds	r7, #24
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	200a0000 	.word	0x200a0000
 800259c:	00000400 	.word	0x00000400
 80025a0:	200433d0 	.word	0x200433d0
 80025a4:	20043548 	.word	0x20043548

080025a8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80025ac:	4b06      	ldr	r3, [pc, #24]	@ (80025c8 <SystemInit+0x20>)
 80025ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025b2:	4a05      	ldr	r2, [pc, #20]	@ (80025c8 <SystemInit+0x20>)
 80025b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80025b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80025bc:	bf00      	nop
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	e000ed00 	.word	0xe000ed00

080025cc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80025cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002604 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80025d0:	f7ff ffea 	bl	80025a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025d4:	480c      	ldr	r0, [pc, #48]	@ (8002608 <LoopForever+0x6>)
  ldr r1, =_edata
 80025d6:	490d      	ldr	r1, [pc, #52]	@ (800260c <LoopForever+0xa>)
  ldr r2, =_sidata
 80025d8:	4a0d      	ldr	r2, [pc, #52]	@ (8002610 <LoopForever+0xe>)
  movs r3, #0
 80025da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025dc:	e002      	b.n	80025e4 <LoopCopyDataInit>

080025de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025e2:	3304      	adds	r3, #4

080025e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025e8:	d3f9      	bcc.n	80025de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002614 <LoopForever+0x12>)
  ldr r4, =_ebss
 80025ec:	4c0a      	ldr	r4, [pc, #40]	@ (8002618 <LoopForever+0x16>)
  movs r3, #0
 80025ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025f0:	e001      	b.n	80025f6 <LoopFillZerobss>

080025f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025f4:	3204      	adds	r2, #4

080025f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025f8:	d3fb      	bcc.n	80025f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80025fa:	f006 f96d 	bl	80088d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80025fe:	f7fe fd8f 	bl	8001120 <main>

08002602 <LoopForever>:

LoopForever:
    b LoopForever
 8002602:	e7fe      	b.n	8002602 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002604:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002608:	20040000 	.word	0x20040000
  ldr r1, =_edata
 800260c:	200401d4 	.word	0x200401d4
  ldr r2, =_sidata
 8002610:	0800ac34 	.word	0x0800ac34
  ldr r2, =_sbss
 8002614:	200401d4 	.word	0x200401d4
  ldr r4, =_ebss
 8002618:	20043548 	.word	0x20043548

0800261c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800261c:	e7fe      	b.n	800261c <ADC1_IRQHandler>

0800261e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800261e:	b580      	push	{r7, lr}
 8002620:	b082      	sub	sp, #8
 8002622:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002624:	2300      	movs	r3, #0
 8002626:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002628:	2003      	movs	r0, #3
 800262a:	f000 f93d 	bl	80028a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800262e:	2000      	movs	r0, #0
 8002630:	f000 f80e 	bl	8002650 <HAL_InitTick>
 8002634:	4603      	mov	r3, r0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d002      	beq.n	8002640 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	71fb      	strb	r3, [r7, #7]
 800263e:	e001      	b.n	8002644 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002640:	f7ff fc26 	bl	8001e90 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002644:	79fb      	ldrb	r3, [r7, #7]
}
 8002646:	4618      	mov	r0, r3
 8002648:	3708      	adds	r7, #8
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
	...

08002650 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002658:	2300      	movs	r3, #0
 800265a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800265c:	4b17      	ldr	r3, [pc, #92]	@ (80026bc <HAL_InitTick+0x6c>)
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d023      	beq.n	80026ac <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002664:	4b16      	ldr	r3, [pc, #88]	@ (80026c0 <HAL_InitTick+0x70>)
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	4b14      	ldr	r3, [pc, #80]	@ (80026bc <HAL_InitTick+0x6c>)
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	4619      	mov	r1, r3
 800266e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002672:	fbb3 f3f1 	udiv	r3, r3, r1
 8002676:	fbb2 f3f3 	udiv	r3, r2, r3
 800267a:	4618      	mov	r0, r3
 800267c:	f000 f949 	bl	8002912 <HAL_SYSTICK_Config>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d10f      	bne.n	80026a6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2b0f      	cmp	r3, #15
 800268a:	d809      	bhi.n	80026a0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800268c:	2200      	movs	r2, #0
 800268e:	6879      	ldr	r1, [r7, #4]
 8002690:	f04f 30ff 	mov.w	r0, #4294967295
 8002694:	f000 f913 	bl	80028be <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002698:	4a0a      	ldr	r2, [pc, #40]	@ (80026c4 <HAL_InitTick+0x74>)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6013      	str	r3, [r2, #0]
 800269e:	e007      	b.n	80026b0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	73fb      	strb	r3, [r7, #15]
 80026a4:	e004      	b.n	80026b0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	73fb      	strb	r3, [r7, #15]
 80026aa:	e001      	b.n	80026b0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80026b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3710      	adds	r7, #16
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	20040008 	.word	0x20040008
 80026c0:	20040000 	.word	0x20040000
 80026c4:	20040004 	.word	0x20040004

080026c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80026cc:	4b06      	ldr	r3, [pc, #24]	@ (80026e8 <HAL_IncTick+0x20>)
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	461a      	mov	r2, r3
 80026d2:	4b06      	ldr	r3, [pc, #24]	@ (80026ec <HAL_IncTick+0x24>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4413      	add	r3, r2
 80026d8:	4a04      	ldr	r2, [pc, #16]	@ (80026ec <HAL_IncTick+0x24>)
 80026da:	6013      	str	r3, [r2, #0]
}
 80026dc:	bf00      	nop
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	20040008 	.word	0x20040008
 80026ec:	200433d4 	.word	0x200433d4

080026f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026f0:	b480      	push	{r7}
 80026f2:	af00      	add	r7, sp, #0
  return uwTick;
 80026f4:	4b03      	ldr	r3, [pc, #12]	@ (8002704 <HAL_GetTick+0x14>)
 80026f6:	681b      	ldr	r3, [r3, #0]
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop
 8002704:	200433d4 	.word	0x200433d4

08002708 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002708:	b480      	push	{r7}
 800270a:	b085      	sub	sp, #20
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	f003 0307 	and.w	r3, r3, #7
 8002716:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002718:	4b0c      	ldr	r3, [pc, #48]	@ (800274c <__NVIC_SetPriorityGrouping+0x44>)
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800271e:	68ba      	ldr	r2, [r7, #8]
 8002720:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002724:	4013      	ands	r3, r2
 8002726:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002730:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002734:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002738:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800273a:	4a04      	ldr	r2, [pc, #16]	@ (800274c <__NVIC_SetPriorityGrouping+0x44>)
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	60d3      	str	r3, [r2, #12]
}
 8002740:	bf00      	nop
 8002742:	3714      	adds	r7, #20
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr
 800274c:	e000ed00 	.word	0xe000ed00

08002750 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002750:	b480      	push	{r7}
 8002752:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002754:	4b04      	ldr	r3, [pc, #16]	@ (8002768 <__NVIC_GetPriorityGrouping+0x18>)
 8002756:	68db      	ldr	r3, [r3, #12]
 8002758:	0a1b      	lsrs	r3, r3, #8
 800275a:	f003 0307 	and.w	r3, r3, #7
}
 800275e:	4618      	mov	r0, r3
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr
 8002768:	e000ed00 	.word	0xe000ed00

0800276c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800276c:	b480      	push	{r7}
 800276e:	b083      	sub	sp, #12
 8002770:	af00      	add	r7, sp, #0
 8002772:	4603      	mov	r3, r0
 8002774:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800277a:	2b00      	cmp	r3, #0
 800277c:	db0b      	blt.n	8002796 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800277e:	79fb      	ldrb	r3, [r7, #7]
 8002780:	f003 021f 	and.w	r2, r3, #31
 8002784:	4907      	ldr	r1, [pc, #28]	@ (80027a4 <__NVIC_EnableIRQ+0x38>)
 8002786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800278a:	095b      	lsrs	r3, r3, #5
 800278c:	2001      	movs	r0, #1
 800278e:	fa00 f202 	lsl.w	r2, r0, r2
 8002792:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002796:	bf00      	nop
 8002798:	370c      	adds	r7, #12
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr
 80027a2:	bf00      	nop
 80027a4:	e000e100 	.word	0xe000e100

080027a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	4603      	mov	r3, r0
 80027b0:	6039      	str	r1, [r7, #0]
 80027b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	db0a      	blt.n	80027d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	b2da      	uxtb	r2, r3
 80027c0:	490c      	ldr	r1, [pc, #48]	@ (80027f4 <__NVIC_SetPriority+0x4c>)
 80027c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c6:	0112      	lsls	r2, r2, #4
 80027c8:	b2d2      	uxtb	r2, r2
 80027ca:	440b      	add	r3, r1
 80027cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027d0:	e00a      	b.n	80027e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	b2da      	uxtb	r2, r3
 80027d6:	4908      	ldr	r1, [pc, #32]	@ (80027f8 <__NVIC_SetPriority+0x50>)
 80027d8:	79fb      	ldrb	r3, [r7, #7]
 80027da:	f003 030f 	and.w	r3, r3, #15
 80027de:	3b04      	subs	r3, #4
 80027e0:	0112      	lsls	r2, r2, #4
 80027e2:	b2d2      	uxtb	r2, r2
 80027e4:	440b      	add	r3, r1
 80027e6:	761a      	strb	r2, [r3, #24]
}
 80027e8:	bf00      	nop
 80027ea:	370c      	adds	r7, #12
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr
 80027f4:	e000e100 	.word	0xe000e100
 80027f8:	e000ed00 	.word	0xe000ed00

080027fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b089      	sub	sp, #36	@ 0x24
 8002800:	af00      	add	r7, sp, #0
 8002802:	60f8      	str	r0, [r7, #12]
 8002804:	60b9      	str	r1, [r7, #8]
 8002806:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	f003 0307 	and.w	r3, r3, #7
 800280e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	f1c3 0307 	rsb	r3, r3, #7
 8002816:	2b04      	cmp	r3, #4
 8002818:	bf28      	it	cs
 800281a:	2304      	movcs	r3, #4
 800281c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	3304      	adds	r3, #4
 8002822:	2b06      	cmp	r3, #6
 8002824:	d902      	bls.n	800282c <NVIC_EncodePriority+0x30>
 8002826:	69fb      	ldr	r3, [r7, #28]
 8002828:	3b03      	subs	r3, #3
 800282a:	e000      	b.n	800282e <NVIC_EncodePriority+0x32>
 800282c:	2300      	movs	r3, #0
 800282e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002830:	f04f 32ff 	mov.w	r2, #4294967295
 8002834:	69bb      	ldr	r3, [r7, #24]
 8002836:	fa02 f303 	lsl.w	r3, r2, r3
 800283a:	43da      	mvns	r2, r3
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	401a      	ands	r2, r3
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002844:	f04f 31ff 	mov.w	r1, #4294967295
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	fa01 f303 	lsl.w	r3, r1, r3
 800284e:	43d9      	mvns	r1, r3
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002854:	4313      	orrs	r3, r2
         );
}
 8002856:	4618      	mov	r0, r3
 8002858:	3724      	adds	r7, #36	@ 0x24
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr
	...

08002864 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b082      	sub	sp, #8
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	3b01      	subs	r3, #1
 8002870:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002874:	d301      	bcc.n	800287a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002876:	2301      	movs	r3, #1
 8002878:	e00f      	b.n	800289a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800287a:	4a0a      	ldr	r2, [pc, #40]	@ (80028a4 <SysTick_Config+0x40>)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	3b01      	subs	r3, #1
 8002880:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002882:	210f      	movs	r1, #15
 8002884:	f04f 30ff 	mov.w	r0, #4294967295
 8002888:	f7ff ff8e 	bl	80027a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800288c:	4b05      	ldr	r3, [pc, #20]	@ (80028a4 <SysTick_Config+0x40>)
 800288e:	2200      	movs	r2, #0
 8002890:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002892:	4b04      	ldr	r3, [pc, #16]	@ (80028a4 <SysTick_Config+0x40>)
 8002894:	2207      	movs	r2, #7
 8002896:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002898:	2300      	movs	r3, #0
}
 800289a:	4618      	mov	r0, r3
 800289c:	3708      	adds	r7, #8
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	e000e010 	.word	0xe000e010

080028a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	f7ff ff29 	bl	8002708 <__NVIC_SetPriorityGrouping>
}
 80028b6:	bf00      	nop
 80028b8:	3708      	adds	r7, #8
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}

080028be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028be:	b580      	push	{r7, lr}
 80028c0:	b086      	sub	sp, #24
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	4603      	mov	r3, r0
 80028c6:	60b9      	str	r1, [r7, #8]
 80028c8:	607a      	str	r2, [r7, #4]
 80028ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80028cc:	2300      	movs	r3, #0
 80028ce:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80028d0:	f7ff ff3e 	bl	8002750 <__NVIC_GetPriorityGrouping>
 80028d4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028d6:	687a      	ldr	r2, [r7, #4]
 80028d8:	68b9      	ldr	r1, [r7, #8]
 80028da:	6978      	ldr	r0, [r7, #20]
 80028dc:	f7ff ff8e 	bl	80027fc <NVIC_EncodePriority>
 80028e0:	4602      	mov	r2, r0
 80028e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028e6:	4611      	mov	r1, r2
 80028e8:	4618      	mov	r0, r3
 80028ea:	f7ff ff5d 	bl	80027a8 <__NVIC_SetPriority>
}
 80028ee:	bf00      	nop
 80028f0:	3718      	adds	r7, #24
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}

080028f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028f6:	b580      	push	{r7, lr}
 80028f8:	b082      	sub	sp, #8
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	4603      	mov	r3, r0
 80028fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002904:	4618      	mov	r0, r3
 8002906:	f7ff ff31 	bl	800276c <__NVIC_EnableIRQ>
}
 800290a:	bf00      	nop
 800290c:	3708      	adds	r7, #8
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}

08002912 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002912:	b580      	push	{r7, lr}
 8002914:	b082      	sub	sp, #8
 8002916:	af00      	add	r7, sp, #0
 8002918:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f7ff ffa2 	bl	8002864 <SysTick_Config>
 8002920:	4603      	mov	r3, r0
}
 8002922:	4618      	mov	r0, r3
 8002924:	3708      	adds	r7, #8
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
	...

0800292c <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d101      	bne.n	800293e <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e0ac      	b.n	8002a98 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4618      	mov	r0, r3
 8002944:	f000 fc10 	bl	8003168 <DFSDM_GetChannelFromInstance>
 8002948:	4603      	mov	r3, r0
 800294a:	4a55      	ldr	r2, [pc, #340]	@ (8002aa0 <HAL_DFSDM_ChannelInit+0x174>)
 800294c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d001      	beq.n	8002958 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e09f      	b.n	8002a98 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	f7ff fb93 	bl	8002084 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 800295e:	4b51      	ldr	r3, [pc, #324]	@ (8002aa4 <HAL_DFSDM_ChannelInit+0x178>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	3301      	adds	r3, #1
 8002964:	4a4f      	ldr	r2, [pc, #316]	@ (8002aa4 <HAL_DFSDM_ChannelInit+0x178>)
 8002966:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8002968:	4b4e      	ldr	r3, [pc, #312]	@ (8002aa4 <HAL_DFSDM_ChannelInit+0x178>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	2b01      	cmp	r3, #1
 800296e:	d125      	bne.n	80029bc <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8002970:	4b4d      	ldr	r3, [pc, #308]	@ (8002aa8 <HAL_DFSDM_ChannelInit+0x17c>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a4c      	ldr	r2, [pc, #304]	@ (8002aa8 <HAL_DFSDM_ChannelInit+0x17c>)
 8002976:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800297a:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 800297c:	4b4a      	ldr	r3, [pc, #296]	@ (8002aa8 <HAL_DFSDM_ChannelInit+0x17c>)
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	4948      	ldr	r1, [pc, #288]	@ (8002aa8 <HAL_DFSDM_ChannelInit+0x17c>)
 8002986:	4313      	orrs	r3, r2
 8002988:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 800298a:	4b47      	ldr	r3, [pc, #284]	@ (8002aa8 <HAL_DFSDM_ChannelInit+0x17c>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a46      	ldr	r2, [pc, #280]	@ (8002aa8 <HAL_DFSDM_ChannelInit+0x17c>)
 8002990:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8002994:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	791b      	ldrb	r3, [r3, #4]
 800299a:	2b01      	cmp	r3, #1
 800299c:	d108      	bne.n	80029b0 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 800299e:	4b42      	ldr	r3, [pc, #264]	@ (8002aa8 <HAL_DFSDM_ChannelInit+0x17c>)
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	3b01      	subs	r3, #1
 80029a8:	041b      	lsls	r3, r3, #16
 80029aa:	493f      	ldr	r1, [pc, #252]	@ (8002aa8 <HAL_DFSDM_ChannelInit+0x17c>)
 80029ac:	4313      	orrs	r3, r2
 80029ae:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80029b0:	4b3d      	ldr	r3, [pc, #244]	@ (8002aa8 <HAL_DFSDM_ChannelInit+0x17c>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a3c      	ldr	r2, [pc, #240]	@ (8002aa8 <HAL_DFSDM_ChannelInit+0x17c>)
 80029b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80029ba:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 80029ca:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	6819      	ldr	r1, [r3, #0]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80029da:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80029e0:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	430a      	orrs	r2, r1
 80029e8:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f022 020f 	bic.w	r2, r2, #15
 80029f8:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	6819      	ldr	r1, [r3, #0]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002a08:	431a      	orrs	r2, r3
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	430a      	orrs	r2, r1
 8002a10:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	689a      	ldr	r2, [r3, #8]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 8002a20:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	6899      	ldr	r1, [r3, #8]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a30:	3b01      	subs	r3, #1
 8002a32:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002a34:	431a      	orrs	r2, r3
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	430a      	orrs	r2, r1
 8002a3c:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	685a      	ldr	r2, [r3, #4]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f002 0207 	and.w	r2, r2, #7
 8002a4c:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	6859      	ldr	r1, [r3, #4]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a58:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a5e:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002a60:	431a      	orrs	r2, r3
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	430a      	orrs	r2, r1
 8002a68:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002a78:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4618      	mov	r0, r3
 8002a88:	f000 fb6e 	bl	8003168 <DFSDM_GetChannelFromInstance>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	4904      	ldr	r1, [pc, #16]	@ (8002aa0 <HAL_DFSDM_ChannelInit+0x174>)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8002a96:	2300      	movs	r3, #0
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3708      	adds	r7, #8
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	200433dc 	.word	0x200433dc
 8002aa4:	200433d8 	.word	0x200433d8
 8002aa8:	40016000 	.word	0x40016000

08002aac <HAL_DFSDM_ChannelCkabCallback>:
  * @brief  Clock absence detection callback.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval None
  */
__weak void HAL_DFSDM_ChannelCkabCallback(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b083      	sub	sp, #12
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_channel);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_ChannelCkabCallback could be implemented in the user file
   */
}
 8002ab4:	bf00      	nop
 8002ab6:	370c      	adds	r7, #12
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr

08002ac0 <HAL_DFSDM_ChannelScdCallback>:
  * @brief  Short circuit detection callback.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval None
  */
__weak void HAL_DFSDM_ChannelScdCallback(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b083      	sub	sp, #12
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_channel);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_ChannelScdCallback could be implemented in the user file
   */
}
 8002ac8:	bf00      	nop
 8002aca:	370c      	adds	r7, #12
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr

08002ad4 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d101      	bne.n	8002ae6 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e0ca      	b.n	8002c7c <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a66      	ldr	r2, [pc, #408]	@ (8002c84 <HAL_DFSDM_FilterInit+0x1b0>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d109      	bne.n	8002b04 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d003      	beq.n	8002b00 <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d101      	bne.n	8002b04 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e0bb      	b.n	8002c7c <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2200      	movs	r2, #0
 8002b08:	631a      	str	r2, [r3, #48]	@ 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	645a      	str	r2, [r3, #68]	@ 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2201      	movs	r2, #1
 8002b14:	649a      	str	r2, [r3, #72]	@ 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	651a      	str	r2, [r3, #80]	@ 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8002b1c:	6878      	ldr	r0, [r7, #4]
 8002b1e:	f7ff f9db 	bl	8001ed8 <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 8002b30:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	7a1b      	ldrb	r3, [r3, #8]
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d108      	bne.n	8002b4c <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8002b48:	601a      	str	r2, [r3, #0]
 8002b4a:	e007      	b.n	8002b5c <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8002b5a:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	7a5b      	ldrb	r3, [r3, #9]
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d108      	bne.n	8002b76 <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8002b72:	601a      	str	r2, [r3, #0]
 8002b74:	e007      	b.n	8002b86 <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	681a      	ldr	r2, [r3, #0]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8002b84:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	687a      	ldr	r2, [r7, #4]
 8002b8e:	6812      	ldr	r2, [r2, #0]
 8002b90:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002b94:	f023 0308 	bic.w	r3, r3, #8
 8002b98:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	68db      	ldr	r3, [r3, #12]
 8002b9e:	2b02      	cmp	r3, #2
 8002ba0:	d108      	bne.n	8002bb4 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	6819      	ldr	r1, [r3, #0]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	695a      	ldr	r2, [r3, #20]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	430a      	orrs	r2, r1
 8002bb2:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	7c1b      	ldrb	r3, [r3, #16]
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d108      	bne.n	8002bce <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f042 0210 	orr.w	r2, r2, #16
 8002bca:	601a      	str	r2, [r3, #0]
 8002bcc:	e007      	b.n	8002bde <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f022 0210 	bic.w	r2, r2, #16
 8002bdc:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	7c5b      	ldrb	r3, [r3, #17]
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d108      	bne.n	8002bf8 <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f042 0220 	orr.w	r2, r2, #32
 8002bf4:	601a      	str	r2, [r3, #0]
 8002bf6:	e007      	b.n	8002c08 <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f022 0220 	bic.w	r2, r2, #32
 8002c06:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	695b      	ldr	r3, [r3, #20]
 8002c0e:	687a      	ldr	r2, [r7, #4]
 8002c10:	6812      	ldr	r2, [r2, #0]
 8002c12:	f023 4363 	bic.w	r3, r3, #3808428032	@ 0xe3000000
 8002c16:	f003 23ff 	and.w	r3, r3, #4278255360	@ 0xff00ff00
 8002c1a:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	6959      	ldr	r1, [r3, #20]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6a1b      	ldr	r3, [r3, #32]
 8002c2a:	3b01      	subs	r3, #1
 8002c2c:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002c2e:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c34:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8002c36:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	430a      	orrs	r2, r1
 8002c3e:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	685a      	ldr	r2, [r3, #4]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	635a      	str	r2, [r3, #52]	@ 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	68da      	ldr	r2, [r3, #12]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	639a      	str	r2, [r3, #56]	@ 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	699a      	ldr	r2, [r3, #24]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	7c1a      	ldrb	r2, [r3, #16]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f042 0201 	orr.w	r2, r2, #1
 8002c70:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2201      	movs	r2, #1
 8002c76:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  return HAL_OK;
 8002c7a:	2300      	movs	r3, #0
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	3708      	adds	r7, #8
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	40016100 	.word	0x40016100

08002c88 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b087      	sub	sp, #28
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	60f8      	str	r0, [r7, #12]
 8002c90:	60b9      	str	r1, [r7, #8]
 8002c92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c94:	2300      	movs	r3, #0
 8002c96:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d02e      	beq.n	8002d00 <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8002ca8:	2bff      	cmp	r3, #255	@ 0xff
 8002caa:	d029      	beq.n	8002d00 <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	68fa      	ldr	r2, [r7, #12]
 8002cb4:	6812      	ldr	r2, [r2, #0]
 8002cb6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002cba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002cbe:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d10d      	bne.n	8002ce2 <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	021b      	lsls	r3, r3, #8
 8002cd0:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8002cd4:	431a      	orrs	r2, r3
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002cde:	601a      	str	r2, [r3, #0]
 8002ce0:	e00a      	b.n	8002cf8 <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	6819      	ldr	r1, [r3, #0]
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	021b      	lsls	r3, r3, #8
 8002cec:	f003 427f 	and.w	r2, r3, #4278190080	@ 0xff000000
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	430a      	orrs	r2, r1
 8002cf6:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	631a      	str	r2, [r3, #48]	@ 0x30
 8002cfe:	e001      	b.n	8002d04 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8002d04:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	371c      	adds	r7, #28
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
	...

08002d14 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b086      	sub	sp, #24
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	60f8      	str	r0, [r7, #12]
 8002d1c:	60b9      	str	r1, [r7, #8]
 8002d1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d20:	2300      	movs	r3, #0
 8002d22:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d002      	beq.n	8002d30 <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d102      	bne.n	8002d36 <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	75fb      	strb	r3, [r7, #23]
 8002d34:	e064      	b.n	8002e00 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d40:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002d44:	d002      	beq.n	8002d4c <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	75fb      	strb	r3, [r7, #23]
 8002d4a:	e059      	b.n	8002e00 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d10e      	bne.n	8002d72 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d10a      	bne.n	8002d72 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d60:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d105      	bne.n	8002d72 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d002      	beq.n	8002d72 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	75fb      	strb	r3, [r7, #23]
 8002d70:	e046      	b.n	8002e00 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d10b      	bne.n	8002d92 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d107      	bne.n	8002d92 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d86:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002d88:	2b20      	cmp	r3, #32
 8002d8a:	d102      	bne.n	8002d92 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	75fb      	strb	r3, [r7, #23]
 8002d90:	e036      	b.n	8002e00 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	d004      	beq.n	8002da6 <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8002da2:	2b03      	cmp	r3, #3
 8002da4:	d12a      	bne.n	8002dfc <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002daa:	4a18      	ldr	r2, [pc, #96]	@ (8002e0c <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 8002dac:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002db2:	4a17      	ldr	r2, [pc, #92]	@ (8002e10 <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 8002db4:	635a      	str	r2, [r3, #52]	@ 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dba:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 8002dbc:	2b20      	cmp	r3, #32
 8002dbe:	d101      	bne.n	8002dc4 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 8002dc0:	4a14      	ldr	r2, [pc, #80]	@ (8002e14 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 8002dc2:	e000      	b.n	8002dc6 <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 8002dc4:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dca:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	331c      	adds	r3, #28
 8002dd6:	4619      	mov	r1, r3
 8002dd8:	68ba      	ldr	r2, [r7, #8]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	f000 fb0e 	bl	80033fc <HAL_DMA_Start_IT>
 8002de0:	4603      	mov	r3, r0
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d006      	beq.n	8002df4 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	22ff      	movs	r2, #255	@ 0xff
 8002dea:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      status = HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8002df2:	e005      	b.n	8002e00 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 8002df4:	68f8      	ldr	r0, [r7, #12]
 8002df6:	f000 fa03 	bl	8003200 <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8002dfa:	e001      	b.n	8002e00 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 8002e00:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3718      	adds	r7, #24
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	08003129 	.word	0x08003129
 8002e10:	08003145 	.word	0x08003145
 8002e14:	0800310d 	.word	0x0800310d

08002e18 <HAL_DFSDM_IRQHandler>:
  * @brief  This function handles the DFSDM interrupts.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
void HAL_DFSDM_IRQHandler(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b08c      	sub	sp, #48	@ 0x30
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  /* Get FTLISR and FLTCR2 register values */
  const uint32_t temp_fltisr = hdfsdm_filter->Instance->FLTISR;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	617b      	str	r3, [r7, #20]
  const uint32_t temp_fltcr2 = hdfsdm_filter->Instance->FLTCR2;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	613b      	str	r3, [r7, #16]

  /* Check if overrun occurs during regular conversion */
  if (((temp_fltisr & DFSDM_FLTISR_ROVRF) != 0U) && \
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	f003 0308 	and.w	r3, r3, #8
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d00f      	beq.n	8002e5a <HAL_DFSDM_IRQHandler+0x42>
      ((temp_fltcr2 & DFSDM_FLTCR2_ROVRIE) != 0U))
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	f003 0308 	and.w	r3, r3, #8
  if (((temp_fltisr & DFSDM_FLTISR_ROVRF) != 0U) && \
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d00a      	beq.n	8002e5a <HAL_DFSDM_IRQHandler+0x42>
  {
    /* Clear regular overrun flag */
    hdfsdm_filter->Instance->FLTICR = DFSDM_FLTICR_CLRROVRF;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	2208      	movs	r2, #8
 8002e4a:	60da      	str	r2, [r3, #12]

    /* Update error code */
    hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_REGULAR_OVERRUN;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2201      	movs	r2, #1
 8002e50:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f7fe fe8c 	bl	8001b70 <HAL_DFSDM_FilterErrorCallback>
 8002e58:	e13a      	b.n	80030d0 <HAL_DFSDM_IRQHandler+0x2b8>
#endif
  }
  /* Check if overrun occurs during injected conversion */
  else if (((temp_fltisr & DFSDM_FLTISR_JOVRF) != 0U) && \
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	f003 0304 	and.w	r3, r3, #4
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d00f      	beq.n	8002e84 <HAL_DFSDM_IRQHandler+0x6c>
           ((temp_fltcr2 & DFSDM_FLTCR2_JOVRIE) != 0U))
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	f003 0304 	and.w	r3, r3, #4
  else if (((temp_fltisr & DFSDM_FLTISR_JOVRF) != 0U) && \
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d00a      	beq.n	8002e84 <HAL_DFSDM_IRQHandler+0x6c>
  {
    /* Clear injected overrun flag */
    hdfsdm_filter->Instance->FLTICR = DFSDM_FLTICR_CLRJOVRF;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	2204      	movs	r2, #4
 8002e74:	60da      	str	r2, [r3, #12]

    /* Update error code */
    hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_INJECTED_OVERRUN;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2202      	movs	r2, #2
 8002e7a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	f7fe fe77 	bl	8001b70 <HAL_DFSDM_FilterErrorCallback>
 8002e82:	e125      	b.n	80030d0 <HAL_DFSDM_IRQHandler+0x2b8>
#endif
  }
  /* Check if end of regular conversion */
  else if (((temp_fltisr & DFSDM_FLTISR_REOCF) != 0U) && \
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	f003 0302 	and.w	r3, r3, #2
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d025      	beq.n	8002eda <HAL_DFSDM_IRQHandler+0xc2>
           ((temp_fltcr2 & DFSDM_FLTCR2_REOCIE) != 0U))
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	f003 0302 	and.w	r3, r3, #2
  else if (((temp_fltisr & DFSDM_FLTISR_REOCF) != 0U) && \
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d020      	beq.n	8002eda <HAL_DFSDM_IRQHandler+0xc2>
  {
    /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	f7fe fe1f 	bl	8001adc <HAL_DFSDM_FilterRegConvCpltCallback>
#endif

    /* End of conversion if mode is not continuous and software trigger */
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	f040 8113 	bne.w	80030ce <HAL_DFSDM_IRQHandler+0x2b6>
        (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER))
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	f040 810e 	bne.w	80030ce <HAL_DFSDM_IRQHandler+0x2b6>
    {
      /* Disable interrupts for regular conversions */
      hdfsdm_filter->Instance->FLTCR2 &= ~(DFSDM_FLTCR2_REOCIE);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	685a      	ldr	r2, [r3, #4]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f022 0202 	bic.w	r2, r2, #2
 8002ec0:	605a      	str	r2, [r3, #4]

      /* Update DFSDM filter state */
      hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                             HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 8002ec8:	2b02      	cmp	r3, #2
 8002eca:	d101      	bne.n	8002ed0 <HAL_DFSDM_IRQHandler+0xb8>
 8002ecc:	2201      	movs	r2, #1
 8002ece:	e000      	b.n	8002ed2 <HAL_DFSDM_IRQHandler+0xba>
 8002ed0:	2203      	movs	r2, #3
      hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002ed8:	e0f9      	b.n	80030ce <HAL_DFSDM_IRQHandler+0x2b6>
    }
  }
  /* Check if end of injected conversion */
  else if (((temp_fltisr & DFSDM_FLTISR_JEOCF) != 0U) && \
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	f003 0301 	and.w	r3, r3, #1
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d034      	beq.n	8002f4e <HAL_DFSDM_IRQHandler+0x136>
           ((temp_fltcr2 & DFSDM_FLTCR2_JEOCIE) != 0U))
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	f003 0301 	and.w	r3, r3, #1
  else if (((temp_fltisr & DFSDM_FLTISR_JEOCF) != 0U) && \
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d02f      	beq.n	8002f4e <HAL_DFSDM_IRQHandler+0x136>
  {
    /* Call injected conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->InjConvCpltCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterInjConvCpltCallback(hdfsdm_filter);
 8002eee:	6878      	ldr	r0, [r7, #4]
 8002ef0:	f000 f8f6 	bl	80030e0 <HAL_DFSDM_FilterInjConvCpltCallback>
#endif

    /* Update remaining injected conversions */
    hdfsdm_filter->InjConvRemaining--;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ef8:	1e5a      	subs	r2, r3, #1
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	649a      	str	r2, [r3, #72]	@ 0x48
    if (hdfsdm_filter->InjConvRemaining == 0U)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	f040 80e4 	bne.w	80030d0 <HAL_DFSDM_IRQHandler+0x2b8>
    {
      /* End of conversion if trigger is software */
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d112      	bne.n	8002f36 <HAL_DFSDM_IRQHandler+0x11e>
      {
        /* Disable interrupts for injected conversions */
        hdfsdm_filter->Instance->FLTCR2 &= ~(DFSDM_FLTCR2_JEOCIE);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	685a      	ldr	r2, [r3, #4]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f022 0201 	bic.w	r2, r2, #1
 8002f1e:	605a      	str	r2, [r3, #4]

        /* Update DFSDM filter state */
        hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ) ? \
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                               HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_REG;
 8002f26:	2b03      	cmp	r3, #3
 8002f28:	d101      	bne.n	8002f2e <HAL_DFSDM_IRQHandler+0x116>
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	e000      	b.n	8002f30 <HAL_DFSDM_IRQHandler+0x118>
 8002f2e:	2202      	movs	r2, #2
        hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ) ? \
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      /* end of injected sequence, reset the value */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d102      	bne.n	8002f46 <HAL_DFSDM_IRQHandler+0x12e>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f44:	e000      	b.n	8002f48 <HAL_DFSDM_IRQHandler+0x130>
 8002f46:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8002f48:	687a      	ldr	r2, [r7, #4]
 8002f4a:	6493      	str	r3, [r2, #72]	@ 0x48
    if (hdfsdm_filter->InjConvRemaining == 0U)
 8002f4c:	e0c0      	b.n	80030d0 <HAL_DFSDM_IRQHandler+0x2b8>
    }
  }
  /* Check if analog watchdog occurs */
  else if (((temp_fltisr & DFSDM_FLTISR_AWDF) != 0U) && \
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	f003 0310 	and.w	r3, r3, #16
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d03d      	beq.n	8002fd4 <HAL_DFSDM_IRQHandler+0x1bc>
           ((temp_fltcr2 & DFSDM_FLTCR2_AWDIE) != 0U))
 8002f58:	693b      	ldr	r3, [r7, #16]
 8002f5a:	f003 0310 	and.w	r3, r3, #16
  else if (((temp_fltisr & DFSDM_FLTISR_AWDF) != 0U) && \
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d038      	beq.n	8002fd4 <HAL_DFSDM_IRQHandler+0x1bc>
  {
    uint32_t reg;
    uint32_t threshold;
    uint32_t channel = 0;
 8002f62:	2300      	movs	r3, #0
 8002f64:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Get channel and threshold */
    reg = hdfsdm_filter->Instance->FLTAWSR;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    threshold = ((reg & DFSDM_FLTAWSR_AWLTF) != 0U) ? DFSDM_AWD_LOW_THRESHOLD : DFSDM_AWD_HIGH_THRESHOLD;
 8002f6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d001      	beq.n	8002f7a <HAL_DFSDM_IRQHandler+0x162>
 8002f76:	2301      	movs	r3, #1
 8002f78:	e000      	b.n	8002f7c <HAL_DFSDM_IRQHandler+0x164>
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	60fb      	str	r3, [r7, #12]
    if (threshold == DFSDM_AWD_HIGH_THRESHOLD)
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d109      	bne.n	8002f98 <HAL_DFSDM_IRQHandler+0x180>
    {
      reg = reg >> DFSDM_FLTAWSR_AWHTF_Pos;
 8002f84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f86:	0a1b      	lsrs	r3, r3, #8
 8002f88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 8002f8a:	e005      	b.n	8002f98 <HAL_DFSDM_IRQHandler+0x180>
    {
      channel++;
 8002f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f8e:	3301      	adds	r3, #1
 8002f90:	62bb      	str	r3, [r7, #40]	@ 0x28
      reg = reg >> 1;
 8002f92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f94:	085b      	lsrs	r3, r3, #1
 8002f96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 8002f98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f9a:	f003 0301 	and.w	r3, r3, #1
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d102      	bne.n	8002fa8 <HAL_DFSDM_IRQHandler+0x190>
 8002fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fa4:	2b06      	cmp	r3, #6
 8002fa6:	d9f1      	bls.n	8002f8c <HAL_DFSDM_IRQHandler+0x174>
    }
    /* Clear analog watchdog flag */
    hdfsdm_filter->Instance->FLTAWCFR = (threshold == DFSDM_AWD_HIGH_THRESHOLD) ? \
                                        (1UL << (DFSDM_FLTAWSR_AWHTF_Pos + channel)) : \
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d105      	bne.n	8002fba <HAL_DFSDM_IRQHandler+0x1a2>
 8002fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fb0:	3308      	adds	r3, #8
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb8:	e003      	b.n	8002fc2 <HAL_DFSDM_IRQHandler+0x1aa>
 8002fba:	2201      	movs	r2, #1
 8002fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fbe:	fa02 f303 	lsl.w	r3, r2, r3
    hdfsdm_filter->Instance->FLTAWCFR = (threshold == DFSDM_AWD_HIGH_THRESHOLD) ? \
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	6812      	ldr	r2, [r2, #0]
 8002fc6:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Call analog watchdog callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->AwdCallback(hdfsdm_filter, channel, threshold);
#else
    HAL_DFSDM_FilterAwdCallback(hdfsdm_filter, channel, threshold);
 8002fc8:	68fa      	ldr	r2, [r7, #12]
 8002fca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002fcc:	6878      	ldr	r0, [r7, #4]
 8002fce:	f000 f891 	bl	80030f4 <HAL_DFSDM_FilterAwdCallback>
  {
 8002fd2:	e07d      	b.n	80030d0 <HAL_DFSDM_IRQHandler+0x2b8>
#endif
  }
  /* Check if clock absence occurs */
  else if ((hdfsdm_filter->Instance == DFSDM1_Filter0) && \
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a3f      	ldr	r2, [pc, #252]	@ (80030d8 <HAL_DFSDM_IRQHandler+0x2c0>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d141      	bne.n	8003062 <HAL_DFSDM_IRQHandler+0x24a>
           ((temp_fltisr & DFSDM_FLTISR_CKABF) != 0U) && \
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  else if ((hdfsdm_filter->Instance == DFSDM1_Filter0) && \
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d03c      	beq.n	8003062 <HAL_DFSDM_IRQHandler+0x24a>
           ((temp_fltcr2 & DFSDM_FLTCR2_CKABIE) != 0U))
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
           ((temp_fltisr & DFSDM_FLTISR_CKABF) != 0U) && \
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d037      	beq.n	8003062 <HAL_DFSDM_IRQHandler+0x24a>
  {
    uint32_t reg;
    uint32_t channel = 0;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	623b      	str	r3, [r7, #32]

    reg = ((hdfsdm_filter->Instance->FLTISR & DFSDM_FLTISR_CKABF) >> DFSDM_FLTISR_CKABF_Pos);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	0c1b      	lsrs	r3, r3, #16
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	627b      	str	r3, [r7, #36]	@ 0x24

    while (channel < DFSDM1_CHANNEL_NUMBER)
 8003002:	e02a      	b.n	800305a <HAL_DFSDM_IRQHandler+0x242>
    {
      /* Check if flag is set and corresponding channel is enabled */
      if (((reg & 1U) != 0U) && (a_dfsdm1ChannelHandle[channel] != NULL))
 8003004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003006:	f003 0301 	and.w	r3, r3, #1
 800300a:	2b00      	cmp	r3, #0
 800300c:	d01f      	beq.n	800304e <HAL_DFSDM_IRQHandler+0x236>
 800300e:	4a33      	ldr	r2, [pc, #204]	@ (80030dc <HAL_DFSDM_IRQHandler+0x2c4>)
 8003010:	6a3b      	ldr	r3, [r7, #32]
 8003012:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d019      	beq.n	800304e <HAL_DFSDM_IRQHandler+0x236>
      {
        /* Check clock absence has been enabled for this channel */
        if ((a_dfsdm1ChannelHandle[channel]->Instance->CHCFGR1 & DFSDM_CHCFGR1_CKABEN) != 0U)
 800301a:	4a30      	ldr	r2, [pc, #192]	@ (80030dc <HAL_DFSDM_IRQHandler+0x2c4>)
 800301c:	6a3b      	ldr	r3, [r7, #32]
 800301e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800302a:	2b00      	cmp	r3, #0
 800302c:	d00f      	beq.n	800304e <HAL_DFSDM_IRQHandler+0x236>
        {
          /* Clear clock absence flag */
          hdfsdm_filter->Instance->FLTICR = (1UL << (DFSDM_FLTICR_CLRCKABF_Pos + channel));
 800302e:	6a3b      	ldr	r3, [r7, #32]
 8003030:	f103 0210 	add.w	r2, r3, #16
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	2101      	movs	r1, #1
 800303a:	fa01 f202 	lsl.w	r2, r1, r2
 800303e:	60da      	str	r2, [r3, #12]

          /* Call clock absence callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
          a_dfsdm1ChannelHandle[channel]->CkabCallback(a_dfsdm1ChannelHandle[channel]);
#else
          HAL_DFSDM_ChannelCkabCallback(a_dfsdm1ChannelHandle[channel]);
 8003040:	4a26      	ldr	r2, [pc, #152]	@ (80030dc <HAL_DFSDM_IRQHandler+0x2c4>)
 8003042:	6a3b      	ldr	r3, [r7, #32]
 8003044:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003048:	4618      	mov	r0, r3
 800304a:	f7ff fd2f 	bl	8002aac <HAL_DFSDM_ChannelCkabCallback>
#endif
        }
      }
      channel++;
 800304e:	6a3b      	ldr	r3, [r7, #32]
 8003050:	3301      	adds	r3, #1
 8003052:	623b      	str	r3, [r7, #32]
      reg = reg >> 1;
 8003054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003056:	085b      	lsrs	r3, r3, #1
 8003058:	627b      	str	r3, [r7, #36]	@ 0x24
    while (channel < DFSDM1_CHANNEL_NUMBER)
 800305a:	6a3b      	ldr	r3, [r7, #32]
 800305c:	2b07      	cmp	r3, #7
 800305e:	d9d1      	bls.n	8003004 <HAL_DFSDM_IRQHandler+0x1ec>
  {
 8003060:	e036      	b.n	80030d0 <HAL_DFSDM_IRQHandler+0x2b8>
    }
  }
  /* Check if short circuit detection occurs */
  else if ((hdfsdm_filter->Instance == DFSDM1_Filter0) && \
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a1c      	ldr	r2, [pc, #112]	@ (80030d8 <HAL_DFSDM_IRQHandler+0x2c0>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d131      	bne.n	80030d0 <HAL_DFSDM_IRQHandler+0x2b8>
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003072:	d32d      	bcc.n	80030d0 <HAL_DFSDM_IRQHandler+0x2b8>
           ((temp_fltisr & DFSDM_FLTISR_SCDF) != 0U) && \
           ((temp_fltcr2 & DFSDM_FLTCR2_SCDIE) != 0U))
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	f003 0320 	and.w	r3, r3, #32
           ((temp_fltisr & DFSDM_FLTISR_SCDF) != 0U) && \
 800307a:	2b00      	cmp	r3, #0
 800307c:	d028      	beq.n	80030d0 <HAL_DFSDM_IRQHandler+0x2b8>
  {
    uint32_t reg;
    uint32_t channel = 0;
 800307e:	2300      	movs	r3, #0
 8003080:	61bb      	str	r3, [r7, #24]

    /* Get channel */
    reg = ((hdfsdm_filter->Instance->FLTISR & DFSDM_FLTISR_SCDF) >> DFSDM_FLTISR_SCDF_Pos);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	0e1b      	lsrs	r3, r3, #24
 800308a:	b2db      	uxtb	r3, r3
 800308c:	61fb      	str	r3, [r7, #28]
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 800308e:	e005      	b.n	800309c <HAL_DFSDM_IRQHandler+0x284>
    {
      channel++;
 8003090:	69bb      	ldr	r3, [r7, #24]
 8003092:	3301      	adds	r3, #1
 8003094:	61bb      	str	r3, [r7, #24]
      reg = reg >> 1;
 8003096:	69fb      	ldr	r3, [r7, #28]
 8003098:	085b      	lsrs	r3, r3, #1
 800309a:	61fb      	str	r3, [r7, #28]
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 800309c:	69fb      	ldr	r3, [r7, #28]
 800309e:	f003 0301 	and.w	r3, r3, #1
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d102      	bne.n	80030ac <HAL_DFSDM_IRQHandler+0x294>
 80030a6:	69bb      	ldr	r3, [r7, #24]
 80030a8:	2b06      	cmp	r3, #6
 80030aa:	d9f1      	bls.n	8003090 <HAL_DFSDM_IRQHandler+0x278>
    }

    /* Clear short circuit detection flag */
    hdfsdm_filter->Instance->FLTICR = (1UL << (DFSDM_FLTICR_CLRSCDF_Pos + channel));
 80030ac:	69bb      	ldr	r3, [r7, #24]
 80030ae:	f103 0218 	add.w	r2, r3, #24
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	2101      	movs	r1, #1
 80030b8:	fa01 f202 	lsl.w	r2, r1, r2
 80030bc:	60da      	str	r2, [r3, #12]

    /* Call short circuit detection callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    a_dfsdm1ChannelHandle[channel]->ScdCallback(a_dfsdm1ChannelHandle[channel]);
#else
    HAL_DFSDM_ChannelScdCallback(a_dfsdm1ChannelHandle[channel]);
 80030be:	4a07      	ldr	r2, [pc, #28]	@ (80030dc <HAL_DFSDM_IRQHandler+0x2c4>)
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030c6:	4618      	mov	r0, r3
 80030c8:	f7ff fcfa 	bl	8002ac0 <HAL_DFSDM_ChannelScdCallback>
#endif
  }
}
 80030cc:	e000      	b.n	80030d0 <HAL_DFSDM_IRQHandler+0x2b8>
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80030ce:	bf00      	nop
}
 80030d0:	bf00      	nop
 80030d2:	3730      	adds	r7, #48	@ 0x30
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	40016100 	.word	0x40016100
 80030dc:	200433dc 	.word	0x200433dc

080030e0 <HAL_DFSDM_FilterInjConvCpltCallback>:
  *         using HAL_DFSDM_FilterGetInjectedValue.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterInjConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b083      	sub	sp, #12
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterInjConvCpltCallback could be implemented in the user file.
   */
}
 80030e8:	bf00      	nop
 80030ea:	370c      	adds	r7, #12
 80030ec:	46bd      	mov	sp, r7
 80030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f2:	4770      	bx	lr

080030f4 <HAL_DFSDM_FilterAwdCallback>:
  * @param  Threshold Low or high threshold has been reached.
  * @retval None
  */
__weak void HAL_DFSDM_FilterAwdCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                        uint32_t Channel, uint32_t Threshold)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b085      	sub	sp, #20
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	60f8      	str	r0, [r7, #12]
 80030fc:	60b9      	str	r1, [r7, #8]
 80030fe:	607a      	str	r2, [r7, #4]
  UNUSED(Threshold);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterAwdCallback could be implemented in the user file.
   */
}
 8003100:	bf00      	nop
 8003102:	3714      	adds	r7, #20
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr

0800310c <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b084      	sub	sp, #16
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003118:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 800311a:	68f8      	ldr	r0, [r7, #12]
 800311c:	f7fe fcb4 	bl	8001a88 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 8003120:	bf00      	nop
 8003122:	3710      	adds	r7, #16
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}

08003128 <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b084      	sub	sp, #16
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003134:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 8003136:	68f8      	ldr	r0, [r7, #12]
 8003138:	f7fe fcd0 	bl	8001adc <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 800313c:	bf00      	nop
 800313e:	3710      	adds	r7, #16
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003150:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2203      	movs	r2, #3
 8003156:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8003158:	68f8      	ldr	r0, [r7, #12]
 800315a:	f7fe fd09 	bl	8001b70 <HAL_DFSDM_FilterErrorCallback>
#endif
}
 800315e:	bf00      	nop
 8003160:	3710      	adds	r7, #16
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
	...

08003168 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8003168:	b480      	push	{r7}
 800316a:	b085      	sub	sp, #20
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	4a1c      	ldr	r2, [pc, #112]	@ (80031e4 <DFSDM_GetChannelFromInstance+0x7c>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d102      	bne.n	800317e <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8003178:	2300      	movs	r3, #0
 800317a:	60fb      	str	r3, [r7, #12]
 800317c:	e02b      	b.n	80031d6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4a19      	ldr	r2, [pc, #100]	@ (80031e8 <DFSDM_GetChannelFromInstance+0x80>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d102      	bne.n	800318c <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8003186:	2301      	movs	r3, #1
 8003188:	60fb      	str	r3, [r7, #12]
 800318a:	e024      	b.n	80031d6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	4a17      	ldr	r2, [pc, #92]	@ (80031ec <DFSDM_GetChannelFromInstance+0x84>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d102      	bne.n	800319a <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8003194:	2302      	movs	r3, #2
 8003196:	60fb      	str	r3, [r7, #12]
 8003198:	e01d      	b.n	80031d6 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	4a14      	ldr	r2, [pc, #80]	@ (80031f0 <DFSDM_GetChannelFromInstance+0x88>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d102      	bne.n	80031a8 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 80031a2:	2304      	movs	r3, #4
 80031a4:	60fb      	str	r3, [r7, #12]
 80031a6:	e016      	b.n	80031d6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	4a12      	ldr	r2, [pc, #72]	@ (80031f4 <DFSDM_GetChannelFromInstance+0x8c>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d102      	bne.n	80031b6 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 80031b0:	2305      	movs	r3, #5
 80031b2:	60fb      	str	r3, [r7, #12]
 80031b4:	e00f      	b.n	80031d6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4a0f      	ldr	r2, [pc, #60]	@ (80031f8 <DFSDM_GetChannelFromInstance+0x90>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d102      	bne.n	80031c4 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 80031be:	2306      	movs	r3, #6
 80031c0:	60fb      	str	r3, [r7, #12]
 80031c2:	e008      	b.n	80031d6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	4a0d      	ldr	r2, [pc, #52]	@ (80031fc <DFSDM_GetChannelFromInstance+0x94>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d102      	bne.n	80031d2 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 80031cc:	2307      	movs	r3, #7
 80031ce:	60fb      	str	r3, [r7, #12]
 80031d0:	e001      	b.n	80031d6 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 80031d2:	2303      	movs	r3, #3
 80031d4:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 80031d6:	68fb      	ldr	r3, [r7, #12]
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3714      	adds	r7, #20
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr
 80031e4:	40016000 	.word	0x40016000
 80031e8:	40016020 	.word	0x40016020
 80031ec:	40016040 	.word	0x40016040
 80031f0:	40016080 	.word	0x40016080
 80031f4:	400160a0 	.word	0x400160a0
 80031f8:	400160c0 	.word	0x400160c0
 80031fc:	400160e0 	.word	0x400160e0

08003200 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800320c:	2b00      	cmp	r3, #0
 800320e:	d108      	bne.n	8003222 <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800321e:	601a      	str	r2, [r3, #0]
 8003220:	e033      	b.n	800328a <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f022 0201 	bic.w	r2, r2, #1
 8003230:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8003240:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f042 0201 	orr.w	r2, r2, #1
 8003250:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003258:	2b03      	cmp	r3, #3
 800325a:	d116      	bne.n	800328a <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003260:	2b00      	cmp	r3, #0
 8003262:	d107      	bne.n	8003274 <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f042 0202 	orr.w	r2, r2, #2
 8003272:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 800327a:	2b01      	cmp	r3, #1
 800327c:	d102      	bne.n	8003284 <DFSDM_RegConvStart+0x84>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003282:	e000      	b.n	8003286 <DFSDM_RegConvStart+0x86>
 8003284:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8003286:	687a      	ldr	r2, [r7, #4]
 8003288:	6493      	str	r3, [r2, #72]	@ 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8003290:	2b01      	cmp	r3, #1
 8003292:	d101      	bne.n	8003298 <DFSDM_RegConvStart+0x98>
 8003294:	2202      	movs	r2, #2
 8003296:	e000      	b.n	800329a <DFSDM_RegConvStart+0x9a>
 8003298:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
}
 80032a0:	bf00      	nop
 80032a2:	370c      	adds	r7, #12
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr

080032ac <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b084      	sub	sp, #16
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d101      	bne.n	80032be <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e08d      	b.n	80033da <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	461a      	mov	r2, r3
 80032c4:	4b47      	ldr	r3, [pc, #284]	@ (80033e4 <HAL_DMA_Init+0x138>)
 80032c6:	429a      	cmp	r2, r3
 80032c8:	d80f      	bhi.n	80032ea <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	461a      	mov	r2, r3
 80032d0:	4b45      	ldr	r3, [pc, #276]	@ (80033e8 <HAL_DMA_Init+0x13c>)
 80032d2:	4413      	add	r3, r2
 80032d4:	4a45      	ldr	r2, [pc, #276]	@ (80033ec <HAL_DMA_Init+0x140>)
 80032d6:	fba2 2303 	umull	r2, r3, r2, r3
 80032da:	091b      	lsrs	r3, r3, #4
 80032dc:	009a      	lsls	r2, r3, #2
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	4a42      	ldr	r2, [pc, #264]	@ (80033f0 <HAL_DMA_Init+0x144>)
 80032e6:	641a      	str	r2, [r3, #64]	@ 0x40
 80032e8:	e00e      	b.n	8003308 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	461a      	mov	r2, r3
 80032f0:	4b40      	ldr	r3, [pc, #256]	@ (80033f4 <HAL_DMA_Init+0x148>)
 80032f2:	4413      	add	r3, r2
 80032f4:	4a3d      	ldr	r2, [pc, #244]	@ (80033ec <HAL_DMA_Init+0x140>)
 80032f6:	fba2 2303 	umull	r2, r3, r2, r3
 80032fa:	091b      	lsrs	r3, r3, #4
 80032fc:	009a      	lsls	r2, r3, #2
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	4a3c      	ldr	r2, [pc, #240]	@ (80033f8 <HAL_DMA_Init+0x14c>)
 8003306:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2202      	movs	r2, #2
 800330c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800331e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003322:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800332c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	691b      	ldr	r3, [r3, #16]
 8003332:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003338:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	699b      	ldr	r3, [r3, #24]
 800333e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003344:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6a1b      	ldr	r3, [r3, #32]
 800334a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800334c:	68fa      	ldr	r2, [r7, #12]
 800334e:	4313      	orrs	r3, r2
 8003350:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	68fa      	ldr	r2, [r7, #12]
 8003358:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f000 fa24 	bl	80037a8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003368:	d102      	bne.n	8003370 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2200      	movs	r2, #0
 800336e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	685a      	ldr	r2, [r3, #4]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003378:	b2d2      	uxtb	r2, r2
 800337a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003380:	687a      	ldr	r2, [r7, #4]
 8003382:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003384:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d010      	beq.n	80033b0 <HAL_DMA_Init+0x104>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	2b04      	cmp	r3, #4
 8003394:	d80c      	bhi.n	80033b0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	f000 fa44 	bl	8003824 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033a0:	2200      	movs	r2, #0
 80033a2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033a8:	687a      	ldr	r2, [r7, #4]
 80033aa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80033ac:	605a      	str	r2, [r3, #4]
 80033ae:	e008      	b.n	80033c2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2200      	movs	r2, #0
 80033b4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2200      	movs	r2, #0
 80033c0:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2200      	movs	r2, #0
 80033c6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2201      	movs	r2, #1
 80033cc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80033d8:	2300      	movs	r3, #0
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3710      	adds	r7, #16
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	40020407 	.word	0x40020407
 80033e8:	bffdfff8 	.word	0xbffdfff8
 80033ec:	cccccccd 	.word	0xcccccccd
 80033f0:	40020000 	.word	0x40020000
 80033f4:	bffdfbf8 	.word	0xbffdfbf8
 80033f8:	40020400 	.word	0x40020400

080033fc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b086      	sub	sp, #24
 8003400:	af00      	add	r7, sp, #0
 8003402:	60f8      	str	r0, [r7, #12]
 8003404:	60b9      	str	r1, [r7, #8]
 8003406:	607a      	str	r2, [r7, #4]
 8003408:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800340a:	2300      	movs	r3, #0
 800340c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003414:	2b01      	cmp	r3, #1
 8003416:	d101      	bne.n	800341c <HAL_DMA_Start_IT+0x20>
 8003418:	2302      	movs	r3, #2
 800341a:	e066      	b.n	80034ea <HAL_DMA_Start_IT+0xee>
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2201      	movs	r2, #1
 8003420:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800342a:	b2db      	uxtb	r3, r3
 800342c:	2b01      	cmp	r3, #1
 800342e:	d155      	bne.n	80034dc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2202      	movs	r2, #2
 8003434:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2200      	movs	r2, #0
 800343c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f022 0201 	bic.w	r2, r2, #1
 800344c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	687a      	ldr	r2, [r7, #4]
 8003452:	68b9      	ldr	r1, [r7, #8]
 8003454:	68f8      	ldr	r0, [r7, #12]
 8003456:	f000 f968 	bl	800372a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800345e:	2b00      	cmp	r3, #0
 8003460:	d008      	beq.n	8003474 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f042 020e 	orr.w	r2, r2, #14
 8003470:	601a      	str	r2, [r3, #0]
 8003472:	e00f      	b.n	8003494 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f022 0204 	bic.w	r2, r2, #4
 8003482:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f042 020a 	orr.w	r2, r2, #10
 8003492:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d007      	beq.n	80034b2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034b0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d007      	beq.n	80034ca <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034be:	681a      	ldr	r2, [r3, #0]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034c8:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f042 0201 	orr.w	r2, r2, #1
 80034d8:	601a      	str	r2, [r3, #0]
 80034da:	e005      	b.n	80034e8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80034e4:	2302      	movs	r3, #2
 80034e6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80034e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3718      	adds	r7, #24
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}

080034f2 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80034f2:	b580      	push	{r7, lr}
 80034f4:	b084      	sub	sp, #16
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034fa:	2300      	movs	r3, #0
 80034fc:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003504:	b2db      	uxtb	r3, r3
 8003506:	2b02      	cmp	r3, #2
 8003508:	d005      	beq.n	8003516 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2204      	movs	r2, #4
 800350e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	73fb      	strb	r3, [r7, #15]
 8003514:	e047      	b.n	80035a6 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f022 020e 	bic.w	r2, r2, #14
 8003524:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f022 0201 	bic.w	r2, r2, #1
 8003534:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003540:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003544:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800354a:	f003 021c 	and.w	r2, r3, #28
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003552:	2101      	movs	r1, #1
 8003554:	fa01 f202 	lsl.w	r2, r1, r2
 8003558:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003562:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003568:	2b00      	cmp	r3, #0
 800356a:	d00c      	beq.n	8003586 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003576:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800357a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003580:	687a      	ldr	r2, [r7, #4]
 8003582:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003584:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2201      	movs	r2, #1
 800358a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2200      	movs	r2, #0
 8003592:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800359a:	2b00      	cmp	r3, #0
 800359c:	d003      	beq.n	80035a6 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	4798      	blx	r3
    }
  }
  return status;
 80035a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	3710      	adds	r7, #16
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}

080035b0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035cc:	f003 031c 	and.w	r3, r3, #28
 80035d0:	2204      	movs	r2, #4
 80035d2:	409a      	lsls	r2, r3
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	4013      	ands	r3, r2
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d026      	beq.n	800362a <HAL_DMA_IRQHandler+0x7a>
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	f003 0304 	and.w	r3, r3, #4
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d021      	beq.n	800362a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0320 	and.w	r3, r3, #32
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d107      	bne.n	8003604 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f022 0204 	bic.w	r2, r2, #4
 8003602:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003608:	f003 021c 	and.w	r2, r3, #28
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003610:	2104      	movs	r1, #4
 8003612:	fa01 f202 	lsl.w	r2, r1, r2
 8003616:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800361c:	2b00      	cmp	r3, #0
 800361e:	d071      	beq.n	8003704 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003628:	e06c      	b.n	8003704 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800362e:	f003 031c 	and.w	r3, r3, #28
 8003632:	2202      	movs	r2, #2
 8003634:	409a      	lsls	r2, r3
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	4013      	ands	r3, r2
 800363a:	2b00      	cmp	r3, #0
 800363c:	d02e      	beq.n	800369c <HAL_DMA_IRQHandler+0xec>
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	f003 0302 	and.w	r3, r3, #2
 8003644:	2b00      	cmp	r3, #0
 8003646:	d029      	beq.n	800369c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 0320 	and.w	r3, r3, #32
 8003652:	2b00      	cmp	r3, #0
 8003654:	d10b      	bne.n	800366e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f022 020a 	bic.w	r2, r2, #10
 8003664:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2201      	movs	r2, #1
 800366a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003672:	f003 021c 	and.w	r2, r3, #28
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800367a:	2102      	movs	r1, #2
 800367c:	fa01 f202 	lsl.w	r2, r1, r2
 8003680:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800368e:	2b00      	cmp	r3, #0
 8003690:	d038      	beq.n	8003704 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800369a:	e033      	b.n	8003704 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036a0:	f003 031c 	and.w	r3, r3, #28
 80036a4:	2208      	movs	r2, #8
 80036a6:	409a      	lsls	r2, r3
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	4013      	ands	r3, r2
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d02a      	beq.n	8003706 <HAL_DMA_IRQHandler+0x156>
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	f003 0308 	and.w	r3, r3, #8
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d025      	beq.n	8003706 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f022 020e 	bic.w	r2, r2, #14
 80036c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036ce:	f003 021c 	and.w	r2, r3, #28
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d6:	2101      	movs	r1, #1
 80036d8:	fa01 f202 	lsl.w	r2, r1, r2
 80036dc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2201      	movs	r2, #1
 80036e2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2201      	movs	r2, #1
 80036e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2200      	movs	r2, #0
 80036f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d004      	beq.n	8003706 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003704:	bf00      	nop
 8003706:	bf00      	nop
}
 8003708:	3710      	adds	r7, #16
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}

0800370e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800370e:	b480      	push	{r7}
 8003710:	b083      	sub	sp, #12
 8003712:	af00      	add	r7, sp, #0
 8003714:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800371c:	b2db      	uxtb	r3, r3
}
 800371e:	4618      	mov	r0, r3
 8003720:	370c      	adds	r7, #12
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr

0800372a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800372a:	b480      	push	{r7}
 800372c:	b085      	sub	sp, #20
 800372e:	af00      	add	r7, sp, #0
 8003730:	60f8      	str	r0, [r7, #12]
 8003732:	60b9      	str	r1, [r7, #8]
 8003734:	607a      	str	r2, [r7, #4]
 8003736:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800373c:	68fa      	ldr	r2, [r7, #12]
 800373e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003740:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003746:	2b00      	cmp	r3, #0
 8003748:	d004      	beq.n	8003754 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800374e:	68fa      	ldr	r2, [r7, #12]
 8003750:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003752:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003758:	f003 021c 	and.w	r2, r3, #28
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003760:	2101      	movs	r1, #1
 8003762:	fa01 f202 	lsl.w	r2, r1, r2
 8003766:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	683a      	ldr	r2, [r7, #0]
 800376e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	2b10      	cmp	r3, #16
 8003776:	d108      	bne.n	800378a <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	687a      	ldr	r2, [r7, #4]
 800377e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	68ba      	ldr	r2, [r7, #8]
 8003786:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003788:	e007      	b.n	800379a <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	68ba      	ldr	r2, [r7, #8]
 8003790:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	60da      	str	r2, [r3, #12]
}
 800379a:	bf00      	nop
 800379c:	3714      	adds	r7, #20
 800379e:	46bd      	mov	sp, r7
 80037a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a4:	4770      	bx	lr
	...

080037a8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b085      	sub	sp, #20
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	461a      	mov	r2, r3
 80037b6:	4b17      	ldr	r3, [pc, #92]	@ (8003814 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d80a      	bhi.n	80037d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037c0:	089b      	lsrs	r3, r3, #2
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80037c8:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 80037cc:	687a      	ldr	r2, [r7, #4]
 80037ce:	6493      	str	r3, [r2, #72]	@ 0x48
 80037d0:	e007      	b.n	80037e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037d6:	089b      	lsrs	r3, r3, #2
 80037d8:	009a      	lsls	r2, r3, #2
 80037da:	4b0f      	ldr	r3, [pc, #60]	@ (8003818 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80037dc:	4413      	add	r3, r2
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	3b08      	subs	r3, #8
 80037ea:	4a0c      	ldr	r2, [pc, #48]	@ (800381c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80037ec:	fba2 2303 	umull	r2, r3, r2, r3
 80037f0:	091b      	lsrs	r3, r3, #4
 80037f2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	4a0a      	ldr	r2, [pc, #40]	@ (8003820 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80037f8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	f003 031f 	and.w	r3, r3, #31
 8003800:	2201      	movs	r2, #1
 8003802:	409a      	lsls	r2, r3
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003808:	bf00      	nop
 800380a:	3714      	adds	r7, #20
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr
 8003814:	40020407 	.word	0x40020407
 8003818:	4002081c 	.word	0x4002081c
 800381c:	cccccccd 	.word	0xcccccccd
 8003820:	40020880 	.word	0x40020880

08003824 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003824:	b480      	push	{r7}
 8003826:	b085      	sub	sp, #20
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	b2db      	uxtb	r3, r3
 8003832:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003834:	68fa      	ldr	r2, [r7, #12]
 8003836:	4b0b      	ldr	r3, [pc, #44]	@ (8003864 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003838:	4413      	add	r3, r2
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	461a      	mov	r2, r3
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a08      	ldr	r2, [pc, #32]	@ (8003868 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003846:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	3b01      	subs	r3, #1
 800384c:	f003 0303 	and.w	r3, r3, #3
 8003850:	2201      	movs	r2, #1
 8003852:	409a      	lsls	r2, r3
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003858:	bf00      	nop
 800385a:	3714      	adds	r7, #20
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr
 8003864:	1000823f 	.word	0x1000823f
 8003868:	40020940 	.word	0x40020940

0800386c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800386c:	b480      	push	{r7}
 800386e:	b087      	sub	sp, #28
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003876:	2300      	movs	r3, #0
 8003878:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800387a:	e166      	b.n	8003b4a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	2101      	movs	r1, #1
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	fa01 f303 	lsl.w	r3, r1, r3
 8003888:	4013      	ands	r3, r2
 800388a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	2b00      	cmp	r3, #0
 8003890:	f000 8158 	beq.w	8003b44 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	f003 0303 	and.w	r3, r3, #3
 800389c:	2b01      	cmp	r3, #1
 800389e:	d005      	beq.n	80038ac <HAL_GPIO_Init+0x40>
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f003 0303 	and.w	r3, r3, #3
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	d130      	bne.n	800390e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	689b      	ldr	r3, [r3, #8]
 80038b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	005b      	lsls	r3, r3, #1
 80038b6:	2203      	movs	r2, #3
 80038b8:	fa02 f303 	lsl.w	r3, r2, r3
 80038bc:	43db      	mvns	r3, r3
 80038be:	693a      	ldr	r2, [r7, #16]
 80038c0:	4013      	ands	r3, r2
 80038c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	68da      	ldr	r2, [r3, #12]
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	005b      	lsls	r3, r3, #1
 80038cc:	fa02 f303 	lsl.w	r3, r2, r3
 80038d0:	693a      	ldr	r2, [r7, #16]
 80038d2:	4313      	orrs	r3, r2
 80038d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	693a      	ldr	r2, [r7, #16]
 80038da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80038e2:	2201      	movs	r2, #1
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ea:	43db      	mvns	r3, r3
 80038ec:	693a      	ldr	r2, [r7, #16]
 80038ee:	4013      	ands	r3, r2
 80038f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	091b      	lsrs	r3, r3, #4
 80038f8:	f003 0201 	and.w	r2, r3, #1
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003902:	693a      	ldr	r2, [r7, #16]
 8003904:	4313      	orrs	r3, r2
 8003906:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	693a      	ldr	r2, [r7, #16]
 800390c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	f003 0303 	and.w	r3, r3, #3
 8003916:	2b03      	cmp	r3, #3
 8003918:	d017      	beq.n	800394a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	68db      	ldr	r3, [r3, #12]
 800391e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	005b      	lsls	r3, r3, #1
 8003924:	2203      	movs	r2, #3
 8003926:	fa02 f303 	lsl.w	r3, r2, r3
 800392a:	43db      	mvns	r3, r3
 800392c:	693a      	ldr	r2, [r7, #16]
 800392e:	4013      	ands	r3, r2
 8003930:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	689a      	ldr	r2, [r3, #8]
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	005b      	lsls	r3, r3, #1
 800393a:	fa02 f303 	lsl.w	r3, r2, r3
 800393e:	693a      	ldr	r2, [r7, #16]
 8003940:	4313      	orrs	r3, r2
 8003942:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	693a      	ldr	r2, [r7, #16]
 8003948:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	f003 0303 	and.w	r3, r3, #3
 8003952:	2b02      	cmp	r3, #2
 8003954:	d123      	bne.n	800399e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	08da      	lsrs	r2, r3, #3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	3208      	adds	r2, #8
 800395e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003962:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	f003 0307 	and.w	r3, r3, #7
 800396a:	009b      	lsls	r3, r3, #2
 800396c:	220f      	movs	r2, #15
 800396e:	fa02 f303 	lsl.w	r3, r2, r3
 8003972:	43db      	mvns	r3, r3
 8003974:	693a      	ldr	r2, [r7, #16]
 8003976:	4013      	ands	r3, r2
 8003978:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	691a      	ldr	r2, [r3, #16]
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	f003 0307 	and.w	r3, r3, #7
 8003984:	009b      	lsls	r3, r3, #2
 8003986:	fa02 f303 	lsl.w	r3, r2, r3
 800398a:	693a      	ldr	r2, [r7, #16]
 800398c:	4313      	orrs	r3, r2
 800398e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	08da      	lsrs	r2, r3, #3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	3208      	adds	r2, #8
 8003998:	6939      	ldr	r1, [r7, #16]
 800399a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	005b      	lsls	r3, r3, #1
 80039a8:	2203      	movs	r2, #3
 80039aa:	fa02 f303 	lsl.w	r3, r2, r3
 80039ae:	43db      	mvns	r3, r3
 80039b0:	693a      	ldr	r2, [r7, #16]
 80039b2:	4013      	ands	r3, r2
 80039b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	f003 0203 	and.w	r2, r3, #3
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	005b      	lsls	r3, r3, #1
 80039c2:	fa02 f303 	lsl.w	r3, r2, r3
 80039c6:	693a      	ldr	r2, [r7, #16]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	693a      	ldr	r2, [r7, #16]
 80039d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80039da:	2b00      	cmp	r3, #0
 80039dc:	f000 80b2 	beq.w	8003b44 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039e0:	4b61      	ldr	r3, [pc, #388]	@ (8003b68 <HAL_GPIO_Init+0x2fc>)
 80039e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039e4:	4a60      	ldr	r2, [pc, #384]	@ (8003b68 <HAL_GPIO_Init+0x2fc>)
 80039e6:	f043 0301 	orr.w	r3, r3, #1
 80039ea:	6613      	str	r3, [r2, #96]	@ 0x60
 80039ec:	4b5e      	ldr	r3, [pc, #376]	@ (8003b68 <HAL_GPIO_Init+0x2fc>)
 80039ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039f0:	f003 0301 	and.w	r3, r3, #1
 80039f4:	60bb      	str	r3, [r7, #8]
 80039f6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80039f8:	4a5c      	ldr	r2, [pc, #368]	@ (8003b6c <HAL_GPIO_Init+0x300>)
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	089b      	lsrs	r3, r3, #2
 80039fe:	3302      	adds	r3, #2
 8003a00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a04:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	f003 0303 	and.w	r3, r3, #3
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	220f      	movs	r2, #15
 8003a10:	fa02 f303 	lsl.w	r3, r2, r3
 8003a14:	43db      	mvns	r3, r3
 8003a16:	693a      	ldr	r2, [r7, #16]
 8003a18:	4013      	ands	r3, r2
 8003a1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003a22:	d02b      	beq.n	8003a7c <HAL_GPIO_Init+0x210>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	4a52      	ldr	r2, [pc, #328]	@ (8003b70 <HAL_GPIO_Init+0x304>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d025      	beq.n	8003a78 <HAL_GPIO_Init+0x20c>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	4a51      	ldr	r2, [pc, #324]	@ (8003b74 <HAL_GPIO_Init+0x308>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d01f      	beq.n	8003a74 <HAL_GPIO_Init+0x208>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	4a50      	ldr	r2, [pc, #320]	@ (8003b78 <HAL_GPIO_Init+0x30c>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d019      	beq.n	8003a70 <HAL_GPIO_Init+0x204>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	4a4f      	ldr	r2, [pc, #316]	@ (8003b7c <HAL_GPIO_Init+0x310>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d013      	beq.n	8003a6c <HAL_GPIO_Init+0x200>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	4a4e      	ldr	r2, [pc, #312]	@ (8003b80 <HAL_GPIO_Init+0x314>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d00d      	beq.n	8003a68 <HAL_GPIO_Init+0x1fc>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	4a4d      	ldr	r2, [pc, #308]	@ (8003b84 <HAL_GPIO_Init+0x318>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d007      	beq.n	8003a64 <HAL_GPIO_Init+0x1f8>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	4a4c      	ldr	r2, [pc, #304]	@ (8003b88 <HAL_GPIO_Init+0x31c>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d101      	bne.n	8003a60 <HAL_GPIO_Init+0x1f4>
 8003a5c:	2307      	movs	r3, #7
 8003a5e:	e00e      	b.n	8003a7e <HAL_GPIO_Init+0x212>
 8003a60:	2308      	movs	r3, #8
 8003a62:	e00c      	b.n	8003a7e <HAL_GPIO_Init+0x212>
 8003a64:	2306      	movs	r3, #6
 8003a66:	e00a      	b.n	8003a7e <HAL_GPIO_Init+0x212>
 8003a68:	2305      	movs	r3, #5
 8003a6a:	e008      	b.n	8003a7e <HAL_GPIO_Init+0x212>
 8003a6c:	2304      	movs	r3, #4
 8003a6e:	e006      	b.n	8003a7e <HAL_GPIO_Init+0x212>
 8003a70:	2303      	movs	r3, #3
 8003a72:	e004      	b.n	8003a7e <HAL_GPIO_Init+0x212>
 8003a74:	2302      	movs	r3, #2
 8003a76:	e002      	b.n	8003a7e <HAL_GPIO_Init+0x212>
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e000      	b.n	8003a7e <HAL_GPIO_Init+0x212>
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	697a      	ldr	r2, [r7, #20]
 8003a80:	f002 0203 	and.w	r2, r2, #3
 8003a84:	0092      	lsls	r2, r2, #2
 8003a86:	4093      	lsls	r3, r2
 8003a88:	693a      	ldr	r2, [r7, #16]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003a8e:	4937      	ldr	r1, [pc, #220]	@ (8003b6c <HAL_GPIO_Init+0x300>)
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	089b      	lsrs	r3, r3, #2
 8003a94:	3302      	adds	r3, #2
 8003a96:	693a      	ldr	r2, [r7, #16]
 8003a98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003a9c:	4b3b      	ldr	r3, [pc, #236]	@ (8003b8c <HAL_GPIO_Init+0x320>)
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	43db      	mvns	r3, r3
 8003aa6:	693a      	ldr	r2, [r7, #16]
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d003      	beq.n	8003ac0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003ab8:	693a      	ldr	r2, [r7, #16]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	4313      	orrs	r3, r2
 8003abe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003ac0:	4a32      	ldr	r2, [pc, #200]	@ (8003b8c <HAL_GPIO_Init+0x320>)
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003ac6:	4b31      	ldr	r3, [pc, #196]	@ (8003b8c <HAL_GPIO_Init+0x320>)
 8003ac8:	68db      	ldr	r3, [r3, #12]
 8003aca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	43db      	mvns	r3, r3
 8003ad0:	693a      	ldr	r2, [r7, #16]
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d003      	beq.n	8003aea <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003ae2:	693a      	ldr	r2, [r7, #16]
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003aea:	4a28      	ldr	r2, [pc, #160]	@ (8003b8c <HAL_GPIO_Init+0x320>)
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003af0:	4b26      	ldr	r3, [pc, #152]	@ (8003b8c <HAL_GPIO_Init+0x320>)
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	43db      	mvns	r3, r3
 8003afa:	693a      	ldr	r2, [r7, #16]
 8003afc:	4013      	ands	r3, r2
 8003afe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d003      	beq.n	8003b14 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003b0c:	693a      	ldr	r2, [r7, #16]
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	4313      	orrs	r3, r2
 8003b12:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003b14:	4a1d      	ldr	r2, [pc, #116]	@ (8003b8c <HAL_GPIO_Init+0x320>)
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003b1a:	4b1c      	ldr	r3, [pc, #112]	@ (8003b8c <HAL_GPIO_Init+0x320>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	43db      	mvns	r3, r3
 8003b24:	693a      	ldr	r2, [r7, #16]
 8003b26:	4013      	ands	r3, r2
 8003b28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d003      	beq.n	8003b3e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003b36:	693a      	ldr	r2, [r7, #16]
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003b3e:	4a13      	ldr	r2, [pc, #76]	@ (8003b8c <HAL_GPIO_Init+0x320>)
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	3301      	adds	r3, #1
 8003b48:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	fa22 f303 	lsr.w	r3, r2, r3
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	f47f ae91 	bne.w	800387c <HAL_GPIO_Init+0x10>
  }
}
 8003b5a:	bf00      	nop
 8003b5c:	bf00      	nop
 8003b5e:	371c      	adds	r7, #28
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr
 8003b68:	40021000 	.word	0x40021000
 8003b6c:	40010000 	.word	0x40010000
 8003b70:	48000400 	.word	0x48000400
 8003b74:	48000800 	.word	0x48000800
 8003b78:	48000c00 	.word	0x48000c00
 8003b7c:	48001000 	.word	0x48001000
 8003b80:	48001400 	.word	0x48001400
 8003b84:	48001800 	.word	0x48001800
 8003b88:	48001c00 	.word	0x48001c00
 8003b8c:	40010400 	.word	0x40010400

08003b90 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b082      	sub	sp, #8
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	4603      	mov	r3, r0
 8003b98:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003b9a:	4b08      	ldr	r3, [pc, #32]	@ (8003bbc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b9c:	695a      	ldr	r2, [r3, #20]
 8003b9e:	88fb      	ldrh	r3, [r7, #6]
 8003ba0:	4013      	ands	r3, r2
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d006      	beq.n	8003bb4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003ba6:	4a05      	ldr	r2, [pc, #20]	@ (8003bbc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ba8:	88fb      	ldrh	r3, [r7, #6]
 8003baa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003bac:	88fb      	ldrh	r3, [r7, #6]
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f7fe f954 	bl	8001e5c <HAL_GPIO_EXTI_Callback>
  }
}
 8003bb4:	bf00      	nop
 8003bb6:	3708      	adds	r7, #8
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}
 8003bbc:	40010400 	.word	0x40010400

08003bc0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b082      	sub	sp, #8
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d101      	bne.n	8003bd2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e08d      	b.n	8003cee <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d106      	bne.n	8003bec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	f7fe fade 	bl	80021a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2224      	movs	r2, #36	@ 0x24
 8003bf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f022 0201 	bic.w	r2, r2, #1
 8003c02:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	685a      	ldr	r2, [r3, #4]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003c10:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	689a      	ldr	r2, [r3, #8]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003c20:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	68db      	ldr	r3, [r3, #12]
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d107      	bne.n	8003c3a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	689a      	ldr	r2, [r3, #8]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c36:	609a      	str	r2, [r3, #8]
 8003c38:	e006      	b.n	8003c48 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	689a      	ldr	r2, [r3, #8]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003c46:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	2b02      	cmp	r3, #2
 8003c4e:	d108      	bne.n	8003c62 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	685a      	ldr	r2, [r3, #4]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c5e:	605a      	str	r2, [r3, #4]
 8003c60:	e007      	b.n	8003c72 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	685a      	ldr	r2, [r3, #4]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c70:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	687a      	ldr	r2, [r7, #4]
 8003c7a:	6812      	ldr	r2, [r2, #0]
 8003c7c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003c80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c84:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	68da      	ldr	r2, [r3, #12]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003c94:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	691a      	ldr	r2, [r3, #16]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	695b      	ldr	r3, [r3, #20]
 8003c9e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	699b      	ldr	r3, [r3, #24]
 8003ca6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	430a      	orrs	r2, r1
 8003cae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	69d9      	ldr	r1, [r3, #28]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6a1a      	ldr	r2, [r3, #32]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	430a      	orrs	r2, r1
 8003cbe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f042 0201 	orr.w	r2, r2, #1
 8003cce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2220      	movs	r2, #32
 8003cda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003cec:	2300      	movs	r3, #0
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3708      	adds	r7, #8
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}
	...

08003cf8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b088      	sub	sp, #32
 8003cfc:	af02      	add	r7, sp, #8
 8003cfe:	60f8      	str	r0, [r7, #12]
 8003d00:	4608      	mov	r0, r1
 8003d02:	4611      	mov	r1, r2
 8003d04:	461a      	mov	r2, r3
 8003d06:	4603      	mov	r3, r0
 8003d08:	817b      	strh	r3, [r7, #10]
 8003d0a:	460b      	mov	r3, r1
 8003d0c:	813b      	strh	r3, [r7, #8]
 8003d0e:	4613      	mov	r3, r2
 8003d10:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	2b20      	cmp	r3, #32
 8003d1c:	f040 80f9 	bne.w	8003f12 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d20:	6a3b      	ldr	r3, [r7, #32]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d002      	beq.n	8003d2c <HAL_I2C_Mem_Write+0x34>
 8003d26:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d105      	bne.n	8003d38 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d32:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	e0ed      	b.n	8003f14 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d101      	bne.n	8003d46 <HAL_I2C_Mem_Write+0x4e>
 8003d42:	2302      	movs	r3, #2
 8003d44:	e0e6      	b.n	8003f14 <HAL_I2C_Mem_Write+0x21c>
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2201      	movs	r2, #1
 8003d4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003d4e:	f7fe fccf 	bl	80026f0 <HAL_GetTick>
 8003d52:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	9300      	str	r3, [sp, #0]
 8003d58:	2319      	movs	r3, #25
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003d60:	68f8      	ldr	r0, [r7, #12]
 8003d62:	f001 f85a 	bl	8004e1a <I2C_WaitOnFlagUntilTimeout>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d001      	beq.n	8003d70 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e0d1      	b.n	8003f14 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2221      	movs	r2, #33	@ 0x21
 8003d74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2240      	movs	r2, #64	@ 0x40
 8003d7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	6a3a      	ldr	r2, [r7, #32]
 8003d8a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003d90:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2200      	movs	r2, #0
 8003d96:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d98:	88f8      	ldrh	r0, [r7, #6]
 8003d9a:	893a      	ldrh	r2, [r7, #8]
 8003d9c:	8979      	ldrh	r1, [r7, #10]
 8003d9e:	697b      	ldr	r3, [r7, #20]
 8003da0:	9301      	str	r3, [sp, #4]
 8003da2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003da4:	9300      	str	r3, [sp, #0]
 8003da6:	4603      	mov	r3, r0
 8003da8:	68f8      	ldr	r0, [r7, #12]
 8003daa:	f000 fb93 	bl	80044d4 <I2C_RequestMemoryWrite>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d005      	beq.n	8003dc0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2200      	movs	r2, #0
 8003db8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e0a9      	b.n	8003f14 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dc4:	b29b      	uxth	r3, r3
 8003dc6:	2bff      	cmp	r3, #255	@ 0xff
 8003dc8:	d90e      	bls.n	8003de8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	22ff      	movs	r2, #255	@ 0xff
 8003dce:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dd4:	b2da      	uxtb	r2, r3
 8003dd6:	8979      	ldrh	r1, [r7, #10]
 8003dd8:	2300      	movs	r3, #0
 8003dda:	9300      	str	r3, [sp, #0]
 8003ddc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003de0:	68f8      	ldr	r0, [r7, #12]
 8003de2:	f001 f9dd 	bl	80051a0 <I2C_TransferConfig>
 8003de6:	e00f      	b.n	8003e08 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dec:	b29a      	uxth	r2, r3
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003df6:	b2da      	uxtb	r2, r3
 8003df8:	8979      	ldrh	r1, [r7, #10]
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	9300      	str	r3, [sp, #0]
 8003dfe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e02:	68f8      	ldr	r0, [r7, #12]
 8003e04:	f001 f9cc 	bl	80051a0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e08:	697a      	ldr	r2, [r7, #20]
 8003e0a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e0c:	68f8      	ldr	r0, [r7, #12]
 8003e0e:	f001 f85d 	bl	8004ecc <I2C_WaitOnTXISFlagUntilTimeout>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d001      	beq.n	8003e1c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e07b      	b.n	8003f14 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e20:	781a      	ldrb	r2, [r3, #0]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e2c:	1c5a      	adds	r2, r3, #1
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e36:	b29b      	uxth	r3, r3
 8003e38:	3b01      	subs	r3, #1
 8003e3a:	b29a      	uxth	r2, r3
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e44:	3b01      	subs	r3, #1
 8003e46:	b29a      	uxth	r2, r3
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e50:	b29b      	uxth	r3, r3
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d034      	beq.n	8003ec0 <HAL_I2C_Mem_Write+0x1c8>
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d130      	bne.n	8003ec0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	9300      	str	r3, [sp, #0]
 8003e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e64:	2200      	movs	r2, #0
 8003e66:	2180      	movs	r1, #128	@ 0x80
 8003e68:	68f8      	ldr	r0, [r7, #12]
 8003e6a:	f000 ffd6 	bl	8004e1a <I2C_WaitOnFlagUntilTimeout>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d001      	beq.n	8003e78 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e04d      	b.n	8003f14 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e7c:	b29b      	uxth	r3, r3
 8003e7e:	2bff      	cmp	r3, #255	@ 0xff
 8003e80:	d90e      	bls.n	8003ea0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	22ff      	movs	r2, #255	@ 0xff
 8003e86:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e8c:	b2da      	uxtb	r2, r3
 8003e8e:	8979      	ldrh	r1, [r7, #10]
 8003e90:	2300      	movs	r3, #0
 8003e92:	9300      	str	r3, [sp, #0]
 8003e94:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003e98:	68f8      	ldr	r0, [r7, #12]
 8003e9a:	f001 f981 	bl	80051a0 <I2C_TransferConfig>
 8003e9e:	e00f      	b.n	8003ec0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ea4:	b29a      	uxth	r2, r3
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eae:	b2da      	uxtb	r2, r3
 8003eb0:	8979      	ldrh	r1, [r7, #10]
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	9300      	str	r3, [sp, #0]
 8003eb6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003eba:	68f8      	ldr	r0, [r7, #12]
 8003ebc:	f001 f970 	bl	80051a0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ec4:	b29b      	uxth	r3, r3
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d19e      	bne.n	8003e08 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003eca:	697a      	ldr	r2, [r7, #20]
 8003ecc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ece:	68f8      	ldr	r0, [r7, #12]
 8003ed0:	f001 f843 	bl	8004f5a <I2C_WaitOnSTOPFlagUntilTimeout>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d001      	beq.n	8003ede <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	e01a      	b.n	8003f14 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	2220      	movs	r2, #32
 8003ee4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	6859      	ldr	r1, [r3, #4]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	4b0a      	ldr	r3, [pc, #40]	@ (8003f1c <HAL_I2C_Mem_Write+0x224>)
 8003ef2:	400b      	ands	r3, r1
 8003ef4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2220      	movs	r2, #32
 8003efa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2200      	movs	r2, #0
 8003f02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	e000      	b.n	8003f14 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003f12:	2302      	movs	r3, #2
  }
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3718      	adds	r7, #24
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}
 8003f1c:	fe00e800 	.word	0xfe00e800

08003f20 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b088      	sub	sp, #32
 8003f24:	af02      	add	r7, sp, #8
 8003f26:	60f8      	str	r0, [r7, #12]
 8003f28:	4608      	mov	r0, r1
 8003f2a:	4611      	mov	r1, r2
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	4603      	mov	r3, r0
 8003f30:	817b      	strh	r3, [r7, #10]
 8003f32:	460b      	mov	r3, r1
 8003f34:	813b      	strh	r3, [r7, #8]
 8003f36:	4613      	mov	r3, r2
 8003f38:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	2b20      	cmp	r3, #32
 8003f44:	f040 80fd 	bne.w	8004142 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f48:	6a3b      	ldr	r3, [r7, #32]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d002      	beq.n	8003f54 <HAL_I2C_Mem_Read+0x34>
 8003f4e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d105      	bne.n	8003f60 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f5a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e0f1      	b.n	8004144 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d101      	bne.n	8003f6e <HAL_I2C_Mem_Read+0x4e>
 8003f6a:	2302      	movs	r3, #2
 8003f6c:	e0ea      	b.n	8004144 <HAL_I2C_Mem_Read+0x224>
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	2201      	movs	r2, #1
 8003f72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003f76:	f7fe fbbb 	bl	80026f0 <HAL_GetTick>
 8003f7a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	9300      	str	r3, [sp, #0]
 8003f80:	2319      	movs	r3, #25
 8003f82:	2201      	movs	r2, #1
 8003f84:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003f88:	68f8      	ldr	r0, [r7, #12]
 8003f8a:	f000 ff46 	bl	8004e1a <I2C_WaitOnFlagUntilTimeout>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d001      	beq.n	8003f98 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003f94:	2301      	movs	r3, #1
 8003f96:	e0d5      	b.n	8004144 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2222      	movs	r2, #34	@ 0x22
 8003f9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2240      	movs	r2, #64	@ 0x40
 8003fa4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2200      	movs	r2, #0
 8003fac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	6a3a      	ldr	r2, [r7, #32]
 8003fb2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003fb8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003fc0:	88f8      	ldrh	r0, [r7, #6]
 8003fc2:	893a      	ldrh	r2, [r7, #8]
 8003fc4:	8979      	ldrh	r1, [r7, #10]
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	9301      	str	r3, [sp, #4]
 8003fca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fcc:	9300      	str	r3, [sp, #0]
 8003fce:	4603      	mov	r3, r0
 8003fd0:	68f8      	ldr	r0, [r7, #12]
 8003fd2:	f000 fad3 	bl	800457c <I2C_RequestMemoryRead>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d005      	beq.n	8003fe8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e0ad      	b.n	8004144 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	2bff      	cmp	r3, #255	@ 0xff
 8003ff0:	d90e      	bls.n	8004010 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ffc:	b2da      	uxtb	r2, r3
 8003ffe:	8979      	ldrh	r1, [r7, #10]
 8004000:	4b52      	ldr	r3, [pc, #328]	@ (800414c <HAL_I2C_Mem_Read+0x22c>)
 8004002:	9300      	str	r3, [sp, #0]
 8004004:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004008:	68f8      	ldr	r0, [r7, #12]
 800400a:	f001 f8c9 	bl	80051a0 <I2C_TransferConfig>
 800400e:	e00f      	b.n	8004030 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004014:	b29a      	uxth	r2, r3
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800401e:	b2da      	uxtb	r2, r3
 8004020:	8979      	ldrh	r1, [r7, #10]
 8004022:	4b4a      	ldr	r3, [pc, #296]	@ (800414c <HAL_I2C_Mem_Read+0x22c>)
 8004024:	9300      	str	r3, [sp, #0]
 8004026:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800402a:	68f8      	ldr	r0, [r7, #12]
 800402c:	f001 f8b8 	bl	80051a0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	9300      	str	r3, [sp, #0]
 8004034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004036:	2200      	movs	r2, #0
 8004038:	2104      	movs	r1, #4
 800403a:	68f8      	ldr	r0, [r7, #12]
 800403c:	f000 feed 	bl	8004e1a <I2C_WaitOnFlagUntilTimeout>
 8004040:	4603      	mov	r3, r0
 8004042:	2b00      	cmp	r3, #0
 8004044:	d001      	beq.n	800404a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e07c      	b.n	8004144 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004054:	b2d2      	uxtb	r2, r2
 8004056:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800405c:	1c5a      	adds	r2, r3, #1
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004066:	3b01      	subs	r3, #1
 8004068:	b29a      	uxth	r2, r3
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004072:	b29b      	uxth	r3, r3
 8004074:	3b01      	subs	r3, #1
 8004076:	b29a      	uxth	r2, r3
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004080:	b29b      	uxth	r3, r3
 8004082:	2b00      	cmp	r3, #0
 8004084:	d034      	beq.n	80040f0 <HAL_I2C_Mem_Read+0x1d0>
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800408a:	2b00      	cmp	r3, #0
 800408c:	d130      	bne.n	80040f0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	9300      	str	r3, [sp, #0]
 8004092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004094:	2200      	movs	r2, #0
 8004096:	2180      	movs	r1, #128	@ 0x80
 8004098:	68f8      	ldr	r0, [r7, #12]
 800409a:	f000 febe 	bl	8004e1a <I2C_WaitOnFlagUntilTimeout>
 800409e:	4603      	mov	r3, r0
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d001      	beq.n	80040a8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	e04d      	b.n	8004144 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040ac:	b29b      	uxth	r3, r3
 80040ae:	2bff      	cmp	r3, #255	@ 0xff
 80040b0:	d90e      	bls.n	80040d0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2201      	movs	r2, #1
 80040b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040bc:	b2da      	uxtb	r2, r3
 80040be:	8979      	ldrh	r1, [r7, #10]
 80040c0:	2300      	movs	r3, #0
 80040c2:	9300      	str	r3, [sp, #0]
 80040c4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80040c8:	68f8      	ldr	r0, [r7, #12]
 80040ca:	f001 f869 	bl	80051a0 <I2C_TransferConfig>
 80040ce:	e00f      	b.n	80040f0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040d4:	b29a      	uxth	r2, r3
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040de:	b2da      	uxtb	r2, r3
 80040e0:	8979      	ldrh	r1, [r7, #10]
 80040e2:	2300      	movs	r3, #0
 80040e4:	9300      	str	r3, [sp, #0]
 80040e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80040ea:	68f8      	ldr	r0, [r7, #12]
 80040ec:	f001 f858 	bl	80051a0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040f4:	b29b      	uxth	r3, r3
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d19a      	bne.n	8004030 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040fa:	697a      	ldr	r2, [r7, #20]
 80040fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80040fe:	68f8      	ldr	r0, [r7, #12]
 8004100:	f000 ff2b 	bl	8004f5a <I2C_WaitOnSTOPFlagUntilTimeout>
 8004104:	4603      	mov	r3, r0
 8004106:	2b00      	cmp	r3, #0
 8004108:	d001      	beq.n	800410e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e01a      	b.n	8004144 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	2220      	movs	r2, #32
 8004114:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	6859      	ldr	r1, [r3, #4]
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	4b0b      	ldr	r3, [pc, #44]	@ (8004150 <HAL_I2C_Mem_Read+0x230>)
 8004122:	400b      	ands	r3, r1
 8004124:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2220      	movs	r2, #32
 800412a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2200      	movs	r2, #0
 8004132:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800413e:	2300      	movs	r3, #0
 8004140:	e000      	b.n	8004144 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004142:	2302      	movs	r3, #2
  }
}
 8004144:	4618      	mov	r0, r3
 8004146:	3718      	adds	r7, #24
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}
 800414c:	80002400 	.word	0x80002400
 8004150:	fe00e800 	.word	0xfe00e800

08004154 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b084      	sub	sp, #16
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	699b      	ldr	r3, [r3, #24]
 8004162:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004170:	2b00      	cmp	r3, #0
 8004172:	d005      	beq.n	8004180 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004178:	68ba      	ldr	r2, [r7, #8]
 800417a:	68f9      	ldr	r1, [r7, #12]
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	4798      	blx	r3
  }
}
 8004180:	bf00      	nop
 8004182:	3710      	adds	r7, #16
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}

08004188 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b086      	sub	sp, #24
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	699b      	ldr	r3, [r3, #24]
 8004196:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	0a1b      	lsrs	r3, r3, #8
 80041a4:	f003 0301 	and.w	r3, r3, #1
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d010      	beq.n	80041ce <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	09db      	lsrs	r3, r3, #7
 80041b0:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d00a      	beq.n	80041ce <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041bc:	f043 0201 	orr.w	r2, r3, #1
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80041cc:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	0a9b      	lsrs	r3, r3, #10
 80041d2:	f003 0301 	and.w	r3, r3, #1
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d010      	beq.n	80041fc <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	09db      	lsrs	r3, r3, #7
 80041de:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d00a      	beq.n	80041fc <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041ea:	f043 0208 	orr.w	r2, r3, #8
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80041fa:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	0a5b      	lsrs	r3, r3, #9
 8004200:	f003 0301 	and.w	r3, r3, #1
 8004204:	2b00      	cmp	r3, #0
 8004206:	d010      	beq.n	800422a <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	09db      	lsrs	r3, r3, #7
 800420c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004210:	2b00      	cmp	r3, #0
 8004212:	d00a      	beq.n	800422a <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004218:	f043 0202 	orr.w	r2, r3, #2
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004228:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800422e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	f003 030b 	and.w	r3, r3, #11
 8004236:	2b00      	cmp	r3, #0
 8004238:	d003      	beq.n	8004242 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 800423a:	68f9      	ldr	r1, [r7, #12]
 800423c:	6878      	ldr	r0, [r7, #4]
 800423e:	f000 fc93 	bl	8004b68 <I2C_ITError>
  }
}
 8004242:	bf00      	nop
 8004244:	3718      	adds	r7, #24
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}

0800424a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800424a:	b480      	push	{r7}
 800424c:	b083      	sub	sp, #12
 800424e:	af00      	add	r7, sp, #0
 8004250:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004252:	bf00      	nop
 8004254:	370c      	adds	r7, #12
 8004256:	46bd      	mov	sp, r7
 8004258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425c:	4770      	bx	lr

0800425e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800425e:	b480      	push	{r7}
 8004260:	b083      	sub	sp, #12
 8004262:	af00      	add	r7, sp, #0
 8004264:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004266:	bf00      	nop
 8004268:	370c      	adds	r7, #12
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr

08004272 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004272:	b480      	push	{r7}
 8004274:	b083      	sub	sp, #12
 8004276:	af00      	add	r7, sp, #0
 8004278:	6078      	str	r0, [r7, #4]
 800427a:	460b      	mov	r3, r1
 800427c:	70fb      	strb	r3, [r7, #3]
 800427e:	4613      	mov	r3, r2
 8004280:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004282:	bf00      	nop
 8004284:	370c      	adds	r7, #12
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr

0800428e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800428e:	b480      	push	{r7}
 8004290:	b083      	sub	sp, #12
 8004292:	af00      	add	r7, sp, #0
 8004294:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8004296:	bf00      	nop
 8004298:	370c      	adds	r7, #12
 800429a:	46bd      	mov	sp, r7
 800429c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a0:	4770      	bx	lr

080042a2 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80042a2:	b480      	push	{r7}
 80042a4:	b083      	sub	sp, #12
 80042a6:	af00      	add	r7, sp, #0
 80042a8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80042aa:	bf00      	nop
 80042ac:	370c      	adds	r7, #12
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr

080042b6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80042b6:	b480      	push	{r7}
 80042b8:	b083      	sub	sp, #12
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80042be:	bf00      	nop
 80042c0:	370c      	adds	r7, #12
 80042c2:	46bd      	mov	sp, r7
 80042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c8:	4770      	bx	lr

080042ca <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80042ca:	b580      	push	{r7, lr}
 80042cc:	b086      	sub	sp, #24
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	60f8      	str	r0, [r7, #12]
 80042d2:	60b9      	str	r1, [r7, #8]
 80042d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042da:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d101      	bne.n	80042ee <I2C_Slave_ISR_IT+0x24>
 80042ea:	2302      	movs	r3, #2
 80042ec:	e0ed      	b.n	80044ca <I2C_Slave_ISR_IT+0x200>
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2201      	movs	r2, #1
 80042f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	095b      	lsrs	r3, r3, #5
 80042fa:	f003 0301 	and.w	r3, r3, #1
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d00a      	beq.n	8004318 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	095b      	lsrs	r3, r3, #5
 8004306:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800430a:	2b00      	cmp	r3, #0
 800430c:	d004      	beq.n	8004318 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800430e:	6939      	ldr	r1, [r7, #16]
 8004310:	68f8      	ldr	r0, [r7, #12]
 8004312:	f000 fa69 	bl	80047e8 <I2C_ITSlaveCplt>
 8004316:	e0d3      	b.n	80044c0 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	091b      	lsrs	r3, r3, #4
 800431c:	f003 0301 	and.w	r3, r3, #1
 8004320:	2b00      	cmp	r3, #0
 8004322:	d04d      	beq.n	80043c0 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	091b      	lsrs	r3, r3, #4
 8004328:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800432c:	2b00      	cmp	r3, #0
 800432e:	d047      	beq.n	80043c0 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004334:	b29b      	uxth	r3, r3
 8004336:	2b00      	cmp	r3, #0
 8004338:	d128      	bne.n	800438c <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004340:	b2db      	uxtb	r3, r3
 8004342:	2b28      	cmp	r3, #40	@ 0x28
 8004344:	d108      	bne.n	8004358 <I2C_Slave_ISR_IT+0x8e>
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800434c:	d104      	bne.n	8004358 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800434e:	6939      	ldr	r1, [r7, #16]
 8004350:	68f8      	ldr	r0, [r7, #12]
 8004352:	f000 fbb3 	bl	8004abc <I2C_ITListenCplt>
 8004356:	e032      	b.n	80043be <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800435e:	b2db      	uxtb	r3, r3
 8004360:	2b29      	cmp	r3, #41	@ 0x29
 8004362:	d10e      	bne.n	8004382 <I2C_Slave_ISR_IT+0xb8>
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800436a:	d00a      	beq.n	8004382 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	2210      	movs	r2, #16
 8004372:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004374:	68f8      	ldr	r0, [r7, #12]
 8004376:	f000 fd0e 	bl	8004d96 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800437a:	68f8      	ldr	r0, [r7, #12]
 800437c:	f000 f9d6 	bl	800472c <I2C_ITSlaveSeqCplt>
 8004380:	e01d      	b.n	80043be <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	2210      	movs	r2, #16
 8004388:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800438a:	e096      	b.n	80044ba <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	2210      	movs	r2, #16
 8004392:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004398:	f043 0204 	orr.w	r2, r3, #4
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d004      	beq.n	80043b0 <I2C_Slave_ISR_IT+0xe6>
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80043ac:	f040 8085 	bne.w	80044ba <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043b4:	4619      	mov	r1, r3
 80043b6:	68f8      	ldr	r0, [r7, #12]
 80043b8:	f000 fbd6 	bl	8004b68 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80043bc:	e07d      	b.n	80044ba <I2C_Slave_ISR_IT+0x1f0>
 80043be:	e07c      	b.n	80044ba <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	089b      	lsrs	r3, r3, #2
 80043c4:	f003 0301 	and.w	r3, r3, #1
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d030      	beq.n	800442e <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	089b      	lsrs	r3, r3, #2
 80043d0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d02a      	beq.n	800442e <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043dc:	b29b      	uxth	r3, r3
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d018      	beq.n	8004414 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ec:	b2d2      	uxtb	r2, r2
 80043ee:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f4:	1c5a      	adds	r2, r3, #1
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043fe:	3b01      	subs	r3, #1
 8004400:	b29a      	uxth	r2, r3
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800440a:	b29b      	uxth	r3, r3
 800440c:	3b01      	subs	r3, #1
 800440e:	b29a      	uxth	r2, r3
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004418:	b29b      	uxth	r3, r3
 800441a:	2b00      	cmp	r3, #0
 800441c:	d14f      	bne.n	80044be <I2C_Slave_ISR_IT+0x1f4>
 800441e:	697b      	ldr	r3, [r7, #20]
 8004420:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004424:	d04b      	beq.n	80044be <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8004426:	68f8      	ldr	r0, [r7, #12]
 8004428:	f000 f980 	bl	800472c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800442c:	e047      	b.n	80044be <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	08db      	lsrs	r3, r3, #3
 8004432:	f003 0301 	and.w	r3, r3, #1
 8004436:	2b00      	cmp	r3, #0
 8004438:	d00a      	beq.n	8004450 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	08db      	lsrs	r3, r3, #3
 800443e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004442:	2b00      	cmp	r3, #0
 8004444:	d004      	beq.n	8004450 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8004446:	6939      	ldr	r1, [r7, #16]
 8004448:	68f8      	ldr	r0, [r7, #12]
 800444a:	f000 f8eb 	bl	8004624 <I2C_ITAddrCplt>
 800444e:	e037      	b.n	80044c0 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	085b      	lsrs	r3, r3, #1
 8004454:	f003 0301 	and.w	r3, r3, #1
 8004458:	2b00      	cmp	r3, #0
 800445a:	d031      	beq.n	80044c0 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	085b      	lsrs	r3, r3, #1
 8004460:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004464:	2b00      	cmp	r3, #0
 8004466:	d02b      	beq.n	80044c0 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800446c:	b29b      	uxth	r3, r3
 800446e:	2b00      	cmp	r3, #0
 8004470:	d018      	beq.n	80044a4 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004476:	781a      	ldrb	r2, [r3, #0]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004482:	1c5a      	adds	r2, r3, #1
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800448c:	b29b      	uxth	r3, r3
 800448e:	3b01      	subs	r3, #1
 8004490:	b29a      	uxth	r2, r3
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800449a:	3b01      	subs	r3, #1
 800449c:	b29a      	uxth	r2, r3
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	851a      	strh	r2, [r3, #40]	@ 0x28
 80044a2:	e00d      	b.n	80044c0 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80044aa:	d002      	beq.n	80044b2 <I2C_Slave_ISR_IT+0x1e8>
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d106      	bne.n	80044c0 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80044b2:	68f8      	ldr	r0, [r7, #12]
 80044b4:	f000 f93a 	bl	800472c <I2C_ITSlaveSeqCplt>
 80044b8:	e002      	b.n	80044c0 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 80044ba:	bf00      	nop
 80044bc:	e000      	b.n	80044c0 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 80044be:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2200      	movs	r2, #0
 80044c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80044c8:	2300      	movs	r3, #0
}
 80044ca:	4618      	mov	r0, r3
 80044cc:	3718      	adds	r7, #24
 80044ce:	46bd      	mov	sp, r7
 80044d0:	bd80      	pop	{r7, pc}
	...

080044d4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b086      	sub	sp, #24
 80044d8:	af02      	add	r7, sp, #8
 80044da:	60f8      	str	r0, [r7, #12]
 80044dc:	4608      	mov	r0, r1
 80044de:	4611      	mov	r1, r2
 80044e0:	461a      	mov	r2, r3
 80044e2:	4603      	mov	r3, r0
 80044e4:	817b      	strh	r3, [r7, #10]
 80044e6:	460b      	mov	r3, r1
 80044e8:	813b      	strh	r3, [r7, #8]
 80044ea:	4613      	mov	r3, r2
 80044ec:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80044ee:	88fb      	ldrh	r3, [r7, #6]
 80044f0:	b2da      	uxtb	r2, r3
 80044f2:	8979      	ldrh	r1, [r7, #10]
 80044f4:	4b20      	ldr	r3, [pc, #128]	@ (8004578 <I2C_RequestMemoryWrite+0xa4>)
 80044f6:	9300      	str	r3, [sp, #0]
 80044f8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80044fc:	68f8      	ldr	r0, [r7, #12]
 80044fe:	f000 fe4f 	bl	80051a0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004502:	69fa      	ldr	r2, [r7, #28]
 8004504:	69b9      	ldr	r1, [r7, #24]
 8004506:	68f8      	ldr	r0, [r7, #12]
 8004508:	f000 fce0 	bl	8004ecc <I2C_WaitOnTXISFlagUntilTimeout>
 800450c:	4603      	mov	r3, r0
 800450e:	2b00      	cmp	r3, #0
 8004510:	d001      	beq.n	8004516 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e02c      	b.n	8004570 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004516:	88fb      	ldrh	r3, [r7, #6]
 8004518:	2b01      	cmp	r3, #1
 800451a:	d105      	bne.n	8004528 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800451c:	893b      	ldrh	r3, [r7, #8]
 800451e:	b2da      	uxtb	r2, r3
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	629a      	str	r2, [r3, #40]	@ 0x28
 8004526:	e015      	b.n	8004554 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004528:	893b      	ldrh	r3, [r7, #8]
 800452a:	0a1b      	lsrs	r3, r3, #8
 800452c:	b29b      	uxth	r3, r3
 800452e:	b2da      	uxtb	r2, r3
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004536:	69fa      	ldr	r2, [r7, #28]
 8004538:	69b9      	ldr	r1, [r7, #24]
 800453a:	68f8      	ldr	r0, [r7, #12]
 800453c:	f000 fcc6 	bl	8004ecc <I2C_WaitOnTXISFlagUntilTimeout>
 8004540:	4603      	mov	r3, r0
 8004542:	2b00      	cmp	r3, #0
 8004544:	d001      	beq.n	800454a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e012      	b.n	8004570 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800454a:	893b      	ldrh	r3, [r7, #8]
 800454c:	b2da      	uxtb	r2, r3
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004554:	69fb      	ldr	r3, [r7, #28]
 8004556:	9300      	str	r3, [sp, #0]
 8004558:	69bb      	ldr	r3, [r7, #24]
 800455a:	2200      	movs	r2, #0
 800455c:	2180      	movs	r1, #128	@ 0x80
 800455e:	68f8      	ldr	r0, [r7, #12]
 8004560:	f000 fc5b 	bl	8004e1a <I2C_WaitOnFlagUntilTimeout>
 8004564:	4603      	mov	r3, r0
 8004566:	2b00      	cmp	r3, #0
 8004568:	d001      	beq.n	800456e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e000      	b.n	8004570 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800456e:	2300      	movs	r3, #0
}
 8004570:	4618      	mov	r0, r3
 8004572:	3710      	adds	r7, #16
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}
 8004578:	80002000 	.word	0x80002000

0800457c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b086      	sub	sp, #24
 8004580:	af02      	add	r7, sp, #8
 8004582:	60f8      	str	r0, [r7, #12]
 8004584:	4608      	mov	r0, r1
 8004586:	4611      	mov	r1, r2
 8004588:	461a      	mov	r2, r3
 800458a:	4603      	mov	r3, r0
 800458c:	817b      	strh	r3, [r7, #10]
 800458e:	460b      	mov	r3, r1
 8004590:	813b      	strh	r3, [r7, #8]
 8004592:	4613      	mov	r3, r2
 8004594:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004596:	88fb      	ldrh	r3, [r7, #6]
 8004598:	b2da      	uxtb	r2, r3
 800459a:	8979      	ldrh	r1, [r7, #10]
 800459c:	4b20      	ldr	r3, [pc, #128]	@ (8004620 <I2C_RequestMemoryRead+0xa4>)
 800459e:	9300      	str	r3, [sp, #0]
 80045a0:	2300      	movs	r3, #0
 80045a2:	68f8      	ldr	r0, [r7, #12]
 80045a4:	f000 fdfc 	bl	80051a0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80045a8:	69fa      	ldr	r2, [r7, #28]
 80045aa:	69b9      	ldr	r1, [r7, #24]
 80045ac:	68f8      	ldr	r0, [r7, #12]
 80045ae:	f000 fc8d 	bl	8004ecc <I2C_WaitOnTXISFlagUntilTimeout>
 80045b2:	4603      	mov	r3, r0
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d001      	beq.n	80045bc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	e02c      	b.n	8004616 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80045bc:	88fb      	ldrh	r3, [r7, #6]
 80045be:	2b01      	cmp	r3, #1
 80045c0:	d105      	bne.n	80045ce <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80045c2:	893b      	ldrh	r3, [r7, #8]
 80045c4:	b2da      	uxtb	r2, r3
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	629a      	str	r2, [r3, #40]	@ 0x28
 80045cc:	e015      	b.n	80045fa <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80045ce:	893b      	ldrh	r3, [r7, #8]
 80045d0:	0a1b      	lsrs	r3, r3, #8
 80045d2:	b29b      	uxth	r3, r3
 80045d4:	b2da      	uxtb	r2, r3
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80045dc:	69fa      	ldr	r2, [r7, #28]
 80045de:	69b9      	ldr	r1, [r7, #24]
 80045e0:	68f8      	ldr	r0, [r7, #12]
 80045e2:	f000 fc73 	bl	8004ecc <I2C_WaitOnTXISFlagUntilTimeout>
 80045e6:	4603      	mov	r3, r0
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d001      	beq.n	80045f0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	e012      	b.n	8004616 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80045f0:	893b      	ldrh	r3, [r7, #8]
 80045f2:	b2da      	uxtb	r2, r3
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80045fa:	69fb      	ldr	r3, [r7, #28]
 80045fc:	9300      	str	r3, [sp, #0]
 80045fe:	69bb      	ldr	r3, [r7, #24]
 8004600:	2200      	movs	r2, #0
 8004602:	2140      	movs	r1, #64	@ 0x40
 8004604:	68f8      	ldr	r0, [r7, #12]
 8004606:	f000 fc08 	bl	8004e1a <I2C_WaitOnFlagUntilTimeout>
 800460a:	4603      	mov	r3, r0
 800460c:	2b00      	cmp	r3, #0
 800460e:	d001      	beq.n	8004614 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004610:	2301      	movs	r3, #1
 8004612:	e000      	b.n	8004616 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004614:	2300      	movs	r3, #0
}
 8004616:	4618      	mov	r0, r3
 8004618:	3710      	adds	r7, #16
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	80002000 	.word	0x80002000

08004624 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b084      	sub	sp, #16
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004634:	b2db      	uxtb	r3, r3
 8004636:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800463a:	2b28      	cmp	r3, #40	@ 0x28
 800463c:	d16a      	bne.n	8004714 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	699b      	ldr	r3, [r3, #24]
 8004644:	0c1b      	lsrs	r3, r3, #16
 8004646:	b2db      	uxtb	r3, r3
 8004648:	f003 0301 	and.w	r3, r3, #1
 800464c:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	699b      	ldr	r3, [r3, #24]
 8004654:	0c1b      	lsrs	r3, r3, #16
 8004656:	b29b      	uxth	r3, r3
 8004658:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800465c:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	b29b      	uxth	r3, r3
 8004666:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800466a:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	68db      	ldr	r3, [r3, #12]
 8004672:	b29b      	uxth	r3, r3
 8004674:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8004678:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	68db      	ldr	r3, [r3, #12]
 800467e:	2b02      	cmp	r3, #2
 8004680:	d138      	bne.n	80046f4 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8004682:	897b      	ldrh	r3, [r7, #10]
 8004684:	09db      	lsrs	r3, r3, #7
 8004686:	b29a      	uxth	r2, r3
 8004688:	89bb      	ldrh	r3, [r7, #12]
 800468a:	4053      	eors	r3, r2
 800468c:	b29b      	uxth	r3, r3
 800468e:	f003 0306 	and.w	r3, r3, #6
 8004692:	2b00      	cmp	r3, #0
 8004694:	d11c      	bne.n	80046d0 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8004696:	897b      	ldrh	r3, [r7, #10]
 8004698:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800469e:	1c5a      	adds	r2, r3, #1
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046a8:	2b02      	cmp	r3, #2
 80046aa:	d13b      	bne.n	8004724 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2200      	movs	r2, #0
 80046b0:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	2208      	movs	r2, #8
 80046b8:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2200      	movs	r2, #0
 80046be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80046c2:	89ba      	ldrh	r2, [r7, #12]
 80046c4:	7bfb      	ldrb	r3, [r7, #15]
 80046c6:	4619      	mov	r1, r3
 80046c8:	6878      	ldr	r0, [r7, #4]
 80046ca:	f7ff fdd2 	bl	8004272 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80046ce:	e029      	b.n	8004724 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80046d0:	893b      	ldrh	r3, [r7, #8]
 80046d2:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80046d4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80046d8:	6878      	ldr	r0, [r7, #4]
 80046da:	f000 fd93 	bl	8005204 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80046e6:	89ba      	ldrh	r2, [r7, #12]
 80046e8:	7bfb      	ldrb	r3, [r7, #15]
 80046ea:	4619      	mov	r1, r3
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f7ff fdc0 	bl	8004272 <HAL_I2C_AddrCallback>
}
 80046f2:	e017      	b.n	8004724 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80046f4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80046f8:	6878      	ldr	r0, [r7, #4]
 80046fa:	f000 fd83 	bl	8005204 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2200      	movs	r2, #0
 8004702:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004706:	89ba      	ldrh	r2, [r7, #12]
 8004708:	7bfb      	ldrb	r3, [r7, #15]
 800470a:	4619      	mov	r1, r3
 800470c:	6878      	ldr	r0, [r7, #4]
 800470e:	f7ff fdb0 	bl	8004272 <HAL_I2C_AddrCallback>
}
 8004712:	e007      	b.n	8004724 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	2208      	movs	r2, #8
 800471a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2200      	movs	r2, #0
 8004720:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8004724:	bf00      	nop
 8004726:	3710      	adds	r7, #16
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}

0800472c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b084      	sub	sp, #16
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2200      	movs	r2, #0
 8004740:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	0b9b      	lsrs	r3, r3, #14
 8004748:	f003 0301 	and.w	r3, r3, #1
 800474c:	2b00      	cmp	r3, #0
 800474e:	d008      	beq.n	8004762 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800475e:	601a      	str	r2, [r3, #0]
 8004760:	e00d      	b.n	800477e <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	0bdb      	lsrs	r3, r3, #15
 8004766:	f003 0301 	and.w	r3, r3, #1
 800476a:	2b00      	cmp	r3, #0
 800476c:	d007      	beq.n	800477e <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800477c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004784:	b2db      	uxtb	r3, r3
 8004786:	2b29      	cmp	r3, #41	@ 0x29
 8004788:	d112      	bne.n	80047b0 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2228      	movs	r2, #40	@ 0x28
 800478e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2221      	movs	r2, #33	@ 0x21
 8004796:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004798:	2101      	movs	r1, #1
 800479a:	6878      	ldr	r0, [r7, #4]
 800479c:	f000 fd32 	bl	8005204 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2200      	movs	r2, #0
 80047a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80047a8:	6878      	ldr	r0, [r7, #4]
 80047aa:	f7ff fd4e 	bl	800424a <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80047ae:	e017      	b.n	80047e0 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80047ba:	d111      	bne.n	80047e0 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2228      	movs	r2, #40	@ 0x28
 80047c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2222      	movs	r2, #34	@ 0x22
 80047c8:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80047ca:	2102      	movs	r1, #2
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f000 fd19 	bl	8005204 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2200      	movs	r2, #0
 80047d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80047da:	6878      	ldr	r0, [r7, #4]
 80047dc:	f7ff fd3f 	bl	800425e <HAL_I2C_SlaveRxCpltCallback>
}
 80047e0:	bf00      	nop
 80047e2:	3710      	adds	r7, #16
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bd80      	pop	{r7, pc}

080047e8 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b086      	sub	sp, #24
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
 80047f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004802:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800480a:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	2220      	movs	r2, #32
 8004812:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004814:	7afb      	ldrb	r3, [r7, #11]
 8004816:	2b21      	cmp	r3, #33	@ 0x21
 8004818:	d002      	beq.n	8004820 <I2C_ITSlaveCplt+0x38>
 800481a:	7afb      	ldrb	r3, [r7, #11]
 800481c:	2b29      	cmp	r3, #41	@ 0x29
 800481e:	d108      	bne.n	8004832 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004820:	f248 0101 	movw	r1, #32769	@ 0x8001
 8004824:	6878      	ldr	r0, [r7, #4]
 8004826:	f000 fced 	bl	8005204 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2221      	movs	r2, #33	@ 0x21
 800482e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004830:	e019      	b.n	8004866 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004832:	7afb      	ldrb	r3, [r7, #11]
 8004834:	2b22      	cmp	r3, #34	@ 0x22
 8004836:	d002      	beq.n	800483e <I2C_ITSlaveCplt+0x56>
 8004838:	7afb      	ldrb	r3, [r7, #11]
 800483a:	2b2a      	cmp	r3, #42	@ 0x2a
 800483c:	d108      	bne.n	8004850 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800483e:	f248 0102 	movw	r1, #32770	@ 0x8002
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f000 fcde 	bl	8005204 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2222      	movs	r2, #34	@ 0x22
 800484c:	631a      	str	r2, [r3, #48]	@ 0x30
 800484e:	e00a      	b.n	8004866 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8004850:	7afb      	ldrb	r3, [r7, #11]
 8004852:	2b28      	cmp	r3, #40	@ 0x28
 8004854:	d107      	bne.n	8004866 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8004856:	f248 0103 	movw	r1, #32771	@ 0x8003
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f000 fcd2 	bl	8005204 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2200      	movs	r2, #0
 8004864:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	685a      	ldr	r2, [r3, #4]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004874:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	6859      	ldr	r1, [r3, #4]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	4b8c      	ldr	r3, [pc, #560]	@ (8004ab4 <I2C_ITSlaveCplt+0x2cc>)
 8004882:	400b      	ands	r3, r1
 8004884:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f000 fa85 	bl	8004d96 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	0b9b      	lsrs	r3, r3, #14
 8004890:	f003 0301 	and.w	r3, r3, #1
 8004894:	2b00      	cmp	r3, #0
 8004896:	d013      	beq.n	80048c0 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80048a6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d020      	beq.n	80048f2 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	b29a      	uxth	r2, r3
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80048be:	e018      	b.n	80048f2 <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	0bdb      	lsrs	r3, r3, #15
 80048c4:	f003 0301 	and.w	r3, r3, #1
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d012      	beq.n	80048f2 <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80048da:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d006      	beq.n	80048f2 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	b29a      	uxth	r2, r3
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	089b      	lsrs	r3, r3, #2
 80048f6:	f003 0301 	and.w	r3, r3, #1
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d020      	beq.n	8004940 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	f023 0304 	bic.w	r3, r3, #4
 8004904:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004910:	b2d2      	uxtb	r2, r2
 8004912:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004918:	1c5a      	adds	r2, r3, #1
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004922:	2b00      	cmp	r3, #0
 8004924:	d00c      	beq.n	8004940 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800492a:	3b01      	subs	r3, #1
 800492c:	b29a      	uxth	r2, r3
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004936:	b29b      	uxth	r3, r3
 8004938:	3b01      	subs	r3, #1
 800493a:	b29a      	uxth	r2, r3
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004944:	b29b      	uxth	r3, r3
 8004946:	2b00      	cmp	r3, #0
 8004948:	d005      	beq.n	8004956 <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800494e:	f043 0204 	orr.w	r2, r3, #4
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	091b      	lsrs	r3, r3, #4
 800495a:	f003 0301 	and.w	r3, r3, #1
 800495e:	2b00      	cmp	r3, #0
 8004960:	d04a      	beq.n	80049f8 <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	091b      	lsrs	r3, r3, #4
 8004966:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800496a:	2b00      	cmp	r3, #0
 800496c:	d044      	beq.n	80049f8 <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004972:	b29b      	uxth	r3, r3
 8004974:	2b00      	cmp	r3, #0
 8004976:	d128      	bne.n	80049ca <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800497e:	b2db      	uxtb	r3, r3
 8004980:	2b28      	cmp	r3, #40	@ 0x28
 8004982:	d108      	bne.n	8004996 <I2C_ITSlaveCplt+0x1ae>
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800498a:	d104      	bne.n	8004996 <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800498c:	6979      	ldr	r1, [r7, #20]
 800498e:	6878      	ldr	r0, [r7, #4]
 8004990:	f000 f894 	bl	8004abc <I2C_ITListenCplt>
 8004994:	e030      	b.n	80049f8 <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800499c:	b2db      	uxtb	r3, r3
 800499e:	2b29      	cmp	r3, #41	@ 0x29
 80049a0:	d10e      	bne.n	80049c0 <I2C_ITSlaveCplt+0x1d8>
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80049a8:	d00a      	beq.n	80049c0 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	2210      	movs	r2, #16
 80049b0:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80049b2:	6878      	ldr	r0, [r7, #4]
 80049b4:	f000 f9ef 	bl	8004d96 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80049b8:	6878      	ldr	r0, [r7, #4]
 80049ba:	f7ff feb7 	bl	800472c <I2C_ITSlaveSeqCplt>
 80049be:	e01b      	b.n	80049f8 <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	2210      	movs	r2, #16
 80049c6:	61da      	str	r2, [r3, #28]
 80049c8:	e016      	b.n	80049f8 <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	2210      	movs	r2, #16
 80049d0:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049d6:	f043 0204 	orr.w	r2, r3, #4
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d003      	beq.n	80049ec <I2C_ITSlaveCplt+0x204>
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80049ea:	d105      	bne.n	80049f8 <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049f0:	4619      	mov	r1, r3
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f000 f8b8 	bl	8004b68 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2200      	movs	r2, #0
 80049fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2200      	movs	r2, #0
 8004a04:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d010      	beq.n	8004a30 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a12:	4619      	mov	r1, r3
 8004a14:	6878      	ldr	r0, [r7, #4]
 8004a16:	f000 f8a7 	bl	8004b68 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	2b28      	cmp	r3, #40	@ 0x28
 8004a24:	d141      	bne.n	8004aaa <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004a26:	6979      	ldr	r1, [r7, #20]
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f000 f847 	bl	8004abc <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004a2e:	e03c      	b.n	8004aaa <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a34:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004a38:	d014      	beq.n	8004a64 <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f7ff fe76 	bl	800472c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	4a1d      	ldr	r2, [pc, #116]	@ (8004ab8 <I2C_ITSlaveCplt+0x2d0>)
 8004a44:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2220      	movs	r2, #32
 8004a4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2200      	movs	r2, #0
 8004a52:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2200      	movs	r2, #0
 8004a58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8004a5c:	6878      	ldr	r0, [r7, #4]
 8004a5e:	f7ff fc16 	bl	800428e <HAL_I2C_ListenCpltCallback>
}
 8004a62:	e022      	b.n	8004aaa <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a6a:	b2db      	uxtb	r3, r3
 8004a6c:	2b22      	cmp	r3, #34	@ 0x22
 8004a6e:	d10e      	bne.n	8004a8e <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2220      	movs	r2, #32
 8004a74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2200      	movs	r2, #0
 8004a82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f7ff fbe9 	bl	800425e <HAL_I2C_SlaveRxCpltCallback>
}
 8004a8c:	e00d      	b.n	8004aaa <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2220      	movs	r2, #32
 8004a92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004aa4:	6878      	ldr	r0, [r7, #4]
 8004aa6:	f7ff fbd0 	bl	800424a <HAL_I2C_SlaveTxCpltCallback>
}
 8004aaa:	bf00      	nop
 8004aac:	3718      	adds	r7, #24
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}
 8004ab2:	bf00      	nop
 8004ab4:	fe00e800 	.word	0xfe00e800
 8004ab8:	ffff0000 	.word	0xffff0000

08004abc <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b082      	sub	sp, #8
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
 8004ac4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	4a26      	ldr	r2, [pc, #152]	@ (8004b64 <I2C_ITListenCplt+0xa8>)
 8004aca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2220      	movs	r2, #32
 8004ad6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2200      	movs	r2, #0
 8004ade:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	089b      	lsrs	r3, r3, #2
 8004aec:	f003 0301 	and.w	r3, r3, #1
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d022      	beq.n	8004b3a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004afe:	b2d2      	uxtb	r2, r2
 8004b00:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b06:	1c5a      	adds	r2, r3, #1
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d012      	beq.n	8004b3a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b18:	3b01      	subs	r3, #1
 8004b1a:	b29a      	uxth	r2, r3
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	3b01      	subs	r3, #1
 8004b28:	b29a      	uxth	r2, r3
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b32:	f043 0204 	orr.w	r2, r3, #4
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004b3a:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004b3e:	6878      	ldr	r0, [r7, #4]
 8004b40:	f000 fb60 	bl	8005204 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	2210      	movs	r2, #16
 8004b4a:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004b54:	6878      	ldr	r0, [r7, #4]
 8004b56:	f7ff fb9a 	bl	800428e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004b5a:	bf00      	nop
 8004b5c:	3708      	adds	r7, #8
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bd80      	pop	{r7, pc}
 8004b62:	bf00      	nop
 8004b64:	ffff0000 	.word	0xffff0000

08004b68 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b084      	sub	sp, #16
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
 8004b70:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b78:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	4a6d      	ldr	r2, [pc, #436]	@ (8004d3c <I2C_ITError+0x1d4>)
 8004b86:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	431a      	orrs	r2, r3
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8004b9a:	7bfb      	ldrb	r3, [r7, #15]
 8004b9c:	2b28      	cmp	r3, #40	@ 0x28
 8004b9e:	d005      	beq.n	8004bac <I2C_ITError+0x44>
 8004ba0:	7bfb      	ldrb	r3, [r7, #15]
 8004ba2:	2b29      	cmp	r3, #41	@ 0x29
 8004ba4:	d002      	beq.n	8004bac <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8004ba6:	7bfb      	ldrb	r3, [r7, #15]
 8004ba8:	2b2a      	cmp	r3, #42	@ 0x2a
 8004baa:	d10b      	bne.n	8004bc4 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004bac:	2103      	movs	r1, #3
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 fb28 	bl	8005204 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2228      	movs	r2, #40	@ 0x28
 8004bb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	4a60      	ldr	r2, [pc, #384]	@ (8004d40 <I2C_ITError+0x1d8>)
 8004bc0:	635a      	str	r2, [r3, #52]	@ 0x34
 8004bc2:	e030      	b.n	8004c26 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004bc4:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004bc8:	6878      	ldr	r0, [r7, #4]
 8004bca:	f000 fb1b 	bl	8005204 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f000 f8e1 	bl	8004d96 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bda:	b2db      	uxtb	r3, r3
 8004bdc:	2b60      	cmp	r3, #96	@ 0x60
 8004bde:	d01f      	beq.n	8004c20 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2220      	movs	r2, #32
 8004be4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	699b      	ldr	r3, [r3, #24]
 8004bee:	f003 0320 	and.w	r3, r3, #32
 8004bf2:	2b20      	cmp	r3, #32
 8004bf4:	d114      	bne.n	8004c20 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	699b      	ldr	r3, [r3, #24]
 8004bfc:	f003 0310 	and.w	r3, r3, #16
 8004c00:	2b10      	cmp	r3, #16
 8004c02:	d109      	bne.n	8004c18 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	2210      	movs	r2, #16
 8004c0a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c10:	f043 0204 	orr.w	r2, r3, #4
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	2220      	movs	r2, #32
 8004c1e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2200      	movs	r2, #0
 8004c24:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c2a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d039      	beq.n	8004ca8 <I2C_ITError+0x140>
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	2b11      	cmp	r3, #17
 8004c38:	d002      	beq.n	8004c40 <I2C_ITError+0xd8>
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	2b21      	cmp	r3, #33	@ 0x21
 8004c3e:	d133      	bne.n	8004ca8 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c4a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c4e:	d107      	bne.n	8004c60 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004c5e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c64:	4618      	mov	r0, r3
 8004c66:	f7fe fd52 	bl	800370e <HAL_DMA_GetState>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d017      	beq.n	8004ca0 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c74:	4a33      	ldr	r2, [pc, #204]	@ (8004d44 <I2C_ITError+0x1dc>)
 8004c76:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c84:	4618      	mov	r0, r3
 8004c86:	f7fe fc34 	bl	80034f2 <HAL_DMA_Abort_IT>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d04d      	beq.n	8004d2c <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c96:	687a      	ldr	r2, [r7, #4]
 8004c98:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004c9a:	4610      	mov	r0, r2
 8004c9c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004c9e:	e045      	b.n	8004d2c <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004ca0:	6878      	ldr	r0, [r7, #4]
 8004ca2:	f000 f851 	bl	8004d48 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004ca6:	e041      	b.n	8004d2c <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d039      	beq.n	8004d24 <I2C_ITError+0x1bc>
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	2b12      	cmp	r3, #18
 8004cb4:	d002      	beq.n	8004cbc <I2C_ITError+0x154>
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	2b22      	cmp	r3, #34	@ 0x22
 8004cba:	d133      	bne.n	8004d24 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004cc6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cca:	d107      	bne.n	8004cdc <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681a      	ldr	r2, [r3, #0]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004cda:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f7fe fd14 	bl	800370e <HAL_DMA_GetState>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	2b01      	cmp	r3, #1
 8004cea:	d017      	beq.n	8004d1c <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cf0:	4a14      	ldr	r2, [pc, #80]	@ (8004d44 <I2C_ITError+0x1dc>)
 8004cf2:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d00:	4618      	mov	r0, r3
 8004d02:	f7fe fbf6 	bl	80034f2 <HAL_DMA_Abort_IT>
 8004d06:	4603      	mov	r3, r0
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d011      	beq.n	8004d30 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004d16:	4610      	mov	r0, r2
 8004d18:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004d1a:	e009      	b.n	8004d30 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004d1c:	6878      	ldr	r0, [r7, #4]
 8004d1e:	f000 f813 	bl	8004d48 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004d22:	e005      	b.n	8004d30 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	f000 f80f 	bl	8004d48 <I2C_TreatErrorCallback>
  }
}
 8004d2a:	e002      	b.n	8004d32 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004d2c:	bf00      	nop
 8004d2e:	e000      	b.n	8004d32 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004d30:	bf00      	nop
}
 8004d32:	bf00      	nop
 8004d34:	3710      	adds	r7, #16
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}
 8004d3a:	bf00      	nop
 8004d3c:	ffff0000 	.word	0xffff0000
 8004d40:	080042cb 	.word	0x080042cb
 8004d44:	08004ddf 	.word	0x08004ddf

08004d48 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b082      	sub	sp, #8
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d56:	b2db      	uxtb	r3, r3
 8004d58:	2b60      	cmp	r3, #96	@ 0x60
 8004d5a:	d10e      	bne.n	8004d7a <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2220      	movs	r2, #32
 8004d60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f7ff fa9f 	bl	80042b6 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004d78:	e009      	b.n	8004d8e <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8004d88:	6878      	ldr	r0, [r7, #4]
 8004d8a:	f7ff fa8a 	bl	80042a2 <HAL_I2C_ErrorCallback>
}
 8004d8e:	bf00      	nop
 8004d90:	3708      	adds	r7, #8
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}

08004d96 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004d96:	b480      	push	{r7}
 8004d98:	b083      	sub	sp, #12
 8004d9a:	af00      	add	r7, sp, #0
 8004d9c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	699b      	ldr	r3, [r3, #24]
 8004da4:	f003 0302 	and.w	r3, r3, #2
 8004da8:	2b02      	cmp	r3, #2
 8004daa:	d103      	bne.n	8004db4 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	2200      	movs	r2, #0
 8004db2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	699b      	ldr	r3, [r3, #24]
 8004dba:	f003 0301 	and.w	r3, r3, #1
 8004dbe:	2b01      	cmp	r3, #1
 8004dc0:	d007      	beq.n	8004dd2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	699a      	ldr	r2, [r3, #24]
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f042 0201 	orr.w	r2, r2, #1
 8004dd0:	619a      	str	r2, [r3, #24]
  }
}
 8004dd2:	bf00      	nop
 8004dd4:	370c      	adds	r7, #12
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr

08004dde <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004dde:	b580      	push	{r7, lr}
 8004de0:	b084      	sub	sp, #16
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dea:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d003      	beq.n	8004dfc <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004df8:	2200      	movs	r2, #0
 8004dfa:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d003      	beq.n	8004e0c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e08:	2200      	movs	r2, #0
 8004e0a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8004e0c:	68f8      	ldr	r0, [r7, #12]
 8004e0e:	f7ff ff9b 	bl	8004d48 <I2C_TreatErrorCallback>
}
 8004e12:	bf00      	nop
 8004e14:	3710      	adds	r7, #16
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}

08004e1a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004e1a:	b580      	push	{r7, lr}
 8004e1c:	b084      	sub	sp, #16
 8004e1e:	af00      	add	r7, sp, #0
 8004e20:	60f8      	str	r0, [r7, #12]
 8004e22:	60b9      	str	r1, [r7, #8]
 8004e24:	603b      	str	r3, [r7, #0]
 8004e26:	4613      	mov	r3, r2
 8004e28:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e2a:	e03b      	b.n	8004ea4 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e2c:	69ba      	ldr	r2, [r7, #24]
 8004e2e:	6839      	ldr	r1, [r7, #0]
 8004e30:	68f8      	ldr	r0, [r7, #12]
 8004e32:	f000 f8d5 	bl	8004fe0 <I2C_IsErrorOccurred>
 8004e36:	4603      	mov	r3, r0
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d001      	beq.n	8004e40 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	e041      	b.n	8004ec4 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e46:	d02d      	beq.n	8004ea4 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e48:	f7fd fc52 	bl	80026f0 <HAL_GetTick>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	69bb      	ldr	r3, [r7, #24]
 8004e50:	1ad3      	subs	r3, r2, r3
 8004e52:	683a      	ldr	r2, [r7, #0]
 8004e54:	429a      	cmp	r2, r3
 8004e56:	d302      	bcc.n	8004e5e <I2C_WaitOnFlagUntilTimeout+0x44>
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d122      	bne.n	8004ea4 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	699a      	ldr	r2, [r3, #24]
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	4013      	ands	r3, r2
 8004e68:	68ba      	ldr	r2, [r7, #8]
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	bf0c      	ite	eq
 8004e6e:	2301      	moveq	r3, #1
 8004e70:	2300      	movne	r3, #0
 8004e72:	b2db      	uxtb	r3, r3
 8004e74:	461a      	mov	r2, r3
 8004e76:	79fb      	ldrb	r3, [r7, #7]
 8004e78:	429a      	cmp	r2, r3
 8004e7a:	d113      	bne.n	8004ea4 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e80:	f043 0220 	orr.w	r2, r3, #32
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2220      	movs	r2, #32
 8004e8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2200      	movs	r2, #0
 8004e94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	e00f      	b.n	8004ec4 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	699a      	ldr	r2, [r3, #24]
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	4013      	ands	r3, r2
 8004eae:	68ba      	ldr	r2, [r7, #8]
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	bf0c      	ite	eq
 8004eb4:	2301      	moveq	r3, #1
 8004eb6:	2300      	movne	r3, #0
 8004eb8:	b2db      	uxtb	r3, r3
 8004eba:	461a      	mov	r2, r3
 8004ebc:	79fb      	ldrb	r3, [r7, #7]
 8004ebe:	429a      	cmp	r2, r3
 8004ec0:	d0b4      	beq.n	8004e2c <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ec2:	2300      	movs	r3, #0
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3710      	adds	r7, #16
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}

08004ecc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b084      	sub	sp, #16
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	60f8      	str	r0, [r7, #12]
 8004ed4:	60b9      	str	r1, [r7, #8]
 8004ed6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004ed8:	e033      	b.n	8004f42 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	68b9      	ldr	r1, [r7, #8]
 8004ede:	68f8      	ldr	r0, [r7, #12]
 8004ee0:	f000 f87e 	bl	8004fe0 <I2C_IsErrorOccurred>
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d001      	beq.n	8004eee <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e031      	b.n	8004f52 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ef4:	d025      	beq.n	8004f42 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ef6:	f7fd fbfb 	bl	80026f0 <HAL_GetTick>
 8004efa:	4602      	mov	r2, r0
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	1ad3      	subs	r3, r2, r3
 8004f00:	68ba      	ldr	r2, [r7, #8]
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d302      	bcc.n	8004f0c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d11a      	bne.n	8004f42 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	699b      	ldr	r3, [r3, #24]
 8004f12:	f003 0302 	and.w	r3, r3, #2
 8004f16:	2b02      	cmp	r3, #2
 8004f18:	d013      	beq.n	8004f42 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f1e:	f043 0220 	orr.w	r2, r3, #32
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2220      	movs	r2, #32
 8004f2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2200      	movs	r2, #0
 8004f32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e007      	b.n	8004f52 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	699b      	ldr	r3, [r3, #24]
 8004f48:	f003 0302 	and.w	r3, r3, #2
 8004f4c:	2b02      	cmp	r3, #2
 8004f4e:	d1c4      	bne.n	8004eda <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004f50:	2300      	movs	r3, #0
}
 8004f52:	4618      	mov	r0, r3
 8004f54:	3710      	adds	r7, #16
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bd80      	pop	{r7, pc}

08004f5a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004f5a:	b580      	push	{r7, lr}
 8004f5c:	b084      	sub	sp, #16
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	60f8      	str	r0, [r7, #12]
 8004f62:	60b9      	str	r1, [r7, #8]
 8004f64:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f66:	e02f      	b.n	8004fc8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f68:	687a      	ldr	r2, [r7, #4]
 8004f6a:	68b9      	ldr	r1, [r7, #8]
 8004f6c:	68f8      	ldr	r0, [r7, #12]
 8004f6e:	f000 f837 	bl	8004fe0 <I2C_IsErrorOccurred>
 8004f72:	4603      	mov	r3, r0
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d001      	beq.n	8004f7c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e02d      	b.n	8004fd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f7c:	f7fd fbb8 	bl	80026f0 <HAL_GetTick>
 8004f80:	4602      	mov	r2, r0
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	1ad3      	subs	r3, r2, r3
 8004f86:	68ba      	ldr	r2, [r7, #8]
 8004f88:	429a      	cmp	r2, r3
 8004f8a:	d302      	bcc.n	8004f92 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d11a      	bne.n	8004fc8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	699b      	ldr	r3, [r3, #24]
 8004f98:	f003 0320 	and.w	r3, r3, #32
 8004f9c:	2b20      	cmp	r3, #32
 8004f9e:	d013      	beq.n	8004fc8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fa4:	f043 0220 	orr.w	r2, r3, #32
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	2220      	movs	r2, #32
 8004fb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	e007      	b.n	8004fd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	699b      	ldr	r3, [r3, #24]
 8004fce:	f003 0320 	and.w	r3, r3, #32
 8004fd2:	2b20      	cmp	r3, #32
 8004fd4:	d1c8      	bne.n	8004f68 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004fd6:	2300      	movs	r3, #0
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	3710      	adds	r7, #16
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bd80      	pop	{r7, pc}

08004fe0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b08a      	sub	sp, #40	@ 0x28
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fec:	2300      	movs	r3, #0
 8004fee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	699b      	ldr	r3, [r3, #24]
 8004ff8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005002:	69bb      	ldr	r3, [r7, #24]
 8005004:	f003 0310 	and.w	r3, r3, #16
 8005008:	2b00      	cmp	r3, #0
 800500a:	d068      	beq.n	80050de <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	2210      	movs	r2, #16
 8005012:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005014:	e049      	b.n	80050aa <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	f1b3 3fff 	cmp.w	r3, #4294967295
 800501c:	d045      	beq.n	80050aa <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800501e:	f7fd fb67 	bl	80026f0 <HAL_GetTick>
 8005022:	4602      	mov	r2, r0
 8005024:	69fb      	ldr	r3, [r7, #28]
 8005026:	1ad3      	subs	r3, r2, r3
 8005028:	68ba      	ldr	r2, [r7, #8]
 800502a:	429a      	cmp	r2, r3
 800502c:	d302      	bcc.n	8005034 <I2C_IsErrorOccurred+0x54>
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d13a      	bne.n	80050aa <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800503e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005046:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	699b      	ldr	r3, [r3, #24]
 800504e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005052:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005056:	d121      	bne.n	800509c <I2C_IsErrorOccurred+0xbc>
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800505e:	d01d      	beq.n	800509c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005060:	7cfb      	ldrb	r3, [r7, #19]
 8005062:	2b20      	cmp	r3, #32
 8005064:	d01a      	beq.n	800509c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	685a      	ldr	r2, [r3, #4]
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005074:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005076:	f7fd fb3b 	bl	80026f0 <HAL_GetTick>
 800507a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800507c:	e00e      	b.n	800509c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800507e:	f7fd fb37 	bl	80026f0 <HAL_GetTick>
 8005082:	4602      	mov	r2, r0
 8005084:	69fb      	ldr	r3, [r7, #28]
 8005086:	1ad3      	subs	r3, r2, r3
 8005088:	2b19      	cmp	r3, #25
 800508a:	d907      	bls.n	800509c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800508c:	6a3b      	ldr	r3, [r7, #32]
 800508e:	f043 0320 	orr.w	r3, r3, #32
 8005092:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005094:	2301      	movs	r3, #1
 8005096:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800509a:	e006      	b.n	80050aa <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	699b      	ldr	r3, [r3, #24]
 80050a2:	f003 0320 	and.w	r3, r3, #32
 80050a6:	2b20      	cmp	r3, #32
 80050a8:	d1e9      	bne.n	800507e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	699b      	ldr	r3, [r3, #24]
 80050b0:	f003 0320 	and.w	r3, r3, #32
 80050b4:	2b20      	cmp	r3, #32
 80050b6:	d003      	beq.n	80050c0 <I2C_IsErrorOccurred+0xe0>
 80050b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d0aa      	beq.n	8005016 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80050c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d103      	bne.n	80050d0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	2220      	movs	r2, #32
 80050ce:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80050d0:	6a3b      	ldr	r3, [r7, #32]
 80050d2:	f043 0304 	orr.w	r3, r3, #4
 80050d6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80050d8:	2301      	movs	r3, #1
 80050da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	699b      	ldr	r3, [r3, #24]
 80050e4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80050e6:	69bb      	ldr	r3, [r7, #24]
 80050e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d00b      	beq.n	8005108 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80050f0:	6a3b      	ldr	r3, [r7, #32]
 80050f2:	f043 0301 	orr.w	r3, r3, #1
 80050f6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005100:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005108:	69bb      	ldr	r3, [r7, #24]
 800510a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800510e:	2b00      	cmp	r3, #0
 8005110:	d00b      	beq.n	800512a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005112:	6a3b      	ldr	r3, [r7, #32]
 8005114:	f043 0308 	orr.w	r3, r3, #8
 8005118:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005122:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800512a:	69bb      	ldr	r3, [r7, #24]
 800512c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005130:	2b00      	cmp	r3, #0
 8005132:	d00b      	beq.n	800514c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005134:	6a3b      	ldr	r3, [r7, #32]
 8005136:	f043 0302 	orr.w	r3, r3, #2
 800513a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005144:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800514c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005150:	2b00      	cmp	r3, #0
 8005152:	d01c      	beq.n	800518e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005154:	68f8      	ldr	r0, [r7, #12]
 8005156:	f7ff fe1e 	bl	8004d96 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	6859      	ldr	r1, [r3, #4]
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	4b0d      	ldr	r3, [pc, #52]	@ (800519c <I2C_IsErrorOccurred+0x1bc>)
 8005166:	400b      	ands	r3, r1
 8005168:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800516e:	6a3b      	ldr	r3, [r7, #32]
 8005170:	431a      	orrs	r2, r3
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2220      	movs	r2, #32
 800517a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2200      	movs	r2, #0
 8005182:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2200      	movs	r2, #0
 800518a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800518e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005192:	4618      	mov	r0, r3
 8005194:	3728      	adds	r7, #40	@ 0x28
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}
 800519a:	bf00      	nop
 800519c:	fe00e800 	.word	0xfe00e800

080051a0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b087      	sub	sp, #28
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	60f8      	str	r0, [r7, #12]
 80051a8:	607b      	str	r3, [r7, #4]
 80051aa:	460b      	mov	r3, r1
 80051ac:	817b      	strh	r3, [r7, #10]
 80051ae:	4613      	mov	r3, r2
 80051b0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80051b2:	897b      	ldrh	r3, [r7, #10]
 80051b4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80051b8:	7a7b      	ldrb	r3, [r7, #9]
 80051ba:	041b      	lsls	r3, r3, #16
 80051bc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80051c0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80051c6:	6a3b      	ldr	r3, [r7, #32]
 80051c8:	4313      	orrs	r3, r2
 80051ca:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80051ce:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	685a      	ldr	r2, [r3, #4]
 80051d6:	6a3b      	ldr	r3, [r7, #32]
 80051d8:	0d5b      	lsrs	r3, r3, #21
 80051da:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80051de:	4b08      	ldr	r3, [pc, #32]	@ (8005200 <I2C_TransferConfig+0x60>)
 80051e0:	430b      	orrs	r3, r1
 80051e2:	43db      	mvns	r3, r3
 80051e4:	ea02 0103 	and.w	r1, r2, r3
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	697a      	ldr	r2, [r7, #20]
 80051ee:	430a      	orrs	r2, r1
 80051f0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80051f2:	bf00      	nop
 80051f4:	371c      	adds	r7, #28
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr
 80051fe:	bf00      	nop
 8005200:	03ff63ff 	.word	0x03ff63ff

08005204 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005204:	b480      	push	{r7}
 8005206:	b085      	sub	sp, #20
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
 800520c:	460b      	mov	r3, r1
 800520e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8005210:	2300      	movs	r3, #0
 8005212:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005214:	887b      	ldrh	r3, [r7, #2]
 8005216:	f003 0301 	and.w	r3, r3, #1
 800521a:	2b00      	cmp	r3, #0
 800521c:	d00f      	beq.n	800523e <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8005224:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800522c:	b2db      	uxtb	r3, r3
 800522e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005232:	2b28      	cmp	r3, #40	@ 0x28
 8005234:	d003      	beq.n	800523e <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800523c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800523e:	887b      	ldrh	r3, [r7, #2]
 8005240:	f003 0302 	and.w	r3, r3, #2
 8005244:	2b00      	cmp	r3, #0
 8005246:	d00f      	beq.n	8005268 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800524e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005256:	b2db      	uxtb	r3, r3
 8005258:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800525c:	2b28      	cmp	r3, #40	@ 0x28
 800525e:	d003      	beq.n	8005268 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8005266:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005268:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800526c:	2b00      	cmp	r3, #0
 800526e:	da03      	bge.n	8005278 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8005276:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005278:	887b      	ldrh	r3, [r7, #2]
 800527a:	2b10      	cmp	r3, #16
 800527c:	d103      	bne.n	8005286 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8005284:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005286:	887b      	ldrh	r3, [r7, #2]
 8005288:	2b20      	cmp	r3, #32
 800528a:	d103      	bne.n	8005294 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	f043 0320 	orr.w	r3, r3, #32
 8005292:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8005294:	887b      	ldrh	r3, [r7, #2]
 8005296:	2b40      	cmp	r3, #64	@ 0x40
 8005298:	d103      	bne.n	80052a2 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80052a0:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	6819      	ldr	r1, [r3, #0]
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	43da      	mvns	r2, r3
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	400a      	ands	r2, r1
 80052b2:	601a      	str	r2, [r3, #0]
}
 80052b4:	bf00      	nop
 80052b6:	3714      	adds	r7, #20
 80052b8:	46bd      	mov	sp, r7
 80052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052be:	4770      	bx	lr

080052c0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b083      	sub	sp, #12
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
 80052c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052d0:	b2db      	uxtb	r3, r3
 80052d2:	2b20      	cmp	r3, #32
 80052d4:	d138      	bne.n	8005348 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d101      	bne.n	80052e4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80052e0:	2302      	movs	r3, #2
 80052e2:	e032      	b.n	800534a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2201      	movs	r2, #1
 80052e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2224      	movs	r2, #36	@ 0x24
 80052f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f022 0201 	bic.w	r2, r2, #1
 8005302:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	681a      	ldr	r2, [r3, #0]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005312:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	6819      	ldr	r1, [r3, #0]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	683a      	ldr	r2, [r7, #0]
 8005320:	430a      	orrs	r2, r1
 8005322:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f042 0201 	orr.w	r2, r2, #1
 8005332:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2220      	movs	r2, #32
 8005338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2200      	movs	r2, #0
 8005340:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005344:	2300      	movs	r3, #0
 8005346:	e000      	b.n	800534a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005348:	2302      	movs	r3, #2
  }
}
 800534a:	4618      	mov	r0, r3
 800534c:	370c      	adds	r7, #12
 800534e:	46bd      	mov	sp, r7
 8005350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005354:	4770      	bx	lr

08005356 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005356:	b480      	push	{r7}
 8005358:	b085      	sub	sp, #20
 800535a:	af00      	add	r7, sp, #0
 800535c:	6078      	str	r0, [r7, #4]
 800535e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005366:	b2db      	uxtb	r3, r3
 8005368:	2b20      	cmp	r3, #32
 800536a:	d139      	bne.n	80053e0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005372:	2b01      	cmp	r3, #1
 8005374:	d101      	bne.n	800537a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005376:	2302      	movs	r3, #2
 8005378:	e033      	b.n	80053e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2201      	movs	r2, #1
 800537e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2224      	movs	r2, #36	@ 0x24
 8005386:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f022 0201 	bic.w	r2, r2, #1
 8005398:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80053a8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	021b      	lsls	r3, r3, #8
 80053ae:	68fa      	ldr	r2, [r7, #12]
 80053b0:	4313      	orrs	r3, r2
 80053b2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	68fa      	ldr	r2, [r7, #12]
 80053ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f042 0201 	orr.w	r2, r2, #1
 80053ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2220      	movs	r2, #32
 80053d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2200      	movs	r2, #0
 80053d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80053dc:	2300      	movs	r3, #0
 80053de:	e000      	b.n	80053e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80053e0:	2302      	movs	r3, #2
  }
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3714      	adds	r7, #20
 80053e6:	46bd      	mov	sp, r7
 80053e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ec:	4770      	bx	lr
	...

080053f0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80053f0:	b480      	push	{r7}
 80053f2:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80053f4:	4b0d      	ldr	r3, [pc, #52]	@ (800542c <HAL_PWREx_GetVoltageRange+0x3c>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80053fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005400:	d102      	bne.n	8005408 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8005402:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005406:	e00b      	b.n	8005420 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8005408:	4b08      	ldr	r3, [pc, #32]	@ (800542c <HAL_PWREx_GetVoltageRange+0x3c>)
 800540a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800540e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005412:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005416:	d102      	bne.n	800541e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8005418:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800541c:	e000      	b.n	8005420 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800541e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8005420:	4618      	mov	r0, r3
 8005422:	46bd      	mov	sp, r7
 8005424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005428:	4770      	bx	lr
 800542a:	bf00      	nop
 800542c:	40007000 	.word	0x40007000

08005430 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005430:	b480      	push	{r7}
 8005432:	b085      	sub	sp, #20
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d141      	bne.n	80054c2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800543e:	4b4b      	ldr	r3, [pc, #300]	@ (800556c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005446:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800544a:	d131      	bne.n	80054b0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800544c:	4b47      	ldr	r3, [pc, #284]	@ (800556c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800544e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005452:	4a46      	ldr	r2, [pc, #280]	@ (800556c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005454:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005458:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800545c:	4b43      	ldr	r3, [pc, #268]	@ (800556c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005464:	4a41      	ldr	r2, [pc, #260]	@ (800556c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005466:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800546a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800546c:	4b40      	ldr	r3, [pc, #256]	@ (8005570 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	2232      	movs	r2, #50	@ 0x32
 8005472:	fb02 f303 	mul.w	r3, r2, r3
 8005476:	4a3f      	ldr	r2, [pc, #252]	@ (8005574 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005478:	fba2 2303 	umull	r2, r3, r2, r3
 800547c:	0c9b      	lsrs	r3, r3, #18
 800547e:	3301      	adds	r3, #1
 8005480:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005482:	e002      	b.n	800548a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	3b01      	subs	r3, #1
 8005488:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800548a:	4b38      	ldr	r3, [pc, #224]	@ (800556c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800548c:	695b      	ldr	r3, [r3, #20]
 800548e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005492:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005496:	d102      	bne.n	800549e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d1f2      	bne.n	8005484 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800549e:	4b33      	ldr	r3, [pc, #204]	@ (800556c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054a0:	695b      	ldr	r3, [r3, #20]
 80054a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054aa:	d158      	bne.n	800555e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80054ac:	2303      	movs	r3, #3
 80054ae:	e057      	b.n	8005560 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80054b0:	4b2e      	ldr	r3, [pc, #184]	@ (800556c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80054b6:	4a2d      	ldr	r2, [pc, #180]	@ (800556c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80054c0:	e04d      	b.n	800555e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054c8:	d141      	bne.n	800554e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80054ca:	4b28      	ldr	r3, [pc, #160]	@ (800556c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80054d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054d6:	d131      	bne.n	800553c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80054d8:	4b24      	ldr	r3, [pc, #144]	@ (800556c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80054de:	4a23      	ldr	r2, [pc, #140]	@ (800556c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80054e8:	4b20      	ldr	r3, [pc, #128]	@ (800556c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80054f0:	4a1e      	ldr	r2, [pc, #120]	@ (800556c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80054f6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80054f8:	4b1d      	ldr	r3, [pc, #116]	@ (8005570 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	2232      	movs	r2, #50	@ 0x32
 80054fe:	fb02 f303 	mul.w	r3, r2, r3
 8005502:	4a1c      	ldr	r2, [pc, #112]	@ (8005574 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005504:	fba2 2303 	umull	r2, r3, r2, r3
 8005508:	0c9b      	lsrs	r3, r3, #18
 800550a:	3301      	adds	r3, #1
 800550c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800550e:	e002      	b.n	8005516 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	3b01      	subs	r3, #1
 8005514:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005516:	4b15      	ldr	r3, [pc, #84]	@ (800556c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005518:	695b      	ldr	r3, [r3, #20]
 800551a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800551e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005522:	d102      	bne.n	800552a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d1f2      	bne.n	8005510 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800552a:	4b10      	ldr	r3, [pc, #64]	@ (800556c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800552c:	695b      	ldr	r3, [r3, #20]
 800552e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005532:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005536:	d112      	bne.n	800555e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005538:	2303      	movs	r3, #3
 800553a:	e011      	b.n	8005560 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800553c:	4b0b      	ldr	r3, [pc, #44]	@ (800556c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800553e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005542:	4a0a      	ldr	r2, [pc, #40]	@ (800556c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005544:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005548:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800554c:	e007      	b.n	800555e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800554e:	4b07      	ldr	r3, [pc, #28]	@ (800556c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005556:	4a05      	ldr	r2, [pc, #20]	@ (800556c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005558:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800555c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800555e:	2300      	movs	r3, #0
}
 8005560:	4618      	mov	r0, r3
 8005562:	3714      	adds	r7, #20
 8005564:	46bd      	mov	sp, r7
 8005566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556a:	4770      	bx	lr
 800556c:	40007000 	.word	0x40007000
 8005570:	20040000 	.word	0x20040000
 8005574:	431bde83 	.word	0x431bde83

08005578 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8005578:	b480      	push	{r7}
 800557a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800557c:	4b05      	ldr	r3, [pc, #20]	@ (8005594 <HAL_PWREx_EnableVddIO2+0x1c>)
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	4a04      	ldr	r2, [pc, #16]	@ (8005594 <HAL_PWREx_EnableVddIO2+0x1c>)
 8005582:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005586:	6053      	str	r3, [r2, #4]
}
 8005588:	bf00      	nop
 800558a:	46bd      	mov	sp, r7
 800558c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005590:	4770      	bx	lr
 8005592:	bf00      	nop
 8005594:	40007000 	.word	0x40007000

08005598 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b088      	sub	sp, #32
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d102      	bne.n	80055ac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	f000 bc08 	b.w	8005dbc <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055ac:	4b96      	ldr	r3, [pc, #600]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	f003 030c 	and.w	r3, r3, #12
 80055b4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80055b6:	4b94      	ldr	r3, [pc, #592]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 80055b8:	68db      	ldr	r3, [r3, #12]
 80055ba:	f003 0303 	and.w	r3, r3, #3
 80055be:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f003 0310 	and.w	r3, r3, #16
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	f000 80e4 	beq.w	8005796 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80055ce:	69bb      	ldr	r3, [r7, #24]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d007      	beq.n	80055e4 <HAL_RCC_OscConfig+0x4c>
 80055d4:	69bb      	ldr	r3, [r7, #24]
 80055d6:	2b0c      	cmp	r3, #12
 80055d8:	f040 808b 	bne.w	80056f2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	2b01      	cmp	r3, #1
 80055e0:	f040 8087 	bne.w	80056f2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80055e4:	4b88      	ldr	r3, [pc, #544]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f003 0302 	and.w	r3, r3, #2
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d005      	beq.n	80055fc <HAL_RCC_OscConfig+0x64>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	699b      	ldr	r3, [r3, #24]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d101      	bne.n	80055fc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80055f8:	2301      	movs	r3, #1
 80055fa:	e3df      	b.n	8005dbc <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6a1a      	ldr	r2, [r3, #32]
 8005600:	4b81      	ldr	r3, [pc, #516]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f003 0308 	and.w	r3, r3, #8
 8005608:	2b00      	cmp	r3, #0
 800560a:	d004      	beq.n	8005616 <HAL_RCC_OscConfig+0x7e>
 800560c:	4b7e      	ldr	r3, [pc, #504]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005614:	e005      	b.n	8005622 <HAL_RCC_OscConfig+0x8a>
 8005616:	4b7c      	ldr	r3, [pc, #496]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 8005618:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800561c:	091b      	lsrs	r3, r3, #4
 800561e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005622:	4293      	cmp	r3, r2
 8005624:	d223      	bcs.n	800566e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6a1b      	ldr	r3, [r3, #32]
 800562a:	4618      	mov	r0, r3
 800562c:	f000 fdca 	bl	80061c4 <RCC_SetFlashLatencyFromMSIRange>
 8005630:	4603      	mov	r3, r0
 8005632:	2b00      	cmp	r3, #0
 8005634:	d001      	beq.n	800563a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	e3c0      	b.n	8005dbc <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800563a:	4b73      	ldr	r3, [pc, #460]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a72      	ldr	r2, [pc, #456]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 8005640:	f043 0308 	orr.w	r3, r3, #8
 8005644:	6013      	str	r3, [r2, #0]
 8005646:	4b70      	ldr	r3, [pc, #448]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6a1b      	ldr	r3, [r3, #32]
 8005652:	496d      	ldr	r1, [pc, #436]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 8005654:	4313      	orrs	r3, r2
 8005656:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005658:	4b6b      	ldr	r3, [pc, #428]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	69db      	ldr	r3, [r3, #28]
 8005664:	021b      	lsls	r3, r3, #8
 8005666:	4968      	ldr	r1, [pc, #416]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 8005668:	4313      	orrs	r3, r2
 800566a:	604b      	str	r3, [r1, #4]
 800566c:	e025      	b.n	80056ba <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800566e:	4b66      	ldr	r3, [pc, #408]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a65      	ldr	r2, [pc, #404]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 8005674:	f043 0308 	orr.w	r3, r3, #8
 8005678:	6013      	str	r3, [r2, #0]
 800567a:	4b63      	ldr	r3, [pc, #396]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6a1b      	ldr	r3, [r3, #32]
 8005686:	4960      	ldr	r1, [pc, #384]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 8005688:	4313      	orrs	r3, r2
 800568a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800568c:	4b5e      	ldr	r3, [pc, #376]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	69db      	ldr	r3, [r3, #28]
 8005698:	021b      	lsls	r3, r3, #8
 800569a:	495b      	ldr	r1, [pc, #364]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 800569c:	4313      	orrs	r3, r2
 800569e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80056a0:	69bb      	ldr	r3, [r7, #24]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d109      	bne.n	80056ba <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6a1b      	ldr	r3, [r3, #32]
 80056aa:	4618      	mov	r0, r3
 80056ac:	f000 fd8a 	bl	80061c4 <RCC_SetFlashLatencyFromMSIRange>
 80056b0:	4603      	mov	r3, r0
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d001      	beq.n	80056ba <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
 80056b8:	e380      	b.n	8005dbc <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80056ba:	f000 fcc1 	bl	8006040 <HAL_RCC_GetSysClockFreq>
 80056be:	4602      	mov	r2, r0
 80056c0:	4b51      	ldr	r3, [pc, #324]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	091b      	lsrs	r3, r3, #4
 80056c6:	f003 030f 	and.w	r3, r3, #15
 80056ca:	4950      	ldr	r1, [pc, #320]	@ (800580c <HAL_RCC_OscConfig+0x274>)
 80056cc:	5ccb      	ldrb	r3, [r1, r3]
 80056ce:	f003 031f 	and.w	r3, r3, #31
 80056d2:	fa22 f303 	lsr.w	r3, r2, r3
 80056d6:	4a4e      	ldr	r2, [pc, #312]	@ (8005810 <HAL_RCC_OscConfig+0x278>)
 80056d8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80056da:	4b4e      	ldr	r3, [pc, #312]	@ (8005814 <HAL_RCC_OscConfig+0x27c>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	4618      	mov	r0, r3
 80056e0:	f7fc ffb6 	bl	8002650 <HAL_InitTick>
 80056e4:	4603      	mov	r3, r0
 80056e6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80056e8:	7bfb      	ldrb	r3, [r7, #15]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d052      	beq.n	8005794 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80056ee:	7bfb      	ldrb	r3, [r7, #15]
 80056f0:	e364      	b.n	8005dbc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	699b      	ldr	r3, [r3, #24]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d032      	beq.n	8005760 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80056fa:	4b43      	ldr	r3, [pc, #268]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a42      	ldr	r2, [pc, #264]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 8005700:	f043 0301 	orr.w	r3, r3, #1
 8005704:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005706:	f7fc fff3 	bl	80026f0 <HAL_GetTick>
 800570a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800570c:	e008      	b.n	8005720 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800570e:	f7fc ffef 	bl	80026f0 <HAL_GetTick>
 8005712:	4602      	mov	r2, r0
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	1ad3      	subs	r3, r2, r3
 8005718:	2b02      	cmp	r3, #2
 800571a:	d901      	bls.n	8005720 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800571c:	2303      	movs	r3, #3
 800571e:	e34d      	b.n	8005dbc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005720:	4b39      	ldr	r3, [pc, #228]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f003 0302 	and.w	r3, r3, #2
 8005728:	2b00      	cmp	r3, #0
 800572a:	d0f0      	beq.n	800570e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800572c:	4b36      	ldr	r3, [pc, #216]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a35      	ldr	r2, [pc, #212]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 8005732:	f043 0308 	orr.w	r3, r3, #8
 8005736:	6013      	str	r3, [r2, #0]
 8005738:	4b33      	ldr	r3, [pc, #204]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6a1b      	ldr	r3, [r3, #32]
 8005744:	4930      	ldr	r1, [pc, #192]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 8005746:	4313      	orrs	r3, r2
 8005748:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800574a:	4b2f      	ldr	r3, [pc, #188]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	69db      	ldr	r3, [r3, #28]
 8005756:	021b      	lsls	r3, r3, #8
 8005758:	492b      	ldr	r1, [pc, #172]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 800575a:	4313      	orrs	r3, r2
 800575c:	604b      	str	r3, [r1, #4]
 800575e:	e01a      	b.n	8005796 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005760:	4b29      	ldr	r3, [pc, #164]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a28      	ldr	r2, [pc, #160]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 8005766:	f023 0301 	bic.w	r3, r3, #1
 800576a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800576c:	f7fc ffc0 	bl	80026f0 <HAL_GetTick>
 8005770:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005772:	e008      	b.n	8005786 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005774:	f7fc ffbc 	bl	80026f0 <HAL_GetTick>
 8005778:	4602      	mov	r2, r0
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	1ad3      	subs	r3, r2, r3
 800577e:	2b02      	cmp	r3, #2
 8005780:	d901      	bls.n	8005786 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005782:	2303      	movs	r3, #3
 8005784:	e31a      	b.n	8005dbc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005786:	4b20      	ldr	r3, [pc, #128]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f003 0302 	and.w	r3, r3, #2
 800578e:	2b00      	cmp	r3, #0
 8005790:	d1f0      	bne.n	8005774 <HAL_RCC_OscConfig+0x1dc>
 8005792:	e000      	b.n	8005796 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005794:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f003 0301 	and.w	r3, r3, #1
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d073      	beq.n	800588a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80057a2:	69bb      	ldr	r3, [r7, #24]
 80057a4:	2b08      	cmp	r3, #8
 80057a6:	d005      	beq.n	80057b4 <HAL_RCC_OscConfig+0x21c>
 80057a8:	69bb      	ldr	r3, [r7, #24]
 80057aa:	2b0c      	cmp	r3, #12
 80057ac:	d10e      	bne.n	80057cc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	2b03      	cmp	r3, #3
 80057b2:	d10b      	bne.n	80057cc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057b4:	4b14      	ldr	r3, [pc, #80]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d063      	beq.n	8005888 <HAL_RCC_OscConfig+0x2f0>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d15f      	bne.n	8005888 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80057c8:	2301      	movs	r3, #1
 80057ca:	e2f7      	b.n	8005dbc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057d4:	d106      	bne.n	80057e4 <HAL_RCC_OscConfig+0x24c>
 80057d6:	4b0c      	ldr	r3, [pc, #48]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a0b      	ldr	r2, [pc, #44]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 80057dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057e0:	6013      	str	r3, [r2, #0]
 80057e2:	e025      	b.n	8005830 <HAL_RCC_OscConfig+0x298>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	685b      	ldr	r3, [r3, #4]
 80057e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80057ec:	d114      	bne.n	8005818 <HAL_RCC_OscConfig+0x280>
 80057ee:	4b06      	ldr	r3, [pc, #24]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4a05      	ldr	r2, [pc, #20]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 80057f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80057f8:	6013      	str	r3, [r2, #0]
 80057fa:	4b03      	ldr	r3, [pc, #12]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a02      	ldr	r2, [pc, #8]	@ (8005808 <HAL_RCC_OscConfig+0x270>)
 8005800:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005804:	6013      	str	r3, [r2, #0]
 8005806:	e013      	b.n	8005830 <HAL_RCC_OscConfig+0x298>
 8005808:	40021000 	.word	0x40021000
 800580c:	0800a840 	.word	0x0800a840
 8005810:	20040000 	.word	0x20040000
 8005814:	20040004 	.word	0x20040004
 8005818:	4ba0      	ldr	r3, [pc, #640]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	4a9f      	ldr	r2, [pc, #636]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 800581e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005822:	6013      	str	r3, [r2, #0]
 8005824:	4b9d      	ldr	r3, [pc, #628]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a9c      	ldr	r2, [pc, #624]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 800582a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800582e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d013      	beq.n	8005860 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005838:	f7fc ff5a 	bl	80026f0 <HAL_GetTick>
 800583c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800583e:	e008      	b.n	8005852 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005840:	f7fc ff56 	bl	80026f0 <HAL_GetTick>
 8005844:	4602      	mov	r2, r0
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	1ad3      	subs	r3, r2, r3
 800584a:	2b64      	cmp	r3, #100	@ 0x64
 800584c:	d901      	bls.n	8005852 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800584e:	2303      	movs	r3, #3
 8005850:	e2b4      	b.n	8005dbc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005852:	4b92      	ldr	r3, [pc, #584]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800585a:	2b00      	cmp	r3, #0
 800585c:	d0f0      	beq.n	8005840 <HAL_RCC_OscConfig+0x2a8>
 800585e:	e014      	b.n	800588a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005860:	f7fc ff46 	bl	80026f0 <HAL_GetTick>
 8005864:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005866:	e008      	b.n	800587a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005868:	f7fc ff42 	bl	80026f0 <HAL_GetTick>
 800586c:	4602      	mov	r2, r0
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	1ad3      	subs	r3, r2, r3
 8005872:	2b64      	cmp	r3, #100	@ 0x64
 8005874:	d901      	bls.n	800587a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005876:	2303      	movs	r3, #3
 8005878:	e2a0      	b.n	8005dbc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800587a:	4b88      	ldr	r3, [pc, #544]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005882:	2b00      	cmp	r3, #0
 8005884:	d1f0      	bne.n	8005868 <HAL_RCC_OscConfig+0x2d0>
 8005886:	e000      	b.n	800588a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005888:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 0302 	and.w	r3, r3, #2
 8005892:	2b00      	cmp	r3, #0
 8005894:	d060      	beq.n	8005958 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005896:	69bb      	ldr	r3, [r7, #24]
 8005898:	2b04      	cmp	r3, #4
 800589a:	d005      	beq.n	80058a8 <HAL_RCC_OscConfig+0x310>
 800589c:	69bb      	ldr	r3, [r7, #24]
 800589e:	2b0c      	cmp	r3, #12
 80058a0:	d119      	bne.n	80058d6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	2b02      	cmp	r3, #2
 80058a6:	d116      	bne.n	80058d6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80058a8:	4b7c      	ldr	r3, [pc, #496]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d005      	beq.n	80058c0 <HAL_RCC_OscConfig+0x328>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	68db      	ldr	r3, [r3, #12]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d101      	bne.n	80058c0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80058bc:	2301      	movs	r3, #1
 80058be:	e27d      	b.n	8005dbc <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058c0:	4b76      	ldr	r3, [pc, #472]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	691b      	ldr	r3, [r3, #16]
 80058cc:	061b      	lsls	r3, r3, #24
 80058ce:	4973      	ldr	r1, [pc, #460]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 80058d0:	4313      	orrs	r3, r2
 80058d2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80058d4:	e040      	b.n	8005958 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	68db      	ldr	r3, [r3, #12]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d023      	beq.n	8005926 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80058de:	4b6f      	ldr	r3, [pc, #444]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a6e      	ldr	r2, [pc, #440]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 80058e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058ea:	f7fc ff01 	bl	80026f0 <HAL_GetTick>
 80058ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80058f0:	e008      	b.n	8005904 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058f2:	f7fc fefd 	bl	80026f0 <HAL_GetTick>
 80058f6:	4602      	mov	r2, r0
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	1ad3      	subs	r3, r2, r3
 80058fc:	2b02      	cmp	r3, #2
 80058fe:	d901      	bls.n	8005904 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005900:	2303      	movs	r3, #3
 8005902:	e25b      	b.n	8005dbc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005904:	4b65      	ldr	r3, [pc, #404]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800590c:	2b00      	cmp	r3, #0
 800590e:	d0f0      	beq.n	80058f2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005910:	4b62      	ldr	r3, [pc, #392]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	691b      	ldr	r3, [r3, #16]
 800591c:	061b      	lsls	r3, r3, #24
 800591e:	495f      	ldr	r1, [pc, #380]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 8005920:	4313      	orrs	r3, r2
 8005922:	604b      	str	r3, [r1, #4]
 8005924:	e018      	b.n	8005958 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005926:	4b5d      	ldr	r3, [pc, #372]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4a5c      	ldr	r2, [pc, #368]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 800592c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005930:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005932:	f7fc fedd 	bl	80026f0 <HAL_GetTick>
 8005936:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005938:	e008      	b.n	800594c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800593a:	f7fc fed9 	bl	80026f0 <HAL_GetTick>
 800593e:	4602      	mov	r2, r0
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	1ad3      	subs	r3, r2, r3
 8005944:	2b02      	cmp	r3, #2
 8005946:	d901      	bls.n	800594c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005948:	2303      	movs	r3, #3
 800594a:	e237      	b.n	8005dbc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800594c:	4b53      	ldr	r3, [pc, #332]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005954:	2b00      	cmp	r3, #0
 8005956:	d1f0      	bne.n	800593a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f003 0308 	and.w	r3, r3, #8
 8005960:	2b00      	cmp	r3, #0
 8005962:	d03c      	beq.n	80059de <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	695b      	ldr	r3, [r3, #20]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d01c      	beq.n	80059a6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800596c:	4b4b      	ldr	r3, [pc, #300]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 800596e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005972:	4a4a      	ldr	r2, [pc, #296]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 8005974:	f043 0301 	orr.w	r3, r3, #1
 8005978:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800597c:	f7fc feb8 	bl	80026f0 <HAL_GetTick>
 8005980:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005982:	e008      	b.n	8005996 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005984:	f7fc feb4 	bl	80026f0 <HAL_GetTick>
 8005988:	4602      	mov	r2, r0
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	1ad3      	subs	r3, r2, r3
 800598e:	2b02      	cmp	r3, #2
 8005990:	d901      	bls.n	8005996 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005992:	2303      	movs	r3, #3
 8005994:	e212      	b.n	8005dbc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005996:	4b41      	ldr	r3, [pc, #260]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 8005998:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800599c:	f003 0302 	and.w	r3, r3, #2
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d0ef      	beq.n	8005984 <HAL_RCC_OscConfig+0x3ec>
 80059a4:	e01b      	b.n	80059de <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80059a6:	4b3d      	ldr	r3, [pc, #244]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 80059a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059ac:	4a3b      	ldr	r2, [pc, #236]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 80059ae:	f023 0301 	bic.w	r3, r3, #1
 80059b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059b6:	f7fc fe9b 	bl	80026f0 <HAL_GetTick>
 80059ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80059bc:	e008      	b.n	80059d0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059be:	f7fc fe97 	bl	80026f0 <HAL_GetTick>
 80059c2:	4602      	mov	r2, r0
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	1ad3      	subs	r3, r2, r3
 80059c8:	2b02      	cmp	r3, #2
 80059ca:	d901      	bls.n	80059d0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80059cc:	2303      	movs	r3, #3
 80059ce:	e1f5      	b.n	8005dbc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80059d0:	4b32      	ldr	r3, [pc, #200]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 80059d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059d6:	f003 0302 	and.w	r3, r3, #2
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d1ef      	bne.n	80059be <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f003 0304 	and.w	r3, r3, #4
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	f000 80a6 	beq.w	8005b38 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80059ec:	2300      	movs	r3, #0
 80059ee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80059f0:	4b2a      	ldr	r3, [pc, #168]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 80059f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d10d      	bne.n	8005a18 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80059fc:	4b27      	ldr	r3, [pc, #156]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 80059fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a00:	4a26      	ldr	r2, [pc, #152]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 8005a02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a06:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a08:	4b24      	ldr	r3, [pc, #144]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 8005a0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a10:	60bb      	str	r3, [r7, #8]
 8005a12:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a14:	2301      	movs	r3, #1
 8005a16:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a18:	4b21      	ldr	r3, [pc, #132]	@ (8005aa0 <HAL_RCC_OscConfig+0x508>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d118      	bne.n	8005a56 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a24:	4b1e      	ldr	r3, [pc, #120]	@ (8005aa0 <HAL_RCC_OscConfig+0x508>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a1d      	ldr	r2, [pc, #116]	@ (8005aa0 <HAL_RCC_OscConfig+0x508>)
 8005a2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a2e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a30:	f7fc fe5e 	bl	80026f0 <HAL_GetTick>
 8005a34:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a36:	e008      	b.n	8005a4a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a38:	f7fc fe5a 	bl	80026f0 <HAL_GetTick>
 8005a3c:	4602      	mov	r2, r0
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	1ad3      	subs	r3, r2, r3
 8005a42:	2b02      	cmp	r3, #2
 8005a44:	d901      	bls.n	8005a4a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005a46:	2303      	movs	r3, #3
 8005a48:	e1b8      	b.n	8005dbc <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a4a:	4b15      	ldr	r3, [pc, #84]	@ (8005aa0 <HAL_RCC_OscConfig+0x508>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d0f0      	beq.n	8005a38 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	689b      	ldr	r3, [r3, #8]
 8005a5a:	2b01      	cmp	r3, #1
 8005a5c:	d108      	bne.n	8005a70 <HAL_RCC_OscConfig+0x4d8>
 8005a5e:	4b0f      	ldr	r3, [pc, #60]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 8005a60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a64:	4a0d      	ldr	r2, [pc, #52]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 8005a66:	f043 0301 	orr.w	r3, r3, #1
 8005a6a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005a6e:	e029      	b.n	8005ac4 <HAL_RCC_OscConfig+0x52c>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	2b05      	cmp	r3, #5
 8005a76:	d115      	bne.n	8005aa4 <HAL_RCC_OscConfig+0x50c>
 8005a78:	4b08      	ldr	r3, [pc, #32]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 8005a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a7e:	4a07      	ldr	r2, [pc, #28]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 8005a80:	f043 0304 	orr.w	r3, r3, #4
 8005a84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005a88:	4b04      	ldr	r3, [pc, #16]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 8005a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a8e:	4a03      	ldr	r2, [pc, #12]	@ (8005a9c <HAL_RCC_OscConfig+0x504>)
 8005a90:	f043 0301 	orr.w	r3, r3, #1
 8005a94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005a98:	e014      	b.n	8005ac4 <HAL_RCC_OscConfig+0x52c>
 8005a9a:	bf00      	nop
 8005a9c:	40021000 	.word	0x40021000
 8005aa0:	40007000 	.word	0x40007000
 8005aa4:	4b9d      	ldr	r3, [pc, #628]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005aa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005aaa:	4a9c      	ldr	r2, [pc, #624]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005aac:	f023 0301 	bic.w	r3, r3, #1
 8005ab0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005ab4:	4b99      	ldr	r3, [pc, #612]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005ab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005aba:	4a98      	ldr	r2, [pc, #608]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005abc:	f023 0304 	bic.w	r3, r3, #4
 8005ac0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d016      	beq.n	8005afa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005acc:	f7fc fe10 	bl	80026f0 <HAL_GetTick>
 8005ad0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ad2:	e00a      	b.n	8005aea <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ad4:	f7fc fe0c 	bl	80026f0 <HAL_GetTick>
 8005ad8:	4602      	mov	r2, r0
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	1ad3      	subs	r3, r2, r3
 8005ade:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d901      	bls.n	8005aea <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005ae6:	2303      	movs	r3, #3
 8005ae8:	e168      	b.n	8005dbc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005aea:	4b8c      	ldr	r3, [pc, #560]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005aec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005af0:	f003 0302 	and.w	r3, r3, #2
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d0ed      	beq.n	8005ad4 <HAL_RCC_OscConfig+0x53c>
 8005af8:	e015      	b.n	8005b26 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005afa:	f7fc fdf9 	bl	80026f0 <HAL_GetTick>
 8005afe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005b00:	e00a      	b.n	8005b18 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b02:	f7fc fdf5 	bl	80026f0 <HAL_GetTick>
 8005b06:	4602      	mov	r2, r0
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	1ad3      	subs	r3, r2, r3
 8005b0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d901      	bls.n	8005b18 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005b14:	2303      	movs	r3, #3
 8005b16:	e151      	b.n	8005dbc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005b18:	4b80      	ldr	r3, [pc, #512]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005b1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b1e:	f003 0302 	and.w	r3, r3, #2
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d1ed      	bne.n	8005b02 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005b26:	7ffb      	ldrb	r3, [r7, #31]
 8005b28:	2b01      	cmp	r3, #1
 8005b2a:	d105      	bne.n	8005b38 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b2c:	4b7b      	ldr	r3, [pc, #492]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005b2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b30:	4a7a      	ldr	r2, [pc, #488]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005b32:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b36:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f003 0320 	and.w	r3, r3, #32
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d03c      	beq.n	8005bbe <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d01c      	beq.n	8005b86 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005b4c:	4b73      	ldr	r3, [pc, #460]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005b4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005b52:	4a72      	ldr	r2, [pc, #456]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005b54:	f043 0301 	orr.w	r3, r3, #1
 8005b58:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b5c:	f7fc fdc8 	bl	80026f0 <HAL_GetTick>
 8005b60:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005b62:	e008      	b.n	8005b76 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005b64:	f7fc fdc4 	bl	80026f0 <HAL_GetTick>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	1ad3      	subs	r3, r2, r3
 8005b6e:	2b02      	cmp	r3, #2
 8005b70:	d901      	bls.n	8005b76 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005b72:	2303      	movs	r3, #3
 8005b74:	e122      	b.n	8005dbc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005b76:	4b69      	ldr	r3, [pc, #420]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005b78:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005b7c:	f003 0302 	and.w	r3, r3, #2
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d0ef      	beq.n	8005b64 <HAL_RCC_OscConfig+0x5cc>
 8005b84:	e01b      	b.n	8005bbe <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005b86:	4b65      	ldr	r3, [pc, #404]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005b88:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005b8c:	4a63      	ldr	r2, [pc, #396]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005b8e:	f023 0301 	bic.w	r3, r3, #1
 8005b92:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b96:	f7fc fdab 	bl	80026f0 <HAL_GetTick>
 8005b9a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005b9c:	e008      	b.n	8005bb0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005b9e:	f7fc fda7 	bl	80026f0 <HAL_GetTick>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	693b      	ldr	r3, [r7, #16]
 8005ba6:	1ad3      	subs	r3, r2, r3
 8005ba8:	2b02      	cmp	r3, #2
 8005baa:	d901      	bls.n	8005bb0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005bac:	2303      	movs	r3, #3
 8005bae:	e105      	b.n	8005dbc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005bb0:	4b5a      	ldr	r3, [pc, #360]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005bb2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005bb6:	f003 0302 	and.w	r3, r3, #2
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d1ef      	bne.n	8005b9e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	f000 80f9 	beq.w	8005dba <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bcc:	2b02      	cmp	r3, #2
 8005bce:	f040 80cf 	bne.w	8005d70 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005bd2:	4b52      	ldr	r3, [pc, #328]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005bd4:	68db      	ldr	r3, [r3, #12]
 8005bd6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	f003 0203 	and.w	r2, r3, #3
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005be2:	429a      	cmp	r2, r3
 8005be4:	d12c      	bne.n	8005c40 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bf0:	3b01      	subs	r3, #1
 8005bf2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005bf4:	429a      	cmp	r2, r3
 8005bf6:	d123      	bne.n	8005c40 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c02:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005c04:	429a      	cmp	r2, r3
 8005c06:	d11b      	bne.n	8005c40 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c12:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005c14:	429a      	cmp	r2, r3
 8005c16:	d113      	bne.n	8005c40 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c22:	085b      	lsrs	r3, r3, #1
 8005c24:	3b01      	subs	r3, #1
 8005c26:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005c28:	429a      	cmp	r2, r3
 8005c2a:	d109      	bne.n	8005c40 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c36:	085b      	lsrs	r3, r3, #1
 8005c38:	3b01      	subs	r3, #1
 8005c3a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005c3c:	429a      	cmp	r2, r3
 8005c3e:	d071      	beq.n	8005d24 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005c40:	69bb      	ldr	r3, [r7, #24]
 8005c42:	2b0c      	cmp	r3, #12
 8005c44:	d068      	beq.n	8005d18 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005c46:	4b35      	ldr	r3, [pc, #212]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d105      	bne.n	8005c5e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005c52:	4b32      	ldr	r3, [pc, #200]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d001      	beq.n	8005c62 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e0ac      	b.n	8005dbc <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005c62:	4b2e      	ldr	r3, [pc, #184]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a2d      	ldr	r2, [pc, #180]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005c68:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c6c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005c6e:	f7fc fd3f 	bl	80026f0 <HAL_GetTick>
 8005c72:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c74:	e008      	b.n	8005c88 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c76:	f7fc fd3b 	bl	80026f0 <HAL_GetTick>
 8005c7a:	4602      	mov	r2, r0
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	1ad3      	subs	r3, r2, r3
 8005c80:	2b02      	cmp	r3, #2
 8005c82:	d901      	bls.n	8005c88 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005c84:	2303      	movs	r3, #3
 8005c86:	e099      	b.n	8005dbc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c88:	4b24      	ldr	r3, [pc, #144]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d1f0      	bne.n	8005c76 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c94:	4b21      	ldr	r3, [pc, #132]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005c96:	68da      	ldr	r2, [r3, #12]
 8005c98:	4b21      	ldr	r3, [pc, #132]	@ (8005d20 <HAL_RCC_OscConfig+0x788>)
 8005c9a:	4013      	ands	r3, r2
 8005c9c:	687a      	ldr	r2, [r7, #4]
 8005c9e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005ca0:	687a      	ldr	r2, [r7, #4]
 8005ca2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005ca4:	3a01      	subs	r2, #1
 8005ca6:	0112      	lsls	r2, r2, #4
 8005ca8:	4311      	orrs	r1, r2
 8005caa:	687a      	ldr	r2, [r7, #4]
 8005cac:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005cae:	0212      	lsls	r2, r2, #8
 8005cb0:	4311      	orrs	r1, r2
 8005cb2:	687a      	ldr	r2, [r7, #4]
 8005cb4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005cb6:	0852      	lsrs	r2, r2, #1
 8005cb8:	3a01      	subs	r2, #1
 8005cba:	0552      	lsls	r2, r2, #21
 8005cbc:	4311      	orrs	r1, r2
 8005cbe:	687a      	ldr	r2, [r7, #4]
 8005cc0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005cc2:	0852      	lsrs	r2, r2, #1
 8005cc4:	3a01      	subs	r2, #1
 8005cc6:	0652      	lsls	r2, r2, #25
 8005cc8:	4311      	orrs	r1, r2
 8005cca:	687a      	ldr	r2, [r7, #4]
 8005ccc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005cce:	06d2      	lsls	r2, r2, #27
 8005cd0:	430a      	orrs	r2, r1
 8005cd2:	4912      	ldr	r1, [pc, #72]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005cd8:	4b10      	ldr	r3, [pc, #64]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a0f      	ldr	r2, [pc, #60]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005cde:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005ce2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005ce4:	4b0d      	ldr	r3, [pc, #52]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005ce6:	68db      	ldr	r3, [r3, #12]
 8005ce8:	4a0c      	ldr	r2, [pc, #48]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005cea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005cee:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005cf0:	f7fc fcfe 	bl	80026f0 <HAL_GetTick>
 8005cf4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005cf6:	e008      	b.n	8005d0a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cf8:	f7fc fcfa 	bl	80026f0 <HAL_GetTick>
 8005cfc:	4602      	mov	r2, r0
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	1ad3      	subs	r3, r2, r3
 8005d02:	2b02      	cmp	r3, #2
 8005d04:	d901      	bls.n	8005d0a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005d06:	2303      	movs	r3, #3
 8005d08:	e058      	b.n	8005dbc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d0a:	4b04      	ldr	r3, [pc, #16]	@ (8005d1c <HAL_RCC_OscConfig+0x784>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d0f0      	beq.n	8005cf8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005d16:	e050      	b.n	8005dba <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005d18:	2301      	movs	r3, #1
 8005d1a:	e04f      	b.n	8005dbc <HAL_RCC_OscConfig+0x824>
 8005d1c:	40021000 	.word	0x40021000
 8005d20:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d24:	4b27      	ldr	r3, [pc, #156]	@ (8005dc4 <HAL_RCC_OscConfig+0x82c>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d144      	bne.n	8005dba <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005d30:	4b24      	ldr	r3, [pc, #144]	@ (8005dc4 <HAL_RCC_OscConfig+0x82c>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a23      	ldr	r2, [pc, #140]	@ (8005dc4 <HAL_RCC_OscConfig+0x82c>)
 8005d36:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005d3a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005d3c:	4b21      	ldr	r3, [pc, #132]	@ (8005dc4 <HAL_RCC_OscConfig+0x82c>)
 8005d3e:	68db      	ldr	r3, [r3, #12]
 8005d40:	4a20      	ldr	r2, [pc, #128]	@ (8005dc4 <HAL_RCC_OscConfig+0x82c>)
 8005d42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005d46:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005d48:	f7fc fcd2 	bl	80026f0 <HAL_GetTick>
 8005d4c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d4e:	e008      	b.n	8005d62 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d50:	f7fc fcce 	bl	80026f0 <HAL_GetTick>
 8005d54:	4602      	mov	r2, r0
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	1ad3      	subs	r3, r2, r3
 8005d5a:	2b02      	cmp	r3, #2
 8005d5c:	d901      	bls.n	8005d62 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8005d5e:	2303      	movs	r3, #3
 8005d60:	e02c      	b.n	8005dbc <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d62:	4b18      	ldr	r3, [pc, #96]	@ (8005dc4 <HAL_RCC_OscConfig+0x82c>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d0f0      	beq.n	8005d50 <HAL_RCC_OscConfig+0x7b8>
 8005d6e:	e024      	b.n	8005dba <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005d70:	69bb      	ldr	r3, [r7, #24]
 8005d72:	2b0c      	cmp	r3, #12
 8005d74:	d01f      	beq.n	8005db6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d76:	4b13      	ldr	r3, [pc, #76]	@ (8005dc4 <HAL_RCC_OscConfig+0x82c>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a12      	ldr	r2, [pc, #72]	@ (8005dc4 <HAL_RCC_OscConfig+0x82c>)
 8005d7c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d82:	f7fc fcb5 	bl	80026f0 <HAL_GetTick>
 8005d86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d88:	e008      	b.n	8005d9c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d8a:	f7fc fcb1 	bl	80026f0 <HAL_GetTick>
 8005d8e:	4602      	mov	r2, r0
 8005d90:	693b      	ldr	r3, [r7, #16]
 8005d92:	1ad3      	subs	r3, r2, r3
 8005d94:	2b02      	cmp	r3, #2
 8005d96:	d901      	bls.n	8005d9c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005d98:	2303      	movs	r3, #3
 8005d9a:	e00f      	b.n	8005dbc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d9c:	4b09      	ldr	r3, [pc, #36]	@ (8005dc4 <HAL_RCC_OscConfig+0x82c>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d1f0      	bne.n	8005d8a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005da8:	4b06      	ldr	r3, [pc, #24]	@ (8005dc4 <HAL_RCC_OscConfig+0x82c>)
 8005daa:	68da      	ldr	r2, [r3, #12]
 8005dac:	4905      	ldr	r1, [pc, #20]	@ (8005dc4 <HAL_RCC_OscConfig+0x82c>)
 8005dae:	4b06      	ldr	r3, [pc, #24]	@ (8005dc8 <HAL_RCC_OscConfig+0x830>)
 8005db0:	4013      	ands	r3, r2
 8005db2:	60cb      	str	r3, [r1, #12]
 8005db4:	e001      	b.n	8005dba <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005db6:	2301      	movs	r3, #1
 8005db8:	e000      	b.n	8005dbc <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8005dba:	2300      	movs	r3, #0
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	3720      	adds	r7, #32
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bd80      	pop	{r7, pc}
 8005dc4:	40021000 	.word	0x40021000
 8005dc8:	feeefffc 	.word	0xfeeefffc

08005dcc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b086      	sub	sp, #24
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
 8005dd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d101      	bne.n	8005de4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005de0:	2301      	movs	r3, #1
 8005de2:	e11d      	b.n	8006020 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005de4:	4b90      	ldr	r3, [pc, #576]	@ (8006028 <HAL_RCC_ClockConfig+0x25c>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 030f 	and.w	r3, r3, #15
 8005dec:	683a      	ldr	r2, [r7, #0]
 8005dee:	429a      	cmp	r2, r3
 8005df0:	d910      	bls.n	8005e14 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005df2:	4b8d      	ldr	r3, [pc, #564]	@ (8006028 <HAL_RCC_ClockConfig+0x25c>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f023 020f 	bic.w	r2, r3, #15
 8005dfa:	498b      	ldr	r1, [pc, #556]	@ (8006028 <HAL_RCC_ClockConfig+0x25c>)
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e02:	4b89      	ldr	r3, [pc, #548]	@ (8006028 <HAL_RCC_ClockConfig+0x25c>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f003 030f 	and.w	r3, r3, #15
 8005e0a:	683a      	ldr	r2, [r7, #0]
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	d001      	beq.n	8005e14 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005e10:	2301      	movs	r3, #1
 8005e12:	e105      	b.n	8006020 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f003 0302 	and.w	r3, r3, #2
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d010      	beq.n	8005e42 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	689a      	ldr	r2, [r3, #8]
 8005e24:	4b81      	ldr	r3, [pc, #516]	@ (800602c <HAL_RCC_ClockConfig+0x260>)
 8005e26:	689b      	ldr	r3, [r3, #8]
 8005e28:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	d908      	bls.n	8005e42 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e30:	4b7e      	ldr	r3, [pc, #504]	@ (800602c <HAL_RCC_ClockConfig+0x260>)
 8005e32:	689b      	ldr	r3, [r3, #8]
 8005e34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	497b      	ldr	r1, [pc, #492]	@ (800602c <HAL_RCC_ClockConfig+0x260>)
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f003 0301 	and.w	r3, r3, #1
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d079      	beq.n	8005f42 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	2b03      	cmp	r3, #3
 8005e54:	d11e      	bne.n	8005e94 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e56:	4b75      	ldr	r3, [pc, #468]	@ (800602c <HAL_RCC_ClockConfig+0x260>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d101      	bne.n	8005e66 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8005e62:	2301      	movs	r3, #1
 8005e64:	e0dc      	b.n	8006020 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005e66:	f000 fa07 	bl	8006278 <RCC_GetSysClockFreqFromPLLSource>
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	4a70      	ldr	r2, [pc, #448]	@ (8006030 <HAL_RCC_ClockConfig+0x264>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d946      	bls.n	8005f00 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005e72:	4b6e      	ldr	r3, [pc, #440]	@ (800602c <HAL_RCC_ClockConfig+0x260>)
 8005e74:	689b      	ldr	r3, [r3, #8]
 8005e76:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d140      	bne.n	8005f00 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005e7e:	4b6b      	ldr	r3, [pc, #428]	@ (800602c <HAL_RCC_ClockConfig+0x260>)
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005e86:	4a69      	ldr	r2, [pc, #420]	@ (800602c <HAL_RCC_ClockConfig+0x260>)
 8005e88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e8c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005e8e:	2380      	movs	r3, #128	@ 0x80
 8005e90:	617b      	str	r3, [r7, #20]
 8005e92:	e035      	b.n	8005f00 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	685b      	ldr	r3, [r3, #4]
 8005e98:	2b02      	cmp	r3, #2
 8005e9a:	d107      	bne.n	8005eac <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005e9c:	4b63      	ldr	r3, [pc, #396]	@ (800602c <HAL_RCC_ClockConfig+0x260>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d115      	bne.n	8005ed4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	e0b9      	b.n	8006020 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d107      	bne.n	8005ec4 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005eb4:	4b5d      	ldr	r3, [pc, #372]	@ (800602c <HAL_RCC_ClockConfig+0x260>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f003 0302 	and.w	r3, r3, #2
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d109      	bne.n	8005ed4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	e0ad      	b.n	8006020 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ec4:	4b59      	ldr	r3, [pc, #356]	@ (800602c <HAL_RCC_ClockConfig+0x260>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d101      	bne.n	8005ed4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e0a5      	b.n	8006020 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8005ed4:	f000 f8b4 	bl	8006040 <HAL_RCC_GetSysClockFreq>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	4a55      	ldr	r2, [pc, #340]	@ (8006030 <HAL_RCC_ClockConfig+0x264>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d90f      	bls.n	8005f00 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005ee0:	4b52      	ldr	r3, [pc, #328]	@ (800602c <HAL_RCC_ClockConfig+0x260>)
 8005ee2:	689b      	ldr	r3, [r3, #8]
 8005ee4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d109      	bne.n	8005f00 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005eec:	4b4f      	ldr	r3, [pc, #316]	@ (800602c <HAL_RCC_ClockConfig+0x260>)
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ef4:	4a4d      	ldr	r2, [pc, #308]	@ (800602c <HAL_RCC_ClockConfig+0x260>)
 8005ef6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005efa:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005efc:	2380      	movs	r3, #128	@ 0x80
 8005efe:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005f00:	4b4a      	ldr	r3, [pc, #296]	@ (800602c <HAL_RCC_ClockConfig+0x260>)
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	f023 0203 	bic.w	r2, r3, #3
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	4947      	ldr	r1, [pc, #284]	@ (800602c <HAL_RCC_ClockConfig+0x260>)
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f12:	f7fc fbed 	bl	80026f0 <HAL_GetTick>
 8005f16:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f18:	e00a      	b.n	8005f30 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f1a:	f7fc fbe9 	bl	80026f0 <HAL_GetTick>
 8005f1e:	4602      	mov	r2, r0
 8005f20:	693b      	ldr	r3, [r7, #16]
 8005f22:	1ad3      	subs	r3, r2, r3
 8005f24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d901      	bls.n	8005f30 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005f2c:	2303      	movs	r3, #3
 8005f2e:	e077      	b.n	8006020 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f30:	4b3e      	ldr	r3, [pc, #248]	@ (800602c <HAL_RCC_ClockConfig+0x260>)
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	f003 020c 	and.w	r2, r3, #12
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	009b      	lsls	r3, r3, #2
 8005f3e:	429a      	cmp	r2, r3
 8005f40:	d1eb      	bne.n	8005f1a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	2b80      	cmp	r3, #128	@ 0x80
 8005f46:	d105      	bne.n	8005f54 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005f48:	4b38      	ldr	r3, [pc, #224]	@ (800602c <HAL_RCC_ClockConfig+0x260>)
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	4a37      	ldr	r2, [pc, #220]	@ (800602c <HAL_RCC_ClockConfig+0x260>)
 8005f4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f52:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f003 0302 	and.w	r3, r3, #2
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d010      	beq.n	8005f82 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	689a      	ldr	r2, [r3, #8]
 8005f64:	4b31      	ldr	r3, [pc, #196]	@ (800602c <HAL_RCC_ClockConfig+0x260>)
 8005f66:	689b      	ldr	r3, [r3, #8]
 8005f68:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f6c:	429a      	cmp	r2, r3
 8005f6e:	d208      	bcs.n	8005f82 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f70:	4b2e      	ldr	r3, [pc, #184]	@ (800602c <HAL_RCC_ClockConfig+0x260>)
 8005f72:	689b      	ldr	r3, [r3, #8]
 8005f74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	689b      	ldr	r3, [r3, #8]
 8005f7c:	492b      	ldr	r1, [pc, #172]	@ (800602c <HAL_RCC_ClockConfig+0x260>)
 8005f7e:	4313      	orrs	r3, r2
 8005f80:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005f82:	4b29      	ldr	r3, [pc, #164]	@ (8006028 <HAL_RCC_ClockConfig+0x25c>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f003 030f 	and.w	r3, r3, #15
 8005f8a:	683a      	ldr	r2, [r7, #0]
 8005f8c:	429a      	cmp	r2, r3
 8005f8e:	d210      	bcs.n	8005fb2 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f90:	4b25      	ldr	r3, [pc, #148]	@ (8006028 <HAL_RCC_ClockConfig+0x25c>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f023 020f 	bic.w	r2, r3, #15
 8005f98:	4923      	ldr	r1, [pc, #140]	@ (8006028 <HAL_RCC_ClockConfig+0x25c>)
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fa0:	4b21      	ldr	r3, [pc, #132]	@ (8006028 <HAL_RCC_ClockConfig+0x25c>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f003 030f 	and.w	r3, r3, #15
 8005fa8:	683a      	ldr	r2, [r7, #0]
 8005faa:	429a      	cmp	r2, r3
 8005fac:	d001      	beq.n	8005fb2 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e036      	b.n	8006020 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f003 0304 	and.w	r3, r3, #4
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d008      	beq.n	8005fd0 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005fbe:	4b1b      	ldr	r3, [pc, #108]	@ (800602c <HAL_RCC_ClockConfig+0x260>)
 8005fc0:	689b      	ldr	r3, [r3, #8]
 8005fc2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	68db      	ldr	r3, [r3, #12]
 8005fca:	4918      	ldr	r1, [pc, #96]	@ (800602c <HAL_RCC_ClockConfig+0x260>)
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f003 0308 	and.w	r3, r3, #8
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d009      	beq.n	8005ff0 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005fdc:	4b13      	ldr	r3, [pc, #76]	@ (800602c <HAL_RCC_ClockConfig+0x260>)
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	691b      	ldr	r3, [r3, #16]
 8005fe8:	00db      	lsls	r3, r3, #3
 8005fea:	4910      	ldr	r1, [pc, #64]	@ (800602c <HAL_RCC_ClockConfig+0x260>)
 8005fec:	4313      	orrs	r3, r2
 8005fee:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005ff0:	f000 f826 	bl	8006040 <HAL_RCC_GetSysClockFreq>
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	4b0d      	ldr	r3, [pc, #52]	@ (800602c <HAL_RCC_ClockConfig+0x260>)
 8005ff8:	689b      	ldr	r3, [r3, #8]
 8005ffa:	091b      	lsrs	r3, r3, #4
 8005ffc:	f003 030f 	and.w	r3, r3, #15
 8006000:	490c      	ldr	r1, [pc, #48]	@ (8006034 <HAL_RCC_ClockConfig+0x268>)
 8006002:	5ccb      	ldrb	r3, [r1, r3]
 8006004:	f003 031f 	and.w	r3, r3, #31
 8006008:	fa22 f303 	lsr.w	r3, r2, r3
 800600c:	4a0a      	ldr	r2, [pc, #40]	@ (8006038 <HAL_RCC_ClockConfig+0x26c>)
 800600e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006010:	4b0a      	ldr	r3, [pc, #40]	@ (800603c <HAL_RCC_ClockConfig+0x270>)
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4618      	mov	r0, r3
 8006016:	f7fc fb1b 	bl	8002650 <HAL_InitTick>
 800601a:	4603      	mov	r3, r0
 800601c:	73fb      	strb	r3, [r7, #15]

  return status;
 800601e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006020:	4618      	mov	r0, r3
 8006022:	3718      	adds	r7, #24
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}
 8006028:	40022000 	.word	0x40022000
 800602c:	40021000 	.word	0x40021000
 8006030:	04c4b400 	.word	0x04c4b400
 8006034:	0800a840 	.word	0x0800a840
 8006038:	20040000 	.word	0x20040000
 800603c:	20040004 	.word	0x20040004

08006040 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006040:	b480      	push	{r7}
 8006042:	b089      	sub	sp, #36	@ 0x24
 8006044:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006046:	2300      	movs	r3, #0
 8006048:	61fb      	str	r3, [r7, #28]
 800604a:	2300      	movs	r3, #0
 800604c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800604e:	4b3e      	ldr	r3, [pc, #248]	@ (8006148 <HAL_RCC_GetSysClockFreq+0x108>)
 8006050:	689b      	ldr	r3, [r3, #8]
 8006052:	f003 030c 	and.w	r3, r3, #12
 8006056:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006058:	4b3b      	ldr	r3, [pc, #236]	@ (8006148 <HAL_RCC_GetSysClockFreq+0x108>)
 800605a:	68db      	ldr	r3, [r3, #12]
 800605c:	f003 0303 	and.w	r3, r3, #3
 8006060:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d005      	beq.n	8006074 <HAL_RCC_GetSysClockFreq+0x34>
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	2b0c      	cmp	r3, #12
 800606c:	d121      	bne.n	80060b2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2b01      	cmp	r3, #1
 8006072:	d11e      	bne.n	80060b2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006074:	4b34      	ldr	r3, [pc, #208]	@ (8006148 <HAL_RCC_GetSysClockFreq+0x108>)
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f003 0308 	and.w	r3, r3, #8
 800607c:	2b00      	cmp	r3, #0
 800607e:	d107      	bne.n	8006090 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006080:	4b31      	ldr	r3, [pc, #196]	@ (8006148 <HAL_RCC_GetSysClockFreq+0x108>)
 8006082:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006086:	0a1b      	lsrs	r3, r3, #8
 8006088:	f003 030f 	and.w	r3, r3, #15
 800608c:	61fb      	str	r3, [r7, #28]
 800608e:	e005      	b.n	800609c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006090:	4b2d      	ldr	r3, [pc, #180]	@ (8006148 <HAL_RCC_GetSysClockFreq+0x108>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	091b      	lsrs	r3, r3, #4
 8006096:	f003 030f 	and.w	r3, r3, #15
 800609a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800609c:	4a2b      	ldr	r2, [pc, #172]	@ (800614c <HAL_RCC_GetSysClockFreq+0x10c>)
 800609e:	69fb      	ldr	r3, [r7, #28]
 80060a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80060a4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80060a6:	693b      	ldr	r3, [r7, #16]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d10d      	bne.n	80060c8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80060ac:	69fb      	ldr	r3, [r7, #28]
 80060ae:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80060b0:	e00a      	b.n	80060c8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	2b04      	cmp	r3, #4
 80060b6:	d102      	bne.n	80060be <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80060b8:	4b25      	ldr	r3, [pc, #148]	@ (8006150 <HAL_RCC_GetSysClockFreq+0x110>)
 80060ba:	61bb      	str	r3, [r7, #24]
 80060bc:	e004      	b.n	80060c8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80060be:	693b      	ldr	r3, [r7, #16]
 80060c0:	2b08      	cmp	r3, #8
 80060c2:	d101      	bne.n	80060c8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80060c4:	4b22      	ldr	r3, [pc, #136]	@ (8006150 <HAL_RCC_GetSysClockFreq+0x110>)
 80060c6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80060c8:	693b      	ldr	r3, [r7, #16]
 80060ca:	2b0c      	cmp	r3, #12
 80060cc:	d134      	bne.n	8006138 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80060ce:	4b1e      	ldr	r3, [pc, #120]	@ (8006148 <HAL_RCC_GetSysClockFreq+0x108>)
 80060d0:	68db      	ldr	r3, [r3, #12]
 80060d2:	f003 0303 	and.w	r3, r3, #3
 80060d6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	2b02      	cmp	r3, #2
 80060dc:	d003      	beq.n	80060e6 <HAL_RCC_GetSysClockFreq+0xa6>
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	2b03      	cmp	r3, #3
 80060e2:	d003      	beq.n	80060ec <HAL_RCC_GetSysClockFreq+0xac>
 80060e4:	e005      	b.n	80060f2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80060e6:	4b1a      	ldr	r3, [pc, #104]	@ (8006150 <HAL_RCC_GetSysClockFreq+0x110>)
 80060e8:	617b      	str	r3, [r7, #20]
      break;
 80060ea:	e005      	b.n	80060f8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80060ec:	4b18      	ldr	r3, [pc, #96]	@ (8006150 <HAL_RCC_GetSysClockFreq+0x110>)
 80060ee:	617b      	str	r3, [r7, #20]
      break;
 80060f0:	e002      	b.n	80060f8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80060f2:	69fb      	ldr	r3, [r7, #28]
 80060f4:	617b      	str	r3, [r7, #20]
      break;
 80060f6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80060f8:	4b13      	ldr	r3, [pc, #76]	@ (8006148 <HAL_RCC_GetSysClockFreq+0x108>)
 80060fa:	68db      	ldr	r3, [r3, #12]
 80060fc:	091b      	lsrs	r3, r3, #4
 80060fe:	f003 030f 	and.w	r3, r3, #15
 8006102:	3301      	adds	r3, #1
 8006104:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006106:	4b10      	ldr	r3, [pc, #64]	@ (8006148 <HAL_RCC_GetSysClockFreq+0x108>)
 8006108:	68db      	ldr	r3, [r3, #12]
 800610a:	0a1b      	lsrs	r3, r3, #8
 800610c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006110:	697a      	ldr	r2, [r7, #20]
 8006112:	fb03 f202 	mul.w	r2, r3, r2
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	fbb2 f3f3 	udiv	r3, r2, r3
 800611c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800611e:	4b0a      	ldr	r3, [pc, #40]	@ (8006148 <HAL_RCC_GetSysClockFreq+0x108>)
 8006120:	68db      	ldr	r3, [r3, #12]
 8006122:	0e5b      	lsrs	r3, r3, #25
 8006124:	f003 0303 	and.w	r3, r3, #3
 8006128:	3301      	adds	r3, #1
 800612a:	005b      	lsls	r3, r3, #1
 800612c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800612e:	697a      	ldr	r2, [r7, #20]
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	fbb2 f3f3 	udiv	r3, r2, r3
 8006136:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006138:	69bb      	ldr	r3, [r7, #24]
}
 800613a:	4618      	mov	r0, r3
 800613c:	3724      	adds	r7, #36	@ 0x24
 800613e:	46bd      	mov	sp, r7
 8006140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006144:	4770      	bx	lr
 8006146:	bf00      	nop
 8006148:	40021000 	.word	0x40021000
 800614c:	0800a858 	.word	0x0800a858
 8006150:	00f42400 	.word	0x00f42400

08006154 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006154:	b480      	push	{r7}
 8006156:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006158:	4b03      	ldr	r3, [pc, #12]	@ (8006168 <HAL_RCC_GetHCLKFreq+0x14>)
 800615a:	681b      	ldr	r3, [r3, #0]
}
 800615c:	4618      	mov	r0, r3
 800615e:	46bd      	mov	sp, r7
 8006160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006164:	4770      	bx	lr
 8006166:	bf00      	nop
 8006168:	20040000 	.word	0x20040000

0800616c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006170:	f7ff fff0 	bl	8006154 <HAL_RCC_GetHCLKFreq>
 8006174:	4602      	mov	r2, r0
 8006176:	4b06      	ldr	r3, [pc, #24]	@ (8006190 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006178:	689b      	ldr	r3, [r3, #8]
 800617a:	0a1b      	lsrs	r3, r3, #8
 800617c:	f003 0307 	and.w	r3, r3, #7
 8006180:	4904      	ldr	r1, [pc, #16]	@ (8006194 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006182:	5ccb      	ldrb	r3, [r1, r3]
 8006184:	f003 031f 	and.w	r3, r3, #31
 8006188:	fa22 f303 	lsr.w	r3, r2, r3
}
 800618c:	4618      	mov	r0, r3
 800618e:	bd80      	pop	{r7, pc}
 8006190:	40021000 	.word	0x40021000
 8006194:	0800a850 	.word	0x0800a850

08006198 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800619c:	f7ff ffda 	bl	8006154 <HAL_RCC_GetHCLKFreq>
 80061a0:	4602      	mov	r2, r0
 80061a2:	4b06      	ldr	r3, [pc, #24]	@ (80061bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80061a4:	689b      	ldr	r3, [r3, #8]
 80061a6:	0adb      	lsrs	r3, r3, #11
 80061a8:	f003 0307 	and.w	r3, r3, #7
 80061ac:	4904      	ldr	r1, [pc, #16]	@ (80061c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80061ae:	5ccb      	ldrb	r3, [r1, r3]
 80061b0:	f003 031f 	and.w	r3, r3, #31
 80061b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	bd80      	pop	{r7, pc}
 80061bc:	40021000 	.word	0x40021000
 80061c0:	0800a850 	.word	0x0800a850

080061c4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b086      	sub	sp, #24
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80061cc:	2300      	movs	r3, #0
 80061ce:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80061d0:	4b27      	ldr	r3, [pc, #156]	@ (8006270 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80061d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d003      	beq.n	80061e4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80061dc:	f7ff f908 	bl	80053f0 <HAL_PWREx_GetVoltageRange>
 80061e0:	6178      	str	r0, [r7, #20]
 80061e2:	e014      	b.n	800620e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80061e4:	4b22      	ldr	r3, [pc, #136]	@ (8006270 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80061e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061e8:	4a21      	ldr	r2, [pc, #132]	@ (8006270 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80061ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80061f0:	4b1f      	ldr	r3, [pc, #124]	@ (8006270 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80061f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061f8:	60fb      	str	r3, [r7, #12]
 80061fa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80061fc:	f7ff f8f8 	bl	80053f0 <HAL_PWREx_GetVoltageRange>
 8006200:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006202:	4b1b      	ldr	r3, [pc, #108]	@ (8006270 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006204:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006206:	4a1a      	ldr	r2, [pc, #104]	@ (8006270 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006208:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800620c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006214:	d10b      	bne.n	800622e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2b80      	cmp	r3, #128	@ 0x80
 800621a:	d913      	bls.n	8006244 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2ba0      	cmp	r3, #160	@ 0xa0
 8006220:	d902      	bls.n	8006228 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006222:	2302      	movs	r3, #2
 8006224:	613b      	str	r3, [r7, #16]
 8006226:	e00d      	b.n	8006244 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006228:	2301      	movs	r3, #1
 800622a:	613b      	str	r3, [r7, #16]
 800622c:	e00a      	b.n	8006244 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2b7f      	cmp	r3, #127	@ 0x7f
 8006232:	d902      	bls.n	800623a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8006234:	2302      	movs	r3, #2
 8006236:	613b      	str	r3, [r7, #16]
 8006238:	e004      	b.n	8006244 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2b70      	cmp	r3, #112	@ 0x70
 800623e:	d101      	bne.n	8006244 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006240:	2301      	movs	r3, #1
 8006242:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006244:	4b0b      	ldr	r3, [pc, #44]	@ (8006274 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f023 020f 	bic.w	r2, r3, #15
 800624c:	4909      	ldr	r1, [pc, #36]	@ (8006274 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	4313      	orrs	r3, r2
 8006252:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006254:	4b07      	ldr	r3, [pc, #28]	@ (8006274 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f003 030f 	and.w	r3, r3, #15
 800625c:	693a      	ldr	r2, [r7, #16]
 800625e:	429a      	cmp	r2, r3
 8006260:	d001      	beq.n	8006266 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8006262:	2301      	movs	r3, #1
 8006264:	e000      	b.n	8006268 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8006266:	2300      	movs	r3, #0
}
 8006268:	4618      	mov	r0, r3
 800626a:	3718      	adds	r7, #24
 800626c:	46bd      	mov	sp, r7
 800626e:	bd80      	pop	{r7, pc}
 8006270:	40021000 	.word	0x40021000
 8006274:	40022000 	.word	0x40022000

08006278 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006278:	b480      	push	{r7}
 800627a:	b087      	sub	sp, #28
 800627c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800627e:	4b2d      	ldr	r3, [pc, #180]	@ (8006334 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006280:	68db      	ldr	r3, [r3, #12]
 8006282:	f003 0303 	and.w	r3, r3, #3
 8006286:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	2b03      	cmp	r3, #3
 800628c:	d00b      	beq.n	80062a6 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2b03      	cmp	r3, #3
 8006292:	d825      	bhi.n	80062e0 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2b01      	cmp	r3, #1
 8006298:	d008      	beq.n	80062ac <RCC_GetSysClockFreqFromPLLSource+0x34>
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	2b02      	cmp	r3, #2
 800629e:	d11f      	bne.n	80062e0 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80062a0:	4b25      	ldr	r3, [pc, #148]	@ (8006338 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80062a2:	613b      	str	r3, [r7, #16]
    break;
 80062a4:	e01f      	b.n	80062e6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80062a6:	4b24      	ldr	r3, [pc, #144]	@ (8006338 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80062a8:	613b      	str	r3, [r7, #16]
    break;
 80062aa:	e01c      	b.n	80062e6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80062ac:	4b21      	ldr	r3, [pc, #132]	@ (8006334 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f003 0308 	and.w	r3, r3, #8
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d107      	bne.n	80062c8 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80062b8:	4b1e      	ldr	r3, [pc, #120]	@ (8006334 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80062ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80062be:	0a1b      	lsrs	r3, r3, #8
 80062c0:	f003 030f 	and.w	r3, r3, #15
 80062c4:	617b      	str	r3, [r7, #20]
 80062c6:	e005      	b.n	80062d4 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80062c8:	4b1a      	ldr	r3, [pc, #104]	@ (8006334 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	091b      	lsrs	r3, r3, #4
 80062ce:	f003 030f 	and.w	r3, r3, #15
 80062d2:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80062d4:	4a19      	ldr	r2, [pc, #100]	@ (800633c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80062d6:	697b      	ldr	r3, [r7, #20]
 80062d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062dc:	613b      	str	r3, [r7, #16]
    break;
 80062de:	e002      	b.n	80062e6 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80062e0:	2300      	movs	r3, #0
 80062e2:	613b      	str	r3, [r7, #16]
    break;
 80062e4:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80062e6:	4b13      	ldr	r3, [pc, #76]	@ (8006334 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80062e8:	68db      	ldr	r3, [r3, #12]
 80062ea:	091b      	lsrs	r3, r3, #4
 80062ec:	f003 030f 	and.w	r3, r3, #15
 80062f0:	3301      	adds	r3, #1
 80062f2:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80062f4:	4b0f      	ldr	r3, [pc, #60]	@ (8006334 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80062f6:	68db      	ldr	r3, [r3, #12]
 80062f8:	0a1b      	lsrs	r3, r3, #8
 80062fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80062fe:	693a      	ldr	r2, [r7, #16]
 8006300:	fb03 f202 	mul.w	r2, r3, r2
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	fbb2 f3f3 	udiv	r3, r2, r3
 800630a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800630c:	4b09      	ldr	r3, [pc, #36]	@ (8006334 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800630e:	68db      	ldr	r3, [r3, #12]
 8006310:	0e5b      	lsrs	r3, r3, #25
 8006312:	f003 0303 	and.w	r3, r3, #3
 8006316:	3301      	adds	r3, #1
 8006318:	005b      	lsls	r3, r3, #1
 800631a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800631c:	693a      	ldr	r2, [r7, #16]
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	fbb2 f3f3 	udiv	r3, r2, r3
 8006324:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8006326:	683b      	ldr	r3, [r7, #0]
}
 8006328:	4618      	mov	r0, r3
 800632a:	371c      	adds	r7, #28
 800632c:	46bd      	mov	sp, r7
 800632e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006332:	4770      	bx	lr
 8006334:	40021000 	.word	0x40021000
 8006338:	00f42400 	.word	0x00f42400
 800633c:	0800a858 	.word	0x0800a858

08006340 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b086      	sub	sp, #24
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006348:	2300      	movs	r3, #0
 800634a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800634c:	2300      	movs	r3, #0
 800634e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006358:	2b00      	cmp	r3, #0
 800635a:	d040      	beq.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006360:	2b80      	cmp	r3, #128	@ 0x80
 8006362:	d02a      	beq.n	80063ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006364:	2b80      	cmp	r3, #128	@ 0x80
 8006366:	d825      	bhi.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006368:	2b60      	cmp	r3, #96	@ 0x60
 800636a:	d026      	beq.n	80063ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800636c:	2b60      	cmp	r3, #96	@ 0x60
 800636e:	d821      	bhi.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006370:	2b40      	cmp	r3, #64	@ 0x40
 8006372:	d006      	beq.n	8006382 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8006374:	2b40      	cmp	r3, #64	@ 0x40
 8006376:	d81d      	bhi.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006378:	2b00      	cmp	r3, #0
 800637a:	d009      	beq.n	8006390 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800637c:	2b20      	cmp	r3, #32
 800637e:	d010      	beq.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8006380:	e018      	b.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006382:	4b89      	ldr	r3, [pc, #548]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006384:	68db      	ldr	r3, [r3, #12]
 8006386:	4a88      	ldr	r2, [pc, #544]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006388:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800638c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800638e:	e015      	b.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	3304      	adds	r3, #4
 8006394:	2100      	movs	r1, #0
 8006396:	4618      	mov	r0, r3
 8006398:	f000 fb02 	bl	80069a0 <RCCEx_PLLSAI1_Config>
 800639c:	4603      	mov	r3, r0
 800639e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80063a0:	e00c      	b.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	3320      	adds	r3, #32
 80063a6:	2100      	movs	r1, #0
 80063a8:	4618      	mov	r0, r3
 80063aa:	f000 fbed 	bl	8006b88 <RCCEx_PLLSAI2_Config>
 80063ae:	4603      	mov	r3, r0
 80063b0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80063b2:	e003      	b.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80063b4:	2301      	movs	r3, #1
 80063b6:	74fb      	strb	r3, [r7, #19]
      break;
 80063b8:	e000      	b.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80063ba:	bf00      	nop
    }

    if(ret == HAL_OK)
 80063bc:	7cfb      	ldrb	r3, [r7, #19]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d10b      	bne.n	80063da <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80063c2:	4b79      	ldr	r3, [pc, #484]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80063c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80063c8:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80063d0:	4975      	ldr	r1, [pc, #468]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80063d2:	4313      	orrs	r3, r2
 80063d4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80063d8:	e001      	b.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063da:	7cfb      	ldrb	r3, [r7, #19]
 80063dc:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d047      	beq.n	800647a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063f2:	d030      	beq.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80063f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063f8:	d82a      	bhi.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80063fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063fe:	d02a      	beq.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006400:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006404:	d824      	bhi.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006406:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800640a:	d008      	beq.n	800641e <HAL_RCCEx_PeriphCLKConfig+0xde>
 800640c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006410:	d81e      	bhi.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006412:	2b00      	cmp	r3, #0
 8006414:	d00a      	beq.n	800642c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8006416:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800641a:	d010      	beq.n	800643e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800641c:	e018      	b.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800641e:	4b62      	ldr	r3, [pc, #392]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006420:	68db      	ldr	r3, [r3, #12]
 8006422:	4a61      	ldr	r2, [pc, #388]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006424:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006428:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800642a:	e015      	b.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	3304      	adds	r3, #4
 8006430:	2100      	movs	r1, #0
 8006432:	4618      	mov	r0, r3
 8006434:	f000 fab4 	bl	80069a0 <RCCEx_PLLSAI1_Config>
 8006438:	4603      	mov	r3, r0
 800643a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800643c:	e00c      	b.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	3320      	adds	r3, #32
 8006442:	2100      	movs	r1, #0
 8006444:	4618      	mov	r0, r3
 8006446:	f000 fb9f 	bl	8006b88 <RCCEx_PLLSAI2_Config>
 800644a:	4603      	mov	r3, r0
 800644c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800644e:	e003      	b.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006450:	2301      	movs	r3, #1
 8006452:	74fb      	strb	r3, [r7, #19]
      break;
 8006454:	e000      	b.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8006456:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006458:	7cfb      	ldrb	r3, [r7, #19]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d10b      	bne.n	8006476 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800645e:	4b52      	ldr	r3, [pc, #328]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006460:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006464:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800646c:	494e      	ldr	r1, [pc, #312]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800646e:	4313      	orrs	r3, r2
 8006470:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006474:	e001      	b.n	800647a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006476:	7cfb      	ldrb	r3, [r7, #19]
 8006478:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006482:	2b00      	cmp	r3, #0
 8006484:	f000 809f 	beq.w	80065c6 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006488:	2300      	movs	r3, #0
 800648a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800648c:	4b46      	ldr	r3, [pc, #280]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800648e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006490:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006494:	2b00      	cmp	r3, #0
 8006496:	d101      	bne.n	800649c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8006498:	2301      	movs	r3, #1
 800649a:	e000      	b.n	800649e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800649c:	2300      	movs	r3, #0
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d00d      	beq.n	80064be <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80064a2:	4b41      	ldr	r3, [pc, #260]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064a6:	4a40      	ldr	r2, [pc, #256]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80064ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80064ae:	4b3e      	ldr	r3, [pc, #248]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064b6:	60bb      	str	r3, [r7, #8]
 80064b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80064ba:	2301      	movs	r3, #1
 80064bc:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80064be:	4b3b      	ldr	r3, [pc, #236]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4a3a      	ldr	r2, [pc, #232]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80064c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80064c8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80064ca:	f7fc f911 	bl	80026f0 <HAL_GetTick>
 80064ce:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80064d0:	e009      	b.n	80064e6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064d2:	f7fc f90d 	bl	80026f0 <HAL_GetTick>
 80064d6:	4602      	mov	r2, r0
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	1ad3      	subs	r3, r2, r3
 80064dc:	2b02      	cmp	r3, #2
 80064de:	d902      	bls.n	80064e6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80064e0:	2303      	movs	r3, #3
 80064e2:	74fb      	strb	r3, [r7, #19]
        break;
 80064e4:	e005      	b.n	80064f2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80064e6:	4b31      	ldr	r3, [pc, #196]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d0ef      	beq.n	80064d2 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80064f2:	7cfb      	ldrb	r3, [r7, #19]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d15b      	bne.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80064f8:	4b2b      	ldr	r3, [pc, #172]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006502:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006504:	697b      	ldr	r3, [r7, #20]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d01f      	beq.n	800654a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006510:	697a      	ldr	r2, [r7, #20]
 8006512:	429a      	cmp	r2, r3
 8006514:	d019      	beq.n	800654a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006516:	4b24      	ldr	r3, [pc, #144]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006518:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800651c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006520:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006522:	4b21      	ldr	r3, [pc, #132]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006524:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006528:	4a1f      	ldr	r2, [pc, #124]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800652a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800652e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006532:	4b1d      	ldr	r3, [pc, #116]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006534:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006538:	4a1b      	ldr	r2, [pc, #108]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800653a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800653e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006542:	4a19      	ldr	r2, [pc, #100]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006544:	697b      	ldr	r3, [r7, #20]
 8006546:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	f003 0301 	and.w	r3, r3, #1
 8006550:	2b00      	cmp	r3, #0
 8006552:	d016      	beq.n	8006582 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006554:	f7fc f8cc 	bl	80026f0 <HAL_GetTick>
 8006558:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800655a:	e00b      	b.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800655c:	f7fc f8c8 	bl	80026f0 <HAL_GetTick>
 8006560:	4602      	mov	r2, r0
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	1ad3      	subs	r3, r2, r3
 8006566:	f241 3288 	movw	r2, #5000	@ 0x1388
 800656a:	4293      	cmp	r3, r2
 800656c:	d902      	bls.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800656e:	2303      	movs	r3, #3
 8006570:	74fb      	strb	r3, [r7, #19]
            break;
 8006572:	e006      	b.n	8006582 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006574:	4b0c      	ldr	r3, [pc, #48]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006576:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800657a:	f003 0302 	and.w	r3, r3, #2
 800657e:	2b00      	cmp	r3, #0
 8006580:	d0ec      	beq.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8006582:	7cfb      	ldrb	r3, [r7, #19]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d10c      	bne.n	80065a2 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006588:	4b07      	ldr	r3, [pc, #28]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800658a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800658e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006598:	4903      	ldr	r1, [pc, #12]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800659a:	4313      	orrs	r3, r2
 800659c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80065a0:	e008      	b.n	80065b4 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80065a2:	7cfb      	ldrb	r3, [r7, #19]
 80065a4:	74bb      	strb	r3, [r7, #18]
 80065a6:	e005      	b.n	80065b4 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80065a8:	40021000 	.word	0x40021000
 80065ac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065b0:	7cfb      	ldrb	r3, [r7, #19]
 80065b2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80065b4:	7c7b      	ldrb	r3, [r7, #17]
 80065b6:	2b01      	cmp	r3, #1
 80065b8:	d105      	bne.n	80065c6 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80065ba:	4ba0      	ldr	r3, [pc, #640]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065be:	4a9f      	ldr	r2, [pc, #636]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80065c4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f003 0301 	and.w	r3, r3, #1
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d00a      	beq.n	80065e8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80065d2:	4b9a      	ldr	r3, [pc, #616]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065d8:	f023 0203 	bic.w	r2, r3, #3
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065e0:	4996      	ldr	r1, [pc, #600]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065e2:	4313      	orrs	r3, r2
 80065e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f003 0302 	and.w	r3, r3, #2
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d00a      	beq.n	800660a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80065f4:	4b91      	ldr	r3, [pc, #580]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065fa:	f023 020c 	bic.w	r2, r3, #12
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006602:	498e      	ldr	r1, [pc, #568]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006604:	4313      	orrs	r3, r2
 8006606:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f003 0304 	and.w	r3, r3, #4
 8006612:	2b00      	cmp	r3, #0
 8006614:	d00a      	beq.n	800662c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006616:	4b89      	ldr	r3, [pc, #548]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006618:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800661c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006624:	4985      	ldr	r1, [pc, #532]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006626:	4313      	orrs	r3, r2
 8006628:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f003 0308 	and.w	r3, r3, #8
 8006634:	2b00      	cmp	r3, #0
 8006636:	d00a      	beq.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006638:	4b80      	ldr	r3, [pc, #512]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800663a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800663e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006646:	497d      	ldr	r1, [pc, #500]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006648:	4313      	orrs	r3, r2
 800664a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f003 0310 	and.w	r3, r3, #16
 8006656:	2b00      	cmp	r3, #0
 8006658:	d00a      	beq.n	8006670 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800665a:	4b78      	ldr	r3, [pc, #480]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800665c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006660:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006668:	4974      	ldr	r1, [pc, #464]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800666a:	4313      	orrs	r3, r2
 800666c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f003 0320 	and.w	r3, r3, #32
 8006678:	2b00      	cmp	r3, #0
 800667a:	d00a      	beq.n	8006692 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800667c:	4b6f      	ldr	r3, [pc, #444]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800667e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006682:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800668a:	496c      	ldr	r1, [pc, #432]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800668c:	4313      	orrs	r3, r2
 800668e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800669a:	2b00      	cmp	r3, #0
 800669c:	d00a      	beq.n	80066b4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800669e:	4b67      	ldr	r3, [pc, #412]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066a4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80066ac:	4963      	ldr	r1, [pc, #396]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066ae:	4313      	orrs	r3, r2
 80066b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d00a      	beq.n	80066d6 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80066c0:	4b5e      	ldr	r3, [pc, #376]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80066ce:	495b      	ldr	r1, [pc, #364]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066d0:	4313      	orrs	r3, r2
 80066d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d00a      	beq.n	80066f8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80066e2:	4b56      	ldr	r3, [pc, #344]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066e8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066f0:	4952      	ldr	r1, [pc, #328]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066f2:	4313      	orrs	r3, r2
 80066f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006700:	2b00      	cmp	r3, #0
 8006702:	d00a      	beq.n	800671a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006704:	4b4d      	ldr	r3, [pc, #308]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006706:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800670a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006712:	494a      	ldr	r1, [pc, #296]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006714:	4313      	orrs	r3, r2
 8006716:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006722:	2b00      	cmp	r3, #0
 8006724:	d00a      	beq.n	800673c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006726:	4b45      	ldr	r3, [pc, #276]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006728:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800672c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006734:	4941      	ldr	r1, [pc, #260]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006736:	4313      	orrs	r3, r2
 8006738:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006744:	2b00      	cmp	r3, #0
 8006746:	d00a      	beq.n	800675e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006748:	4b3c      	ldr	r3, [pc, #240]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800674a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800674e:	f023 0203 	bic.w	r2, r3, #3
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006756:	4939      	ldr	r1, [pc, #228]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006758:	4313      	orrs	r3, r2
 800675a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006766:	2b00      	cmp	r3, #0
 8006768:	d028      	beq.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800676a:	4b34      	ldr	r3, [pc, #208]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800676c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006770:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006778:	4930      	ldr	r1, [pc, #192]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800677a:	4313      	orrs	r3, r2
 800677c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006784:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006788:	d106      	bne.n	8006798 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800678a:	4b2c      	ldr	r3, [pc, #176]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800678c:	68db      	ldr	r3, [r3, #12]
 800678e:	4a2b      	ldr	r2, [pc, #172]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006790:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006794:	60d3      	str	r3, [r2, #12]
 8006796:	e011      	b.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800679c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80067a0:	d10c      	bne.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	3304      	adds	r3, #4
 80067a6:	2101      	movs	r1, #1
 80067a8:	4618      	mov	r0, r3
 80067aa:	f000 f8f9 	bl	80069a0 <RCCEx_PLLSAI1_Config>
 80067ae:	4603      	mov	r3, r0
 80067b0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80067b2:	7cfb      	ldrb	r3, [r7, #19]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d001      	beq.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80067b8:	7cfb      	ldrb	r3, [r7, #19]
 80067ba:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d04d      	beq.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80067cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80067d0:	d108      	bne.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80067d2:	4b1a      	ldr	r3, [pc, #104]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80067d8:	4a18      	ldr	r2, [pc, #96]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80067de:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80067e2:	e012      	b.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80067e4:	4b15      	ldr	r3, [pc, #84]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80067ea:	4a14      	ldr	r2, [pc, #80]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067ec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80067f0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80067f4:	4b11      	ldr	r3, [pc, #68]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006802:	490e      	ldr	r1, [pc, #56]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006804:	4313      	orrs	r3, r2
 8006806:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800680e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006812:	d106      	bne.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006814:	4b09      	ldr	r3, [pc, #36]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006816:	68db      	ldr	r3, [r3, #12]
 8006818:	4a08      	ldr	r2, [pc, #32]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800681a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800681e:	60d3      	str	r3, [r2, #12]
 8006820:	e020      	b.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006826:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800682a:	d109      	bne.n	8006840 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800682c:	4b03      	ldr	r3, [pc, #12]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800682e:	68db      	ldr	r3, [r3, #12]
 8006830:	4a02      	ldr	r2, [pc, #8]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006832:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006836:	60d3      	str	r3, [r2, #12]
 8006838:	e014      	b.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800683a:	bf00      	nop
 800683c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006844:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006848:	d10c      	bne.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	3304      	adds	r3, #4
 800684e:	2101      	movs	r1, #1
 8006850:	4618      	mov	r0, r3
 8006852:	f000 f8a5 	bl	80069a0 <RCCEx_PLLSAI1_Config>
 8006856:	4603      	mov	r3, r0
 8006858:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800685a:	7cfb      	ldrb	r3, [r7, #19]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d001      	beq.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006860:	7cfb      	ldrb	r3, [r7, #19]
 8006862:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800686c:	2b00      	cmp	r3, #0
 800686e:	d028      	beq.n	80068c2 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006870:	4b4a      	ldr	r3, [pc, #296]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006872:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006876:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800687e:	4947      	ldr	r1, [pc, #284]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006880:	4313      	orrs	r3, r2
 8006882:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800688a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800688e:	d106      	bne.n	800689e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006890:	4b42      	ldr	r3, [pc, #264]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006892:	68db      	ldr	r3, [r3, #12]
 8006894:	4a41      	ldr	r2, [pc, #260]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006896:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800689a:	60d3      	str	r3, [r2, #12]
 800689c:	e011      	b.n	80068c2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80068a2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80068a6:	d10c      	bne.n	80068c2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	3304      	adds	r3, #4
 80068ac:	2101      	movs	r1, #1
 80068ae:	4618      	mov	r0, r3
 80068b0:	f000 f876 	bl	80069a0 <RCCEx_PLLSAI1_Config>
 80068b4:	4603      	mov	r3, r0
 80068b6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80068b8:	7cfb      	ldrb	r3, [r7, #19]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d001      	beq.n	80068c2 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80068be:	7cfb      	ldrb	r3, [r7, #19]
 80068c0:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d01e      	beq.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80068ce:	4b33      	ldr	r3, [pc, #204]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80068d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068d4:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068de:	492f      	ldr	r1, [pc, #188]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80068e0:	4313      	orrs	r3, r2
 80068e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80068f0:	d10c      	bne.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	3304      	adds	r3, #4
 80068f6:	2102      	movs	r1, #2
 80068f8:	4618      	mov	r0, r3
 80068fa:	f000 f851 	bl	80069a0 <RCCEx_PLLSAI1_Config>
 80068fe:	4603      	mov	r3, r0
 8006900:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006902:	7cfb      	ldrb	r3, [r7, #19]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d001      	beq.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8006908:	7cfb      	ldrb	r3, [r7, #19]
 800690a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006914:	2b00      	cmp	r3, #0
 8006916:	d00b      	beq.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006918:	4b20      	ldr	r3, [pc, #128]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800691a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800691e:	f023 0204 	bic.w	r2, r3, #4
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006928:	491c      	ldr	r1, [pc, #112]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800692a:	4313      	orrs	r3, r2
 800692c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006938:	2b00      	cmp	r3, #0
 800693a:	d00b      	beq.n	8006954 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800693c:	4b17      	ldr	r3, [pc, #92]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800693e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006942:	f023 0218 	bic.w	r2, r3, #24
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800694c:	4913      	ldr	r1, [pc, #76]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800694e:	4313      	orrs	r3, r2
 8006950:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800695c:	2b00      	cmp	r3, #0
 800695e:	d017      	beq.n	8006990 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006960:	4b0e      	ldr	r3, [pc, #56]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006962:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006966:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006970:	490a      	ldr	r1, [pc, #40]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006972:	4313      	orrs	r3, r2
 8006974:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800697e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006982:	d105      	bne.n	8006990 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006984:	4b05      	ldr	r3, [pc, #20]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006986:	68db      	ldr	r3, [r3, #12]
 8006988:	4a04      	ldr	r2, [pc, #16]	@ (800699c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800698a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800698e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006990:	7cbb      	ldrb	r3, [r7, #18]
}
 8006992:	4618      	mov	r0, r3
 8006994:	3718      	adds	r7, #24
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}
 800699a:	bf00      	nop
 800699c:	40021000 	.word	0x40021000

080069a0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b084      	sub	sp, #16
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
 80069a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80069aa:	2300      	movs	r3, #0
 80069ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80069ae:	4b72      	ldr	r3, [pc, #456]	@ (8006b78 <RCCEx_PLLSAI1_Config+0x1d8>)
 80069b0:	68db      	ldr	r3, [r3, #12]
 80069b2:	f003 0303 	and.w	r3, r3, #3
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d00e      	beq.n	80069d8 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80069ba:	4b6f      	ldr	r3, [pc, #444]	@ (8006b78 <RCCEx_PLLSAI1_Config+0x1d8>)
 80069bc:	68db      	ldr	r3, [r3, #12]
 80069be:	f003 0203 	and.w	r2, r3, #3
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	429a      	cmp	r2, r3
 80069c8:	d103      	bne.n	80069d2 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
       ||
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d142      	bne.n	8006a58 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80069d2:	2301      	movs	r3, #1
 80069d4:	73fb      	strb	r3, [r7, #15]
 80069d6:	e03f      	b.n	8006a58 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	2b03      	cmp	r3, #3
 80069de:	d018      	beq.n	8006a12 <RCCEx_PLLSAI1_Config+0x72>
 80069e0:	2b03      	cmp	r3, #3
 80069e2:	d825      	bhi.n	8006a30 <RCCEx_PLLSAI1_Config+0x90>
 80069e4:	2b01      	cmp	r3, #1
 80069e6:	d002      	beq.n	80069ee <RCCEx_PLLSAI1_Config+0x4e>
 80069e8:	2b02      	cmp	r3, #2
 80069ea:	d009      	beq.n	8006a00 <RCCEx_PLLSAI1_Config+0x60>
 80069ec:	e020      	b.n	8006a30 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80069ee:	4b62      	ldr	r3, [pc, #392]	@ (8006b78 <RCCEx_PLLSAI1_Config+0x1d8>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f003 0302 	and.w	r3, r3, #2
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d11d      	bne.n	8006a36 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80069fa:	2301      	movs	r3, #1
 80069fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80069fe:	e01a      	b.n	8006a36 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006a00:	4b5d      	ldr	r3, [pc, #372]	@ (8006b78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d116      	bne.n	8006a3a <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006a10:	e013      	b.n	8006a3a <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006a12:	4b59      	ldr	r3, [pc, #356]	@ (8006b78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d10f      	bne.n	8006a3e <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006a1e:	4b56      	ldr	r3, [pc, #344]	@ (8006b78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d109      	bne.n	8006a3e <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006a2e:	e006      	b.n	8006a3e <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006a30:	2301      	movs	r3, #1
 8006a32:	73fb      	strb	r3, [r7, #15]
      break;
 8006a34:	e004      	b.n	8006a40 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006a36:	bf00      	nop
 8006a38:	e002      	b.n	8006a40 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006a3a:	bf00      	nop
 8006a3c:	e000      	b.n	8006a40 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006a3e:	bf00      	nop
    }

    if(status == HAL_OK)
 8006a40:	7bfb      	ldrb	r3, [r7, #15]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d108      	bne.n	8006a58 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8006a46:	4b4c      	ldr	r3, [pc, #304]	@ (8006b78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a48:	68db      	ldr	r3, [r3, #12]
 8006a4a:	f023 0203 	bic.w	r2, r3, #3
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	4949      	ldr	r1, [pc, #292]	@ (8006b78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a54:	4313      	orrs	r3, r2
 8006a56:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006a58:	7bfb      	ldrb	r3, [r7, #15]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	f040 8086 	bne.w	8006b6c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006a60:	4b45      	ldr	r3, [pc, #276]	@ (8006b78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	4a44      	ldr	r2, [pc, #272]	@ (8006b78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a66:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006a6a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a6c:	f7fb fe40 	bl	80026f0 <HAL_GetTick>
 8006a70:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006a72:	e009      	b.n	8006a88 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006a74:	f7fb fe3c 	bl	80026f0 <HAL_GetTick>
 8006a78:	4602      	mov	r2, r0
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	1ad3      	subs	r3, r2, r3
 8006a7e:	2b02      	cmp	r3, #2
 8006a80:	d902      	bls.n	8006a88 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006a82:	2303      	movs	r3, #3
 8006a84:	73fb      	strb	r3, [r7, #15]
        break;
 8006a86:	e005      	b.n	8006a94 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006a88:	4b3b      	ldr	r3, [pc, #236]	@ (8006b78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d1ef      	bne.n	8006a74 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006a94:	7bfb      	ldrb	r3, [r7, #15]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d168      	bne.n	8006b6c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d113      	bne.n	8006ac8 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006aa0:	4b35      	ldr	r3, [pc, #212]	@ (8006b78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006aa2:	691a      	ldr	r2, [r3, #16]
 8006aa4:	4b35      	ldr	r3, [pc, #212]	@ (8006b7c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006aa6:	4013      	ands	r3, r2
 8006aa8:	687a      	ldr	r2, [r7, #4]
 8006aaa:	6892      	ldr	r2, [r2, #8]
 8006aac:	0211      	lsls	r1, r2, #8
 8006aae:	687a      	ldr	r2, [r7, #4]
 8006ab0:	68d2      	ldr	r2, [r2, #12]
 8006ab2:	06d2      	lsls	r2, r2, #27
 8006ab4:	4311      	orrs	r1, r2
 8006ab6:	687a      	ldr	r2, [r7, #4]
 8006ab8:	6852      	ldr	r2, [r2, #4]
 8006aba:	3a01      	subs	r2, #1
 8006abc:	0112      	lsls	r2, r2, #4
 8006abe:	430a      	orrs	r2, r1
 8006ac0:	492d      	ldr	r1, [pc, #180]	@ (8006b78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	610b      	str	r3, [r1, #16]
 8006ac6:	e02d      	b.n	8006b24 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	2b01      	cmp	r3, #1
 8006acc:	d115      	bne.n	8006afa <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006ace:	4b2a      	ldr	r3, [pc, #168]	@ (8006b78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ad0:	691a      	ldr	r2, [r3, #16]
 8006ad2:	4b2b      	ldr	r3, [pc, #172]	@ (8006b80 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006ad4:	4013      	ands	r3, r2
 8006ad6:	687a      	ldr	r2, [r7, #4]
 8006ad8:	6892      	ldr	r2, [r2, #8]
 8006ada:	0211      	lsls	r1, r2, #8
 8006adc:	687a      	ldr	r2, [r7, #4]
 8006ade:	6912      	ldr	r2, [r2, #16]
 8006ae0:	0852      	lsrs	r2, r2, #1
 8006ae2:	3a01      	subs	r2, #1
 8006ae4:	0552      	lsls	r2, r2, #21
 8006ae6:	4311      	orrs	r1, r2
 8006ae8:	687a      	ldr	r2, [r7, #4]
 8006aea:	6852      	ldr	r2, [r2, #4]
 8006aec:	3a01      	subs	r2, #1
 8006aee:	0112      	lsls	r2, r2, #4
 8006af0:	430a      	orrs	r2, r1
 8006af2:	4921      	ldr	r1, [pc, #132]	@ (8006b78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006af4:	4313      	orrs	r3, r2
 8006af6:	610b      	str	r3, [r1, #16]
 8006af8:	e014      	b.n	8006b24 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006afa:	4b1f      	ldr	r3, [pc, #124]	@ (8006b78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006afc:	691a      	ldr	r2, [r3, #16]
 8006afe:	4b21      	ldr	r3, [pc, #132]	@ (8006b84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006b00:	4013      	ands	r3, r2
 8006b02:	687a      	ldr	r2, [r7, #4]
 8006b04:	6892      	ldr	r2, [r2, #8]
 8006b06:	0211      	lsls	r1, r2, #8
 8006b08:	687a      	ldr	r2, [r7, #4]
 8006b0a:	6952      	ldr	r2, [r2, #20]
 8006b0c:	0852      	lsrs	r2, r2, #1
 8006b0e:	3a01      	subs	r2, #1
 8006b10:	0652      	lsls	r2, r2, #25
 8006b12:	4311      	orrs	r1, r2
 8006b14:	687a      	ldr	r2, [r7, #4]
 8006b16:	6852      	ldr	r2, [r2, #4]
 8006b18:	3a01      	subs	r2, #1
 8006b1a:	0112      	lsls	r2, r2, #4
 8006b1c:	430a      	orrs	r2, r1
 8006b1e:	4916      	ldr	r1, [pc, #88]	@ (8006b78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b20:	4313      	orrs	r3, r2
 8006b22:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006b24:	4b14      	ldr	r3, [pc, #80]	@ (8006b78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	4a13      	ldr	r2, [pc, #76]	@ (8006b78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b2a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006b2e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b30:	f7fb fdde 	bl	80026f0 <HAL_GetTick>
 8006b34:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006b36:	e009      	b.n	8006b4c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006b38:	f7fb fdda 	bl	80026f0 <HAL_GetTick>
 8006b3c:	4602      	mov	r2, r0
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	1ad3      	subs	r3, r2, r3
 8006b42:	2b02      	cmp	r3, #2
 8006b44:	d902      	bls.n	8006b4c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006b46:	2303      	movs	r3, #3
 8006b48:	73fb      	strb	r3, [r7, #15]
          break;
 8006b4a:	e005      	b.n	8006b58 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006b4c:	4b0a      	ldr	r3, [pc, #40]	@ (8006b78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d0ef      	beq.n	8006b38 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006b58:	7bfb      	ldrb	r3, [r7, #15]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d106      	bne.n	8006b6c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006b5e:	4b06      	ldr	r3, [pc, #24]	@ (8006b78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b60:	691a      	ldr	r2, [r3, #16]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	699b      	ldr	r3, [r3, #24]
 8006b66:	4904      	ldr	r1, [pc, #16]	@ (8006b78 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006b6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3710      	adds	r7, #16
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}
 8006b76:	bf00      	nop
 8006b78:	40021000 	.word	0x40021000
 8006b7c:	07ff800f 	.word	0x07ff800f
 8006b80:	ff9f800f 	.word	0xff9f800f
 8006b84:	f9ff800f 	.word	0xf9ff800f

08006b88 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b084      	sub	sp, #16
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
 8006b90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006b92:	2300      	movs	r3, #0
 8006b94:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006b96:	4b72      	ldr	r3, [pc, #456]	@ (8006d60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b98:	68db      	ldr	r3, [r3, #12]
 8006b9a:	f003 0303 	and.w	r3, r3, #3
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d00e      	beq.n	8006bc0 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006ba2:	4b6f      	ldr	r3, [pc, #444]	@ (8006d60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ba4:	68db      	ldr	r3, [r3, #12]
 8006ba6:	f003 0203 	and.w	r2, r3, #3
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	429a      	cmp	r2, r3
 8006bb0:	d103      	bne.n	8006bba <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
       ||
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d142      	bne.n	8006c40 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8006bba:	2301      	movs	r3, #1
 8006bbc:	73fb      	strb	r3, [r7, #15]
 8006bbe:	e03f      	b.n	8006c40 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	2b03      	cmp	r3, #3
 8006bc6:	d018      	beq.n	8006bfa <RCCEx_PLLSAI2_Config+0x72>
 8006bc8:	2b03      	cmp	r3, #3
 8006bca:	d825      	bhi.n	8006c18 <RCCEx_PLLSAI2_Config+0x90>
 8006bcc:	2b01      	cmp	r3, #1
 8006bce:	d002      	beq.n	8006bd6 <RCCEx_PLLSAI2_Config+0x4e>
 8006bd0:	2b02      	cmp	r3, #2
 8006bd2:	d009      	beq.n	8006be8 <RCCEx_PLLSAI2_Config+0x60>
 8006bd4:	e020      	b.n	8006c18 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006bd6:	4b62      	ldr	r3, [pc, #392]	@ (8006d60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f003 0302 	and.w	r3, r3, #2
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d11d      	bne.n	8006c1e <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8006be2:	2301      	movs	r3, #1
 8006be4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006be6:	e01a      	b.n	8006c1e <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006be8:	4b5d      	ldr	r3, [pc, #372]	@ (8006d60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d116      	bne.n	8006c22 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006bf8:	e013      	b.n	8006c22 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006bfa:	4b59      	ldr	r3, [pc, #356]	@ (8006d60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d10f      	bne.n	8006c26 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006c06:	4b56      	ldr	r3, [pc, #344]	@ (8006d60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d109      	bne.n	8006c26 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8006c12:	2301      	movs	r3, #1
 8006c14:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006c16:	e006      	b.n	8006c26 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006c18:	2301      	movs	r3, #1
 8006c1a:	73fb      	strb	r3, [r7, #15]
      break;
 8006c1c:	e004      	b.n	8006c28 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006c1e:	bf00      	nop
 8006c20:	e002      	b.n	8006c28 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006c22:	bf00      	nop
 8006c24:	e000      	b.n	8006c28 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006c26:	bf00      	nop
    }

    if(status == HAL_OK)
 8006c28:	7bfb      	ldrb	r3, [r7, #15]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d108      	bne.n	8006c40 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006c2e:	4b4c      	ldr	r3, [pc, #304]	@ (8006d60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c30:	68db      	ldr	r3, [r3, #12]
 8006c32:	f023 0203 	bic.w	r2, r3, #3
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	4949      	ldr	r1, [pc, #292]	@ (8006d60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006c40:	7bfb      	ldrb	r3, [r7, #15]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	f040 8086 	bne.w	8006d54 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006c48:	4b45      	ldr	r3, [pc, #276]	@ (8006d60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	4a44      	ldr	r2, [pc, #272]	@ (8006d60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c4e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c52:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c54:	f7fb fd4c 	bl	80026f0 <HAL_GetTick>
 8006c58:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006c5a:	e009      	b.n	8006c70 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006c5c:	f7fb fd48 	bl	80026f0 <HAL_GetTick>
 8006c60:	4602      	mov	r2, r0
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	1ad3      	subs	r3, r2, r3
 8006c66:	2b02      	cmp	r3, #2
 8006c68:	d902      	bls.n	8006c70 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006c6a:	2303      	movs	r3, #3
 8006c6c:	73fb      	strb	r3, [r7, #15]
        break;
 8006c6e:	e005      	b.n	8006c7c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006c70:	4b3b      	ldr	r3, [pc, #236]	@ (8006d60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d1ef      	bne.n	8006c5c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006c7c:	7bfb      	ldrb	r3, [r7, #15]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d168      	bne.n	8006d54 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d113      	bne.n	8006cb0 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006c88:	4b35      	ldr	r3, [pc, #212]	@ (8006d60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c8a:	695a      	ldr	r2, [r3, #20]
 8006c8c:	4b35      	ldr	r3, [pc, #212]	@ (8006d64 <RCCEx_PLLSAI2_Config+0x1dc>)
 8006c8e:	4013      	ands	r3, r2
 8006c90:	687a      	ldr	r2, [r7, #4]
 8006c92:	6892      	ldr	r2, [r2, #8]
 8006c94:	0211      	lsls	r1, r2, #8
 8006c96:	687a      	ldr	r2, [r7, #4]
 8006c98:	68d2      	ldr	r2, [r2, #12]
 8006c9a:	06d2      	lsls	r2, r2, #27
 8006c9c:	4311      	orrs	r1, r2
 8006c9e:	687a      	ldr	r2, [r7, #4]
 8006ca0:	6852      	ldr	r2, [r2, #4]
 8006ca2:	3a01      	subs	r2, #1
 8006ca4:	0112      	lsls	r2, r2, #4
 8006ca6:	430a      	orrs	r2, r1
 8006ca8:	492d      	ldr	r1, [pc, #180]	@ (8006d60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006caa:	4313      	orrs	r3, r2
 8006cac:	614b      	str	r3, [r1, #20]
 8006cae:	e02d      	b.n	8006d0c <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	2b01      	cmp	r3, #1
 8006cb4:	d115      	bne.n	8006ce2 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006cb6:	4b2a      	ldr	r3, [pc, #168]	@ (8006d60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006cb8:	695a      	ldr	r2, [r3, #20]
 8006cba:	4b2b      	ldr	r3, [pc, #172]	@ (8006d68 <RCCEx_PLLSAI2_Config+0x1e0>)
 8006cbc:	4013      	ands	r3, r2
 8006cbe:	687a      	ldr	r2, [r7, #4]
 8006cc0:	6892      	ldr	r2, [r2, #8]
 8006cc2:	0211      	lsls	r1, r2, #8
 8006cc4:	687a      	ldr	r2, [r7, #4]
 8006cc6:	6912      	ldr	r2, [r2, #16]
 8006cc8:	0852      	lsrs	r2, r2, #1
 8006cca:	3a01      	subs	r2, #1
 8006ccc:	0552      	lsls	r2, r2, #21
 8006cce:	4311      	orrs	r1, r2
 8006cd0:	687a      	ldr	r2, [r7, #4]
 8006cd2:	6852      	ldr	r2, [r2, #4]
 8006cd4:	3a01      	subs	r2, #1
 8006cd6:	0112      	lsls	r2, r2, #4
 8006cd8:	430a      	orrs	r2, r1
 8006cda:	4921      	ldr	r1, [pc, #132]	@ (8006d60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	614b      	str	r3, [r1, #20]
 8006ce0:	e014      	b.n	8006d0c <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006ce2:	4b1f      	ldr	r3, [pc, #124]	@ (8006d60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ce4:	695a      	ldr	r2, [r3, #20]
 8006ce6:	4b21      	ldr	r3, [pc, #132]	@ (8006d6c <RCCEx_PLLSAI2_Config+0x1e4>)
 8006ce8:	4013      	ands	r3, r2
 8006cea:	687a      	ldr	r2, [r7, #4]
 8006cec:	6892      	ldr	r2, [r2, #8]
 8006cee:	0211      	lsls	r1, r2, #8
 8006cf0:	687a      	ldr	r2, [r7, #4]
 8006cf2:	6952      	ldr	r2, [r2, #20]
 8006cf4:	0852      	lsrs	r2, r2, #1
 8006cf6:	3a01      	subs	r2, #1
 8006cf8:	0652      	lsls	r2, r2, #25
 8006cfa:	4311      	orrs	r1, r2
 8006cfc:	687a      	ldr	r2, [r7, #4]
 8006cfe:	6852      	ldr	r2, [r2, #4]
 8006d00:	3a01      	subs	r2, #1
 8006d02:	0112      	lsls	r2, r2, #4
 8006d04:	430a      	orrs	r2, r1
 8006d06:	4916      	ldr	r1, [pc, #88]	@ (8006d60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d08:	4313      	orrs	r3, r2
 8006d0a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006d0c:	4b14      	ldr	r3, [pc, #80]	@ (8006d60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a13      	ldr	r2, [pc, #76]	@ (8006d60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d16:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d18:	f7fb fcea 	bl	80026f0 <HAL_GetTick>
 8006d1c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006d1e:	e009      	b.n	8006d34 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006d20:	f7fb fce6 	bl	80026f0 <HAL_GetTick>
 8006d24:	4602      	mov	r2, r0
 8006d26:	68bb      	ldr	r3, [r7, #8]
 8006d28:	1ad3      	subs	r3, r2, r3
 8006d2a:	2b02      	cmp	r3, #2
 8006d2c:	d902      	bls.n	8006d34 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006d2e:	2303      	movs	r3, #3
 8006d30:	73fb      	strb	r3, [r7, #15]
          break;
 8006d32:	e005      	b.n	8006d40 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006d34:	4b0a      	ldr	r3, [pc, #40]	@ (8006d60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d0ef      	beq.n	8006d20 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006d40:	7bfb      	ldrb	r3, [r7, #15]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d106      	bne.n	8006d54 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006d46:	4b06      	ldr	r3, [pc, #24]	@ (8006d60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d48:	695a      	ldr	r2, [r3, #20]
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	699b      	ldr	r3, [r3, #24]
 8006d4e:	4904      	ldr	r1, [pc, #16]	@ (8006d60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d50:	4313      	orrs	r3, r2
 8006d52:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	3710      	adds	r7, #16
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}
 8006d5e:	bf00      	nop
 8006d60:	40021000 	.word	0x40021000
 8006d64:	07ff800f 	.word	0x07ff800f
 8006d68:	ff9f800f 	.word	0xff9f800f
 8006d6c:	f9ff800f 	.word	0xf9ff800f

08006d70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b082      	sub	sp, #8
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d101      	bne.n	8006d82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d7e:	2301      	movs	r3, #1
 8006d80:	e042      	b.n	8006e08 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d106      	bne.n	8006d9a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d94:	6878      	ldr	r0, [r7, #4]
 8006d96:	f7fb fa83 	bl	80022a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2224      	movs	r2, #36	@ 0x24
 8006d9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	681a      	ldr	r2, [r3, #0]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f022 0201 	bic.w	r2, r2, #1
 8006db0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d002      	beq.n	8006dc0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006dba:	6878      	ldr	r0, [r7, #4]
 8006dbc:	f000 fbb2 	bl	8007524 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006dc0:	6878      	ldr	r0, [r7, #4]
 8006dc2:	f000 f8b3 	bl	8006f2c <UART_SetConfig>
 8006dc6:	4603      	mov	r3, r0
 8006dc8:	2b01      	cmp	r3, #1
 8006dca:	d101      	bne.n	8006dd0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006dcc:	2301      	movs	r3, #1
 8006dce:	e01b      	b.n	8006e08 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	685a      	ldr	r2, [r3, #4]
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006dde:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	689a      	ldr	r2, [r3, #8]
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006dee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	681a      	ldr	r2, [r3, #0]
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f042 0201 	orr.w	r2, r2, #1
 8006dfe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	f000 fc31 	bl	8007668 <UART_CheckIdleState>
 8006e06:	4603      	mov	r3, r0
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	3708      	adds	r7, #8
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bd80      	pop	{r7, pc}

08006e10 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b08a      	sub	sp, #40	@ 0x28
 8006e14:	af02      	add	r7, sp, #8
 8006e16:	60f8      	str	r0, [r7, #12]
 8006e18:	60b9      	str	r1, [r7, #8]
 8006e1a:	603b      	str	r3, [r7, #0]
 8006e1c:	4613      	mov	r3, r2
 8006e1e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e26:	2b20      	cmp	r3, #32
 8006e28:	d17b      	bne.n	8006f22 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d002      	beq.n	8006e36 <HAL_UART_Transmit+0x26>
 8006e30:	88fb      	ldrh	r3, [r7, #6]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d101      	bne.n	8006e3a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006e36:	2301      	movs	r3, #1
 8006e38:	e074      	b.n	8006f24 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	2221      	movs	r2, #33	@ 0x21
 8006e46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006e4a:	f7fb fc51 	bl	80026f0 <HAL_GetTick>
 8006e4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	88fa      	ldrh	r2, [r7, #6]
 8006e54:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	88fa      	ldrh	r2, [r7, #6]
 8006e5c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	689b      	ldr	r3, [r3, #8]
 8006e64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e68:	d108      	bne.n	8006e7c <HAL_UART_Transmit+0x6c>
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	691b      	ldr	r3, [r3, #16]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d104      	bne.n	8006e7c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006e72:	2300      	movs	r3, #0
 8006e74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	61bb      	str	r3, [r7, #24]
 8006e7a:	e003      	b.n	8006e84 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006e80:	2300      	movs	r3, #0
 8006e82:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006e84:	e030      	b.n	8006ee8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	9300      	str	r3, [sp, #0]
 8006e8a:	697b      	ldr	r3, [r7, #20]
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	2180      	movs	r1, #128	@ 0x80
 8006e90:	68f8      	ldr	r0, [r7, #12]
 8006e92:	f000 fc93 	bl	80077bc <UART_WaitOnFlagUntilTimeout>
 8006e96:	4603      	mov	r3, r0
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d005      	beq.n	8006ea8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	2220      	movs	r2, #32
 8006ea0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006ea4:	2303      	movs	r3, #3
 8006ea6:	e03d      	b.n	8006f24 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006ea8:	69fb      	ldr	r3, [r7, #28]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d10b      	bne.n	8006ec6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006eae:	69bb      	ldr	r3, [r7, #24]
 8006eb0:	881a      	ldrh	r2, [r3, #0]
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006eba:	b292      	uxth	r2, r2
 8006ebc:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006ebe:	69bb      	ldr	r3, [r7, #24]
 8006ec0:	3302      	adds	r3, #2
 8006ec2:	61bb      	str	r3, [r7, #24]
 8006ec4:	e007      	b.n	8006ed6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006ec6:	69fb      	ldr	r3, [r7, #28]
 8006ec8:	781a      	ldrb	r2, [r3, #0]
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006ed0:	69fb      	ldr	r3, [r7, #28]
 8006ed2:	3301      	adds	r3, #1
 8006ed4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006edc:	b29b      	uxth	r3, r3
 8006ede:	3b01      	subs	r3, #1
 8006ee0:	b29a      	uxth	r2, r3
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d1c8      	bne.n	8006e86 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	9300      	str	r3, [sp, #0]
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	2200      	movs	r2, #0
 8006efc:	2140      	movs	r1, #64	@ 0x40
 8006efe:	68f8      	ldr	r0, [r7, #12]
 8006f00:	f000 fc5c 	bl	80077bc <UART_WaitOnFlagUntilTimeout>
 8006f04:	4603      	mov	r3, r0
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d005      	beq.n	8006f16 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	2220      	movs	r2, #32
 8006f0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006f12:	2303      	movs	r3, #3
 8006f14:	e006      	b.n	8006f24 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2220      	movs	r2, #32
 8006f1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006f1e:	2300      	movs	r3, #0
 8006f20:	e000      	b.n	8006f24 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006f22:	2302      	movs	r3, #2
  }
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3720      	adds	r7, #32
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bd80      	pop	{r7, pc}

08006f2c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006f2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006f30:	b08c      	sub	sp, #48	@ 0x30
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006f36:	2300      	movs	r3, #0
 8006f38:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006f3c:	697b      	ldr	r3, [r7, #20]
 8006f3e:	689a      	ldr	r2, [r3, #8]
 8006f40:	697b      	ldr	r3, [r7, #20]
 8006f42:	691b      	ldr	r3, [r3, #16]
 8006f44:	431a      	orrs	r2, r3
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	695b      	ldr	r3, [r3, #20]
 8006f4a:	431a      	orrs	r2, r3
 8006f4c:	697b      	ldr	r3, [r7, #20]
 8006f4e:	69db      	ldr	r3, [r3, #28]
 8006f50:	4313      	orrs	r3, r2
 8006f52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006f54:	697b      	ldr	r3, [r7, #20]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	681a      	ldr	r2, [r3, #0]
 8006f5a:	4baa      	ldr	r3, [pc, #680]	@ (8007204 <UART_SetConfig+0x2d8>)
 8006f5c:	4013      	ands	r3, r2
 8006f5e:	697a      	ldr	r2, [r7, #20]
 8006f60:	6812      	ldr	r2, [r2, #0]
 8006f62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006f64:	430b      	orrs	r3, r1
 8006f66:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f68:	697b      	ldr	r3, [r7, #20]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	68da      	ldr	r2, [r3, #12]
 8006f76:	697b      	ldr	r3, [r7, #20]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	430a      	orrs	r2, r1
 8006f7c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006f7e:	697b      	ldr	r3, [r7, #20]
 8006f80:	699b      	ldr	r3, [r3, #24]
 8006f82:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006f84:	697b      	ldr	r3, [r7, #20]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	4a9f      	ldr	r2, [pc, #636]	@ (8007208 <UART_SetConfig+0x2dc>)
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	d004      	beq.n	8006f98 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	6a1b      	ldr	r3, [r3, #32]
 8006f92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f94:	4313      	orrs	r3, r2
 8006f96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006f98:	697b      	ldr	r3, [r7, #20]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	689b      	ldr	r3, [r3, #8]
 8006f9e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006fa2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006fa6:	697a      	ldr	r2, [r7, #20]
 8006fa8:	6812      	ldr	r2, [r2, #0]
 8006faa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006fac:	430b      	orrs	r3, r1
 8006fae:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006fb0:	697b      	ldr	r3, [r7, #20]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fb6:	f023 010f 	bic.w	r1, r3, #15
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006fbe:	697b      	ldr	r3, [r7, #20]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	430a      	orrs	r2, r1
 8006fc4:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4a90      	ldr	r2, [pc, #576]	@ (800720c <UART_SetConfig+0x2e0>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d125      	bne.n	800701c <UART_SetConfig+0xf0>
 8006fd0:	4b8f      	ldr	r3, [pc, #572]	@ (8007210 <UART_SetConfig+0x2e4>)
 8006fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fd6:	f003 0303 	and.w	r3, r3, #3
 8006fda:	2b03      	cmp	r3, #3
 8006fdc:	d81a      	bhi.n	8007014 <UART_SetConfig+0xe8>
 8006fde:	a201      	add	r2, pc, #4	@ (adr r2, 8006fe4 <UART_SetConfig+0xb8>)
 8006fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fe4:	08006ff5 	.word	0x08006ff5
 8006fe8:	08007005 	.word	0x08007005
 8006fec:	08006ffd 	.word	0x08006ffd
 8006ff0:	0800700d 	.word	0x0800700d
 8006ff4:	2301      	movs	r3, #1
 8006ff6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ffa:	e116      	b.n	800722a <UART_SetConfig+0x2fe>
 8006ffc:	2302      	movs	r3, #2
 8006ffe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007002:	e112      	b.n	800722a <UART_SetConfig+0x2fe>
 8007004:	2304      	movs	r3, #4
 8007006:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800700a:	e10e      	b.n	800722a <UART_SetConfig+0x2fe>
 800700c:	2308      	movs	r3, #8
 800700e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007012:	e10a      	b.n	800722a <UART_SetConfig+0x2fe>
 8007014:	2310      	movs	r3, #16
 8007016:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800701a:	e106      	b.n	800722a <UART_SetConfig+0x2fe>
 800701c:	697b      	ldr	r3, [r7, #20]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4a7c      	ldr	r2, [pc, #496]	@ (8007214 <UART_SetConfig+0x2e8>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d138      	bne.n	8007098 <UART_SetConfig+0x16c>
 8007026:	4b7a      	ldr	r3, [pc, #488]	@ (8007210 <UART_SetConfig+0x2e4>)
 8007028:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800702c:	f003 030c 	and.w	r3, r3, #12
 8007030:	2b0c      	cmp	r3, #12
 8007032:	d82d      	bhi.n	8007090 <UART_SetConfig+0x164>
 8007034:	a201      	add	r2, pc, #4	@ (adr r2, 800703c <UART_SetConfig+0x110>)
 8007036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800703a:	bf00      	nop
 800703c:	08007071 	.word	0x08007071
 8007040:	08007091 	.word	0x08007091
 8007044:	08007091 	.word	0x08007091
 8007048:	08007091 	.word	0x08007091
 800704c:	08007081 	.word	0x08007081
 8007050:	08007091 	.word	0x08007091
 8007054:	08007091 	.word	0x08007091
 8007058:	08007091 	.word	0x08007091
 800705c:	08007079 	.word	0x08007079
 8007060:	08007091 	.word	0x08007091
 8007064:	08007091 	.word	0x08007091
 8007068:	08007091 	.word	0x08007091
 800706c:	08007089 	.word	0x08007089
 8007070:	2300      	movs	r3, #0
 8007072:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007076:	e0d8      	b.n	800722a <UART_SetConfig+0x2fe>
 8007078:	2302      	movs	r3, #2
 800707a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800707e:	e0d4      	b.n	800722a <UART_SetConfig+0x2fe>
 8007080:	2304      	movs	r3, #4
 8007082:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007086:	e0d0      	b.n	800722a <UART_SetConfig+0x2fe>
 8007088:	2308      	movs	r3, #8
 800708a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800708e:	e0cc      	b.n	800722a <UART_SetConfig+0x2fe>
 8007090:	2310      	movs	r3, #16
 8007092:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007096:	e0c8      	b.n	800722a <UART_SetConfig+0x2fe>
 8007098:	697b      	ldr	r3, [r7, #20]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	4a5e      	ldr	r2, [pc, #376]	@ (8007218 <UART_SetConfig+0x2ec>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d125      	bne.n	80070ee <UART_SetConfig+0x1c2>
 80070a2:	4b5b      	ldr	r3, [pc, #364]	@ (8007210 <UART_SetConfig+0x2e4>)
 80070a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070a8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80070ac:	2b30      	cmp	r3, #48	@ 0x30
 80070ae:	d016      	beq.n	80070de <UART_SetConfig+0x1b2>
 80070b0:	2b30      	cmp	r3, #48	@ 0x30
 80070b2:	d818      	bhi.n	80070e6 <UART_SetConfig+0x1ba>
 80070b4:	2b20      	cmp	r3, #32
 80070b6:	d00a      	beq.n	80070ce <UART_SetConfig+0x1a2>
 80070b8:	2b20      	cmp	r3, #32
 80070ba:	d814      	bhi.n	80070e6 <UART_SetConfig+0x1ba>
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d002      	beq.n	80070c6 <UART_SetConfig+0x19a>
 80070c0:	2b10      	cmp	r3, #16
 80070c2:	d008      	beq.n	80070d6 <UART_SetConfig+0x1aa>
 80070c4:	e00f      	b.n	80070e6 <UART_SetConfig+0x1ba>
 80070c6:	2300      	movs	r3, #0
 80070c8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070cc:	e0ad      	b.n	800722a <UART_SetConfig+0x2fe>
 80070ce:	2302      	movs	r3, #2
 80070d0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070d4:	e0a9      	b.n	800722a <UART_SetConfig+0x2fe>
 80070d6:	2304      	movs	r3, #4
 80070d8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070dc:	e0a5      	b.n	800722a <UART_SetConfig+0x2fe>
 80070de:	2308      	movs	r3, #8
 80070e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070e4:	e0a1      	b.n	800722a <UART_SetConfig+0x2fe>
 80070e6:	2310      	movs	r3, #16
 80070e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070ec:	e09d      	b.n	800722a <UART_SetConfig+0x2fe>
 80070ee:	697b      	ldr	r3, [r7, #20]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4a4a      	ldr	r2, [pc, #296]	@ (800721c <UART_SetConfig+0x2f0>)
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d125      	bne.n	8007144 <UART_SetConfig+0x218>
 80070f8:	4b45      	ldr	r3, [pc, #276]	@ (8007210 <UART_SetConfig+0x2e4>)
 80070fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070fe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007102:	2bc0      	cmp	r3, #192	@ 0xc0
 8007104:	d016      	beq.n	8007134 <UART_SetConfig+0x208>
 8007106:	2bc0      	cmp	r3, #192	@ 0xc0
 8007108:	d818      	bhi.n	800713c <UART_SetConfig+0x210>
 800710a:	2b80      	cmp	r3, #128	@ 0x80
 800710c:	d00a      	beq.n	8007124 <UART_SetConfig+0x1f8>
 800710e:	2b80      	cmp	r3, #128	@ 0x80
 8007110:	d814      	bhi.n	800713c <UART_SetConfig+0x210>
 8007112:	2b00      	cmp	r3, #0
 8007114:	d002      	beq.n	800711c <UART_SetConfig+0x1f0>
 8007116:	2b40      	cmp	r3, #64	@ 0x40
 8007118:	d008      	beq.n	800712c <UART_SetConfig+0x200>
 800711a:	e00f      	b.n	800713c <UART_SetConfig+0x210>
 800711c:	2300      	movs	r3, #0
 800711e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007122:	e082      	b.n	800722a <UART_SetConfig+0x2fe>
 8007124:	2302      	movs	r3, #2
 8007126:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800712a:	e07e      	b.n	800722a <UART_SetConfig+0x2fe>
 800712c:	2304      	movs	r3, #4
 800712e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007132:	e07a      	b.n	800722a <UART_SetConfig+0x2fe>
 8007134:	2308      	movs	r3, #8
 8007136:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800713a:	e076      	b.n	800722a <UART_SetConfig+0x2fe>
 800713c:	2310      	movs	r3, #16
 800713e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007142:	e072      	b.n	800722a <UART_SetConfig+0x2fe>
 8007144:	697b      	ldr	r3, [r7, #20]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4a35      	ldr	r2, [pc, #212]	@ (8007220 <UART_SetConfig+0x2f4>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d12a      	bne.n	80071a4 <UART_SetConfig+0x278>
 800714e:	4b30      	ldr	r3, [pc, #192]	@ (8007210 <UART_SetConfig+0x2e4>)
 8007150:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007154:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007158:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800715c:	d01a      	beq.n	8007194 <UART_SetConfig+0x268>
 800715e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007162:	d81b      	bhi.n	800719c <UART_SetConfig+0x270>
 8007164:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007168:	d00c      	beq.n	8007184 <UART_SetConfig+0x258>
 800716a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800716e:	d815      	bhi.n	800719c <UART_SetConfig+0x270>
 8007170:	2b00      	cmp	r3, #0
 8007172:	d003      	beq.n	800717c <UART_SetConfig+0x250>
 8007174:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007178:	d008      	beq.n	800718c <UART_SetConfig+0x260>
 800717a:	e00f      	b.n	800719c <UART_SetConfig+0x270>
 800717c:	2300      	movs	r3, #0
 800717e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007182:	e052      	b.n	800722a <UART_SetConfig+0x2fe>
 8007184:	2302      	movs	r3, #2
 8007186:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800718a:	e04e      	b.n	800722a <UART_SetConfig+0x2fe>
 800718c:	2304      	movs	r3, #4
 800718e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007192:	e04a      	b.n	800722a <UART_SetConfig+0x2fe>
 8007194:	2308      	movs	r3, #8
 8007196:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800719a:	e046      	b.n	800722a <UART_SetConfig+0x2fe>
 800719c:	2310      	movs	r3, #16
 800719e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071a2:	e042      	b.n	800722a <UART_SetConfig+0x2fe>
 80071a4:	697b      	ldr	r3, [r7, #20]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4a17      	ldr	r2, [pc, #92]	@ (8007208 <UART_SetConfig+0x2dc>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d13a      	bne.n	8007224 <UART_SetConfig+0x2f8>
 80071ae:	4b18      	ldr	r3, [pc, #96]	@ (8007210 <UART_SetConfig+0x2e4>)
 80071b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071b4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80071b8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80071bc:	d01a      	beq.n	80071f4 <UART_SetConfig+0x2c8>
 80071be:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80071c2:	d81b      	bhi.n	80071fc <UART_SetConfig+0x2d0>
 80071c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80071c8:	d00c      	beq.n	80071e4 <UART_SetConfig+0x2b8>
 80071ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80071ce:	d815      	bhi.n	80071fc <UART_SetConfig+0x2d0>
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d003      	beq.n	80071dc <UART_SetConfig+0x2b0>
 80071d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071d8:	d008      	beq.n	80071ec <UART_SetConfig+0x2c0>
 80071da:	e00f      	b.n	80071fc <UART_SetConfig+0x2d0>
 80071dc:	2300      	movs	r3, #0
 80071de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071e2:	e022      	b.n	800722a <UART_SetConfig+0x2fe>
 80071e4:	2302      	movs	r3, #2
 80071e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071ea:	e01e      	b.n	800722a <UART_SetConfig+0x2fe>
 80071ec:	2304      	movs	r3, #4
 80071ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071f2:	e01a      	b.n	800722a <UART_SetConfig+0x2fe>
 80071f4:	2308      	movs	r3, #8
 80071f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071fa:	e016      	b.n	800722a <UART_SetConfig+0x2fe>
 80071fc:	2310      	movs	r3, #16
 80071fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007202:	e012      	b.n	800722a <UART_SetConfig+0x2fe>
 8007204:	cfff69f3 	.word	0xcfff69f3
 8007208:	40008000 	.word	0x40008000
 800720c:	40013800 	.word	0x40013800
 8007210:	40021000 	.word	0x40021000
 8007214:	40004400 	.word	0x40004400
 8007218:	40004800 	.word	0x40004800
 800721c:	40004c00 	.word	0x40004c00
 8007220:	40005000 	.word	0x40005000
 8007224:	2310      	movs	r3, #16
 8007226:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4aae      	ldr	r2, [pc, #696]	@ (80074e8 <UART_SetConfig+0x5bc>)
 8007230:	4293      	cmp	r3, r2
 8007232:	f040 8097 	bne.w	8007364 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007236:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800723a:	2b08      	cmp	r3, #8
 800723c:	d823      	bhi.n	8007286 <UART_SetConfig+0x35a>
 800723e:	a201      	add	r2, pc, #4	@ (adr r2, 8007244 <UART_SetConfig+0x318>)
 8007240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007244:	08007269 	.word	0x08007269
 8007248:	08007287 	.word	0x08007287
 800724c:	08007271 	.word	0x08007271
 8007250:	08007287 	.word	0x08007287
 8007254:	08007277 	.word	0x08007277
 8007258:	08007287 	.word	0x08007287
 800725c:	08007287 	.word	0x08007287
 8007260:	08007287 	.word	0x08007287
 8007264:	0800727f 	.word	0x0800727f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007268:	f7fe ff80 	bl	800616c <HAL_RCC_GetPCLK1Freq>
 800726c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800726e:	e010      	b.n	8007292 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007270:	4b9e      	ldr	r3, [pc, #632]	@ (80074ec <UART_SetConfig+0x5c0>)
 8007272:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007274:	e00d      	b.n	8007292 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007276:	f7fe fee3 	bl	8006040 <HAL_RCC_GetSysClockFreq>
 800727a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800727c:	e009      	b.n	8007292 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800727e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007282:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007284:	e005      	b.n	8007292 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007286:	2300      	movs	r3, #0
 8007288:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800728a:	2301      	movs	r3, #1
 800728c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007290:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007294:	2b00      	cmp	r3, #0
 8007296:	f000 8130 	beq.w	80074fa <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800729a:	697b      	ldr	r3, [r7, #20]
 800729c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800729e:	4a94      	ldr	r2, [pc, #592]	@ (80074f0 <UART_SetConfig+0x5c4>)
 80072a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80072a4:	461a      	mov	r2, r3
 80072a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80072ac:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80072ae:	697b      	ldr	r3, [r7, #20]
 80072b0:	685a      	ldr	r2, [r3, #4]
 80072b2:	4613      	mov	r3, r2
 80072b4:	005b      	lsls	r3, r3, #1
 80072b6:	4413      	add	r3, r2
 80072b8:	69ba      	ldr	r2, [r7, #24]
 80072ba:	429a      	cmp	r2, r3
 80072bc:	d305      	bcc.n	80072ca <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80072be:	697b      	ldr	r3, [r7, #20]
 80072c0:	685b      	ldr	r3, [r3, #4]
 80072c2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80072c4:	69ba      	ldr	r2, [r7, #24]
 80072c6:	429a      	cmp	r2, r3
 80072c8:	d903      	bls.n	80072d2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80072ca:	2301      	movs	r3, #1
 80072cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80072d0:	e113      	b.n	80074fa <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80072d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072d4:	2200      	movs	r2, #0
 80072d6:	60bb      	str	r3, [r7, #8]
 80072d8:	60fa      	str	r2, [r7, #12]
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072de:	4a84      	ldr	r2, [pc, #528]	@ (80074f0 <UART_SetConfig+0x5c4>)
 80072e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80072e4:	b29b      	uxth	r3, r3
 80072e6:	2200      	movs	r2, #0
 80072e8:	603b      	str	r3, [r7, #0]
 80072ea:	607a      	str	r2, [r7, #4]
 80072ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80072f0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80072f4:	f7f9 fd7e 	bl	8000df4 <__aeabi_uldivmod>
 80072f8:	4602      	mov	r2, r0
 80072fa:	460b      	mov	r3, r1
 80072fc:	4610      	mov	r0, r2
 80072fe:	4619      	mov	r1, r3
 8007300:	f04f 0200 	mov.w	r2, #0
 8007304:	f04f 0300 	mov.w	r3, #0
 8007308:	020b      	lsls	r3, r1, #8
 800730a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800730e:	0202      	lsls	r2, r0, #8
 8007310:	6979      	ldr	r1, [r7, #20]
 8007312:	6849      	ldr	r1, [r1, #4]
 8007314:	0849      	lsrs	r1, r1, #1
 8007316:	2000      	movs	r0, #0
 8007318:	460c      	mov	r4, r1
 800731a:	4605      	mov	r5, r0
 800731c:	eb12 0804 	adds.w	r8, r2, r4
 8007320:	eb43 0905 	adc.w	r9, r3, r5
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	2200      	movs	r2, #0
 800732a:	469a      	mov	sl, r3
 800732c:	4693      	mov	fp, r2
 800732e:	4652      	mov	r2, sl
 8007330:	465b      	mov	r3, fp
 8007332:	4640      	mov	r0, r8
 8007334:	4649      	mov	r1, r9
 8007336:	f7f9 fd5d 	bl	8000df4 <__aeabi_uldivmod>
 800733a:	4602      	mov	r2, r0
 800733c:	460b      	mov	r3, r1
 800733e:	4613      	mov	r3, r2
 8007340:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007342:	6a3b      	ldr	r3, [r7, #32]
 8007344:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007348:	d308      	bcc.n	800735c <UART_SetConfig+0x430>
 800734a:	6a3b      	ldr	r3, [r7, #32]
 800734c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007350:	d204      	bcs.n	800735c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007352:	697b      	ldr	r3, [r7, #20]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	6a3a      	ldr	r2, [r7, #32]
 8007358:	60da      	str	r2, [r3, #12]
 800735a:	e0ce      	b.n	80074fa <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800735c:	2301      	movs	r3, #1
 800735e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007362:	e0ca      	b.n	80074fa <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007364:	697b      	ldr	r3, [r7, #20]
 8007366:	69db      	ldr	r3, [r3, #28]
 8007368:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800736c:	d166      	bne.n	800743c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800736e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007372:	2b08      	cmp	r3, #8
 8007374:	d827      	bhi.n	80073c6 <UART_SetConfig+0x49a>
 8007376:	a201      	add	r2, pc, #4	@ (adr r2, 800737c <UART_SetConfig+0x450>)
 8007378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800737c:	080073a1 	.word	0x080073a1
 8007380:	080073a9 	.word	0x080073a9
 8007384:	080073b1 	.word	0x080073b1
 8007388:	080073c7 	.word	0x080073c7
 800738c:	080073b7 	.word	0x080073b7
 8007390:	080073c7 	.word	0x080073c7
 8007394:	080073c7 	.word	0x080073c7
 8007398:	080073c7 	.word	0x080073c7
 800739c:	080073bf 	.word	0x080073bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073a0:	f7fe fee4 	bl	800616c <HAL_RCC_GetPCLK1Freq>
 80073a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80073a6:	e014      	b.n	80073d2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80073a8:	f7fe fef6 	bl	8006198 <HAL_RCC_GetPCLK2Freq>
 80073ac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80073ae:	e010      	b.n	80073d2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073b0:	4b4e      	ldr	r3, [pc, #312]	@ (80074ec <UART_SetConfig+0x5c0>)
 80073b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80073b4:	e00d      	b.n	80073d2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073b6:	f7fe fe43 	bl	8006040 <HAL_RCC_GetSysClockFreq>
 80073ba:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80073bc:	e009      	b.n	80073d2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80073c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80073c4:	e005      	b.n	80073d2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80073c6:	2300      	movs	r3, #0
 80073c8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80073ca:	2301      	movs	r3, #1
 80073cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80073d0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80073d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	f000 8090 	beq.w	80074fa <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80073da:	697b      	ldr	r3, [r7, #20]
 80073dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073de:	4a44      	ldr	r2, [pc, #272]	@ (80074f0 <UART_SetConfig+0x5c4>)
 80073e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80073e4:	461a      	mov	r2, r3
 80073e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80073ec:	005a      	lsls	r2, r3, #1
 80073ee:	697b      	ldr	r3, [r7, #20]
 80073f0:	685b      	ldr	r3, [r3, #4]
 80073f2:	085b      	lsrs	r3, r3, #1
 80073f4:	441a      	add	r2, r3
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80073fe:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007400:	6a3b      	ldr	r3, [r7, #32]
 8007402:	2b0f      	cmp	r3, #15
 8007404:	d916      	bls.n	8007434 <UART_SetConfig+0x508>
 8007406:	6a3b      	ldr	r3, [r7, #32]
 8007408:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800740c:	d212      	bcs.n	8007434 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800740e:	6a3b      	ldr	r3, [r7, #32]
 8007410:	b29b      	uxth	r3, r3
 8007412:	f023 030f 	bic.w	r3, r3, #15
 8007416:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007418:	6a3b      	ldr	r3, [r7, #32]
 800741a:	085b      	lsrs	r3, r3, #1
 800741c:	b29b      	uxth	r3, r3
 800741e:	f003 0307 	and.w	r3, r3, #7
 8007422:	b29a      	uxth	r2, r3
 8007424:	8bfb      	ldrh	r3, [r7, #30]
 8007426:	4313      	orrs	r3, r2
 8007428:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800742a:	697b      	ldr	r3, [r7, #20]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	8bfa      	ldrh	r2, [r7, #30]
 8007430:	60da      	str	r2, [r3, #12]
 8007432:	e062      	b.n	80074fa <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007434:	2301      	movs	r3, #1
 8007436:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800743a:	e05e      	b.n	80074fa <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800743c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007440:	2b08      	cmp	r3, #8
 8007442:	d828      	bhi.n	8007496 <UART_SetConfig+0x56a>
 8007444:	a201      	add	r2, pc, #4	@ (adr r2, 800744c <UART_SetConfig+0x520>)
 8007446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800744a:	bf00      	nop
 800744c:	08007471 	.word	0x08007471
 8007450:	08007479 	.word	0x08007479
 8007454:	08007481 	.word	0x08007481
 8007458:	08007497 	.word	0x08007497
 800745c:	08007487 	.word	0x08007487
 8007460:	08007497 	.word	0x08007497
 8007464:	08007497 	.word	0x08007497
 8007468:	08007497 	.word	0x08007497
 800746c:	0800748f 	.word	0x0800748f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007470:	f7fe fe7c 	bl	800616c <HAL_RCC_GetPCLK1Freq>
 8007474:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007476:	e014      	b.n	80074a2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007478:	f7fe fe8e 	bl	8006198 <HAL_RCC_GetPCLK2Freq>
 800747c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800747e:	e010      	b.n	80074a2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007480:	4b1a      	ldr	r3, [pc, #104]	@ (80074ec <UART_SetConfig+0x5c0>)
 8007482:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007484:	e00d      	b.n	80074a2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007486:	f7fe fddb 	bl	8006040 <HAL_RCC_GetSysClockFreq>
 800748a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800748c:	e009      	b.n	80074a2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800748e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007492:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007494:	e005      	b.n	80074a2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007496:	2300      	movs	r3, #0
 8007498:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800749a:	2301      	movs	r3, #1
 800749c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80074a0:	bf00      	nop
    }

    if (pclk != 0U)
 80074a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d028      	beq.n	80074fa <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80074a8:	697b      	ldr	r3, [r7, #20]
 80074aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074ac:	4a10      	ldr	r2, [pc, #64]	@ (80074f0 <UART_SetConfig+0x5c4>)
 80074ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80074b2:	461a      	mov	r2, r3
 80074b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074b6:	fbb3 f2f2 	udiv	r2, r3, r2
 80074ba:	697b      	ldr	r3, [r7, #20]
 80074bc:	685b      	ldr	r3, [r3, #4]
 80074be:	085b      	lsrs	r3, r3, #1
 80074c0:	441a      	add	r2, r3
 80074c2:	697b      	ldr	r3, [r7, #20]
 80074c4:	685b      	ldr	r3, [r3, #4]
 80074c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80074ca:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80074cc:	6a3b      	ldr	r3, [r7, #32]
 80074ce:	2b0f      	cmp	r3, #15
 80074d0:	d910      	bls.n	80074f4 <UART_SetConfig+0x5c8>
 80074d2:	6a3b      	ldr	r3, [r7, #32]
 80074d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074d8:	d20c      	bcs.n	80074f4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80074da:	6a3b      	ldr	r3, [r7, #32]
 80074dc:	b29a      	uxth	r2, r3
 80074de:	697b      	ldr	r3, [r7, #20]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	60da      	str	r2, [r3, #12]
 80074e4:	e009      	b.n	80074fa <UART_SetConfig+0x5ce>
 80074e6:	bf00      	nop
 80074e8:	40008000 	.word	0x40008000
 80074ec:	00f42400 	.word	0x00f42400
 80074f0:	0800a888 	.word	0x0800a888
      }
      else
      {
        ret = HAL_ERROR;
 80074f4:	2301      	movs	r3, #1
 80074f6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80074fa:	697b      	ldr	r3, [r7, #20]
 80074fc:	2201      	movs	r2, #1
 80074fe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	2201      	movs	r2, #1
 8007506:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800750a:	697b      	ldr	r3, [r7, #20]
 800750c:	2200      	movs	r2, #0
 800750e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	2200      	movs	r2, #0
 8007514:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007516:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800751a:	4618      	mov	r0, r3
 800751c:	3730      	adds	r7, #48	@ 0x30
 800751e:	46bd      	mov	sp, r7
 8007520:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007524 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007524:	b480      	push	{r7}
 8007526:	b083      	sub	sp, #12
 8007528:	af00      	add	r7, sp, #0
 800752a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007530:	f003 0308 	and.w	r3, r3, #8
 8007534:	2b00      	cmp	r3, #0
 8007536:	d00a      	beq.n	800754e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	430a      	orrs	r2, r1
 800754c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007552:	f003 0301 	and.w	r3, r3, #1
 8007556:	2b00      	cmp	r3, #0
 8007558:	d00a      	beq.n	8007570 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	685b      	ldr	r3, [r3, #4]
 8007560:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	430a      	orrs	r2, r1
 800756e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007574:	f003 0302 	and.w	r3, r3, #2
 8007578:	2b00      	cmp	r3, #0
 800757a:	d00a      	beq.n	8007592 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	685b      	ldr	r3, [r3, #4]
 8007582:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	430a      	orrs	r2, r1
 8007590:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007596:	f003 0304 	and.w	r3, r3, #4
 800759a:	2b00      	cmp	r3, #0
 800759c:	d00a      	beq.n	80075b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	430a      	orrs	r2, r1
 80075b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075b8:	f003 0310 	and.w	r3, r3, #16
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d00a      	beq.n	80075d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	689b      	ldr	r3, [r3, #8]
 80075c6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	430a      	orrs	r2, r1
 80075d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075da:	f003 0320 	and.w	r3, r3, #32
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d00a      	beq.n	80075f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	689b      	ldr	r3, [r3, #8]
 80075e8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	430a      	orrs	r2, r1
 80075f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007600:	2b00      	cmp	r3, #0
 8007602:	d01a      	beq.n	800763a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	685b      	ldr	r3, [r3, #4]
 800760a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	430a      	orrs	r2, r1
 8007618:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800761e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007622:	d10a      	bne.n	800763a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	685b      	ldr	r3, [r3, #4]
 800762a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	430a      	orrs	r2, r1
 8007638:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800763e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007642:	2b00      	cmp	r3, #0
 8007644:	d00a      	beq.n	800765c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	685b      	ldr	r3, [r3, #4]
 800764c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	430a      	orrs	r2, r1
 800765a:	605a      	str	r2, [r3, #4]
  }
}
 800765c:	bf00      	nop
 800765e:	370c      	adds	r7, #12
 8007660:	46bd      	mov	sp, r7
 8007662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007666:	4770      	bx	lr

08007668 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b098      	sub	sp, #96	@ 0x60
 800766c:	af02      	add	r7, sp, #8
 800766e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2200      	movs	r2, #0
 8007674:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007678:	f7fb f83a 	bl	80026f0 <HAL_GetTick>
 800767c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f003 0308 	and.w	r3, r3, #8
 8007688:	2b08      	cmp	r3, #8
 800768a:	d12f      	bne.n	80076ec <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800768c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007690:	9300      	str	r3, [sp, #0]
 8007692:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007694:	2200      	movs	r2, #0
 8007696:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	f000 f88e 	bl	80077bc <UART_WaitOnFlagUntilTimeout>
 80076a0:	4603      	mov	r3, r0
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d022      	beq.n	80076ec <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076ae:	e853 3f00 	ldrex	r3, [r3]
 80076b2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80076b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80076ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	461a      	mov	r2, r3
 80076c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80076c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80076c6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80076ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80076cc:	e841 2300 	strex	r3, r2, [r1]
 80076d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80076d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d1e6      	bne.n	80076a6 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2220      	movs	r2, #32
 80076dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2200      	movs	r2, #0
 80076e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80076e8:	2303      	movs	r3, #3
 80076ea:	e063      	b.n	80077b4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f003 0304 	and.w	r3, r3, #4
 80076f6:	2b04      	cmp	r3, #4
 80076f8:	d149      	bne.n	800778e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80076fa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80076fe:	9300      	str	r3, [sp, #0]
 8007700:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007702:	2200      	movs	r2, #0
 8007704:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007708:	6878      	ldr	r0, [r7, #4]
 800770a:	f000 f857 	bl	80077bc <UART_WaitOnFlagUntilTimeout>
 800770e:	4603      	mov	r3, r0
 8007710:	2b00      	cmp	r3, #0
 8007712:	d03c      	beq.n	800778e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800771a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800771c:	e853 3f00 	ldrex	r3, [r3]
 8007720:	623b      	str	r3, [r7, #32]
   return(result);
 8007722:	6a3b      	ldr	r3, [r7, #32]
 8007724:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007728:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	461a      	mov	r2, r3
 8007730:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007732:	633b      	str	r3, [r7, #48]	@ 0x30
 8007734:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007736:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007738:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800773a:	e841 2300 	strex	r3, r2, [r1]
 800773e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007742:	2b00      	cmp	r3, #0
 8007744:	d1e6      	bne.n	8007714 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	3308      	adds	r3, #8
 800774c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800774e:	693b      	ldr	r3, [r7, #16]
 8007750:	e853 3f00 	ldrex	r3, [r3]
 8007754:	60fb      	str	r3, [r7, #12]
   return(result);
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	f023 0301 	bic.w	r3, r3, #1
 800775c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	3308      	adds	r3, #8
 8007764:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007766:	61fa      	str	r2, [r7, #28]
 8007768:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800776a:	69b9      	ldr	r1, [r7, #24]
 800776c:	69fa      	ldr	r2, [r7, #28]
 800776e:	e841 2300 	strex	r3, r2, [r1]
 8007772:	617b      	str	r3, [r7, #20]
   return(result);
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d1e5      	bne.n	8007746 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2220      	movs	r2, #32
 800777e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2200      	movs	r2, #0
 8007786:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800778a:	2303      	movs	r3, #3
 800778c:	e012      	b.n	80077b4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2220      	movs	r2, #32
 8007792:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2220      	movs	r2, #32
 800779a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2200      	movs	r2, #0
 80077a2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2200      	movs	r2, #0
 80077a8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2200      	movs	r2, #0
 80077ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80077b2:	2300      	movs	r3, #0
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	3758      	adds	r7, #88	@ 0x58
 80077b8:	46bd      	mov	sp, r7
 80077ba:	bd80      	pop	{r7, pc}

080077bc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b084      	sub	sp, #16
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	60f8      	str	r0, [r7, #12]
 80077c4:	60b9      	str	r1, [r7, #8]
 80077c6:	603b      	str	r3, [r7, #0]
 80077c8:	4613      	mov	r3, r2
 80077ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80077cc:	e04f      	b.n	800786e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80077ce:	69bb      	ldr	r3, [r7, #24]
 80077d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077d4:	d04b      	beq.n	800786e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077d6:	f7fa ff8b 	bl	80026f0 <HAL_GetTick>
 80077da:	4602      	mov	r2, r0
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	1ad3      	subs	r3, r2, r3
 80077e0:	69ba      	ldr	r2, [r7, #24]
 80077e2:	429a      	cmp	r2, r3
 80077e4:	d302      	bcc.n	80077ec <UART_WaitOnFlagUntilTimeout+0x30>
 80077e6:	69bb      	ldr	r3, [r7, #24]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d101      	bne.n	80077f0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80077ec:	2303      	movs	r3, #3
 80077ee:	e04e      	b.n	800788e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f003 0304 	and.w	r3, r3, #4
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d037      	beq.n	800786e <UART_WaitOnFlagUntilTimeout+0xb2>
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	2b80      	cmp	r3, #128	@ 0x80
 8007802:	d034      	beq.n	800786e <UART_WaitOnFlagUntilTimeout+0xb2>
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	2b40      	cmp	r3, #64	@ 0x40
 8007808:	d031      	beq.n	800786e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	69db      	ldr	r3, [r3, #28]
 8007810:	f003 0308 	and.w	r3, r3, #8
 8007814:	2b08      	cmp	r3, #8
 8007816:	d110      	bne.n	800783a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	2208      	movs	r2, #8
 800781e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007820:	68f8      	ldr	r0, [r7, #12]
 8007822:	f000 f838 	bl	8007896 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	2208      	movs	r2, #8
 800782a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	2200      	movs	r2, #0
 8007832:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007836:	2301      	movs	r3, #1
 8007838:	e029      	b.n	800788e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	69db      	ldr	r3, [r3, #28]
 8007840:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007844:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007848:	d111      	bne.n	800786e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007852:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007854:	68f8      	ldr	r0, [r7, #12]
 8007856:	f000 f81e 	bl	8007896 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2220      	movs	r2, #32
 800785e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	2200      	movs	r2, #0
 8007866:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800786a:	2303      	movs	r3, #3
 800786c:	e00f      	b.n	800788e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	69da      	ldr	r2, [r3, #28]
 8007874:	68bb      	ldr	r3, [r7, #8]
 8007876:	4013      	ands	r3, r2
 8007878:	68ba      	ldr	r2, [r7, #8]
 800787a:	429a      	cmp	r2, r3
 800787c:	bf0c      	ite	eq
 800787e:	2301      	moveq	r3, #1
 8007880:	2300      	movne	r3, #0
 8007882:	b2db      	uxtb	r3, r3
 8007884:	461a      	mov	r2, r3
 8007886:	79fb      	ldrb	r3, [r7, #7]
 8007888:	429a      	cmp	r2, r3
 800788a:	d0a0      	beq.n	80077ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800788c:	2300      	movs	r3, #0
}
 800788e:	4618      	mov	r0, r3
 8007890:	3710      	adds	r7, #16
 8007892:	46bd      	mov	sp, r7
 8007894:	bd80      	pop	{r7, pc}

08007896 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007896:	b480      	push	{r7}
 8007898:	b095      	sub	sp, #84	@ 0x54
 800789a:	af00      	add	r7, sp, #0
 800789c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078a6:	e853 3f00 	ldrex	r3, [r3]
 80078aa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80078ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	461a      	mov	r2, r3
 80078ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80078be:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078c0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80078c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80078c4:	e841 2300 	strex	r3, r2, [r1]
 80078c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80078ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d1e6      	bne.n	800789e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	3308      	adds	r3, #8
 80078d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078d8:	6a3b      	ldr	r3, [r7, #32]
 80078da:	e853 3f00 	ldrex	r3, [r3]
 80078de:	61fb      	str	r3, [r7, #28]
   return(result);
 80078e0:	69fb      	ldr	r3, [r7, #28]
 80078e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80078e6:	f023 0301 	bic.w	r3, r3, #1
 80078ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	3308      	adds	r3, #8
 80078f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80078f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80078f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80078fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80078fc:	e841 2300 	strex	r3, r2, [r1]
 8007900:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007904:	2b00      	cmp	r3, #0
 8007906:	d1e3      	bne.n	80078d0 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800790c:	2b01      	cmp	r3, #1
 800790e:	d118      	bne.n	8007942 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	e853 3f00 	ldrex	r3, [r3]
 800791c:	60bb      	str	r3, [r7, #8]
   return(result);
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	f023 0310 	bic.w	r3, r3, #16
 8007924:	647b      	str	r3, [r7, #68]	@ 0x44
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	461a      	mov	r2, r3
 800792c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800792e:	61bb      	str	r3, [r7, #24]
 8007930:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007932:	6979      	ldr	r1, [r7, #20]
 8007934:	69ba      	ldr	r2, [r7, #24]
 8007936:	e841 2300 	strex	r3, r2, [r1]
 800793a:	613b      	str	r3, [r7, #16]
   return(result);
 800793c:	693b      	ldr	r3, [r7, #16]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d1e6      	bne.n	8007910 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2220      	movs	r2, #32
 8007946:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2200      	movs	r2, #0
 800794e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2200      	movs	r2, #0
 8007954:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007956:	bf00      	nop
 8007958:	3754      	adds	r7, #84	@ 0x54
 800795a:	46bd      	mov	sp, r7
 800795c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007960:	4770      	bx	lr

08007962 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007962:	b480      	push	{r7}
 8007964:	b085      	sub	sp, #20
 8007966:	af00      	add	r7, sp, #0
 8007968:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007970:	2b01      	cmp	r3, #1
 8007972:	d101      	bne.n	8007978 <HAL_UARTEx_DisableFifoMode+0x16>
 8007974:	2302      	movs	r3, #2
 8007976:	e027      	b.n	80079c8 <HAL_UARTEx_DisableFifoMode+0x66>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2201      	movs	r2, #1
 800797c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2224      	movs	r2, #36	@ 0x24
 8007984:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	681a      	ldr	r2, [r3, #0]
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f022 0201 	bic.w	r2, r2, #1
 800799e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80079a6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2200      	movs	r2, #0
 80079ac:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	68fa      	ldr	r2, [r7, #12]
 80079b4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2220      	movs	r2, #32
 80079ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2200      	movs	r2, #0
 80079c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80079c6:	2300      	movs	r3, #0
}
 80079c8:	4618      	mov	r0, r3
 80079ca:	3714      	adds	r7, #20
 80079cc:	46bd      	mov	sp, r7
 80079ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d2:	4770      	bx	lr

080079d4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b084      	sub	sp, #16
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
 80079dc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80079e4:	2b01      	cmp	r3, #1
 80079e6:	d101      	bne.n	80079ec <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80079e8:	2302      	movs	r3, #2
 80079ea:	e02d      	b.n	8007a48 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2201      	movs	r2, #1
 80079f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2224      	movs	r2, #36	@ 0x24
 80079f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	681a      	ldr	r2, [r3, #0]
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	f022 0201 	bic.w	r2, r2, #1
 8007a12:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	689b      	ldr	r3, [r3, #8]
 8007a1a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	683a      	ldr	r2, [r7, #0]
 8007a24:	430a      	orrs	r2, r1
 8007a26:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007a28:	6878      	ldr	r0, [r7, #4]
 8007a2a:	f000 f84f 	bl	8007acc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	68fa      	ldr	r2, [r7, #12]
 8007a34:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2220      	movs	r2, #32
 8007a3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2200      	movs	r2, #0
 8007a42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007a46:	2300      	movs	r3, #0
}
 8007a48:	4618      	mov	r0, r3
 8007a4a:	3710      	adds	r7, #16
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	bd80      	pop	{r7, pc}

08007a50 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007a50:	b580      	push	{r7, lr}
 8007a52:	b084      	sub	sp, #16
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
 8007a58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007a60:	2b01      	cmp	r3, #1
 8007a62:	d101      	bne.n	8007a68 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007a64:	2302      	movs	r3, #2
 8007a66:	e02d      	b.n	8007ac4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2201      	movs	r2, #1
 8007a6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2224      	movs	r2, #36	@ 0x24
 8007a74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	681a      	ldr	r2, [r3, #0]
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f022 0201 	bic.w	r2, r2, #1
 8007a8e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	689b      	ldr	r3, [r3, #8]
 8007a96:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	683a      	ldr	r2, [r7, #0]
 8007aa0:	430a      	orrs	r2, r1
 8007aa2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007aa4:	6878      	ldr	r0, [r7, #4]
 8007aa6:	f000 f811 	bl	8007acc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	68fa      	ldr	r2, [r7, #12]
 8007ab0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2220      	movs	r2, #32
 8007ab6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2200      	movs	r2, #0
 8007abe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007ac2:	2300      	movs	r3, #0
}
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	3710      	adds	r7, #16
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}

08007acc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007acc:	b480      	push	{r7}
 8007ace:	b085      	sub	sp, #20
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d108      	bne.n	8007aee <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2201      	movs	r2, #1
 8007ae0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2201      	movs	r2, #1
 8007ae8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007aec:	e031      	b.n	8007b52 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007aee:	2308      	movs	r3, #8
 8007af0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007af2:	2308      	movs	r3, #8
 8007af4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	689b      	ldr	r3, [r3, #8]
 8007afc:	0e5b      	lsrs	r3, r3, #25
 8007afe:	b2db      	uxtb	r3, r3
 8007b00:	f003 0307 	and.w	r3, r3, #7
 8007b04:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	689b      	ldr	r3, [r3, #8]
 8007b0c:	0f5b      	lsrs	r3, r3, #29
 8007b0e:	b2db      	uxtb	r3, r3
 8007b10:	f003 0307 	and.w	r3, r3, #7
 8007b14:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007b16:	7bbb      	ldrb	r3, [r7, #14]
 8007b18:	7b3a      	ldrb	r2, [r7, #12]
 8007b1a:	4911      	ldr	r1, [pc, #68]	@ (8007b60 <UARTEx_SetNbDataToProcess+0x94>)
 8007b1c:	5c8a      	ldrb	r2, [r1, r2]
 8007b1e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007b22:	7b3a      	ldrb	r2, [r7, #12]
 8007b24:	490f      	ldr	r1, [pc, #60]	@ (8007b64 <UARTEx_SetNbDataToProcess+0x98>)
 8007b26:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007b28:	fb93 f3f2 	sdiv	r3, r3, r2
 8007b2c:	b29a      	uxth	r2, r3
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007b34:	7bfb      	ldrb	r3, [r7, #15]
 8007b36:	7b7a      	ldrb	r2, [r7, #13]
 8007b38:	4909      	ldr	r1, [pc, #36]	@ (8007b60 <UARTEx_SetNbDataToProcess+0x94>)
 8007b3a:	5c8a      	ldrb	r2, [r1, r2]
 8007b3c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007b40:	7b7a      	ldrb	r2, [r7, #13]
 8007b42:	4908      	ldr	r1, [pc, #32]	@ (8007b64 <UARTEx_SetNbDataToProcess+0x98>)
 8007b44:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007b46:	fb93 f3f2 	sdiv	r3, r3, r2
 8007b4a:	b29a      	uxth	r2, r3
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007b52:	bf00      	nop
 8007b54:	3714      	adds	r7, #20
 8007b56:	46bd      	mov	sp, r7
 8007b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5c:	4770      	bx	lr
 8007b5e:	bf00      	nop
 8007b60:	0800a8a0 	.word	0x0800a8a0
 8007b64:	0800a8a8 	.word	0x0800a8a8

08007b68 <__cvt>:
 8007b68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b6c:	ec57 6b10 	vmov	r6, r7, d0
 8007b70:	2f00      	cmp	r7, #0
 8007b72:	460c      	mov	r4, r1
 8007b74:	4619      	mov	r1, r3
 8007b76:	463b      	mov	r3, r7
 8007b78:	bfbb      	ittet	lt
 8007b7a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007b7e:	461f      	movlt	r7, r3
 8007b80:	2300      	movge	r3, #0
 8007b82:	232d      	movlt	r3, #45	@ 0x2d
 8007b84:	700b      	strb	r3, [r1, #0]
 8007b86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007b88:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007b8c:	4691      	mov	r9, r2
 8007b8e:	f023 0820 	bic.w	r8, r3, #32
 8007b92:	bfbc      	itt	lt
 8007b94:	4632      	movlt	r2, r6
 8007b96:	4616      	movlt	r6, r2
 8007b98:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007b9c:	d005      	beq.n	8007baa <__cvt+0x42>
 8007b9e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007ba2:	d100      	bne.n	8007ba6 <__cvt+0x3e>
 8007ba4:	3401      	adds	r4, #1
 8007ba6:	2102      	movs	r1, #2
 8007ba8:	e000      	b.n	8007bac <__cvt+0x44>
 8007baa:	2103      	movs	r1, #3
 8007bac:	ab03      	add	r3, sp, #12
 8007bae:	9301      	str	r3, [sp, #4]
 8007bb0:	ab02      	add	r3, sp, #8
 8007bb2:	9300      	str	r3, [sp, #0]
 8007bb4:	ec47 6b10 	vmov	d0, r6, r7
 8007bb8:	4653      	mov	r3, sl
 8007bba:	4622      	mov	r2, r4
 8007bbc:	f000 ff3c 	bl	8008a38 <_dtoa_r>
 8007bc0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007bc4:	4605      	mov	r5, r0
 8007bc6:	d119      	bne.n	8007bfc <__cvt+0x94>
 8007bc8:	f019 0f01 	tst.w	r9, #1
 8007bcc:	d00e      	beq.n	8007bec <__cvt+0x84>
 8007bce:	eb00 0904 	add.w	r9, r0, r4
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	4630      	mov	r0, r6
 8007bd8:	4639      	mov	r1, r7
 8007bda:	f7f8 ff8d 	bl	8000af8 <__aeabi_dcmpeq>
 8007bde:	b108      	cbz	r0, 8007be4 <__cvt+0x7c>
 8007be0:	f8cd 900c 	str.w	r9, [sp, #12]
 8007be4:	2230      	movs	r2, #48	@ 0x30
 8007be6:	9b03      	ldr	r3, [sp, #12]
 8007be8:	454b      	cmp	r3, r9
 8007bea:	d31e      	bcc.n	8007c2a <__cvt+0xc2>
 8007bec:	9b03      	ldr	r3, [sp, #12]
 8007bee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007bf0:	1b5b      	subs	r3, r3, r5
 8007bf2:	4628      	mov	r0, r5
 8007bf4:	6013      	str	r3, [r2, #0]
 8007bf6:	b004      	add	sp, #16
 8007bf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bfc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007c00:	eb00 0904 	add.w	r9, r0, r4
 8007c04:	d1e5      	bne.n	8007bd2 <__cvt+0x6a>
 8007c06:	7803      	ldrb	r3, [r0, #0]
 8007c08:	2b30      	cmp	r3, #48	@ 0x30
 8007c0a:	d10a      	bne.n	8007c22 <__cvt+0xba>
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	2300      	movs	r3, #0
 8007c10:	4630      	mov	r0, r6
 8007c12:	4639      	mov	r1, r7
 8007c14:	f7f8 ff70 	bl	8000af8 <__aeabi_dcmpeq>
 8007c18:	b918      	cbnz	r0, 8007c22 <__cvt+0xba>
 8007c1a:	f1c4 0401 	rsb	r4, r4, #1
 8007c1e:	f8ca 4000 	str.w	r4, [sl]
 8007c22:	f8da 3000 	ldr.w	r3, [sl]
 8007c26:	4499      	add	r9, r3
 8007c28:	e7d3      	b.n	8007bd2 <__cvt+0x6a>
 8007c2a:	1c59      	adds	r1, r3, #1
 8007c2c:	9103      	str	r1, [sp, #12]
 8007c2e:	701a      	strb	r2, [r3, #0]
 8007c30:	e7d9      	b.n	8007be6 <__cvt+0x7e>

08007c32 <__exponent>:
 8007c32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c34:	2900      	cmp	r1, #0
 8007c36:	bfba      	itte	lt
 8007c38:	4249      	neglt	r1, r1
 8007c3a:	232d      	movlt	r3, #45	@ 0x2d
 8007c3c:	232b      	movge	r3, #43	@ 0x2b
 8007c3e:	2909      	cmp	r1, #9
 8007c40:	7002      	strb	r2, [r0, #0]
 8007c42:	7043      	strb	r3, [r0, #1]
 8007c44:	dd29      	ble.n	8007c9a <__exponent+0x68>
 8007c46:	f10d 0307 	add.w	r3, sp, #7
 8007c4a:	461d      	mov	r5, r3
 8007c4c:	270a      	movs	r7, #10
 8007c4e:	461a      	mov	r2, r3
 8007c50:	fbb1 f6f7 	udiv	r6, r1, r7
 8007c54:	fb07 1416 	mls	r4, r7, r6, r1
 8007c58:	3430      	adds	r4, #48	@ 0x30
 8007c5a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007c5e:	460c      	mov	r4, r1
 8007c60:	2c63      	cmp	r4, #99	@ 0x63
 8007c62:	f103 33ff 	add.w	r3, r3, #4294967295
 8007c66:	4631      	mov	r1, r6
 8007c68:	dcf1      	bgt.n	8007c4e <__exponent+0x1c>
 8007c6a:	3130      	adds	r1, #48	@ 0x30
 8007c6c:	1e94      	subs	r4, r2, #2
 8007c6e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007c72:	1c41      	adds	r1, r0, #1
 8007c74:	4623      	mov	r3, r4
 8007c76:	42ab      	cmp	r3, r5
 8007c78:	d30a      	bcc.n	8007c90 <__exponent+0x5e>
 8007c7a:	f10d 0309 	add.w	r3, sp, #9
 8007c7e:	1a9b      	subs	r3, r3, r2
 8007c80:	42ac      	cmp	r4, r5
 8007c82:	bf88      	it	hi
 8007c84:	2300      	movhi	r3, #0
 8007c86:	3302      	adds	r3, #2
 8007c88:	4403      	add	r3, r0
 8007c8a:	1a18      	subs	r0, r3, r0
 8007c8c:	b003      	add	sp, #12
 8007c8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c90:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007c94:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007c98:	e7ed      	b.n	8007c76 <__exponent+0x44>
 8007c9a:	2330      	movs	r3, #48	@ 0x30
 8007c9c:	3130      	adds	r1, #48	@ 0x30
 8007c9e:	7083      	strb	r3, [r0, #2]
 8007ca0:	70c1      	strb	r1, [r0, #3]
 8007ca2:	1d03      	adds	r3, r0, #4
 8007ca4:	e7f1      	b.n	8007c8a <__exponent+0x58>
	...

08007ca8 <_printf_float>:
 8007ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cac:	b08d      	sub	sp, #52	@ 0x34
 8007cae:	460c      	mov	r4, r1
 8007cb0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007cb4:	4616      	mov	r6, r2
 8007cb6:	461f      	mov	r7, r3
 8007cb8:	4605      	mov	r5, r0
 8007cba:	f000 fdbd 	bl	8008838 <_localeconv_r>
 8007cbe:	6803      	ldr	r3, [r0, #0]
 8007cc0:	9304      	str	r3, [sp, #16]
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	f7f8 faec 	bl	80002a0 <strlen>
 8007cc8:	2300      	movs	r3, #0
 8007cca:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ccc:	f8d8 3000 	ldr.w	r3, [r8]
 8007cd0:	9005      	str	r0, [sp, #20]
 8007cd2:	3307      	adds	r3, #7
 8007cd4:	f023 0307 	bic.w	r3, r3, #7
 8007cd8:	f103 0208 	add.w	r2, r3, #8
 8007cdc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007ce0:	f8d4 b000 	ldr.w	fp, [r4]
 8007ce4:	f8c8 2000 	str.w	r2, [r8]
 8007ce8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007cec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007cf0:	9307      	str	r3, [sp, #28]
 8007cf2:	f8cd 8018 	str.w	r8, [sp, #24]
 8007cf6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007cfa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007cfe:	4b9c      	ldr	r3, [pc, #624]	@ (8007f70 <_printf_float+0x2c8>)
 8007d00:	f04f 32ff 	mov.w	r2, #4294967295
 8007d04:	f7f8 ff2a 	bl	8000b5c <__aeabi_dcmpun>
 8007d08:	bb70      	cbnz	r0, 8007d68 <_printf_float+0xc0>
 8007d0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007d0e:	4b98      	ldr	r3, [pc, #608]	@ (8007f70 <_printf_float+0x2c8>)
 8007d10:	f04f 32ff 	mov.w	r2, #4294967295
 8007d14:	f7f8 ff04 	bl	8000b20 <__aeabi_dcmple>
 8007d18:	bb30      	cbnz	r0, 8007d68 <_printf_float+0xc0>
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	4640      	mov	r0, r8
 8007d20:	4649      	mov	r1, r9
 8007d22:	f7f8 fef3 	bl	8000b0c <__aeabi_dcmplt>
 8007d26:	b110      	cbz	r0, 8007d2e <_printf_float+0x86>
 8007d28:	232d      	movs	r3, #45	@ 0x2d
 8007d2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d2e:	4a91      	ldr	r2, [pc, #580]	@ (8007f74 <_printf_float+0x2cc>)
 8007d30:	4b91      	ldr	r3, [pc, #580]	@ (8007f78 <_printf_float+0x2d0>)
 8007d32:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007d36:	bf8c      	ite	hi
 8007d38:	4690      	movhi	r8, r2
 8007d3a:	4698      	movls	r8, r3
 8007d3c:	2303      	movs	r3, #3
 8007d3e:	6123      	str	r3, [r4, #16]
 8007d40:	f02b 0304 	bic.w	r3, fp, #4
 8007d44:	6023      	str	r3, [r4, #0]
 8007d46:	f04f 0900 	mov.w	r9, #0
 8007d4a:	9700      	str	r7, [sp, #0]
 8007d4c:	4633      	mov	r3, r6
 8007d4e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007d50:	4621      	mov	r1, r4
 8007d52:	4628      	mov	r0, r5
 8007d54:	f000 f9d2 	bl	80080fc <_printf_common>
 8007d58:	3001      	adds	r0, #1
 8007d5a:	f040 808d 	bne.w	8007e78 <_printf_float+0x1d0>
 8007d5e:	f04f 30ff 	mov.w	r0, #4294967295
 8007d62:	b00d      	add	sp, #52	@ 0x34
 8007d64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d68:	4642      	mov	r2, r8
 8007d6a:	464b      	mov	r3, r9
 8007d6c:	4640      	mov	r0, r8
 8007d6e:	4649      	mov	r1, r9
 8007d70:	f7f8 fef4 	bl	8000b5c <__aeabi_dcmpun>
 8007d74:	b140      	cbz	r0, 8007d88 <_printf_float+0xe0>
 8007d76:	464b      	mov	r3, r9
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	bfbc      	itt	lt
 8007d7c:	232d      	movlt	r3, #45	@ 0x2d
 8007d7e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007d82:	4a7e      	ldr	r2, [pc, #504]	@ (8007f7c <_printf_float+0x2d4>)
 8007d84:	4b7e      	ldr	r3, [pc, #504]	@ (8007f80 <_printf_float+0x2d8>)
 8007d86:	e7d4      	b.n	8007d32 <_printf_float+0x8a>
 8007d88:	6863      	ldr	r3, [r4, #4]
 8007d8a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007d8e:	9206      	str	r2, [sp, #24]
 8007d90:	1c5a      	adds	r2, r3, #1
 8007d92:	d13b      	bne.n	8007e0c <_printf_float+0x164>
 8007d94:	2306      	movs	r3, #6
 8007d96:	6063      	str	r3, [r4, #4]
 8007d98:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	6022      	str	r2, [r4, #0]
 8007da0:	9303      	str	r3, [sp, #12]
 8007da2:	ab0a      	add	r3, sp, #40	@ 0x28
 8007da4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007da8:	ab09      	add	r3, sp, #36	@ 0x24
 8007daa:	9300      	str	r3, [sp, #0]
 8007dac:	6861      	ldr	r1, [r4, #4]
 8007dae:	ec49 8b10 	vmov	d0, r8, r9
 8007db2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007db6:	4628      	mov	r0, r5
 8007db8:	f7ff fed6 	bl	8007b68 <__cvt>
 8007dbc:	9b06      	ldr	r3, [sp, #24]
 8007dbe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007dc0:	2b47      	cmp	r3, #71	@ 0x47
 8007dc2:	4680      	mov	r8, r0
 8007dc4:	d129      	bne.n	8007e1a <_printf_float+0x172>
 8007dc6:	1cc8      	adds	r0, r1, #3
 8007dc8:	db02      	blt.n	8007dd0 <_printf_float+0x128>
 8007dca:	6863      	ldr	r3, [r4, #4]
 8007dcc:	4299      	cmp	r1, r3
 8007dce:	dd41      	ble.n	8007e54 <_printf_float+0x1ac>
 8007dd0:	f1aa 0a02 	sub.w	sl, sl, #2
 8007dd4:	fa5f fa8a 	uxtb.w	sl, sl
 8007dd8:	3901      	subs	r1, #1
 8007dda:	4652      	mov	r2, sl
 8007ddc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007de0:	9109      	str	r1, [sp, #36]	@ 0x24
 8007de2:	f7ff ff26 	bl	8007c32 <__exponent>
 8007de6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007de8:	1813      	adds	r3, r2, r0
 8007dea:	2a01      	cmp	r2, #1
 8007dec:	4681      	mov	r9, r0
 8007dee:	6123      	str	r3, [r4, #16]
 8007df0:	dc02      	bgt.n	8007df8 <_printf_float+0x150>
 8007df2:	6822      	ldr	r2, [r4, #0]
 8007df4:	07d2      	lsls	r2, r2, #31
 8007df6:	d501      	bpl.n	8007dfc <_printf_float+0x154>
 8007df8:	3301      	adds	r3, #1
 8007dfa:	6123      	str	r3, [r4, #16]
 8007dfc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d0a2      	beq.n	8007d4a <_printf_float+0xa2>
 8007e04:	232d      	movs	r3, #45	@ 0x2d
 8007e06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e0a:	e79e      	b.n	8007d4a <_printf_float+0xa2>
 8007e0c:	9a06      	ldr	r2, [sp, #24]
 8007e0e:	2a47      	cmp	r2, #71	@ 0x47
 8007e10:	d1c2      	bne.n	8007d98 <_printf_float+0xf0>
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d1c0      	bne.n	8007d98 <_printf_float+0xf0>
 8007e16:	2301      	movs	r3, #1
 8007e18:	e7bd      	b.n	8007d96 <_printf_float+0xee>
 8007e1a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007e1e:	d9db      	bls.n	8007dd8 <_printf_float+0x130>
 8007e20:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007e24:	d118      	bne.n	8007e58 <_printf_float+0x1b0>
 8007e26:	2900      	cmp	r1, #0
 8007e28:	6863      	ldr	r3, [r4, #4]
 8007e2a:	dd0b      	ble.n	8007e44 <_printf_float+0x19c>
 8007e2c:	6121      	str	r1, [r4, #16]
 8007e2e:	b913      	cbnz	r3, 8007e36 <_printf_float+0x18e>
 8007e30:	6822      	ldr	r2, [r4, #0]
 8007e32:	07d0      	lsls	r0, r2, #31
 8007e34:	d502      	bpl.n	8007e3c <_printf_float+0x194>
 8007e36:	3301      	adds	r3, #1
 8007e38:	440b      	add	r3, r1
 8007e3a:	6123      	str	r3, [r4, #16]
 8007e3c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007e3e:	f04f 0900 	mov.w	r9, #0
 8007e42:	e7db      	b.n	8007dfc <_printf_float+0x154>
 8007e44:	b913      	cbnz	r3, 8007e4c <_printf_float+0x1a4>
 8007e46:	6822      	ldr	r2, [r4, #0]
 8007e48:	07d2      	lsls	r2, r2, #31
 8007e4a:	d501      	bpl.n	8007e50 <_printf_float+0x1a8>
 8007e4c:	3302      	adds	r3, #2
 8007e4e:	e7f4      	b.n	8007e3a <_printf_float+0x192>
 8007e50:	2301      	movs	r3, #1
 8007e52:	e7f2      	b.n	8007e3a <_printf_float+0x192>
 8007e54:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007e58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e5a:	4299      	cmp	r1, r3
 8007e5c:	db05      	blt.n	8007e6a <_printf_float+0x1c2>
 8007e5e:	6823      	ldr	r3, [r4, #0]
 8007e60:	6121      	str	r1, [r4, #16]
 8007e62:	07d8      	lsls	r0, r3, #31
 8007e64:	d5ea      	bpl.n	8007e3c <_printf_float+0x194>
 8007e66:	1c4b      	adds	r3, r1, #1
 8007e68:	e7e7      	b.n	8007e3a <_printf_float+0x192>
 8007e6a:	2900      	cmp	r1, #0
 8007e6c:	bfd4      	ite	le
 8007e6e:	f1c1 0202 	rsble	r2, r1, #2
 8007e72:	2201      	movgt	r2, #1
 8007e74:	4413      	add	r3, r2
 8007e76:	e7e0      	b.n	8007e3a <_printf_float+0x192>
 8007e78:	6823      	ldr	r3, [r4, #0]
 8007e7a:	055a      	lsls	r2, r3, #21
 8007e7c:	d407      	bmi.n	8007e8e <_printf_float+0x1e6>
 8007e7e:	6923      	ldr	r3, [r4, #16]
 8007e80:	4642      	mov	r2, r8
 8007e82:	4631      	mov	r1, r6
 8007e84:	4628      	mov	r0, r5
 8007e86:	47b8      	blx	r7
 8007e88:	3001      	adds	r0, #1
 8007e8a:	d12b      	bne.n	8007ee4 <_printf_float+0x23c>
 8007e8c:	e767      	b.n	8007d5e <_printf_float+0xb6>
 8007e8e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007e92:	f240 80dd 	bls.w	8008050 <_printf_float+0x3a8>
 8007e96:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	f7f8 fe2b 	bl	8000af8 <__aeabi_dcmpeq>
 8007ea2:	2800      	cmp	r0, #0
 8007ea4:	d033      	beq.n	8007f0e <_printf_float+0x266>
 8007ea6:	4a37      	ldr	r2, [pc, #220]	@ (8007f84 <_printf_float+0x2dc>)
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	4631      	mov	r1, r6
 8007eac:	4628      	mov	r0, r5
 8007eae:	47b8      	blx	r7
 8007eb0:	3001      	adds	r0, #1
 8007eb2:	f43f af54 	beq.w	8007d5e <_printf_float+0xb6>
 8007eb6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007eba:	4543      	cmp	r3, r8
 8007ebc:	db02      	blt.n	8007ec4 <_printf_float+0x21c>
 8007ebe:	6823      	ldr	r3, [r4, #0]
 8007ec0:	07d8      	lsls	r0, r3, #31
 8007ec2:	d50f      	bpl.n	8007ee4 <_printf_float+0x23c>
 8007ec4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ec8:	4631      	mov	r1, r6
 8007eca:	4628      	mov	r0, r5
 8007ecc:	47b8      	blx	r7
 8007ece:	3001      	adds	r0, #1
 8007ed0:	f43f af45 	beq.w	8007d5e <_printf_float+0xb6>
 8007ed4:	f04f 0900 	mov.w	r9, #0
 8007ed8:	f108 38ff 	add.w	r8, r8, #4294967295
 8007edc:	f104 0a1a 	add.w	sl, r4, #26
 8007ee0:	45c8      	cmp	r8, r9
 8007ee2:	dc09      	bgt.n	8007ef8 <_printf_float+0x250>
 8007ee4:	6823      	ldr	r3, [r4, #0]
 8007ee6:	079b      	lsls	r3, r3, #30
 8007ee8:	f100 8103 	bmi.w	80080f2 <_printf_float+0x44a>
 8007eec:	68e0      	ldr	r0, [r4, #12]
 8007eee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ef0:	4298      	cmp	r0, r3
 8007ef2:	bfb8      	it	lt
 8007ef4:	4618      	movlt	r0, r3
 8007ef6:	e734      	b.n	8007d62 <_printf_float+0xba>
 8007ef8:	2301      	movs	r3, #1
 8007efa:	4652      	mov	r2, sl
 8007efc:	4631      	mov	r1, r6
 8007efe:	4628      	mov	r0, r5
 8007f00:	47b8      	blx	r7
 8007f02:	3001      	adds	r0, #1
 8007f04:	f43f af2b 	beq.w	8007d5e <_printf_float+0xb6>
 8007f08:	f109 0901 	add.w	r9, r9, #1
 8007f0c:	e7e8      	b.n	8007ee0 <_printf_float+0x238>
 8007f0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	dc39      	bgt.n	8007f88 <_printf_float+0x2e0>
 8007f14:	4a1b      	ldr	r2, [pc, #108]	@ (8007f84 <_printf_float+0x2dc>)
 8007f16:	2301      	movs	r3, #1
 8007f18:	4631      	mov	r1, r6
 8007f1a:	4628      	mov	r0, r5
 8007f1c:	47b8      	blx	r7
 8007f1e:	3001      	adds	r0, #1
 8007f20:	f43f af1d 	beq.w	8007d5e <_printf_float+0xb6>
 8007f24:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007f28:	ea59 0303 	orrs.w	r3, r9, r3
 8007f2c:	d102      	bne.n	8007f34 <_printf_float+0x28c>
 8007f2e:	6823      	ldr	r3, [r4, #0]
 8007f30:	07d9      	lsls	r1, r3, #31
 8007f32:	d5d7      	bpl.n	8007ee4 <_printf_float+0x23c>
 8007f34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f38:	4631      	mov	r1, r6
 8007f3a:	4628      	mov	r0, r5
 8007f3c:	47b8      	blx	r7
 8007f3e:	3001      	adds	r0, #1
 8007f40:	f43f af0d 	beq.w	8007d5e <_printf_float+0xb6>
 8007f44:	f04f 0a00 	mov.w	sl, #0
 8007f48:	f104 0b1a 	add.w	fp, r4, #26
 8007f4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f4e:	425b      	negs	r3, r3
 8007f50:	4553      	cmp	r3, sl
 8007f52:	dc01      	bgt.n	8007f58 <_printf_float+0x2b0>
 8007f54:	464b      	mov	r3, r9
 8007f56:	e793      	b.n	8007e80 <_printf_float+0x1d8>
 8007f58:	2301      	movs	r3, #1
 8007f5a:	465a      	mov	r2, fp
 8007f5c:	4631      	mov	r1, r6
 8007f5e:	4628      	mov	r0, r5
 8007f60:	47b8      	blx	r7
 8007f62:	3001      	adds	r0, #1
 8007f64:	f43f aefb 	beq.w	8007d5e <_printf_float+0xb6>
 8007f68:	f10a 0a01 	add.w	sl, sl, #1
 8007f6c:	e7ee      	b.n	8007f4c <_printf_float+0x2a4>
 8007f6e:	bf00      	nop
 8007f70:	7fefffff 	.word	0x7fefffff
 8007f74:	0800a8b4 	.word	0x0800a8b4
 8007f78:	0800a8b0 	.word	0x0800a8b0
 8007f7c:	0800a8bc 	.word	0x0800a8bc
 8007f80:	0800a8b8 	.word	0x0800a8b8
 8007f84:	0800a8c0 	.word	0x0800a8c0
 8007f88:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007f8a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007f8e:	4553      	cmp	r3, sl
 8007f90:	bfa8      	it	ge
 8007f92:	4653      	movge	r3, sl
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	4699      	mov	r9, r3
 8007f98:	dc36      	bgt.n	8008008 <_printf_float+0x360>
 8007f9a:	f04f 0b00 	mov.w	fp, #0
 8007f9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007fa2:	f104 021a 	add.w	r2, r4, #26
 8007fa6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007fa8:	9306      	str	r3, [sp, #24]
 8007faa:	eba3 0309 	sub.w	r3, r3, r9
 8007fae:	455b      	cmp	r3, fp
 8007fb0:	dc31      	bgt.n	8008016 <_printf_float+0x36e>
 8007fb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fb4:	459a      	cmp	sl, r3
 8007fb6:	dc3a      	bgt.n	800802e <_printf_float+0x386>
 8007fb8:	6823      	ldr	r3, [r4, #0]
 8007fba:	07da      	lsls	r2, r3, #31
 8007fbc:	d437      	bmi.n	800802e <_printf_float+0x386>
 8007fbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fc0:	ebaa 0903 	sub.w	r9, sl, r3
 8007fc4:	9b06      	ldr	r3, [sp, #24]
 8007fc6:	ebaa 0303 	sub.w	r3, sl, r3
 8007fca:	4599      	cmp	r9, r3
 8007fcc:	bfa8      	it	ge
 8007fce:	4699      	movge	r9, r3
 8007fd0:	f1b9 0f00 	cmp.w	r9, #0
 8007fd4:	dc33      	bgt.n	800803e <_printf_float+0x396>
 8007fd6:	f04f 0800 	mov.w	r8, #0
 8007fda:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007fde:	f104 0b1a 	add.w	fp, r4, #26
 8007fe2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fe4:	ebaa 0303 	sub.w	r3, sl, r3
 8007fe8:	eba3 0309 	sub.w	r3, r3, r9
 8007fec:	4543      	cmp	r3, r8
 8007fee:	f77f af79 	ble.w	8007ee4 <_printf_float+0x23c>
 8007ff2:	2301      	movs	r3, #1
 8007ff4:	465a      	mov	r2, fp
 8007ff6:	4631      	mov	r1, r6
 8007ff8:	4628      	mov	r0, r5
 8007ffa:	47b8      	blx	r7
 8007ffc:	3001      	adds	r0, #1
 8007ffe:	f43f aeae 	beq.w	8007d5e <_printf_float+0xb6>
 8008002:	f108 0801 	add.w	r8, r8, #1
 8008006:	e7ec      	b.n	8007fe2 <_printf_float+0x33a>
 8008008:	4642      	mov	r2, r8
 800800a:	4631      	mov	r1, r6
 800800c:	4628      	mov	r0, r5
 800800e:	47b8      	blx	r7
 8008010:	3001      	adds	r0, #1
 8008012:	d1c2      	bne.n	8007f9a <_printf_float+0x2f2>
 8008014:	e6a3      	b.n	8007d5e <_printf_float+0xb6>
 8008016:	2301      	movs	r3, #1
 8008018:	4631      	mov	r1, r6
 800801a:	4628      	mov	r0, r5
 800801c:	9206      	str	r2, [sp, #24]
 800801e:	47b8      	blx	r7
 8008020:	3001      	adds	r0, #1
 8008022:	f43f ae9c 	beq.w	8007d5e <_printf_float+0xb6>
 8008026:	9a06      	ldr	r2, [sp, #24]
 8008028:	f10b 0b01 	add.w	fp, fp, #1
 800802c:	e7bb      	b.n	8007fa6 <_printf_float+0x2fe>
 800802e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008032:	4631      	mov	r1, r6
 8008034:	4628      	mov	r0, r5
 8008036:	47b8      	blx	r7
 8008038:	3001      	adds	r0, #1
 800803a:	d1c0      	bne.n	8007fbe <_printf_float+0x316>
 800803c:	e68f      	b.n	8007d5e <_printf_float+0xb6>
 800803e:	9a06      	ldr	r2, [sp, #24]
 8008040:	464b      	mov	r3, r9
 8008042:	4442      	add	r2, r8
 8008044:	4631      	mov	r1, r6
 8008046:	4628      	mov	r0, r5
 8008048:	47b8      	blx	r7
 800804a:	3001      	adds	r0, #1
 800804c:	d1c3      	bne.n	8007fd6 <_printf_float+0x32e>
 800804e:	e686      	b.n	8007d5e <_printf_float+0xb6>
 8008050:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008054:	f1ba 0f01 	cmp.w	sl, #1
 8008058:	dc01      	bgt.n	800805e <_printf_float+0x3b6>
 800805a:	07db      	lsls	r3, r3, #31
 800805c:	d536      	bpl.n	80080cc <_printf_float+0x424>
 800805e:	2301      	movs	r3, #1
 8008060:	4642      	mov	r2, r8
 8008062:	4631      	mov	r1, r6
 8008064:	4628      	mov	r0, r5
 8008066:	47b8      	blx	r7
 8008068:	3001      	adds	r0, #1
 800806a:	f43f ae78 	beq.w	8007d5e <_printf_float+0xb6>
 800806e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008072:	4631      	mov	r1, r6
 8008074:	4628      	mov	r0, r5
 8008076:	47b8      	blx	r7
 8008078:	3001      	adds	r0, #1
 800807a:	f43f ae70 	beq.w	8007d5e <_printf_float+0xb6>
 800807e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008082:	2200      	movs	r2, #0
 8008084:	2300      	movs	r3, #0
 8008086:	f10a 3aff 	add.w	sl, sl, #4294967295
 800808a:	f7f8 fd35 	bl	8000af8 <__aeabi_dcmpeq>
 800808e:	b9c0      	cbnz	r0, 80080c2 <_printf_float+0x41a>
 8008090:	4653      	mov	r3, sl
 8008092:	f108 0201 	add.w	r2, r8, #1
 8008096:	4631      	mov	r1, r6
 8008098:	4628      	mov	r0, r5
 800809a:	47b8      	blx	r7
 800809c:	3001      	adds	r0, #1
 800809e:	d10c      	bne.n	80080ba <_printf_float+0x412>
 80080a0:	e65d      	b.n	8007d5e <_printf_float+0xb6>
 80080a2:	2301      	movs	r3, #1
 80080a4:	465a      	mov	r2, fp
 80080a6:	4631      	mov	r1, r6
 80080a8:	4628      	mov	r0, r5
 80080aa:	47b8      	blx	r7
 80080ac:	3001      	adds	r0, #1
 80080ae:	f43f ae56 	beq.w	8007d5e <_printf_float+0xb6>
 80080b2:	f108 0801 	add.w	r8, r8, #1
 80080b6:	45d0      	cmp	r8, sl
 80080b8:	dbf3      	blt.n	80080a2 <_printf_float+0x3fa>
 80080ba:	464b      	mov	r3, r9
 80080bc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80080c0:	e6df      	b.n	8007e82 <_printf_float+0x1da>
 80080c2:	f04f 0800 	mov.w	r8, #0
 80080c6:	f104 0b1a 	add.w	fp, r4, #26
 80080ca:	e7f4      	b.n	80080b6 <_printf_float+0x40e>
 80080cc:	2301      	movs	r3, #1
 80080ce:	4642      	mov	r2, r8
 80080d0:	e7e1      	b.n	8008096 <_printf_float+0x3ee>
 80080d2:	2301      	movs	r3, #1
 80080d4:	464a      	mov	r2, r9
 80080d6:	4631      	mov	r1, r6
 80080d8:	4628      	mov	r0, r5
 80080da:	47b8      	blx	r7
 80080dc:	3001      	adds	r0, #1
 80080de:	f43f ae3e 	beq.w	8007d5e <_printf_float+0xb6>
 80080e2:	f108 0801 	add.w	r8, r8, #1
 80080e6:	68e3      	ldr	r3, [r4, #12]
 80080e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80080ea:	1a5b      	subs	r3, r3, r1
 80080ec:	4543      	cmp	r3, r8
 80080ee:	dcf0      	bgt.n	80080d2 <_printf_float+0x42a>
 80080f0:	e6fc      	b.n	8007eec <_printf_float+0x244>
 80080f2:	f04f 0800 	mov.w	r8, #0
 80080f6:	f104 0919 	add.w	r9, r4, #25
 80080fa:	e7f4      	b.n	80080e6 <_printf_float+0x43e>

080080fc <_printf_common>:
 80080fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008100:	4616      	mov	r6, r2
 8008102:	4698      	mov	r8, r3
 8008104:	688a      	ldr	r2, [r1, #8]
 8008106:	690b      	ldr	r3, [r1, #16]
 8008108:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800810c:	4293      	cmp	r3, r2
 800810e:	bfb8      	it	lt
 8008110:	4613      	movlt	r3, r2
 8008112:	6033      	str	r3, [r6, #0]
 8008114:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008118:	4607      	mov	r7, r0
 800811a:	460c      	mov	r4, r1
 800811c:	b10a      	cbz	r2, 8008122 <_printf_common+0x26>
 800811e:	3301      	adds	r3, #1
 8008120:	6033      	str	r3, [r6, #0]
 8008122:	6823      	ldr	r3, [r4, #0]
 8008124:	0699      	lsls	r1, r3, #26
 8008126:	bf42      	ittt	mi
 8008128:	6833      	ldrmi	r3, [r6, #0]
 800812a:	3302      	addmi	r3, #2
 800812c:	6033      	strmi	r3, [r6, #0]
 800812e:	6825      	ldr	r5, [r4, #0]
 8008130:	f015 0506 	ands.w	r5, r5, #6
 8008134:	d106      	bne.n	8008144 <_printf_common+0x48>
 8008136:	f104 0a19 	add.w	sl, r4, #25
 800813a:	68e3      	ldr	r3, [r4, #12]
 800813c:	6832      	ldr	r2, [r6, #0]
 800813e:	1a9b      	subs	r3, r3, r2
 8008140:	42ab      	cmp	r3, r5
 8008142:	dc26      	bgt.n	8008192 <_printf_common+0x96>
 8008144:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008148:	6822      	ldr	r2, [r4, #0]
 800814a:	3b00      	subs	r3, #0
 800814c:	bf18      	it	ne
 800814e:	2301      	movne	r3, #1
 8008150:	0692      	lsls	r2, r2, #26
 8008152:	d42b      	bmi.n	80081ac <_printf_common+0xb0>
 8008154:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008158:	4641      	mov	r1, r8
 800815a:	4638      	mov	r0, r7
 800815c:	47c8      	blx	r9
 800815e:	3001      	adds	r0, #1
 8008160:	d01e      	beq.n	80081a0 <_printf_common+0xa4>
 8008162:	6823      	ldr	r3, [r4, #0]
 8008164:	6922      	ldr	r2, [r4, #16]
 8008166:	f003 0306 	and.w	r3, r3, #6
 800816a:	2b04      	cmp	r3, #4
 800816c:	bf02      	ittt	eq
 800816e:	68e5      	ldreq	r5, [r4, #12]
 8008170:	6833      	ldreq	r3, [r6, #0]
 8008172:	1aed      	subeq	r5, r5, r3
 8008174:	68a3      	ldr	r3, [r4, #8]
 8008176:	bf0c      	ite	eq
 8008178:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800817c:	2500      	movne	r5, #0
 800817e:	4293      	cmp	r3, r2
 8008180:	bfc4      	itt	gt
 8008182:	1a9b      	subgt	r3, r3, r2
 8008184:	18ed      	addgt	r5, r5, r3
 8008186:	2600      	movs	r6, #0
 8008188:	341a      	adds	r4, #26
 800818a:	42b5      	cmp	r5, r6
 800818c:	d11a      	bne.n	80081c4 <_printf_common+0xc8>
 800818e:	2000      	movs	r0, #0
 8008190:	e008      	b.n	80081a4 <_printf_common+0xa8>
 8008192:	2301      	movs	r3, #1
 8008194:	4652      	mov	r2, sl
 8008196:	4641      	mov	r1, r8
 8008198:	4638      	mov	r0, r7
 800819a:	47c8      	blx	r9
 800819c:	3001      	adds	r0, #1
 800819e:	d103      	bne.n	80081a8 <_printf_common+0xac>
 80081a0:	f04f 30ff 	mov.w	r0, #4294967295
 80081a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081a8:	3501      	adds	r5, #1
 80081aa:	e7c6      	b.n	800813a <_printf_common+0x3e>
 80081ac:	18e1      	adds	r1, r4, r3
 80081ae:	1c5a      	adds	r2, r3, #1
 80081b0:	2030      	movs	r0, #48	@ 0x30
 80081b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80081b6:	4422      	add	r2, r4
 80081b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80081bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80081c0:	3302      	adds	r3, #2
 80081c2:	e7c7      	b.n	8008154 <_printf_common+0x58>
 80081c4:	2301      	movs	r3, #1
 80081c6:	4622      	mov	r2, r4
 80081c8:	4641      	mov	r1, r8
 80081ca:	4638      	mov	r0, r7
 80081cc:	47c8      	blx	r9
 80081ce:	3001      	adds	r0, #1
 80081d0:	d0e6      	beq.n	80081a0 <_printf_common+0xa4>
 80081d2:	3601      	adds	r6, #1
 80081d4:	e7d9      	b.n	800818a <_printf_common+0x8e>
	...

080081d8 <_printf_i>:
 80081d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80081dc:	7e0f      	ldrb	r7, [r1, #24]
 80081de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80081e0:	2f78      	cmp	r7, #120	@ 0x78
 80081e2:	4691      	mov	r9, r2
 80081e4:	4680      	mov	r8, r0
 80081e6:	460c      	mov	r4, r1
 80081e8:	469a      	mov	sl, r3
 80081ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80081ee:	d807      	bhi.n	8008200 <_printf_i+0x28>
 80081f0:	2f62      	cmp	r7, #98	@ 0x62
 80081f2:	d80a      	bhi.n	800820a <_printf_i+0x32>
 80081f4:	2f00      	cmp	r7, #0
 80081f6:	f000 80d1 	beq.w	800839c <_printf_i+0x1c4>
 80081fa:	2f58      	cmp	r7, #88	@ 0x58
 80081fc:	f000 80b8 	beq.w	8008370 <_printf_i+0x198>
 8008200:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008204:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008208:	e03a      	b.n	8008280 <_printf_i+0xa8>
 800820a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800820e:	2b15      	cmp	r3, #21
 8008210:	d8f6      	bhi.n	8008200 <_printf_i+0x28>
 8008212:	a101      	add	r1, pc, #4	@ (adr r1, 8008218 <_printf_i+0x40>)
 8008214:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008218:	08008271 	.word	0x08008271
 800821c:	08008285 	.word	0x08008285
 8008220:	08008201 	.word	0x08008201
 8008224:	08008201 	.word	0x08008201
 8008228:	08008201 	.word	0x08008201
 800822c:	08008201 	.word	0x08008201
 8008230:	08008285 	.word	0x08008285
 8008234:	08008201 	.word	0x08008201
 8008238:	08008201 	.word	0x08008201
 800823c:	08008201 	.word	0x08008201
 8008240:	08008201 	.word	0x08008201
 8008244:	08008383 	.word	0x08008383
 8008248:	080082af 	.word	0x080082af
 800824c:	0800833d 	.word	0x0800833d
 8008250:	08008201 	.word	0x08008201
 8008254:	08008201 	.word	0x08008201
 8008258:	080083a5 	.word	0x080083a5
 800825c:	08008201 	.word	0x08008201
 8008260:	080082af 	.word	0x080082af
 8008264:	08008201 	.word	0x08008201
 8008268:	08008201 	.word	0x08008201
 800826c:	08008345 	.word	0x08008345
 8008270:	6833      	ldr	r3, [r6, #0]
 8008272:	1d1a      	adds	r2, r3, #4
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	6032      	str	r2, [r6, #0]
 8008278:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800827c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008280:	2301      	movs	r3, #1
 8008282:	e09c      	b.n	80083be <_printf_i+0x1e6>
 8008284:	6833      	ldr	r3, [r6, #0]
 8008286:	6820      	ldr	r0, [r4, #0]
 8008288:	1d19      	adds	r1, r3, #4
 800828a:	6031      	str	r1, [r6, #0]
 800828c:	0606      	lsls	r6, r0, #24
 800828e:	d501      	bpl.n	8008294 <_printf_i+0xbc>
 8008290:	681d      	ldr	r5, [r3, #0]
 8008292:	e003      	b.n	800829c <_printf_i+0xc4>
 8008294:	0645      	lsls	r5, r0, #25
 8008296:	d5fb      	bpl.n	8008290 <_printf_i+0xb8>
 8008298:	f9b3 5000 	ldrsh.w	r5, [r3]
 800829c:	2d00      	cmp	r5, #0
 800829e:	da03      	bge.n	80082a8 <_printf_i+0xd0>
 80082a0:	232d      	movs	r3, #45	@ 0x2d
 80082a2:	426d      	negs	r5, r5
 80082a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80082a8:	4858      	ldr	r0, [pc, #352]	@ (800840c <_printf_i+0x234>)
 80082aa:	230a      	movs	r3, #10
 80082ac:	e011      	b.n	80082d2 <_printf_i+0xfa>
 80082ae:	6821      	ldr	r1, [r4, #0]
 80082b0:	6833      	ldr	r3, [r6, #0]
 80082b2:	0608      	lsls	r0, r1, #24
 80082b4:	f853 5b04 	ldr.w	r5, [r3], #4
 80082b8:	d402      	bmi.n	80082c0 <_printf_i+0xe8>
 80082ba:	0649      	lsls	r1, r1, #25
 80082bc:	bf48      	it	mi
 80082be:	b2ad      	uxthmi	r5, r5
 80082c0:	2f6f      	cmp	r7, #111	@ 0x6f
 80082c2:	4852      	ldr	r0, [pc, #328]	@ (800840c <_printf_i+0x234>)
 80082c4:	6033      	str	r3, [r6, #0]
 80082c6:	bf14      	ite	ne
 80082c8:	230a      	movne	r3, #10
 80082ca:	2308      	moveq	r3, #8
 80082cc:	2100      	movs	r1, #0
 80082ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80082d2:	6866      	ldr	r6, [r4, #4]
 80082d4:	60a6      	str	r6, [r4, #8]
 80082d6:	2e00      	cmp	r6, #0
 80082d8:	db05      	blt.n	80082e6 <_printf_i+0x10e>
 80082da:	6821      	ldr	r1, [r4, #0]
 80082dc:	432e      	orrs	r6, r5
 80082de:	f021 0104 	bic.w	r1, r1, #4
 80082e2:	6021      	str	r1, [r4, #0]
 80082e4:	d04b      	beq.n	800837e <_printf_i+0x1a6>
 80082e6:	4616      	mov	r6, r2
 80082e8:	fbb5 f1f3 	udiv	r1, r5, r3
 80082ec:	fb03 5711 	mls	r7, r3, r1, r5
 80082f0:	5dc7      	ldrb	r7, [r0, r7]
 80082f2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80082f6:	462f      	mov	r7, r5
 80082f8:	42bb      	cmp	r3, r7
 80082fa:	460d      	mov	r5, r1
 80082fc:	d9f4      	bls.n	80082e8 <_printf_i+0x110>
 80082fe:	2b08      	cmp	r3, #8
 8008300:	d10b      	bne.n	800831a <_printf_i+0x142>
 8008302:	6823      	ldr	r3, [r4, #0]
 8008304:	07df      	lsls	r7, r3, #31
 8008306:	d508      	bpl.n	800831a <_printf_i+0x142>
 8008308:	6923      	ldr	r3, [r4, #16]
 800830a:	6861      	ldr	r1, [r4, #4]
 800830c:	4299      	cmp	r1, r3
 800830e:	bfde      	ittt	le
 8008310:	2330      	movle	r3, #48	@ 0x30
 8008312:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008316:	f106 36ff 	addle.w	r6, r6, #4294967295
 800831a:	1b92      	subs	r2, r2, r6
 800831c:	6122      	str	r2, [r4, #16]
 800831e:	f8cd a000 	str.w	sl, [sp]
 8008322:	464b      	mov	r3, r9
 8008324:	aa03      	add	r2, sp, #12
 8008326:	4621      	mov	r1, r4
 8008328:	4640      	mov	r0, r8
 800832a:	f7ff fee7 	bl	80080fc <_printf_common>
 800832e:	3001      	adds	r0, #1
 8008330:	d14a      	bne.n	80083c8 <_printf_i+0x1f0>
 8008332:	f04f 30ff 	mov.w	r0, #4294967295
 8008336:	b004      	add	sp, #16
 8008338:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800833c:	6823      	ldr	r3, [r4, #0]
 800833e:	f043 0320 	orr.w	r3, r3, #32
 8008342:	6023      	str	r3, [r4, #0]
 8008344:	4832      	ldr	r0, [pc, #200]	@ (8008410 <_printf_i+0x238>)
 8008346:	2778      	movs	r7, #120	@ 0x78
 8008348:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800834c:	6823      	ldr	r3, [r4, #0]
 800834e:	6831      	ldr	r1, [r6, #0]
 8008350:	061f      	lsls	r7, r3, #24
 8008352:	f851 5b04 	ldr.w	r5, [r1], #4
 8008356:	d402      	bmi.n	800835e <_printf_i+0x186>
 8008358:	065f      	lsls	r7, r3, #25
 800835a:	bf48      	it	mi
 800835c:	b2ad      	uxthmi	r5, r5
 800835e:	6031      	str	r1, [r6, #0]
 8008360:	07d9      	lsls	r1, r3, #31
 8008362:	bf44      	itt	mi
 8008364:	f043 0320 	orrmi.w	r3, r3, #32
 8008368:	6023      	strmi	r3, [r4, #0]
 800836a:	b11d      	cbz	r5, 8008374 <_printf_i+0x19c>
 800836c:	2310      	movs	r3, #16
 800836e:	e7ad      	b.n	80082cc <_printf_i+0xf4>
 8008370:	4826      	ldr	r0, [pc, #152]	@ (800840c <_printf_i+0x234>)
 8008372:	e7e9      	b.n	8008348 <_printf_i+0x170>
 8008374:	6823      	ldr	r3, [r4, #0]
 8008376:	f023 0320 	bic.w	r3, r3, #32
 800837a:	6023      	str	r3, [r4, #0]
 800837c:	e7f6      	b.n	800836c <_printf_i+0x194>
 800837e:	4616      	mov	r6, r2
 8008380:	e7bd      	b.n	80082fe <_printf_i+0x126>
 8008382:	6833      	ldr	r3, [r6, #0]
 8008384:	6825      	ldr	r5, [r4, #0]
 8008386:	6961      	ldr	r1, [r4, #20]
 8008388:	1d18      	adds	r0, r3, #4
 800838a:	6030      	str	r0, [r6, #0]
 800838c:	062e      	lsls	r6, r5, #24
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	d501      	bpl.n	8008396 <_printf_i+0x1be>
 8008392:	6019      	str	r1, [r3, #0]
 8008394:	e002      	b.n	800839c <_printf_i+0x1c4>
 8008396:	0668      	lsls	r0, r5, #25
 8008398:	d5fb      	bpl.n	8008392 <_printf_i+0x1ba>
 800839a:	8019      	strh	r1, [r3, #0]
 800839c:	2300      	movs	r3, #0
 800839e:	6123      	str	r3, [r4, #16]
 80083a0:	4616      	mov	r6, r2
 80083a2:	e7bc      	b.n	800831e <_printf_i+0x146>
 80083a4:	6833      	ldr	r3, [r6, #0]
 80083a6:	1d1a      	adds	r2, r3, #4
 80083a8:	6032      	str	r2, [r6, #0]
 80083aa:	681e      	ldr	r6, [r3, #0]
 80083ac:	6862      	ldr	r2, [r4, #4]
 80083ae:	2100      	movs	r1, #0
 80083b0:	4630      	mov	r0, r6
 80083b2:	f7f7 ff25 	bl	8000200 <memchr>
 80083b6:	b108      	cbz	r0, 80083bc <_printf_i+0x1e4>
 80083b8:	1b80      	subs	r0, r0, r6
 80083ba:	6060      	str	r0, [r4, #4]
 80083bc:	6863      	ldr	r3, [r4, #4]
 80083be:	6123      	str	r3, [r4, #16]
 80083c0:	2300      	movs	r3, #0
 80083c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80083c6:	e7aa      	b.n	800831e <_printf_i+0x146>
 80083c8:	6923      	ldr	r3, [r4, #16]
 80083ca:	4632      	mov	r2, r6
 80083cc:	4649      	mov	r1, r9
 80083ce:	4640      	mov	r0, r8
 80083d0:	47d0      	blx	sl
 80083d2:	3001      	adds	r0, #1
 80083d4:	d0ad      	beq.n	8008332 <_printf_i+0x15a>
 80083d6:	6823      	ldr	r3, [r4, #0]
 80083d8:	079b      	lsls	r3, r3, #30
 80083da:	d413      	bmi.n	8008404 <_printf_i+0x22c>
 80083dc:	68e0      	ldr	r0, [r4, #12]
 80083de:	9b03      	ldr	r3, [sp, #12]
 80083e0:	4298      	cmp	r0, r3
 80083e2:	bfb8      	it	lt
 80083e4:	4618      	movlt	r0, r3
 80083e6:	e7a6      	b.n	8008336 <_printf_i+0x15e>
 80083e8:	2301      	movs	r3, #1
 80083ea:	4632      	mov	r2, r6
 80083ec:	4649      	mov	r1, r9
 80083ee:	4640      	mov	r0, r8
 80083f0:	47d0      	blx	sl
 80083f2:	3001      	adds	r0, #1
 80083f4:	d09d      	beq.n	8008332 <_printf_i+0x15a>
 80083f6:	3501      	adds	r5, #1
 80083f8:	68e3      	ldr	r3, [r4, #12]
 80083fa:	9903      	ldr	r1, [sp, #12]
 80083fc:	1a5b      	subs	r3, r3, r1
 80083fe:	42ab      	cmp	r3, r5
 8008400:	dcf2      	bgt.n	80083e8 <_printf_i+0x210>
 8008402:	e7eb      	b.n	80083dc <_printf_i+0x204>
 8008404:	2500      	movs	r5, #0
 8008406:	f104 0619 	add.w	r6, r4, #25
 800840a:	e7f5      	b.n	80083f8 <_printf_i+0x220>
 800840c:	0800a8c2 	.word	0x0800a8c2
 8008410:	0800a8d3 	.word	0x0800a8d3

08008414 <std>:
 8008414:	2300      	movs	r3, #0
 8008416:	b510      	push	{r4, lr}
 8008418:	4604      	mov	r4, r0
 800841a:	e9c0 3300 	strd	r3, r3, [r0]
 800841e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008422:	6083      	str	r3, [r0, #8]
 8008424:	8181      	strh	r1, [r0, #12]
 8008426:	6643      	str	r3, [r0, #100]	@ 0x64
 8008428:	81c2      	strh	r2, [r0, #14]
 800842a:	6183      	str	r3, [r0, #24]
 800842c:	4619      	mov	r1, r3
 800842e:	2208      	movs	r2, #8
 8008430:	305c      	adds	r0, #92	@ 0x5c
 8008432:	f000 f9f9 	bl	8008828 <memset>
 8008436:	4b0d      	ldr	r3, [pc, #52]	@ (800846c <std+0x58>)
 8008438:	6263      	str	r3, [r4, #36]	@ 0x24
 800843a:	4b0d      	ldr	r3, [pc, #52]	@ (8008470 <std+0x5c>)
 800843c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800843e:	4b0d      	ldr	r3, [pc, #52]	@ (8008474 <std+0x60>)
 8008440:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008442:	4b0d      	ldr	r3, [pc, #52]	@ (8008478 <std+0x64>)
 8008444:	6323      	str	r3, [r4, #48]	@ 0x30
 8008446:	4b0d      	ldr	r3, [pc, #52]	@ (800847c <std+0x68>)
 8008448:	6224      	str	r4, [r4, #32]
 800844a:	429c      	cmp	r4, r3
 800844c:	d006      	beq.n	800845c <std+0x48>
 800844e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008452:	4294      	cmp	r4, r2
 8008454:	d002      	beq.n	800845c <std+0x48>
 8008456:	33d0      	adds	r3, #208	@ 0xd0
 8008458:	429c      	cmp	r4, r3
 800845a:	d105      	bne.n	8008468 <std+0x54>
 800845c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008460:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008464:	f000 ba5c 	b.w	8008920 <__retarget_lock_init_recursive>
 8008468:	bd10      	pop	{r4, pc}
 800846a:	bf00      	nop
 800846c:	08008679 	.word	0x08008679
 8008470:	0800869b 	.word	0x0800869b
 8008474:	080086d3 	.word	0x080086d3
 8008478:	080086f7 	.word	0x080086f7
 800847c:	200433fc 	.word	0x200433fc

08008480 <stdio_exit_handler>:
 8008480:	4a02      	ldr	r2, [pc, #8]	@ (800848c <stdio_exit_handler+0xc>)
 8008482:	4903      	ldr	r1, [pc, #12]	@ (8008490 <stdio_exit_handler+0x10>)
 8008484:	4803      	ldr	r0, [pc, #12]	@ (8008494 <stdio_exit_handler+0x14>)
 8008486:	f000 b869 	b.w	800855c <_fwalk_sglue>
 800848a:	bf00      	nop
 800848c:	2004000c 	.word	0x2004000c
 8008490:	0800a259 	.word	0x0800a259
 8008494:	2004001c 	.word	0x2004001c

08008498 <cleanup_stdio>:
 8008498:	6841      	ldr	r1, [r0, #4]
 800849a:	4b0c      	ldr	r3, [pc, #48]	@ (80084cc <cleanup_stdio+0x34>)
 800849c:	4299      	cmp	r1, r3
 800849e:	b510      	push	{r4, lr}
 80084a0:	4604      	mov	r4, r0
 80084a2:	d001      	beq.n	80084a8 <cleanup_stdio+0x10>
 80084a4:	f001 fed8 	bl	800a258 <_fflush_r>
 80084a8:	68a1      	ldr	r1, [r4, #8]
 80084aa:	4b09      	ldr	r3, [pc, #36]	@ (80084d0 <cleanup_stdio+0x38>)
 80084ac:	4299      	cmp	r1, r3
 80084ae:	d002      	beq.n	80084b6 <cleanup_stdio+0x1e>
 80084b0:	4620      	mov	r0, r4
 80084b2:	f001 fed1 	bl	800a258 <_fflush_r>
 80084b6:	68e1      	ldr	r1, [r4, #12]
 80084b8:	4b06      	ldr	r3, [pc, #24]	@ (80084d4 <cleanup_stdio+0x3c>)
 80084ba:	4299      	cmp	r1, r3
 80084bc:	d004      	beq.n	80084c8 <cleanup_stdio+0x30>
 80084be:	4620      	mov	r0, r4
 80084c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084c4:	f001 bec8 	b.w	800a258 <_fflush_r>
 80084c8:	bd10      	pop	{r4, pc}
 80084ca:	bf00      	nop
 80084cc:	200433fc 	.word	0x200433fc
 80084d0:	20043464 	.word	0x20043464
 80084d4:	200434cc 	.word	0x200434cc

080084d8 <global_stdio_init.part.0>:
 80084d8:	b510      	push	{r4, lr}
 80084da:	4b0b      	ldr	r3, [pc, #44]	@ (8008508 <global_stdio_init.part.0+0x30>)
 80084dc:	4c0b      	ldr	r4, [pc, #44]	@ (800850c <global_stdio_init.part.0+0x34>)
 80084de:	4a0c      	ldr	r2, [pc, #48]	@ (8008510 <global_stdio_init.part.0+0x38>)
 80084e0:	601a      	str	r2, [r3, #0]
 80084e2:	4620      	mov	r0, r4
 80084e4:	2200      	movs	r2, #0
 80084e6:	2104      	movs	r1, #4
 80084e8:	f7ff ff94 	bl	8008414 <std>
 80084ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80084f0:	2201      	movs	r2, #1
 80084f2:	2109      	movs	r1, #9
 80084f4:	f7ff ff8e 	bl	8008414 <std>
 80084f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80084fc:	2202      	movs	r2, #2
 80084fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008502:	2112      	movs	r1, #18
 8008504:	f7ff bf86 	b.w	8008414 <std>
 8008508:	20043534 	.word	0x20043534
 800850c:	200433fc 	.word	0x200433fc
 8008510:	08008481 	.word	0x08008481

08008514 <__sfp_lock_acquire>:
 8008514:	4801      	ldr	r0, [pc, #4]	@ (800851c <__sfp_lock_acquire+0x8>)
 8008516:	f000 ba04 	b.w	8008922 <__retarget_lock_acquire_recursive>
 800851a:	bf00      	nop
 800851c:	2004353d 	.word	0x2004353d

08008520 <__sfp_lock_release>:
 8008520:	4801      	ldr	r0, [pc, #4]	@ (8008528 <__sfp_lock_release+0x8>)
 8008522:	f000 b9ff 	b.w	8008924 <__retarget_lock_release_recursive>
 8008526:	bf00      	nop
 8008528:	2004353d 	.word	0x2004353d

0800852c <__sinit>:
 800852c:	b510      	push	{r4, lr}
 800852e:	4604      	mov	r4, r0
 8008530:	f7ff fff0 	bl	8008514 <__sfp_lock_acquire>
 8008534:	6a23      	ldr	r3, [r4, #32]
 8008536:	b11b      	cbz	r3, 8008540 <__sinit+0x14>
 8008538:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800853c:	f7ff bff0 	b.w	8008520 <__sfp_lock_release>
 8008540:	4b04      	ldr	r3, [pc, #16]	@ (8008554 <__sinit+0x28>)
 8008542:	6223      	str	r3, [r4, #32]
 8008544:	4b04      	ldr	r3, [pc, #16]	@ (8008558 <__sinit+0x2c>)
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d1f5      	bne.n	8008538 <__sinit+0xc>
 800854c:	f7ff ffc4 	bl	80084d8 <global_stdio_init.part.0>
 8008550:	e7f2      	b.n	8008538 <__sinit+0xc>
 8008552:	bf00      	nop
 8008554:	08008499 	.word	0x08008499
 8008558:	20043534 	.word	0x20043534

0800855c <_fwalk_sglue>:
 800855c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008560:	4607      	mov	r7, r0
 8008562:	4688      	mov	r8, r1
 8008564:	4614      	mov	r4, r2
 8008566:	2600      	movs	r6, #0
 8008568:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800856c:	f1b9 0901 	subs.w	r9, r9, #1
 8008570:	d505      	bpl.n	800857e <_fwalk_sglue+0x22>
 8008572:	6824      	ldr	r4, [r4, #0]
 8008574:	2c00      	cmp	r4, #0
 8008576:	d1f7      	bne.n	8008568 <_fwalk_sglue+0xc>
 8008578:	4630      	mov	r0, r6
 800857a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800857e:	89ab      	ldrh	r3, [r5, #12]
 8008580:	2b01      	cmp	r3, #1
 8008582:	d907      	bls.n	8008594 <_fwalk_sglue+0x38>
 8008584:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008588:	3301      	adds	r3, #1
 800858a:	d003      	beq.n	8008594 <_fwalk_sglue+0x38>
 800858c:	4629      	mov	r1, r5
 800858e:	4638      	mov	r0, r7
 8008590:	47c0      	blx	r8
 8008592:	4306      	orrs	r6, r0
 8008594:	3568      	adds	r5, #104	@ 0x68
 8008596:	e7e9      	b.n	800856c <_fwalk_sglue+0x10>

08008598 <iprintf>:
 8008598:	b40f      	push	{r0, r1, r2, r3}
 800859a:	b507      	push	{r0, r1, r2, lr}
 800859c:	4906      	ldr	r1, [pc, #24]	@ (80085b8 <iprintf+0x20>)
 800859e:	ab04      	add	r3, sp, #16
 80085a0:	6808      	ldr	r0, [r1, #0]
 80085a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80085a6:	6881      	ldr	r1, [r0, #8]
 80085a8:	9301      	str	r3, [sp, #4]
 80085aa:	f001 fcb9 	bl	8009f20 <_vfiprintf_r>
 80085ae:	b003      	add	sp, #12
 80085b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80085b4:	b004      	add	sp, #16
 80085b6:	4770      	bx	lr
 80085b8:	20040018 	.word	0x20040018

080085bc <_puts_r>:
 80085bc:	6a03      	ldr	r3, [r0, #32]
 80085be:	b570      	push	{r4, r5, r6, lr}
 80085c0:	6884      	ldr	r4, [r0, #8]
 80085c2:	4605      	mov	r5, r0
 80085c4:	460e      	mov	r6, r1
 80085c6:	b90b      	cbnz	r3, 80085cc <_puts_r+0x10>
 80085c8:	f7ff ffb0 	bl	800852c <__sinit>
 80085cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80085ce:	07db      	lsls	r3, r3, #31
 80085d0:	d405      	bmi.n	80085de <_puts_r+0x22>
 80085d2:	89a3      	ldrh	r3, [r4, #12]
 80085d4:	0598      	lsls	r0, r3, #22
 80085d6:	d402      	bmi.n	80085de <_puts_r+0x22>
 80085d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80085da:	f000 f9a2 	bl	8008922 <__retarget_lock_acquire_recursive>
 80085de:	89a3      	ldrh	r3, [r4, #12]
 80085e0:	0719      	lsls	r1, r3, #28
 80085e2:	d502      	bpl.n	80085ea <_puts_r+0x2e>
 80085e4:	6923      	ldr	r3, [r4, #16]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d135      	bne.n	8008656 <_puts_r+0x9a>
 80085ea:	4621      	mov	r1, r4
 80085ec:	4628      	mov	r0, r5
 80085ee:	f000 f8c5 	bl	800877c <__swsetup_r>
 80085f2:	b380      	cbz	r0, 8008656 <_puts_r+0x9a>
 80085f4:	f04f 35ff 	mov.w	r5, #4294967295
 80085f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80085fa:	07da      	lsls	r2, r3, #31
 80085fc:	d405      	bmi.n	800860a <_puts_r+0x4e>
 80085fe:	89a3      	ldrh	r3, [r4, #12]
 8008600:	059b      	lsls	r3, r3, #22
 8008602:	d402      	bmi.n	800860a <_puts_r+0x4e>
 8008604:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008606:	f000 f98d 	bl	8008924 <__retarget_lock_release_recursive>
 800860a:	4628      	mov	r0, r5
 800860c:	bd70      	pop	{r4, r5, r6, pc}
 800860e:	2b00      	cmp	r3, #0
 8008610:	da04      	bge.n	800861c <_puts_r+0x60>
 8008612:	69a2      	ldr	r2, [r4, #24]
 8008614:	429a      	cmp	r2, r3
 8008616:	dc17      	bgt.n	8008648 <_puts_r+0x8c>
 8008618:	290a      	cmp	r1, #10
 800861a:	d015      	beq.n	8008648 <_puts_r+0x8c>
 800861c:	6823      	ldr	r3, [r4, #0]
 800861e:	1c5a      	adds	r2, r3, #1
 8008620:	6022      	str	r2, [r4, #0]
 8008622:	7019      	strb	r1, [r3, #0]
 8008624:	68a3      	ldr	r3, [r4, #8]
 8008626:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800862a:	3b01      	subs	r3, #1
 800862c:	60a3      	str	r3, [r4, #8]
 800862e:	2900      	cmp	r1, #0
 8008630:	d1ed      	bne.n	800860e <_puts_r+0x52>
 8008632:	2b00      	cmp	r3, #0
 8008634:	da11      	bge.n	800865a <_puts_r+0x9e>
 8008636:	4622      	mov	r2, r4
 8008638:	210a      	movs	r1, #10
 800863a:	4628      	mov	r0, r5
 800863c:	f000 f85f 	bl	80086fe <__swbuf_r>
 8008640:	3001      	adds	r0, #1
 8008642:	d0d7      	beq.n	80085f4 <_puts_r+0x38>
 8008644:	250a      	movs	r5, #10
 8008646:	e7d7      	b.n	80085f8 <_puts_r+0x3c>
 8008648:	4622      	mov	r2, r4
 800864a:	4628      	mov	r0, r5
 800864c:	f000 f857 	bl	80086fe <__swbuf_r>
 8008650:	3001      	adds	r0, #1
 8008652:	d1e7      	bne.n	8008624 <_puts_r+0x68>
 8008654:	e7ce      	b.n	80085f4 <_puts_r+0x38>
 8008656:	3e01      	subs	r6, #1
 8008658:	e7e4      	b.n	8008624 <_puts_r+0x68>
 800865a:	6823      	ldr	r3, [r4, #0]
 800865c:	1c5a      	adds	r2, r3, #1
 800865e:	6022      	str	r2, [r4, #0]
 8008660:	220a      	movs	r2, #10
 8008662:	701a      	strb	r2, [r3, #0]
 8008664:	e7ee      	b.n	8008644 <_puts_r+0x88>
	...

08008668 <puts>:
 8008668:	4b02      	ldr	r3, [pc, #8]	@ (8008674 <puts+0xc>)
 800866a:	4601      	mov	r1, r0
 800866c:	6818      	ldr	r0, [r3, #0]
 800866e:	f7ff bfa5 	b.w	80085bc <_puts_r>
 8008672:	bf00      	nop
 8008674:	20040018 	.word	0x20040018

08008678 <__sread>:
 8008678:	b510      	push	{r4, lr}
 800867a:	460c      	mov	r4, r1
 800867c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008680:	f000 f900 	bl	8008884 <_read_r>
 8008684:	2800      	cmp	r0, #0
 8008686:	bfab      	itete	ge
 8008688:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800868a:	89a3      	ldrhlt	r3, [r4, #12]
 800868c:	181b      	addge	r3, r3, r0
 800868e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008692:	bfac      	ite	ge
 8008694:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008696:	81a3      	strhlt	r3, [r4, #12]
 8008698:	bd10      	pop	{r4, pc}

0800869a <__swrite>:
 800869a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800869e:	461f      	mov	r7, r3
 80086a0:	898b      	ldrh	r3, [r1, #12]
 80086a2:	05db      	lsls	r3, r3, #23
 80086a4:	4605      	mov	r5, r0
 80086a6:	460c      	mov	r4, r1
 80086a8:	4616      	mov	r6, r2
 80086aa:	d505      	bpl.n	80086b8 <__swrite+0x1e>
 80086ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086b0:	2302      	movs	r3, #2
 80086b2:	2200      	movs	r2, #0
 80086b4:	f000 f8d4 	bl	8008860 <_lseek_r>
 80086b8:	89a3      	ldrh	r3, [r4, #12]
 80086ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80086be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80086c2:	81a3      	strh	r3, [r4, #12]
 80086c4:	4632      	mov	r2, r6
 80086c6:	463b      	mov	r3, r7
 80086c8:	4628      	mov	r0, r5
 80086ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80086ce:	f000 b8eb 	b.w	80088a8 <_write_r>

080086d2 <__sseek>:
 80086d2:	b510      	push	{r4, lr}
 80086d4:	460c      	mov	r4, r1
 80086d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086da:	f000 f8c1 	bl	8008860 <_lseek_r>
 80086de:	1c43      	adds	r3, r0, #1
 80086e0:	89a3      	ldrh	r3, [r4, #12]
 80086e2:	bf15      	itete	ne
 80086e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80086e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80086ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80086ee:	81a3      	strheq	r3, [r4, #12]
 80086f0:	bf18      	it	ne
 80086f2:	81a3      	strhne	r3, [r4, #12]
 80086f4:	bd10      	pop	{r4, pc}

080086f6 <__sclose>:
 80086f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086fa:	f000 b8a1 	b.w	8008840 <_close_r>

080086fe <__swbuf_r>:
 80086fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008700:	460e      	mov	r6, r1
 8008702:	4614      	mov	r4, r2
 8008704:	4605      	mov	r5, r0
 8008706:	b118      	cbz	r0, 8008710 <__swbuf_r+0x12>
 8008708:	6a03      	ldr	r3, [r0, #32]
 800870a:	b90b      	cbnz	r3, 8008710 <__swbuf_r+0x12>
 800870c:	f7ff ff0e 	bl	800852c <__sinit>
 8008710:	69a3      	ldr	r3, [r4, #24]
 8008712:	60a3      	str	r3, [r4, #8]
 8008714:	89a3      	ldrh	r3, [r4, #12]
 8008716:	071a      	lsls	r2, r3, #28
 8008718:	d501      	bpl.n	800871e <__swbuf_r+0x20>
 800871a:	6923      	ldr	r3, [r4, #16]
 800871c:	b943      	cbnz	r3, 8008730 <__swbuf_r+0x32>
 800871e:	4621      	mov	r1, r4
 8008720:	4628      	mov	r0, r5
 8008722:	f000 f82b 	bl	800877c <__swsetup_r>
 8008726:	b118      	cbz	r0, 8008730 <__swbuf_r+0x32>
 8008728:	f04f 37ff 	mov.w	r7, #4294967295
 800872c:	4638      	mov	r0, r7
 800872e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008730:	6823      	ldr	r3, [r4, #0]
 8008732:	6922      	ldr	r2, [r4, #16]
 8008734:	1a98      	subs	r0, r3, r2
 8008736:	6963      	ldr	r3, [r4, #20]
 8008738:	b2f6      	uxtb	r6, r6
 800873a:	4283      	cmp	r3, r0
 800873c:	4637      	mov	r7, r6
 800873e:	dc05      	bgt.n	800874c <__swbuf_r+0x4e>
 8008740:	4621      	mov	r1, r4
 8008742:	4628      	mov	r0, r5
 8008744:	f001 fd88 	bl	800a258 <_fflush_r>
 8008748:	2800      	cmp	r0, #0
 800874a:	d1ed      	bne.n	8008728 <__swbuf_r+0x2a>
 800874c:	68a3      	ldr	r3, [r4, #8]
 800874e:	3b01      	subs	r3, #1
 8008750:	60a3      	str	r3, [r4, #8]
 8008752:	6823      	ldr	r3, [r4, #0]
 8008754:	1c5a      	adds	r2, r3, #1
 8008756:	6022      	str	r2, [r4, #0]
 8008758:	701e      	strb	r6, [r3, #0]
 800875a:	6962      	ldr	r2, [r4, #20]
 800875c:	1c43      	adds	r3, r0, #1
 800875e:	429a      	cmp	r2, r3
 8008760:	d004      	beq.n	800876c <__swbuf_r+0x6e>
 8008762:	89a3      	ldrh	r3, [r4, #12]
 8008764:	07db      	lsls	r3, r3, #31
 8008766:	d5e1      	bpl.n	800872c <__swbuf_r+0x2e>
 8008768:	2e0a      	cmp	r6, #10
 800876a:	d1df      	bne.n	800872c <__swbuf_r+0x2e>
 800876c:	4621      	mov	r1, r4
 800876e:	4628      	mov	r0, r5
 8008770:	f001 fd72 	bl	800a258 <_fflush_r>
 8008774:	2800      	cmp	r0, #0
 8008776:	d0d9      	beq.n	800872c <__swbuf_r+0x2e>
 8008778:	e7d6      	b.n	8008728 <__swbuf_r+0x2a>
	...

0800877c <__swsetup_r>:
 800877c:	b538      	push	{r3, r4, r5, lr}
 800877e:	4b29      	ldr	r3, [pc, #164]	@ (8008824 <__swsetup_r+0xa8>)
 8008780:	4605      	mov	r5, r0
 8008782:	6818      	ldr	r0, [r3, #0]
 8008784:	460c      	mov	r4, r1
 8008786:	b118      	cbz	r0, 8008790 <__swsetup_r+0x14>
 8008788:	6a03      	ldr	r3, [r0, #32]
 800878a:	b90b      	cbnz	r3, 8008790 <__swsetup_r+0x14>
 800878c:	f7ff fece 	bl	800852c <__sinit>
 8008790:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008794:	0719      	lsls	r1, r3, #28
 8008796:	d422      	bmi.n	80087de <__swsetup_r+0x62>
 8008798:	06da      	lsls	r2, r3, #27
 800879a:	d407      	bmi.n	80087ac <__swsetup_r+0x30>
 800879c:	2209      	movs	r2, #9
 800879e:	602a      	str	r2, [r5, #0]
 80087a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087a4:	81a3      	strh	r3, [r4, #12]
 80087a6:	f04f 30ff 	mov.w	r0, #4294967295
 80087aa:	e033      	b.n	8008814 <__swsetup_r+0x98>
 80087ac:	0758      	lsls	r0, r3, #29
 80087ae:	d512      	bpl.n	80087d6 <__swsetup_r+0x5a>
 80087b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80087b2:	b141      	cbz	r1, 80087c6 <__swsetup_r+0x4a>
 80087b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80087b8:	4299      	cmp	r1, r3
 80087ba:	d002      	beq.n	80087c2 <__swsetup_r+0x46>
 80087bc:	4628      	mov	r0, r5
 80087be:	f000 ff0b 	bl	80095d8 <_free_r>
 80087c2:	2300      	movs	r3, #0
 80087c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80087c6:	89a3      	ldrh	r3, [r4, #12]
 80087c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80087cc:	81a3      	strh	r3, [r4, #12]
 80087ce:	2300      	movs	r3, #0
 80087d0:	6063      	str	r3, [r4, #4]
 80087d2:	6923      	ldr	r3, [r4, #16]
 80087d4:	6023      	str	r3, [r4, #0]
 80087d6:	89a3      	ldrh	r3, [r4, #12]
 80087d8:	f043 0308 	orr.w	r3, r3, #8
 80087dc:	81a3      	strh	r3, [r4, #12]
 80087de:	6923      	ldr	r3, [r4, #16]
 80087e0:	b94b      	cbnz	r3, 80087f6 <__swsetup_r+0x7a>
 80087e2:	89a3      	ldrh	r3, [r4, #12]
 80087e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80087e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80087ec:	d003      	beq.n	80087f6 <__swsetup_r+0x7a>
 80087ee:	4621      	mov	r1, r4
 80087f0:	4628      	mov	r0, r5
 80087f2:	f001 fd7f 	bl	800a2f4 <__smakebuf_r>
 80087f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087fa:	f013 0201 	ands.w	r2, r3, #1
 80087fe:	d00a      	beq.n	8008816 <__swsetup_r+0x9a>
 8008800:	2200      	movs	r2, #0
 8008802:	60a2      	str	r2, [r4, #8]
 8008804:	6962      	ldr	r2, [r4, #20]
 8008806:	4252      	negs	r2, r2
 8008808:	61a2      	str	r2, [r4, #24]
 800880a:	6922      	ldr	r2, [r4, #16]
 800880c:	b942      	cbnz	r2, 8008820 <__swsetup_r+0xa4>
 800880e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008812:	d1c5      	bne.n	80087a0 <__swsetup_r+0x24>
 8008814:	bd38      	pop	{r3, r4, r5, pc}
 8008816:	0799      	lsls	r1, r3, #30
 8008818:	bf58      	it	pl
 800881a:	6962      	ldrpl	r2, [r4, #20]
 800881c:	60a2      	str	r2, [r4, #8]
 800881e:	e7f4      	b.n	800880a <__swsetup_r+0x8e>
 8008820:	2000      	movs	r0, #0
 8008822:	e7f7      	b.n	8008814 <__swsetup_r+0x98>
 8008824:	20040018 	.word	0x20040018

08008828 <memset>:
 8008828:	4402      	add	r2, r0
 800882a:	4603      	mov	r3, r0
 800882c:	4293      	cmp	r3, r2
 800882e:	d100      	bne.n	8008832 <memset+0xa>
 8008830:	4770      	bx	lr
 8008832:	f803 1b01 	strb.w	r1, [r3], #1
 8008836:	e7f9      	b.n	800882c <memset+0x4>

08008838 <_localeconv_r>:
 8008838:	4800      	ldr	r0, [pc, #0]	@ (800883c <_localeconv_r+0x4>)
 800883a:	4770      	bx	lr
 800883c:	20040158 	.word	0x20040158

08008840 <_close_r>:
 8008840:	b538      	push	{r3, r4, r5, lr}
 8008842:	4d06      	ldr	r5, [pc, #24]	@ (800885c <_close_r+0x1c>)
 8008844:	2300      	movs	r3, #0
 8008846:	4604      	mov	r4, r0
 8008848:	4608      	mov	r0, r1
 800884a:	602b      	str	r3, [r5, #0]
 800884c:	f7f9 fe42 	bl	80024d4 <_close>
 8008850:	1c43      	adds	r3, r0, #1
 8008852:	d102      	bne.n	800885a <_close_r+0x1a>
 8008854:	682b      	ldr	r3, [r5, #0]
 8008856:	b103      	cbz	r3, 800885a <_close_r+0x1a>
 8008858:	6023      	str	r3, [r4, #0]
 800885a:	bd38      	pop	{r3, r4, r5, pc}
 800885c:	20043538 	.word	0x20043538

08008860 <_lseek_r>:
 8008860:	b538      	push	{r3, r4, r5, lr}
 8008862:	4d07      	ldr	r5, [pc, #28]	@ (8008880 <_lseek_r+0x20>)
 8008864:	4604      	mov	r4, r0
 8008866:	4608      	mov	r0, r1
 8008868:	4611      	mov	r1, r2
 800886a:	2200      	movs	r2, #0
 800886c:	602a      	str	r2, [r5, #0]
 800886e:	461a      	mov	r2, r3
 8008870:	f7f9 fe57 	bl	8002522 <_lseek>
 8008874:	1c43      	adds	r3, r0, #1
 8008876:	d102      	bne.n	800887e <_lseek_r+0x1e>
 8008878:	682b      	ldr	r3, [r5, #0]
 800887a:	b103      	cbz	r3, 800887e <_lseek_r+0x1e>
 800887c:	6023      	str	r3, [r4, #0]
 800887e:	bd38      	pop	{r3, r4, r5, pc}
 8008880:	20043538 	.word	0x20043538

08008884 <_read_r>:
 8008884:	b538      	push	{r3, r4, r5, lr}
 8008886:	4d07      	ldr	r5, [pc, #28]	@ (80088a4 <_read_r+0x20>)
 8008888:	4604      	mov	r4, r0
 800888a:	4608      	mov	r0, r1
 800888c:	4611      	mov	r1, r2
 800888e:	2200      	movs	r2, #0
 8008890:	602a      	str	r2, [r5, #0]
 8008892:	461a      	mov	r2, r3
 8008894:	f7f9 fde5 	bl	8002462 <_read>
 8008898:	1c43      	adds	r3, r0, #1
 800889a:	d102      	bne.n	80088a2 <_read_r+0x1e>
 800889c:	682b      	ldr	r3, [r5, #0]
 800889e:	b103      	cbz	r3, 80088a2 <_read_r+0x1e>
 80088a0:	6023      	str	r3, [r4, #0]
 80088a2:	bd38      	pop	{r3, r4, r5, pc}
 80088a4:	20043538 	.word	0x20043538

080088a8 <_write_r>:
 80088a8:	b538      	push	{r3, r4, r5, lr}
 80088aa:	4d07      	ldr	r5, [pc, #28]	@ (80088c8 <_write_r+0x20>)
 80088ac:	4604      	mov	r4, r0
 80088ae:	4608      	mov	r0, r1
 80088b0:	4611      	mov	r1, r2
 80088b2:	2200      	movs	r2, #0
 80088b4:	602a      	str	r2, [r5, #0]
 80088b6:	461a      	mov	r2, r3
 80088b8:	f7f9 fdf0 	bl	800249c <_write>
 80088bc:	1c43      	adds	r3, r0, #1
 80088be:	d102      	bne.n	80088c6 <_write_r+0x1e>
 80088c0:	682b      	ldr	r3, [r5, #0]
 80088c2:	b103      	cbz	r3, 80088c6 <_write_r+0x1e>
 80088c4:	6023      	str	r3, [r4, #0]
 80088c6:	bd38      	pop	{r3, r4, r5, pc}
 80088c8:	20043538 	.word	0x20043538

080088cc <__errno>:
 80088cc:	4b01      	ldr	r3, [pc, #4]	@ (80088d4 <__errno+0x8>)
 80088ce:	6818      	ldr	r0, [r3, #0]
 80088d0:	4770      	bx	lr
 80088d2:	bf00      	nop
 80088d4:	20040018 	.word	0x20040018

080088d8 <__libc_init_array>:
 80088d8:	b570      	push	{r4, r5, r6, lr}
 80088da:	4d0d      	ldr	r5, [pc, #52]	@ (8008910 <__libc_init_array+0x38>)
 80088dc:	4c0d      	ldr	r4, [pc, #52]	@ (8008914 <__libc_init_array+0x3c>)
 80088de:	1b64      	subs	r4, r4, r5
 80088e0:	10a4      	asrs	r4, r4, #2
 80088e2:	2600      	movs	r6, #0
 80088e4:	42a6      	cmp	r6, r4
 80088e6:	d109      	bne.n	80088fc <__libc_init_array+0x24>
 80088e8:	4d0b      	ldr	r5, [pc, #44]	@ (8008918 <__libc_init_array+0x40>)
 80088ea:	4c0c      	ldr	r4, [pc, #48]	@ (800891c <__libc_init_array+0x44>)
 80088ec:	f001 fe50 	bl	800a590 <_init>
 80088f0:	1b64      	subs	r4, r4, r5
 80088f2:	10a4      	asrs	r4, r4, #2
 80088f4:	2600      	movs	r6, #0
 80088f6:	42a6      	cmp	r6, r4
 80088f8:	d105      	bne.n	8008906 <__libc_init_array+0x2e>
 80088fa:	bd70      	pop	{r4, r5, r6, pc}
 80088fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008900:	4798      	blx	r3
 8008902:	3601      	adds	r6, #1
 8008904:	e7ee      	b.n	80088e4 <__libc_init_array+0xc>
 8008906:	f855 3b04 	ldr.w	r3, [r5], #4
 800890a:	4798      	blx	r3
 800890c:	3601      	adds	r6, #1
 800890e:	e7f2      	b.n	80088f6 <__libc_init_array+0x1e>
 8008910:	0800ac2c 	.word	0x0800ac2c
 8008914:	0800ac2c 	.word	0x0800ac2c
 8008918:	0800ac2c 	.word	0x0800ac2c
 800891c:	0800ac30 	.word	0x0800ac30

08008920 <__retarget_lock_init_recursive>:
 8008920:	4770      	bx	lr

08008922 <__retarget_lock_acquire_recursive>:
 8008922:	4770      	bx	lr

08008924 <__retarget_lock_release_recursive>:
 8008924:	4770      	bx	lr

08008926 <quorem>:
 8008926:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800892a:	6903      	ldr	r3, [r0, #16]
 800892c:	690c      	ldr	r4, [r1, #16]
 800892e:	42a3      	cmp	r3, r4
 8008930:	4607      	mov	r7, r0
 8008932:	db7e      	blt.n	8008a32 <quorem+0x10c>
 8008934:	3c01      	subs	r4, #1
 8008936:	f101 0814 	add.w	r8, r1, #20
 800893a:	00a3      	lsls	r3, r4, #2
 800893c:	f100 0514 	add.w	r5, r0, #20
 8008940:	9300      	str	r3, [sp, #0]
 8008942:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008946:	9301      	str	r3, [sp, #4]
 8008948:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800894c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008950:	3301      	adds	r3, #1
 8008952:	429a      	cmp	r2, r3
 8008954:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008958:	fbb2 f6f3 	udiv	r6, r2, r3
 800895c:	d32e      	bcc.n	80089bc <quorem+0x96>
 800895e:	f04f 0a00 	mov.w	sl, #0
 8008962:	46c4      	mov	ip, r8
 8008964:	46ae      	mov	lr, r5
 8008966:	46d3      	mov	fp, sl
 8008968:	f85c 3b04 	ldr.w	r3, [ip], #4
 800896c:	b298      	uxth	r0, r3
 800896e:	fb06 a000 	mla	r0, r6, r0, sl
 8008972:	0c02      	lsrs	r2, r0, #16
 8008974:	0c1b      	lsrs	r3, r3, #16
 8008976:	fb06 2303 	mla	r3, r6, r3, r2
 800897a:	f8de 2000 	ldr.w	r2, [lr]
 800897e:	b280      	uxth	r0, r0
 8008980:	b292      	uxth	r2, r2
 8008982:	1a12      	subs	r2, r2, r0
 8008984:	445a      	add	r2, fp
 8008986:	f8de 0000 	ldr.w	r0, [lr]
 800898a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800898e:	b29b      	uxth	r3, r3
 8008990:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008994:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008998:	b292      	uxth	r2, r2
 800899a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800899e:	45e1      	cmp	r9, ip
 80089a0:	f84e 2b04 	str.w	r2, [lr], #4
 80089a4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80089a8:	d2de      	bcs.n	8008968 <quorem+0x42>
 80089aa:	9b00      	ldr	r3, [sp, #0]
 80089ac:	58eb      	ldr	r3, [r5, r3]
 80089ae:	b92b      	cbnz	r3, 80089bc <quorem+0x96>
 80089b0:	9b01      	ldr	r3, [sp, #4]
 80089b2:	3b04      	subs	r3, #4
 80089b4:	429d      	cmp	r5, r3
 80089b6:	461a      	mov	r2, r3
 80089b8:	d32f      	bcc.n	8008a1a <quorem+0xf4>
 80089ba:	613c      	str	r4, [r7, #16]
 80089bc:	4638      	mov	r0, r7
 80089be:	f001 f97d 	bl	8009cbc <__mcmp>
 80089c2:	2800      	cmp	r0, #0
 80089c4:	db25      	blt.n	8008a12 <quorem+0xec>
 80089c6:	4629      	mov	r1, r5
 80089c8:	2000      	movs	r0, #0
 80089ca:	f858 2b04 	ldr.w	r2, [r8], #4
 80089ce:	f8d1 c000 	ldr.w	ip, [r1]
 80089d2:	fa1f fe82 	uxth.w	lr, r2
 80089d6:	fa1f f38c 	uxth.w	r3, ip
 80089da:	eba3 030e 	sub.w	r3, r3, lr
 80089de:	4403      	add	r3, r0
 80089e0:	0c12      	lsrs	r2, r2, #16
 80089e2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80089e6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80089ea:	b29b      	uxth	r3, r3
 80089ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80089f0:	45c1      	cmp	r9, r8
 80089f2:	f841 3b04 	str.w	r3, [r1], #4
 80089f6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80089fa:	d2e6      	bcs.n	80089ca <quorem+0xa4>
 80089fc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008a00:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008a04:	b922      	cbnz	r2, 8008a10 <quorem+0xea>
 8008a06:	3b04      	subs	r3, #4
 8008a08:	429d      	cmp	r5, r3
 8008a0a:	461a      	mov	r2, r3
 8008a0c:	d30b      	bcc.n	8008a26 <quorem+0x100>
 8008a0e:	613c      	str	r4, [r7, #16]
 8008a10:	3601      	adds	r6, #1
 8008a12:	4630      	mov	r0, r6
 8008a14:	b003      	add	sp, #12
 8008a16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a1a:	6812      	ldr	r2, [r2, #0]
 8008a1c:	3b04      	subs	r3, #4
 8008a1e:	2a00      	cmp	r2, #0
 8008a20:	d1cb      	bne.n	80089ba <quorem+0x94>
 8008a22:	3c01      	subs	r4, #1
 8008a24:	e7c6      	b.n	80089b4 <quorem+0x8e>
 8008a26:	6812      	ldr	r2, [r2, #0]
 8008a28:	3b04      	subs	r3, #4
 8008a2a:	2a00      	cmp	r2, #0
 8008a2c:	d1ef      	bne.n	8008a0e <quorem+0xe8>
 8008a2e:	3c01      	subs	r4, #1
 8008a30:	e7ea      	b.n	8008a08 <quorem+0xe2>
 8008a32:	2000      	movs	r0, #0
 8008a34:	e7ee      	b.n	8008a14 <quorem+0xee>
	...

08008a38 <_dtoa_r>:
 8008a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a3c:	69c7      	ldr	r7, [r0, #28]
 8008a3e:	b097      	sub	sp, #92	@ 0x5c
 8008a40:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008a44:	ec55 4b10 	vmov	r4, r5, d0
 8008a48:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008a4a:	9107      	str	r1, [sp, #28]
 8008a4c:	4681      	mov	r9, r0
 8008a4e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008a50:	9311      	str	r3, [sp, #68]	@ 0x44
 8008a52:	b97f      	cbnz	r7, 8008a74 <_dtoa_r+0x3c>
 8008a54:	2010      	movs	r0, #16
 8008a56:	f000 fe09 	bl	800966c <malloc>
 8008a5a:	4602      	mov	r2, r0
 8008a5c:	f8c9 001c 	str.w	r0, [r9, #28]
 8008a60:	b920      	cbnz	r0, 8008a6c <_dtoa_r+0x34>
 8008a62:	4ba9      	ldr	r3, [pc, #676]	@ (8008d08 <_dtoa_r+0x2d0>)
 8008a64:	21ef      	movs	r1, #239	@ 0xef
 8008a66:	48a9      	ldr	r0, [pc, #676]	@ (8008d0c <_dtoa_r+0x2d4>)
 8008a68:	f001 fcc0 	bl	800a3ec <__assert_func>
 8008a6c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008a70:	6007      	str	r7, [r0, #0]
 8008a72:	60c7      	str	r7, [r0, #12]
 8008a74:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008a78:	6819      	ldr	r1, [r3, #0]
 8008a7a:	b159      	cbz	r1, 8008a94 <_dtoa_r+0x5c>
 8008a7c:	685a      	ldr	r2, [r3, #4]
 8008a7e:	604a      	str	r2, [r1, #4]
 8008a80:	2301      	movs	r3, #1
 8008a82:	4093      	lsls	r3, r2
 8008a84:	608b      	str	r3, [r1, #8]
 8008a86:	4648      	mov	r0, r9
 8008a88:	f000 fee6 	bl	8009858 <_Bfree>
 8008a8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008a90:	2200      	movs	r2, #0
 8008a92:	601a      	str	r2, [r3, #0]
 8008a94:	1e2b      	subs	r3, r5, #0
 8008a96:	bfb9      	ittee	lt
 8008a98:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008a9c:	9305      	strlt	r3, [sp, #20]
 8008a9e:	2300      	movge	r3, #0
 8008aa0:	6033      	strge	r3, [r6, #0]
 8008aa2:	9f05      	ldr	r7, [sp, #20]
 8008aa4:	4b9a      	ldr	r3, [pc, #616]	@ (8008d10 <_dtoa_r+0x2d8>)
 8008aa6:	bfbc      	itt	lt
 8008aa8:	2201      	movlt	r2, #1
 8008aaa:	6032      	strlt	r2, [r6, #0]
 8008aac:	43bb      	bics	r3, r7
 8008aae:	d112      	bne.n	8008ad6 <_dtoa_r+0x9e>
 8008ab0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008ab2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008ab6:	6013      	str	r3, [r2, #0]
 8008ab8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008abc:	4323      	orrs	r3, r4
 8008abe:	f000 855a 	beq.w	8009576 <_dtoa_r+0xb3e>
 8008ac2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008ac4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008d24 <_dtoa_r+0x2ec>
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	f000 855c 	beq.w	8009586 <_dtoa_r+0xb4e>
 8008ace:	f10a 0303 	add.w	r3, sl, #3
 8008ad2:	f000 bd56 	b.w	8009582 <_dtoa_r+0xb4a>
 8008ad6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008ada:	2200      	movs	r2, #0
 8008adc:	ec51 0b17 	vmov	r0, r1, d7
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008ae6:	f7f8 f807 	bl	8000af8 <__aeabi_dcmpeq>
 8008aea:	4680      	mov	r8, r0
 8008aec:	b158      	cbz	r0, 8008b06 <_dtoa_r+0xce>
 8008aee:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008af0:	2301      	movs	r3, #1
 8008af2:	6013      	str	r3, [r2, #0]
 8008af4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008af6:	b113      	cbz	r3, 8008afe <_dtoa_r+0xc6>
 8008af8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008afa:	4b86      	ldr	r3, [pc, #536]	@ (8008d14 <_dtoa_r+0x2dc>)
 8008afc:	6013      	str	r3, [r2, #0]
 8008afe:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008d28 <_dtoa_r+0x2f0>
 8008b02:	f000 bd40 	b.w	8009586 <_dtoa_r+0xb4e>
 8008b06:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008b0a:	aa14      	add	r2, sp, #80	@ 0x50
 8008b0c:	a915      	add	r1, sp, #84	@ 0x54
 8008b0e:	4648      	mov	r0, r9
 8008b10:	f001 f984 	bl	8009e1c <__d2b>
 8008b14:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008b18:	9002      	str	r0, [sp, #8]
 8008b1a:	2e00      	cmp	r6, #0
 8008b1c:	d078      	beq.n	8008c10 <_dtoa_r+0x1d8>
 8008b1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b20:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008b24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b28:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008b2c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008b30:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008b34:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008b38:	4619      	mov	r1, r3
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	4b76      	ldr	r3, [pc, #472]	@ (8008d18 <_dtoa_r+0x2e0>)
 8008b3e:	f7f7 fbbb 	bl	80002b8 <__aeabi_dsub>
 8008b42:	a36b      	add	r3, pc, #428	@ (adr r3, 8008cf0 <_dtoa_r+0x2b8>)
 8008b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b48:	f7f7 fd6e 	bl	8000628 <__aeabi_dmul>
 8008b4c:	a36a      	add	r3, pc, #424	@ (adr r3, 8008cf8 <_dtoa_r+0x2c0>)
 8008b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b52:	f7f7 fbb3 	bl	80002bc <__adddf3>
 8008b56:	4604      	mov	r4, r0
 8008b58:	4630      	mov	r0, r6
 8008b5a:	460d      	mov	r5, r1
 8008b5c:	f7f7 fcfa 	bl	8000554 <__aeabi_i2d>
 8008b60:	a367      	add	r3, pc, #412	@ (adr r3, 8008d00 <_dtoa_r+0x2c8>)
 8008b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b66:	f7f7 fd5f 	bl	8000628 <__aeabi_dmul>
 8008b6a:	4602      	mov	r2, r0
 8008b6c:	460b      	mov	r3, r1
 8008b6e:	4620      	mov	r0, r4
 8008b70:	4629      	mov	r1, r5
 8008b72:	f7f7 fba3 	bl	80002bc <__adddf3>
 8008b76:	4604      	mov	r4, r0
 8008b78:	460d      	mov	r5, r1
 8008b7a:	f7f8 f805 	bl	8000b88 <__aeabi_d2iz>
 8008b7e:	2200      	movs	r2, #0
 8008b80:	4607      	mov	r7, r0
 8008b82:	2300      	movs	r3, #0
 8008b84:	4620      	mov	r0, r4
 8008b86:	4629      	mov	r1, r5
 8008b88:	f7f7 ffc0 	bl	8000b0c <__aeabi_dcmplt>
 8008b8c:	b140      	cbz	r0, 8008ba0 <_dtoa_r+0x168>
 8008b8e:	4638      	mov	r0, r7
 8008b90:	f7f7 fce0 	bl	8000554 <__aeabi_i2d>
 8008b94:	4622      	mov	r2, r4
 8008b96:	462b      	mov	r3, r5
 8008b98:	f7f7 ffae 	bl	8000af8 <__aeabi_dcmpeq>
 8008b9c:	b900      	cbnz	r0, 8008ba0 <_dtoa_r+0x168>
 8008b9e:	3f01      	subs	r7, #1
 8008ba0:	2f16      	cmp	r7, #22
 8008ba2:	d852      	bhi.n	8008c4a <_dtoa_r+0x212>
 8008ba4:	4b5d      	ldr	r3, [pc, #372]	@ (8008d1c <_dtoa_r+0x2e4>)
 8008ba6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008bb2:	f7f7 ffab 	bl	8000b0c <__aeabi_dcmplt>
 8008bb6:	2800      	cmp	r0, #0
 8008bb8:	d049      	beq.n	8008c4e <_dtoa_r+0x216>
 8008bba:	3f01      	subs	r7, #1
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	9310      	str	r3, [sp, #64]	@ 0x40
 8008bc0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008bc2:	1b9b      	subs	r3, r3, r6
 8008bc4:	1e5a      	subs	r2, r3, #1
 8008bc6:	bf45      	ittet	mi
 8008bc8:	f1c3 0301 	rsbmi	r3, r3, #1
 8008bcc:	9300      	strmi	r3, [sp, #0]
 8008bce:	2300      	movpl	r3, #0
 8008bd0:	2300      	movmi	r3, #0
 8008bd2:	9206      	str	r2, [sp, #24]
 8008bd4:	bf54      	ite	pl
 8008bd6:	9300      	strpl	r3, [sp, #0]
 8008bd8:	9306      	strmi	r3, [sp, #24]
 8008bda:	2f00      	cmp	r7, #0
 8008bdc:	db39      	blt.n	8008c52 <_dtoa_r+0x21a>
 8008bde:	9b06      	ldr	r3, [sp, #24]
 8008be0:	970d      	str	r7, [sp, #52]	@ 0x34
 8008be2:	443b      	add	r3, r7
 8008be4:	9306      	str	r3, [sp, #24]
 8008be6:	2300      	movs	r3, #0
 8008be8:	9308      	str	r3, [sp, #32]
 8008bea:	9b07      	ldr	r3, [sp, #28]
 8008bec:	2b09      	cmp	r3, #9
 8008bee:	d863      	bhi.n	8008cb8 <_dtoa_r+0x280>
 8008bf0:	2b05      	cmp	r3, #5
 8008bf2:	bfc4      	itt	gt
 8008bf4:	3b04      	subgt	r3, #4
 8008bf6:	9307      	strgt	r3, [sp, #28]
 8008bf8:	9b07      	ldr	r3, [sp, #28]
 8008bfa:	f1a3 0302 	sub.w	r3, r3, #2
 8008bfe:	bfcc      	ite	gt
 8008c00:	2400      	movgt	r4, #0
 8008c02:	2401      	movle	r4, #1
 8008c04:	2b03      	cmp	r3, #3
 8008c06:	d863      	bhi.n	8008cd0 <_dtoa_r+0x298>
 8008c08:	e8df f003 	tbb	[pc, r3]
 8008c0c:	2b375452 	.word	0x2b375452
 8008c10:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008c14:	441e      	add	r6, r3
 8008c16:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008c1a:	2b20      	cmp	r3, #32
 8008c1c:	bfc1      	itttt	gt
 8008c1e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008c22:	409f      	lslgt	r7, r3
 8008c24:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008c28:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008c2c:	bfd6      	itet	le
 8008c2e:	f1c3 0320 	rsble	r3, r3, #32
 8008c32:	ea47 0003 	orrgt.w	r0, r7, r3
 8008c36:	fa04 f003 	lslle.w	r0, r4, r3
 8008c3a:	f7f7 fc7b 	bl	8000534 <__aeabi_ui2d>
 8008c3e:	2201      	movs	r2, #1
 8008c40:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008c44:	3e01      	subs	r6, #1
 8008c46:	9212      	str	r2, [sp, #72]	@ 0x48
 8008c48:	e776      	b.n	8008b38 <_dtoa_r+0x100>
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	e7b7      	b.n	8008bbe <_dtoa_r+0x186>
 8008c4e:	9010      	str	r0, [sp, #64]	@ 0x40
 8008c50:	e7b6      	b.n	8008bc0 <_dtoa_r+0x188>
 8008c52:	9b00      	ldr	r3, [sp, #0]
 8008c54:	1bdb      	subs	r3, r3, r7
 8008c56:	9300      	str	r3, [sp, #0]
 8008c58:	427b      	negs	r3, r7
 8008c5a:	9308      	str	r3, [sp, #32]
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008c60:	e7c3      	b.n	8008bea <_dtoa_r+0x1b2>
 8008c62:	2301      	movs	r3, #1
 8008c64:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c66:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008c68:	eb07 0b03 	add.w	fp, r7, r3
 8008c6c:	f10b 0301 	add.w	r3, fp, #1
 8008c70:	2b01      	cmp	r3, #1
 8008c72:	9303      	str	r3, [sp, #12]
 8008c74:	bfb8      	it	lt
 8008c76:	2301      	movlt	r3, #1
 8008c78:	e006      	b.n	8008c88 <_dtoa_r+0x250>
 8008c7a:	2301      	movs	r3, #1
 8008c7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c7e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	dd28      	ble.n	8008cd6 <_dtoa_r+0x29e>
 8008c84:	469b      	mov	fp, r3
 8008c86:	9303      	str	r3, [sp, #12]
 8008c88:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008c8c:	2100      	movs	r1, #0
 8008c8e:	2204      	movs	r2, #4
 8008c90:	f102 0514 	add.w	r5, r2, #20
 8008c94:	429d      	cmp	r5, r3
 8008c96:	d926      	bls.n	8008ce6 <_dtoa_r+0x2ae>
 8008c98:	6041      	str	r1, [r0, #4]
 8008c9a:	4648      	mov	r0, r9
 8008c9c:	f000 fd9c 	bl	80097d8 <_Balloc>
 8008ca0:	4682      	mov	sl, r0
 8008ca2:	2800      	cmp	r0, #0
 8008ca4:	d142      	bne.n	8008d2c <_dtoa_r+0x2f4>
 8008ca6:	4b1e      	ldr	r3, [pc, #120]	@ (8008d20 <_dtoa_r+0x2e8>)
 8008ca8:	4602      	mov	r2, r0
 8008caa:	f240 11af 	movw	r1, #431	@ 0x1af
 8008cae:	e6da      	b.n	8008a66 <_dtoa_r+0x2e>
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	e7e3      	b.n	8008c7c <_dtoa_r+0x244>
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	e7d5      	b.n	8008c64 <_dtoa_r+0x22c>
 8008cb8:	2401      	movs	r4, #1
 8008cba:	2300      	movs	r3, #0
 8008cbc:	9307      	str	r3, [sp, #28]
 8008cbe:	9409      	str	r4, [sp, #36]	@ 0x24
 8008cc0:	f04f 3bff 	mov.w	fp, #4294967295
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	f8cd b00c 	str.w	fp, [sp, #12]
 8008cca:	2312      	movs	r3, #18
 8008ccc:	920c      	str	r2, [sp, #48]	@ 0x30
 8008cce:	e7db      	b.n	8008c88 <_dtoa_r+0x250>
 8008cd0:	2301      	movs	r3, #1
 8008cd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8008cd4:	e7f4      	b.n	8008cc0 <_dtoa_r+0x288>
 8008cd6:	f04f 0b01 	mov.w	fp, #1
 8008cda:	f8cd b00c 	str.w	fp, [sp, #12]
 8008cde:	465b      	mov	r3, fp
 8008ce0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008ce4:	e7d0      	b.n	8008c88 <_dtoa_r+0x250>
 8008ce6:	3101      	adds	r1, #1
 8008ce8:	0052      	lsls	r2, r2, #1
 8008cea:	e7d1      	b.n	8008c90 <_dtoa_r+0x258>
 8008cec:	f3af 8000 	nop.w
 8008cf0:	636f4361 	.word	0x636f4361
 8008cf4:	3fd287a7 	.word	0x3fd287a7
 8008cf8:	8b60c8b3 	.word	0x8b60c8b3
 8008cfc:	3fc68a28 	.word	0x3fc68a28
 8008d00:	509f79fb 	.word	0x509f79fb
 8008d04:	3fd34413 	.word	0x3fd34413
 8008d08:	0800a8f1 	.word	0x0800a8f1
 8008d0c:	0800a908 	.word	0x0800a908
 8008d10:	7ff00000 	.word	0x7ff00000
 8008d14:	0800a8c1 	.word	0x0800a8c1
 8008d18:	3ff80000 	.word	0x3ff80000
 8008d1c:	0800aa58 	.word	0x0800aa58
 8008d20:	0800a960 	.word	0x0800a960
 8008d24:	0800a8ed 	.word	0x0800a8ed
 8008d28:	0800a8c0 	.word	0x0800a8c0
 8008d2c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008d30:	6018      	str	r0, [r3, #0]
 8008d32:	9b03      	ldr	r3, [sp, #12]
 8008d34:	2b0e      	cmp	r3, #14
 8008d36:	f200 80a1 	bhi.w	8008e7c <_dtoa_r+0x444>
 8008d3a:	2c00      	cmp	r4, #0
 8008d3c:	f000 809e 	beq.w	8008e7c <_dtoa_r+0x444>
 8008d40:	2f00      	cmp	r7, #0
 8008d42:	dd33      	ble.n	8008dac <_dtoa_r+0x374>
 8008d44:	4b9c      	ldr	r3, [pc, #624]	@ (8008fb8 <_dtoa_r+0x580>)
 8008d46:	f007 020f 	and.w	r2, r7, #15
 8008d4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d4e:	ed93 7b00 	vldr	d7, [r3]
 8008d52:	05f8      	lsls	r0, r7, #23
 8008d54:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008d58:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008d5c:	d516      	bpl.n	8008d8c <_dtoa_r+0x354>
 8008d5e:	4b97      	ldr	r3, [pc, #604]	@ (8008fbc <_dtoa_r+0x584>)
 8008d60:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008d64:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008d68:	f7f7 fd88 	bl	800087c <__aeabi_ddiv>
 8008d6c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d70:	f004 040f 	and.w	r4, r4, #15
 8008d74:	2603      	movs	r6, #3
 8008d76:	4d91      	ldr	r5, [pc, #580]	@ (8008fbc <_dtoa_r+0x584>)
 8008d78:	b954      	cbnz	r4, 8008d90 <_dtoa_r+0x358>
 8008d7a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008d7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d82:	f7f7 fd7b 	bl	800087c <__aeabi_ddiv>
 8008d86:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d8a:	e028      	b.n	8008dde <_dtoa_r+0x3a6>
 8008d8c:	2602      	movs	r6, #2
 8008d8e:	e7f2      	b.n	8008d76 <_dtoa_r+0x33e>
 8008d90:	07e1      	lsls	r1, r4, #31
 8008d92:	d508      	bpl.n	8008da6 <_dtoa_r+0x36e>
 8008d94:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008d98:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008d9c:	f7f7 fc44 	bl	8000628 <__aeabi_dmul>
 8008da0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008da4:	3601      	adds	r6, #1
 8008da6:	1064      	asrs	r4, r4, #1
 8008da8:	3508      	adds	r5, #8
 8008daa:	e7e5      	b.n	8008d78 <_dtoa_r+0x340>
 8008dac:	f000 80af 	beq.w	8008f0e <_dtoa_r+0x4d6>
 8008db0:	427c      	negs	r4, r7
 8008db2:	4b81      	ldr	r3, [pc, #516]	@ (8008fb8 <_dtoa_r+0x580>)
 8008db4:	4d81      	ldr	r5, [pc, #516]	@ (8008fbc <_dtoa_r+0x584>)
 8008db6:	f004 020f 	and.w	r2, r4, #15
 8008dba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dc2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008dc6:	f7f7 fc2f 	bl	8000628 <__aeabi_dmul>
 8008dca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008dce:	1124      	asrs	r4, r4, #4
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	2602      	movs	r6, #2
 8008dd4:	2c00      	cmp	r4, #0
 8008dd6:	f040 808f 	bne.w	8008ef8 <_dtoa_r+0x4c0>
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d1d3      	bne.n	8008d86 <_dtoa_r+0x34e>
 8008dde:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008de0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	f000 8094 	beq.w	8008f12 <_dtoa_r+0x4da>
 8008dea:	4b75      	ldr	r3, [pc, #468]	@ (8008fc0 <_dtoa_r+0x588>)
 8008dec:	2200      	movs	r2, #0
 8008dee:	4620      	mov	r0, r4
 8008df0:	4629      	mov	r1, r5
 8008df2:	f7f7 fe8b 	bl	8000b0c <__aeabi_dcmplt>
 8008df6:	2800      	cmp	r0, #0
 8008df8:	f000 808b 	beq.w	8008f12 <_dtoa_r+0x4da>
 8008dfc:	9b03      	ldr	r3, [sp, #12]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	f000 8087 	beq.w	8008f12 <_dtoa_r+0x4da>
 8008e04:	f1bb 0f00 	cmp.w	fp, #0
 8008e08:	dd34      	ble.n	8008e74 <_dtoa_r+0x43c>
 8008e0a:	4620      	mov	r0, r4
 8008e0c:	4b6d      	ldr	r3, [pc, #436]	@ (8008fc4 <_dtoa_r+0x58c>)
 8008e0e:	2200      	movs	r2, #0
 8008e10:	4629      	mov	r1, r5
 8008e12:	f7f7 fc09 	bl	8000628 <__aeabi_dmul>
 8008e16:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008e1a:	f107 38ff 	add.w	r8, r7, #4294967295
 8008e1e:	3601      	adds	r6, #1
 8008e20:	465c      	mov	r4, fp
 8008e22:	4630      	mov	r0, r6
 8008e24:	f7f7 fb96 	bl	8000554 <__aeabi_i2d>
 8008e28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e2c:	f7f7 fbfc 	bl	8000628 <__aeabi_dmul>
 8008e30:	4b65      	ldr	r3, [pc, #404]	@ (8008fc8 <_dtoa_r+0x590>)
 8008e32:	2200      	movs	r2, #0
 8008e34:	f7f7 fa42 	bl	80002bc <__adddf3>
 8008e38:	4605      	mov	r5, r0
 8008e3a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008e3e:	2c00      	cmp	r4, #0
 8008e40:	d16a      	bne.n	8008f18 <_dtoa_r+0x4e0>
 8008e42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008e46:	4b61      	ldr	r3, [pc, #388]	@ (8008fcc <_dtoa_r+0x594>)
 8008e48:	2200      	movs	r2, #0
 8008e4a:	f7f7 fa35 	bl	80002b8 <__aeabi_dsub>
 8008e4e:	4602      	mov	r2, r0
 8008e50:	460b      	mov	r3, r1
 8008e52:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008e56:	462a      	mov	r2, r5
 8008e58:	4633      	mov	r3, r6
 8008e5a:	f7f7 fe75 	bl	8000b48 <__aeabi_dcmpgt>
 8008e5e:	2800      	cmp	r0, #0
 8008e60:	f040 8298 	bne.w	8009394 <_dtoa_r+0x95c>
 8008e64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008e68:	462a      	mov	r2, r5
 8008e6a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008e6e:	f7f7 fe4d 	bl	8000b0c <__aeabi_dcmplt>
 8008e72:	bb38      	cbnz	r0, 8008ec4 <_dtoa_r+0x48c>
 8008e74:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008e78:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008e7c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	f2c0 8157 	blt.w	8009132 <_dtoa_r+0x6fa>
 8008e84:	2f0e      	cmp	r7, #14
 8008e86:	f300 8154 	bgt.w	8009132 <_dtoa_r+0x6fa>
 8008e8a:	4b4b      	ldr	r3, [pc, #300]	@ (8008fb8 <_dtoa_r+0x580>)
 8008e8c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008e90:	ed93 7b00 	vldr	d7, [r3]
 8008e94:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	ed8d 7b00 	vstr	d7, [sp]
 8008e9c:	f280 80e5 	bge.w	800906a <_dtoa_r+0x632>
 8008ea0:	9b03      	ldr	r3, [sp, #12]
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	f300 80e1 	bgt.w	800906a <_dtoa_r+0x632>
 8008ea8:	d10c      	bne.n	8008ec4 <_dtoa_r+0x48c>
 8008eaa:	4b48      	ldr	r3, [pc, #288]	@ (8008fcc <_dtoa_r+0x594>)
 8008eac:	2200      	movs	r2, #0
 8008eae:	ec51 0b17 	vmov	r0, r1, d7
 8008eb2:	f7f7 fbb9 	bl	8000628 <__aeabi_dmul>
 8008eb6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008eba:	f7f7 fe3b 	bl	8000b34 <__aeabi_dcmpge>
 8008ebe:	2800      	cmp	r0, #0
 8008ec0:	f000 8266 	beq.w	8009390 <_dtoa_r+0x958>
 8008ec4:	2400      	movs	r4, #0
 8008ec6:	4625      	mov	r5, r4
 8008ec8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008eca:	4656      	mov	r6, sl
 8008ecc:	ea6f 0803 	mvn.w	r8, r3
 8008ed0:	2700      	movs	r7, #0
 8008ed2:	4621      	mov	r1, r4
 8008ed4:	4648      	mov	r0, r9
 8008ed6:	f000 fcbf 	bl	8009858 <_Bfree>
 8008eda:	2d00      	cmp	r5, #0
 8008edc:	f000 80bd 	beq.w	800905a <_dtoa_r+0x622>
 8008ee0:	b12f      	cbz	r7, 8008eee <_dtoa_r+0x4b6>
 8008ee2:	42af      	cmp	r7, r5
 8008ee4:	d003      	beq.n	8008eee <_dtoa_r+0x4b6>
 8008ee6:	4639      	mov	r1, r7
 8008ee8:	4648      	mov	r0, r9
 8008eea:	f000 fcb5 	bl	8009858 <_Bfree>
 8008eee:	4629      	mov	r1, r5
 8008ef0:	4648      	mov	r0, r9
 8008ef2:	f000 fcb1 	bl	8009858 <_Bfree>
 8008ef6:	e0b0      	b.n	800905a <_dtoa_r+0x622>
 8008ef8:	07e2      	lsls	r2, r4, #31
 8008efa:	d505      	bpl.n	8008f08 <_dtoa_r+0x4d0>
 8008efc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008f00:	f7f7 fb92 	bl	8000628 <__aeabi_dmul>
 8008f04:	3601      	adds	r6, #1
 8008f06:	2301      	movs	r3, #1
 8008f08:	1064      	asrs	r4, r4, #1
 8008f0a:	3508      	adds	r5, #8
 8008f0c:	e762      	b.n	8008dd4 <_dtoa_r+0x39c>
 8008f0e:	2602      	movs	r6, #2
 8008f10:	e765      	b.n	8008dde <_dtoa_r+0x3a6>
 8008f12:	9c03      	ldr	r4, [sp, #12]
 8008f14:	46b8      	mov	r8, r7
 8008f16:	e784      	b.n	8008e22 <_dtoa_r+0x3ea>
 8008f18:	4b27      	ldr	r3, [pc, #156]	@ (8008fb8 <_dtoa_r+0x580>)
 8008f1a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008f1c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008f20:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008f24:	4454      	add	r4, sl
 8008f26:	2900      	cmp	r1, #0
 8008f28:	d054      	beq.n	8008fd4 <_dtoa_r+0x59c>
 8008f2a:	4929      	ldr	r1, [pc, #164]	@ (8008fd0 <_dtoa_r+0x598>)
 8008f2c:	2000      	movs	r0, #0
 8008f2e:	f7f7 fca5 	bl	800087c <__aeabi_ddiv>
 8008f32:	4633      	mov	r3, r6
 8008f34:	462a      	mov	r2, r5
 8008f36:	f7f7 f9bf 	bl	80002b8 <__aeabi_dsub>
 8008f3a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008f3e:	4656      	mov	r6, sl
 8008f40:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f44:	f7f7 fe20 	bl	8000b88 <__aeabi_d2iz>
 8008f48:	4605      	mov	r5, r0
 8008f4a:	f7f7 fb03 	bl	8000554 <__aeabi_i2d>
 8008f4e:	4602      	mov	r2, r0
 8008f50:	460b      	mov	r3, r1
 8008f52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f56:	f7f7 f9af 	bl	80002b8 <__aeabi_dsub>
 8008f5a:	3530      	adds	r5, #48	@ 0x30
 8008f5c:	4602      	mov	r2, r0
 8008f5e:	460b      	mov	r3, r1
 8008f60:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008f64:	f806 5b01 	strb.w	r5, [r6], #1
 8008f68:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008f6c:	f7f7 fdce 	bl	8000b0c <__aeabi_dcmplt>
 8008f70:	2800      	cmp	r0, #0
 8008f72:	d172      	bne.n	800905a <_dtoa_r+0x622>
 8008f74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008f78:	4911      	ldr	r1, [pc, #68]	@ (8008fc0 <_dtoa_r+0x588>)
 8008f7a:	2000      	movs	r0, #0
 8008f7c:	f7f7 f99c 	bl	80002b8 <__aeabi_dsub>
 8008f80:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008f84:	f7f7 fdc2 	bl	8000b0c <__aeabi_dcmplt>
 8008f88:	2800      	cmp	r0, #0
 8008f8a:	f040 80b4 	bne.w	80090f6 <_dtoa_r+0x6be>
 8008f8e:	42a6      	cmp	r6, r4
 8008f90:	f43f af70 	beq.w	8008e74 <_dtoa_r+0x43c>
 8008f94:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008f98:	4b0a      	ldr	r3, [pc, #40]	@ (8008fc4 <_dtoa_r+0x58c>)
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	f7f7 fb44 	bl	8000628 <__aeabi_dmul>
 8008fa0:	4b08      	ldr	r3, [pc, #32]	@ (8008fc4 <_dtoa_r+0x58c>)
 8008fa2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008fac:	f7f7 fb3c 	bl	8000628 <__aeabi_dmul>
 8008fb0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008fb4:	e7c4      	b.n	8008f40 <_dtoa_r+0x508>
 8008fb6:	bf00      	nop
 8008fb8:	0800aa58 	.word	0x0800aa58
 8008fbc:	0800aa30 	.word	0x0800aa30
 8008fc0:	3ff00000 	.word	0x3ff00000
 8008fc4:	40240000 	.word	0x40240000
 8008fc8:	401c0000 	.word	0x401c0000
 8008fcc:	40140000 	.word	0x40140000
 8008fd0:	3fe00000 	.word	0x3fe00000
 8008fd4:	4631      	mov	r1, r6
 8008fd6:	4628      	mov	r0, r5
 8008fd8:	f7f7 fb26 	bl	8000628 <__aeabi_dmul>
 8008fdc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008fe0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008fe2:	4656      	mov	r6, sl
 8008fe4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008fe8:	f7f7 fdce 	bl	8000b88 <__aeabi_d2iz>
 8008fec:	4605      	mov	r5, r0
 8008fee:	f7f7 fab1 	bl	8000554 <__aeabi_i2d>
 8008ff2:	4602      	mov	r2, r0
 8008ff4:	460b      	mov	r3, r1
 8008ff6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ffa:	f7f7 f95d 	bl	80002b8 <__aeabi_dsub>
 8008ffe:	3530      	adds	r5, #48	@ 0x30
 8009000:	f806 5b01 	strb.w	r5, [r6], #1
 8009004:	4602      	mov	r2, r0
 8009006:	460b      	mov	r3, r1
 8009008:	42a6      	cmp	r6, r4
 800900a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800900e:	f04f 0200 	mov.w	r2, #0
 8009012:	d124      	bne.n	800905e <_dtoa_r+0x626>
 8009014:	4baf      	ldr	r3, [pc, #700]	@ (80092d4 <_dtoa_r+0x89c>)
 8009016:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800901a:	f7f7 f94f 	bl	80002bc <__adddf3>
 800901e:	4602      	mov	r2, r0
 8009020:	460b      	mov	r3, r1
 8009022:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009026:	f7f7 fd8f 	bl	8000b48 <__aeabi_dcmpgt>
 800902a:	2800      	cmp	r0, #0
 800902c:	d163      	bne.n	80090f6 <_dtoa_r+0x6be>
 800902e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009032:	49a8      	ldr	r1, [pc, #672]	@ (80092d4 <_dtoa_r+0x89c>)
 8009034:	2000      	movs	r0, #0
 8009036:	f7f7 f93f 	bl	80002b8 <__aeabi_dsub>
 800903a:	4602      	mov	r2, r0
 800903c:	460b      	mov	r3, r1
 800903e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009042:	f7f7 fd63 	bl	8000b0c <__aeabi_dcmplt>
 8009046:	2800      	cmp	r0, #0
 8009048:	f43f af14 	beq.w	8008e74 <_dtoa_r+0x43c>
 800904c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800904e:	1e73      	subs	r3, r6, #1
 8009050:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009052:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009056:	2b30      	cmp	r3, #48	@ 0x30
 8009058:	d0f8      	beq.n	800904c <_dtoa_r+0x614>
 800905a:	4647      	mov	r7, r8
 800905c:	e03b      	b.n	80090d6 <_dtoa_r+0x69e>
 800905e:	4b9e      	ldr	r3, [pc, #632]	@ (80092d8 <_dtoa_r+0x8a0>)
 8009060:	f7f7 fae2 	bl	8000628 <__aeabi_dmul>
 8009064:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009068:	e7bc      	b.n	8008fe4 <_dtoa_r+0x5ac>
 800906a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800906e:	4656      	mov	r6, sl
 8009070:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009074:	4620      	mov	r0, r4
 8009076:	4629      	mov	r1, r5
 8009078:	f7f7 fc00 	bl	800087c <__aeabi_ddiv>
 800907c:	f7f7 fd84 	bl	8000b88 <__aeabi_d2iz>
 8009080:	4680      	mov	r8, r0
 8009082:	f7f7 fa67 	bl	8000554 <__aeabi_i2d>
 8009086:	e9dd 2300 	ldrd	r2, r3, [sp]
 800908a:	f7f7 facd 	bl	8000628 <__aeabi_dmul>
 800908e:	4602      	mov	r2, r0
 8009090:	460b      	mov	r3, r1
 8009092:	4620      	mov	r0, r4
 8009094:	4629      	mov	r1, r5
 8009096:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800909a:	f7f7 f90d 	bl	80002b8 <__aeabi_dsub>
 800909e:	f806 4b01 	strb.w	r4, [r6], #1
 80090a2:	9d03      	ldr	r5, [sp, #12]
 80090a4:	eba6 040a 	sub.w	r4, r6, sl
 80090a8:	42a5      	cmp	r5, r4
 80090aa:	4602      	mov	r2, r0
 80090ac:	460b      	mov	r3, r1
 80090ae:	d133      	bne.n	8009118 <_dtoa_r+0x6e0>
 80090b0:	f7f7 f904 	bl	80002bc <__adddf3>
 80090b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80090b8:	4604      	mov	r4, r0
 80090ba:	460d      	mov	r5, r1
 80090bc:	f7f7 fd44 	bl	8000b48 <__aeabi_dcmpgt>
 80090c0:	b9c0      	cbnz	r0, 80090f4 <_dtoa_r+0x6bc>
 80090c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80090c6:	4620      	mov	r0, r4
 80090c8:	4629      	mov	r1, r5
 80090ca:	f7f7 fd15 	bl	8000af8 <__aeabi_dcmpeq>
 80090ce:	b110      	cbz	r0, 80090d6 <_dtoa_r+0x69e>
 80090d0:	f018 0f01 	tst.w	r8, #1
 80090d4:	d10e      	bne.n	80090f4 <_dtoa_r+0x6bc>
 80090d6:	9902      	ldr	r1, [sp, #8]
 80090d8:	4648      	mov	r0, r9
 80090da:	f000 fbbd 	bl	8009858 <_Bfree>
 80090de:	2300      	movs	r3, #0
 80090e0:	7033      	strb	r3, [r6, #0]
 80090e2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80090e4:	3701      	adds	r7, #1
 80090e6:	601f      	str	r7, [r3, #0]
 80090e8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	f000 824b 	beq.w	8009586 <_dtoa_r+0xb4e>
 80090f0:	601e      	str	r6, [r3, #0]
 80090f2:	e248      	b.n	8009586 <_dtoa_r+0xb4e>
 80090f4:	46b8      	mov	r8, r7
 80090f6:	4633      	mov	r3, r6
 80090f8:	461e      	mov	r6, r3
 80090fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80090fe:	2a39      	cmp	r2, #57	@ 0x39
 8009100:	d106      	bne.n	8009110 <_dtoa_r+0x6d8>
 8009102:	459a      	cmp	sl, r3
 8009104:	d1f8      	bne.n	80090f8 <_dtoa_r+0x6c0>
 8009106:	2230      	movs	r2, #48	@ 0x30
 8009108:	f108 0801 	add.w	r8, r8, #1
 800910c:	f88a 2000 	strb.w	r2, [sl]
 8009110:	781a      	ldrb	r2, [r3, #0]
 8009112:	3201      	adds	r2, #1
 8009114:	701a      	strb	r2, [r3, #0]
 8009116:	e7a0      	b.n	800905a <_dtoa_r+0x622>
 8009118:	4b6f      	ldr	r3, [pc, #444]	@ (80092d8 <_dtoa_r+0x8a0>)
 800911a:	2200      	movs	r2, #0
 800911c:	f7f7 fa84 	bl	8000628 <__aeabi_dmul>
 8009120:	2200      	movs	r2, #0
 8009122:	2300      	movs	r3, #0
 8009124:	4604      	mov	r4, r0
 8009126:	460d      	mov	r5, r1
 8009128:	f7f7 fce6 	bl	8000af8 <__aeabi_dcmpeq>
 800912c:	2800      	cmp	r0, #0
 800912e:	d09f      	beq.n	8009070 <_dtoa_r+0x638>
 8009130:	e7d1      	b.n	80090d6 <_dtoa_r+0x69e>
 8009132:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009134:	2a00      	cmp	r2, #0
 8009136:	f000 80ea 	beq.w	800930e <_dtoa_r+0x8d6>
 800913a:	9a07      	ldr	r2, [sp, #28]
 800913c:	2a01      	cmp	r2, #1
 800913e:	f300 80cd 	bgt.w	80092dc <_dtoa_r+0x8a4>
 8009142:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009144:	2a00      	cmp	r2, #0
 8009146:	f000 80c1 	beq.w	80092cc <_dtoa_r+0x894>
 800914a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800914e:	9c08      	ldr	r4, [sp, #32]
 8009150:	9e00      	ldr	r6, [sp, #0]
 8009152:	9a00      	ldr	r2, [sp, #0]
 8009154:	441a      	add	r2, r3
 8009156:	9200      	str	r2, [sp, #0]
 8009158:	9a06      	ldr	r2, [sp, #24]
 800915a:	2101      	movs	r1, #1
 800915c:	441a      	add	r2, r3
 800915e:	4648      	mov	r0, r9
 8009160:	9206      	str	r2, [sp, #24]
 8009162:	f000 fc2d 	bl	80099c0 <__i2b>
 8009166:	4605      	mov	r5, r0
 8009168:	b166      	cbz	r6, 8009184 <_dtoa_r+0x74c>
 800916a:	9b06      	ldr	r3, [sp, #24]
 800916c:	2b00      	cmp	r3, #0
 800916e:	dd09      	ble.n	8009184 <_dtoa_r+0x74c>
 8009170:	42b3      	cmp	r3, r6
 8009172:	9a00      	ldr	r2, [sp, #0]
 8009174:	bfa8      	it	ge
 8009176:	4633      	movge	r3, r6
 8009178:	1ad2      	subs	r2, r2, r3
 800917a:	9200      	str	r2, [sp, #0]
 800917c:	9a06      	ldr	r2, [sp, #24]
 800917e:	1af6      	subs	r6, r6, r3
 8009180:	1ad3      	subs	r3, r2, r3
 8009182:	9306      	str	r3, [sp, #24]
 8009184:	9b08      	ldr	r3, [sp, #32]
 8009186:	b30b      	cbz	r3, 80091cc <_dtoa_r+0x794>
 8009188:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800918a:	2b00      	cmp	r3, #0
 800918c:	f000 80c6 	beq.w	800931c <_dtoa_r+0x8e4>
 8009190:	2c00      	cmp	r4, #0
 8009192:	f000 80c0 	beq.w	8009316 <_dtoa_r+0x8de>
 8009196:	4629      	mov	r1, r5
 8009198:	4622      	mov	r2, r4
 800919a:	4648      	mov	r0, r9
 800919c:	f000 fcc8 	bl	8009b30 <__pow5mult>
 80091a0:	9a02      	ldr	r2, [sp, #8]
 80091a2:	4601      	mov	r1, r0
 80091a4:	4605      	mov	r5, r0
 80091a6:	4648      	mov	r0, r9
 80091a8:	f000 fc20 	bl	80099ec <__multiply>
 80091ac:	9902      	ldr	r1, [sp, #8]
 80091ae:	4680      	mov	r8, r0
 80091b0:	4648      	mov	r0, r9
 80091b2:	f000 fb51 	bl	8009858 <_Bfree>
 80091b6:	9b08      	ldr	r3, [sp, #32]
 80091b8:	1b1b      	subs	r3, r3, r4
 80091ba:	9308      	str	r3, [sp, #32]
 80091bc:	f000 80b1 	beq.w	8009322 <_dtoa_r+0x8ea>
 80091c0:	9a08      	ldr	r2, [sp, #32]
 80091c2:	4641      	mov	r1, r8
 80091c4:	4648      	mov	r0, r9
 80091c6:	f000 fcb3 	bl	8009b30 <__pow5mult>
 80091ca:	9002      	str	r0, [sp, #8]
 80091cc:	2101      	movs	r1, #1
 80091ce:	4648      	mov	r0, r9
 80091d0:	f000 fbf6 	bl	80099c0 <__i2b>
 80091d4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80091d6:	4604      	mov	r4, r0
 80091d8:	2b00      	cmp	r3, #0
 80091da:	f000 81d8 	beq.w	800958e <_dtoa_r+0xb56>
 80091de:	461a      	mov	r2, r3
 80091e0:	4601      	mov	r1, r0
 80091e2:	4648      	mov	r0, r9
 80091e4:	f000 fca4 	bl	8009b30 <__pow5mult>
 80091e8:	9b07      	ldr	r3, [sp, #28]
 80091ea:	2b01      	cmp	r3, #1
 80091ec:	4604      	mov	r4, r0
 80091ee:	f300 809f 	bgt.w	8009330 <_dtoa_r+0x8f8>
 80091f2:	9b04      	ldr	r3, [sp, #16]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	f040 8097 	bne.w	8009328 <_dtoa_r+0x8f0>
 80091fa:	9b05      	ldr	r3, [sp, #20]
 80091fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009200:	2b00      	cmp	r3, #0
 8009202:	f040 8093 	bne.w	800932c <_dtoa_r+0x8f4>
 8009206:	9b05      	ldr	r3, [sp, #20]
 8009208:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800920c:	0d1b      	lsrs	r3, r3, #20
 800920e:	051b      	lsls	r3, r3, #20
 8009210:	b133      	cbz	r3, 8009220 <_dtoa_r+0x7e8>
 8009212:	9b00      	ldr	r3, [sp, #0]
 8009214:	3301      	adds	r3, #1
 8009216:	9300      	str	r3, [sp, #0]
 8009218:	9b06      	ldr	r3, [sp, #24]
 800921a:	3301      	adds	r3, #1
 800921c:	9306      	str	r3, [sp, #24]
 800921e:	2301      	movs	r3, #1
 8009220:	9308      	str	r3, [sp, #32]
 8009222:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009224:	2b00      	cmp	r3, #0
 8009226:	f000 81b8 	beq.w	800959a <_dtoa_r+0xb62>
 800922a:	6923      	ldr	r3, [r4, #16]
 800922c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009230:	6918      	ldr	r0, [r3, #16]
 8009232:	f000 fb79 	bl	8009928 <__hi0bits>
 8009236:	f1c0 0020 	rsb	r0, r0, #32
 800923a:	9b06      	ldr	r3, [sp, #24]
 800923c:	4418      	add	r0, r3
 800923e:	f010 001f 	ands.w	r0, r0, #31
 8009242:	f000 8082 	beq.w	800934a <_dtoa_r+0x912>
 8009246:	f1c0 0320 	rsb	r3, r0, #32
 800924a:	2b04      	cmp	r3, #4
 800924c:	dd73      	ble.n	8009336 <_dtoa_r+0x8fe>
 800924e:	9b00      	ldr	r3, [sp, #0]
 8009250:	f1c0 001c 	rsb	r0, r0, #28
 8009254:	4403      	add	r3, r0
 8009256:	9300      	str	r3, [sp, #0]
 8009258:	9b06      	ldr	r3, [sp, #24]
 800925a:	4403      	add	r3, r0
 800925c:	4406      	add	r6, r0
 800925e:	9306      	str	r3, [sp, #24]
 8009260:	9b00      	ldr	r3, [sp, #0]
 8009262:	2b00      	cmp	r3, #0
 8009264:	dd05      	ble.n	8009272 <_dtoa_r+0x83a>
 8009266:	9902      	ldr	r1, [sp, #8]
 8009268:	461a      	mov	r2, r3
 800926a:	4648      	mov	r0, r9
 800926c:	f000 fcba 	bl	8009be4 <__lshift>
 8009270:	9002      	str	r0, [sp, #8]
 8009272:	9b06      	ldr	r3, [sp, #24]
 8009274:	2b00      	cmp	r3, #0
 8009276:	dd05      	ble.n	8009284 <_dtoa_r+0x84c>
 8009278:	4621      	mov	r1, r4
 800927a:	461a      	mov	r2, r3
 800927c:	4648      	mov	r0, r9
 800927e:	f000 fcb1 	bl	8009be4 <__lshift>
 8009282:	4604      	mov	r4, r0
 8009284:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009286:	2b00      	cmp	r3, #0
 8009288:	d061      	beq.n	800934e <_dtoa_r+0x916>
 800928a:	9802      	ldr	r0, [sp, #8]
 800928c:	4621      	mov	r1, r4
 800928e:	f000 fd15 	bl	8009cbc <__mcmp>
 8009292:	2800      	cmp	r0, #0
 8009294:	da5b      	bge.n	800934e <_dtoa_r+0x916>
 8009296:	2300      	movs	r3, #0
 8009298:	9902      	ldr	r1, [sp, #8]
 800929a:	220a      	movs	r2, #10
 800929c:	4648      	mov	r0, r9
 800929e:	f000 fafd 	bl	800989c <__multadd>
 80092a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092a4:	9002      	str	r0, [sp, #8]
 80092a6:	f107 38ff 	add.w	r8, r7, #4294967295
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	f000 8177 	beq.w	800959e <_dtoa_r+0xb66>
 80092b0:	4629      	mov	r1, r5
 80092b2:	2300      	movs	r3, #0
 80092b4:	220a      	movs	r2, #10
 80092b6:	4648      	mov	r0, r9
 80092b8:	f000 faf0 	bl	800989c <__multadd>
 80092bc:	f1bb 0f00 	cmp.w	fp, #0
 80092c0:	4605      	mov	r5, r0
 80092c2:	dc6f      	bgt.n	80093a4 <_dtoa_r+0x96c>
 80092c4:	9b07      	ldr	r3, [sp, #28]
 80092c6:	2b02      	cmp	r3, #2
 80092c8:	dc49      	bgt.n	800935e <_dtoa_r+0x926>
 80092ca:	e06b      	b.n	80093a4 <_dtoa_r+0x96c>
 80092cc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80092ce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80092d2:	e73c      	b.n	800914e <_dtoa_r+0x716>
 80092d4:	3fe00000 	.word	0x3fe00000
 80092d8:	40240000 	.word	0x40240000
 80092dc:	9b03      	ldr	r3, [sp, #12]
 80092de:	1e5c      	subs	r4, r3, #1
 80092e0:	9b08      	ldr	r3, [sp, #32]
 80092e2:	42a3      	cmp	r3, r4
 80092e4:	db09      	blt.n	80092fa <_dtoa_r+0x8c2>
 80092e6:	1b1c      	subs	r4, r3, r4
 80092e8:	9b03      	ldr	r3, [sp, #12]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	f6bf af30 	bge.w	8009150 <_dtoa_r+0x718>
 80092f0:	9b00      	ldr	r3, [sp, #0]
 80092f2:	9a03      	ldr	r2, [sp, #12]
 80092f4:	1a9e      	subs	r6, r3, r2
 80092f6:	2300      	movs	r3, #0
 80092f8:	e72b      	b.n	8009152 <_dtoa_r+0x71a>
 80092fa:	9b08      	ldr	r3, [sp, #32]
 80092fc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80092fe:	9408      	str	r4, [sp, #32]
 8009300:	1ae3      	subs	r3, r4, r3
 8009302:	441a      	add	r2, r3
 8009304:	9e00      	ldr	r6, [sp, #0]
 8009306:	9b03      	ldr	r3, [sp, #12]
 8009308:	920d      	str	r2, [sp, #52]	@ 0x34
 800930a:	2400      	movs	r4, #0
 800930c:	e721      	b.n	8009152 <_dtoa_r+0x71a>
 800930e:	9c08      	ldr	r4, [sp, #32]
 8009310:	9e00      	ldr	r6, [sp, #0]
 8009312:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009314:	e728      	b.n	8009168 <_dtoa_r+0x730>
 8009316:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800931a:	e751      	b.n	80091c0 <_dtoa_r+0x788>
 800931c:	9a08      	ldr	r2, [sp, #32]
 800931e:	9902      	ldr	r1, [sp, #8]
 8009320:	e750      	b.n	80091c4 <_dtoa_r+0x78c>
 8009322:	f8cd 8008 	str.w	r8, [sp, #8]
 8009326:	e751      	b.n	80091cc <_dtoa_r+0x794>
 8009328:	2300      	movs	r3, #0
 800932a:	e779      	b.n	8009220 <_dtoa_r+0x7e8>
 800932c:	9b04      	ldr	r3, [sp, #16]
 800932e:	e777      	b.n	8009220 <_dtoa_r+0x7e8>
 8009330:	2300      	movs	r3, #0
 8009332:	9308      	str	r3, [sp, #32]
 8009334:	e779      	b.n	800922a <_dtoa_r+0x7f2>
 8009336:	d093      	beq.n	8009260 <_dtoa_r+0x828>
 8009338:	9a00      	ldr	r2, [sp, #0]
 800933a:	331c      	adds	r3, #28
 800933c:	441a      	add	r2, r3
 800933e:	9200      	str	r2, [sp, #0]
 8009340:	9a06      	ldr	r2, [sp, #24]
 8009342:	441a      	add	r2, r3
 8009344:	441e      	add	r6, r3
 8009346:	9206      	str	r2, [sp, #24]
 8009348:	e78a      	b.n	8009260 <_dtoa_r+0x828>
 800934a:	4603      	mov	r3, r0
 800934c:	e7f4      	b.n	8009338 <_dtoa_r+0x900>
 800934e:	9b03      	ldr	r3, [sp, #12]
 8009350:	2b00      	cmp	r3, #0
 8009352:	46b8      	mov	r8, r7
 8009354:	dc20      	bgt.n	8009398 <_dtoa_r+0x960>
 8009356:	469b      	mov	fp, r3
 8009358:	9b07      	ldr	r3, [sp, #28]
 800935a:	2b02      	cmp	r3, #2
 800935c:	dd1e      	ble.n	800939c <_dtoa_r+0x964>
 800935e:	f1bb 0f00 	cmp.w	fp, #0
 8009362:	f47f adb1 	bne.w	8008ec8 <_dtoa_r+0x490>
 8009366:	4621      	mov	r1, r4
 8009368:	465b      	mov	r3, fp
 800936a:	2205      	movs	r2, #5
 800936c:	4648      	mov	r0, r9
 800936e:	f000 fa95 	bl	800989c <__multadd>
 8009372:	4601      	mov	r1, r0
 8009374:	4604      	mov	r4, r0
 8009376:	9802      	ldr	r0, [sp, #8]
 8009378:	f000 fca0 	bl	8009cbc <__mcmp>
 800937c:	2800      	cmp	r0, #0
 800937e:	f77f ada3 	ble.w	8008ec8 <_dtoa_r+0x490>
 8009382:	4656      	mov	r6, sl
 8009384:	2331      	movs	r3, #49	@ 0x31
 8009386:	f806 3b01 	strb.w	r3, [r6], #1
 800938a:	f108 0801 	add.w	r8, r8, #1
 800938e:	e59f      	b.n	8008ed0 <_dtoa_r+0x498>
 8009390:	9c03      	ldr	r4, [sp, #12]
 8009392:	46b8      	mov	r8, r7
 8009394:	4625      	mov	r5, r4
 8009396:	e7f4      	b.n	8009382 <_dtoa_r+0x94a>
 8009398:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800939c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800939e:	2b00      	cmp	r3, #0
 80093a0:	f000 8101 	beq.w	80095a6 <_dtoa_r+0xb6e>
 80093a4:	2e00      	cmp	r6, #0
 80093a6:	dd05      	ble.n	80093b4 <_dtoa_r+0x97c>
 80093a8:	4629      	mov	r1, r5
 80093aa:	4632      	mov	r2, r6
 80093ac:	4648      	mov	r0, r9
 80093ae:	f000 fc19 	bl	8009be4 <__lshift>
 80093b2:	4605      	mov	r5, r0
 80093b4:	9b08      	ldr	r3, [sp, #32]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d05c      	beq.n	8009474 <_dtoa_r+0xa3c>
 80093ba:	6869      	ldr	r1, [r5, #4]
 80093bc:	4648      	mov	r0, r9
 80093be:	f000 fa0b 	bl	80097d8 <_Balloc>
 80093c2:	4606      	mov	r6, r0
 80093c4:	b928      	cbnz	r0, 80093d2 <_dtoa_r+0x99a>
 80093c6:	4b82      	ldr	r3, [pc, #520]	@ (80095d0 <_dtoa_r+0xb98>)
 80093c8:	4602      	mov	r2, r0
 80093ca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80093ce:	f7ff bb4a 	b.w	8008a66 <_dtoa_r+0x2e>
 80093d2:	692a      	ldr	r2, [r5, #16]
 80093d4:	3202      	adds	r2, #2
 80093d6:	0092      	lsls	r2, r2, #2
 80093d8:	f105 010c 	add.w	r1, r5, #12
 80093dc:	300c      	adds	r0, #12
 80093de:	f000 fff7 	bl	800a3d0 <memcpy>
 80093e2:	2201      	movs	r2, #1
 80093e4:	4631      	mov	r1, r6
 80093e6:	4648      	mov	r0, r9
 80093e8:	f000 fbfc 	bl	8009be4 <__lshift>
 80093ec:	f10a 0301 	add.w	r3, sl, #1
 80093f0:	9300      	str	r3, [sp, #0]
 80093f2:	eb0a 030b 	add.w	r3, sl, fp
 80093f6:	9308      	str	r3, [sp, #32]
 80093f8:	9b04      	ldr	r3, [sp, #16]
 80093fa:	f003 0301 	and.w	r3, r3, #1
 80093fe:	462f      	mov	r7, r5
 8009400:	9306      	str	r3, [sp, #24]
 8009402:	4605      	mov	r5, r0
 8009404:	9b00      	ldr	r3, [sp, #0]
 8009406:	9802      	ldr	r0, [sp, #8]
 8009408:	4621      	mov	r1, r4
 800940a:	f103 3bff 	add.w	fp, r3, #4294967295
 800940e:	f7ff fa8a 	bl	8008926 <quorem>
 8009412:	4603      	mov	r3, r0
 8009414:	3330      	adds	r3, #48	@ 0x30
 8009416:	9003      	str	r0, [sp, #12]
 8009418:	4639      	mov	r1, r7
 800941a:	9802      	ldr	r0, [sp, #8]
 800941c:	9309      	str	r3, [sp, #36]	@ 0x24
 800941e:	f000 fc4d 	bl	8009cbc <__mcmp>
 8009422:	462a      	mov	r2, r5
 8009424:	9004      	str	r0, [sp, #16]
 8009426:	4621      	mov	r1, r4
 8009428:	4648      	mov	r0, r9
 800942a:	f000 fc63 	bl	8009cf4 <__mdiff>
 800942e:	68c2      	ldr	r2, [r0, #12]
 8009430:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009432:	4606      	mov	r6, r0
 8009434:	bb02      	cbnz	r2, 8009478 <_dtoa_r+0xa40>
 8009436:	4601      	mov	r1, r0
 8009438:	9802      	ldr	r0, [sp, #8]
 800943a:	f000 fc3f 	bl	8009cbc <__mcmp>
 800943e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009440:	4602      	mov	r2, r0
 8009442:	4631      	mov	r1, r6
 8009444:	4648      	mov	r0, r9
 8009446:	920c      	str	r2, [sp, #48]	@ 0x30
 8009448:	9309      	str	r3, [sp, #36]	@ 0x24
 800944a:	f000 fa05 	bl	8009858 <_Bfree>
 800944e:	9b07      	ldr	r3, [sp, #28]
 8009450:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009452:	9e00      	ldr	r6, [sp, #0]
 8009454:	ea42 0103 	orr.w	r1, r2, r3
 8009458:	9b06      	ldr	r3, [sp, #24]
 800945a:	4319      	orrs	r1, r3
 800945c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800945e:	d10d      	bne.n	800947c <_dtoa_r+0xa44>
 8009460:	2b39      	cmp	r3, #57	@ 0x39
 8009462:	d027      	beq.n	80094b4 <_dtoa_r+0xa7c>
 8009464:	9a04      	ldr	r2, [sp, #16]
 8009466:	2a00      	cmp	r2, #0
 8009468:	dd01      	ble.n	800946e <_dtoa_r+0xa36>
 800946a:	9b03      	ldr	r3, [sp, #12]
 800946c:	3331      	adds	r3, #49	@ 0x31
 800946e:	f88b 3000 	strb.w	r3, [fp]
 8009472:	e52e      	b.n	8008ed2 <_dtoa_r+0x49a>
 8009474:	4628      	mov	r0, r5
 8009476:	e7b9      	b.n	80093ec <_dtoa_r+0x9b4>
 8009478:	2201      	movs	r2, #1
 800947a:	e7e2      	b.n	8009442 <_dtoa_r+0xa0a>
 800947c:	9904      	ldr	r1, [sp, #16]
 800947e:	2900      	cmp	r1, #0
 8009480:	db04      	blt.n	800948c <_dtoa_r+0xa54>
 8009482:	9807      	ldr	r0, [sp, #28]
 8009484:	4301      	orrs	r1, r0
 8009486:	9806      	ldr	r0, [sp, #24]
 8009488:	4301      	orrs	r1, r0
 800948a:	d120      	bne.n	80094ce <_dtoa_r+0xa96>
 800948c:	2a00      	cmp	r2, #0
 800948e:	ddee      	ble.n	800946e <_dtoa_r+0xa36>
 8009490:	9902      	ldr	r1, [sp, #8]
 8009492:	9300      	str	r3, [sp, #0]
 8009494:	2201      	movs	r2, #1
 8009496:	4648      	mov	r0, r9
 8009498:	f000 fba4 	bl	8009be4 <__lshift>
 800949c:	4621      	mov	r1, r4
 800949e:	9002      	str	r0, [sp, #8]
 80094a0:	f000 fc0c 	bl	8009cbc <__mcmp>
 80094a4:	2800      	cmp	r0, #0
 80094a6:	9b00      	ldr	r3, [sp, #0]
 80094a8:	dc02      	bgt.n	80094b0 <_dtoa_r+0xa78>
 80094aa:	d1e0      	bne.n	800946e <_dtoa_r+0xa36>
 80094ac:	07da      	lsls	r2, r3, #31
 80094ae:	d5de      	bpl.n	800946e <_dtoa_r+0xa36>
 80094b0:	2b39      	cmp	r3, #57	@ 0x39
 80094b2:	d1da      	bne.n	800946a <_dtoa_r+0xa32>
 80094b4:	2339      	movs	r3, #57	@ 0x39
 80094b6:	f88b 3000 	strb.w	r3, [fp]
 80094ba:	4633      	mov	r3, r6
 80094bc:	461e      	mov	r6, r3
 80094be:	3b01      	subs	r3, #1
 80094c0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80094c4:	2a39      	cmp	r2, #57	@ 0x39
 80094c6:	d04e      	beq.n	8009566 <_dtoa_r+0xb2e>
 80094c8:	3201      	adds	r2, #1
 80094ca:	701a      	strb	r2, [r3, #0]
 80094cc:	e501      	b.n	8008ed2 <_dtoa_r+0x49a>
 80094ce:	2a00      	cmp	r2, #0
 80094d0:	dd03      	ble.n	80094da <_dtoa_r+0xaa2>
 80094d2:	2b39      	cmp	r3, #57	@ 0x39
 80094d4:	d0ee      	beq.n	80094b4 <_dtoa_r+0xa7c>
 80094d6:	3301      	adds	r3, #1
 80094d8:	e7c9      	b.n	800946e <_dtoa_r+0xa36>
 80094da:	9a00      	ldr	r2, [sp, #0]
 80094dc:	9908      	ldr	r1, [sp, #32]
 80094de:	f802 3c01 	strb.w	r3, [r2, #-1]
 80094e2:	428a      	cmp	r2, r1
 80094e4:	d028      	beq.n	8009538 <_dtoa_r+0xb00>
 80094e6:	9902      	ldr	r1, [sp, #8]
 80094e8:	2300      	movs	r3, #0
 80094ea:	220a      	movs	r2, #10
 80094ec:	4648      	mov	r0, r9
 80094ee:	f000 f9d5 	bl	800989c <__multadd>
 80094f2:	42af      	cmp	r7, r5
 80094f4:	9002      	str	r0, [sp, #8]
 80094f6:	f04f 0300 	mov.w	r3, #0
 80094fa:	f04f 020a 	mov.w	r2, #10
 80094fe:	4639      	mov	r1, r7
 8009500:	4648      	mov	r0, r9
 8009502:	d107      	bne.n	8009514 <_dtoa_r+0xadc>
 8009504:	f000 f9ca 	bl	800989c <__multadd>
 8009508:	4607      	mov	r7, r0
 800950a:	4605      	mov	r5, r0
 800950c:	9b00      	ldr	r3, [sp, #0]
 800950e:	3301      	adds	r3, #1
 8009510:	9300      	str	r3, [sp, #0]
 8009512:	e777      	b.n	8009404 <_dtoa_r+0x9cc>
 8009514:	f000 f9c2 	bl	800989c <__multadd>
 8009518:	4629      	mov	r1, r5
 800951a:	4607      	mov	r7, r0
 800951c:	2300      	movs	r3, #0
 800951e:	220a      	movs	r2, #10
 8009520:	4648      	mov	r0, r9
 8009522:	f000 f9bb 	bl	800989c <__multadd>
 8009526:	4605      	mov	r5, r0
 8009528:	e7f0      	b.n	800950c <_dtoa_r+0xad4>
 800952a:	f1bb 0f00 	cmp.w	fp, #0
 800952e:	bfcc      	ite	gt
 8009530:	465e      	movgt	r6, fp
 8009532:	2601      	movle	r6, #1
 8009534:	4456      	add	r6, sl
 8009536:	2700      	movs	r7, #0
 8009538:	9902      	ldr	r1, [sp, #8]
 800953a:	9300      	str	r3, [sp, #0]
 800953c:	2201      	movs	r2, #1
 800953e:	4648      	mov	r0, r9
 8009540:	f000 fb50 	bl	8009be4 <__lshift>
 8009544:	4621      	mov	r1, r4
 8009546:	9002      	str	r0, [sp, #8]
 8009548:	f000 fbb8 	bl	8009cbc <__mcmp>
 800954c:	2800      	cmp	r0, #0
 800954e:	dcb4      	bgt.n	80094ba <_dtoa_r+0xa82>
 8009550:	d102      	bne.n	8009558 <_dtoa_r+0xb20>
 8009552:	9b00      	ldr	r3, [sp, #0]
 8009554:	07db      	lsls	r3, r3, #31
 8009556:	d4b0      	bmi.n	80094ba <_dtoa_r+0xa82>
 8009558:	4633      	mov	r3, r6
 800955a:	461e      	mov	r6, r3
 800955c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009560:	2a30      	cmp	r2, #48	@ 0x30
 8009562:	d0fa      	beq.n	800955a <_dtoa_r+0xb22>
 8009564:	e4b5      	b.n	8008ed2 <_dtoa_r+0x49a>
 8009566:	459a      	cmp	sl, r3
 8009568:	d1a8      	bne.n	80094bc <_dtoa_r+0xa84>
 800956a:	2331      	movs	r3, #49	@ 0x31
 800956c:	f108 0801 	add.w	r8, r8, #1
 8009570:	f88a 3000 	strb.w	r3, [sl]
 8009574:	e4ad      	b.n	8008ed2 <_dtoa_r+0x49a>
 8009576:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009578:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80095d4 <_dtoa_r+0xb9c>
 800957c:	b11b      	cbz	r3, 8009586 <_dtoa_r+0xb4e>
 800957e:	f10a 0308 	add.w	r3, sl, #8
 8009582:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009584:	6013      	str	r3, [r2, #0]
 8009586:	4650      	mov	r0, sl
 8009588:	b017      	add	sp, #92	@ 0x5c
 800958a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800958e:	9b07      	ldr	r3, [sp, #28]
 8009590:	2b01      	cmp	r3, #1
 8009592:	f77f ae2e 	ble.w	80091f2 <_dtoa_r+0x7ba>
 8009596:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009598:	9308      	str	r3, [sp, #32]
 800959a:	2001      	movs	r0, #1
 800959c:	e64d      	b.n	800923a <_dtoa_r+0x802>
 800959e:	f1bb 0f00 	cmp.w	fp, #0
 80095a2:	f77f aed9 	ble.w	8009358 <_dtoa_r+0x920>
 80095a6:	4656      	mov	r6, sl
 80095a8:	9802      	ldr	r0, [sp, #8]
 80095aa:	4621      	mov	r1, r4
 80095ac:	f7ff f9bb 	bl	8008926 <quorem>
 80095b0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80095b4:	f806 3b01 	strb.w	r3, [r6], #1
 80095b8:	eba6 020a 	sub.w	r2, r6, sl
 80095bc:	4593      	cmp	fp, r2
 80095be:	ddb4      	ble.n	800952a <_dtoa_r+0xaf2>
 80095c0:	9902      	ldr	r1, [sp, #8]
 80095c2:	2300      	movs	r3, #0
 80095c4:	220a      	movs	r2, #10
 80095c6:	4648      	mov	r0, r9
 80095c8:	f000 f968 	bl	800989c <__multadd>
 80095cc:	9002      	str	r0, [sp, #8]
 80095ce:	e7eb      	b.n	80095a8 <_dtoa_r+0xb70>
 80095d0:	0800a960 	.word	0x0800a960
 80095d4:	0800a8e4 	.word	0x0800a8e4

080095d8 <_free_r>:
 80095d8:	b538      	push	{r3, r4, r5, lr}
 80095da:	4605      	mov	r5, r0
 80095dc:	2900      	cmp	r1, #0
 80095de:	d041      	beq.n	8009664 <_free_r+0x8c>
 80095e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095e4:	1f0c      	subs	r4, r1, #4
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	bfb8      	it	lt
 80095ea:	18e4      	addlt	r4, r4, r3
 80095ec:	f000 f8e8 	bl	80097c0 <__malloc_lock>
 80095f0:	4a1d      	ldr	r2, [pc, #116]	@ (8009668 <_free_r+0x90>)
 80095f2:	6813      	ldr	r3, [r2, #0]
 80095f4:	b933      	cbnz	r3, 8009604 <_free_r+0x2c>
 80095f6:	6063      	str	r3, [r4, #4]
 80095f8:	6014      	str	r4, [r2, #0]
 80095fa:	4628      	mov	r0, r5
 80095fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009600:	f000 b8e4 	b.w	80097cc <__malloc_unlock>
 8009604:	42a3      	cmp	r3, r4
 8009606:	d908      	bls.n	800961a <_free_r+0x42>
 8009608:	6820      	ldr	r0, [r4, #0]
 800960a:	1821      	adds	r1, r4, r0
 800960c:	428b      	cmp	r3, r1
 800960e:	bf01      	itttt	eq
 8009610:	6819      	ldreq	r1, [r3, #0]
 8009612:	685b      	ldreq	r3, [r3, #4]
 8009614:	1809      	addeq	r1, r1, r0
 8009616:	6021      	streq	r1, [r4, #0]
 8009618:	e7ed      	b.n	80095f6 <_free_r+0x1e>
 800961a:	461a      	mov	r2, r3
 800961c:	685b      	ldr	r3, [r3, #4]
 800961e:	b10b      	cbz	r3, 8009624 <_free_r+0x4c>
 8009620:	42a3      	cmp	r3, r4
 8009622:	d9fa      	bls.n	800961a <_free_r+0x42>
 8009624:	6811      	ldr	r1, [r2, #0]
 8009626:	1850      	adds	r0, r2, r1
 8009628:	42a0      	cmp	r0, r4
 800962a:	d10b      	bne.n	8009644 <_free_r+0x6c>
 800962c:	6820      	ldr	r0, [r4, #0]
 800962e:	4401      	add	r1, r0
 8009630:	1850      	adds	r0, r2, r1
 8009632:	4283      	cmp	r3, r0
 8009634:	6011      	str	r1, [r2, #0]
 8009636:	d1e0      	bne.n	80095fa <_free_r+0x22>
 8009638:	6818      	ldr	r0, [r3, #0]
 800963a:	685b      	ldr	r3, [r3, #4]
 800963c:	6053      	str	r3, [r2, #4]
 800963e:	4408      	add	r0, r1
 8009640:	6010      	str	r0, [r2, #0]
 8009642:	e7da      	b.n	80095fa <_free_r+0x22>
 8009644:	d902      	bls.n	800964c <_free_r+0x74>
 8009646:	230c      	movs	r3, #12
 8009648:	602b      	str	r3, [r5, #0]
 800964a:	e7d6      	b.n	80095fa <_free_r+0x22>
 800964c:	6820      	ldr	r0, [r4, #0]
 800964e:	1821      	adds	r1, r4, r0
 8009650:	428b      	cmp	r3, r1
 8009652:	bf04      	itt	eq
 8009654:	6819      	ldreq	r1, [r3, #0]
 8009656:	685b      	ldreq	r3, [r3, #4]
 8009658:	6063      	str	r3, [r4, #4]
 800965a:	bf04      	itt	eq
 800965c:	1809      	addeq	r1, r1, r0
 800965e:	6021      	streq	r1, [r4, #0]
 8009660:	6054      	str	r4, [r2, #4]
 8009662:	e7ca      	b.n	80095fa <_free_r+0x22>
 8009664:	bd38      	pop	{r3, r4, r5, pc}
 8009666:	bf00      	nop
 8009668:	20043544 	.word	0x20043544

0800966c <malloc>:
 800966c:	4b02      	ldr	r3, [pc, #8]	@ (8009678 <malloc+0xc>)
 800966e:	4601      	mov	r1, r0
 8009670:	6818      	ldr	r0, [r3, #0]
 8009672:	f000 b825 	b.w	80096c0 <_malloc_r>
 8009676:	bf00      	nop
 8009678:	20040018 	.word	0x20040018

0800967c <sbrk_aligned>:
 800967c:	b570      	push	{r4, r5, r6, lr}
 800967e:	4e0f      	ldr	r6, [pc, #60]	@ (80096bc <sbrk_aligned+0x40>)
 8009680:	460c      	mov	r4, r1
 8009682:	6831      	ldr	r1, [r6, #0]
 8009684:	4605      	mov	r5, r0
 8009686:	b911      	cbnz	r1, 800968e <sbrk_aligned+0x12>
 8009688:	f000 fe92 	bl	800a3b0 <_sbrk_r>
 800968c:	6030      	str	r0, [r6, #0]
 800968e:	4621      	mov	r1, r4
 8009690:	4628      	mov	r0, r5
 8009692:	f000 fe8d 	bl	800a3b0 <_sbrk_r>
 8009696:	1c43      	adds	r3, r0, #1
 8009698:	d103      	bne.n	80096a2 <sbrk_aligned+0x26>
 800969a:	f04f 34ff 	mov.w	r4, #4294967295
 800969e:	4620      	mov	r0, r4
 80096a0:	bd70      	pop	{r4, r5, r6, pc}
 80096a2:	1cc4      	adds	r4, r0, #3
 80096a4:	f024 0403 	bic.w	r4, r4, #3
 80096a8:	42a0      	cmp	r0, r4
 80096aa:	d0f8      	beq.n	800969e <sbrk_aligned+0x22>
 80096ac:	1a21      	subs	r1, r4, r0
 80096ae:	4628      	mov	r0, r5
 80096b0:	f000 fe7e 	bl	800a3b0 <_sbrk_r>
 80096b4:	3001      	adds	r0, #1
 80096b6:	d1f2      	bne.n	800969e <sbrk_aligned+0x22>
 80096b8:	e7ef      	b.n	800969a <sbrk_aligned+0x1e>
 80096ba:	bf00      	nop
 80096bc:	20043540 	.word	0x20043540

080096c0 <_malloc_r>:
 80096c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80096c4:	1ccd      	adds	r5, r1, #3
 80096c6:	f025 0503 	bic.w	r5, r5, #3
 80096ca:	3508      	adds	r5, #8
 80096cc:	2d0c      	cmp	r5, #12
 80096ce:	bf38      	it	cc
 80096d0:	250c      	movcc	r5, #12
 80096d2:	2d00      	cmp	r5, #0
 80096d4:	4606      	mov	r6, r0
 80096d6:	db01      	blt.n	80096dc <_malloc_r+0x1c>
 80096d8:	42a9      	cmp	r1, r5
 80096da:	d904      	bls.n	80096e6 <_malloc_r+0x26>
 80096dc:	230c      	movs	r3, #12
 80096de:	6033      	str	r3, [r6, #0]
 80096e0:	2000      	movs	r0, #0
 80096e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80096e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80097bc <_malloc_r+0xfc>
 80096ea:	f000 f869 	bl	80097c0 <__malloc_lock>
 80096ee:	f8d8 3000 	ldr.w	r3, [r8]
 80096f2:	461c      	mov	r4, r3
 80096f4:	bb44      	cbnz	r4, 8009748 <_malloc_r+0x88>
 80096f6:	4629      	mov	r1, r5
 80096f8:	4630      	mov	r0, r6
 80096fa:	f7ff ffbf 	bl	800967c <sbrk_aligned>
 80096fe:	1c43      	adds	r3, r0, #1
 8009700:	4604      	mov	r4, r0
 8009702:	d158      	bne.n	80097b6 <_malloc_r+0xf6>
 8009704:	f8d8 4000 	ldr.w	r4, [r8]
 8009708:	4627      	mov	r7, r4
 800970a:	2f00      	cmp	r7, #0
 800970c:	d143      	bne.n	8009796 <_malloc_r+0xd6>
 800970e:	2c00      	cmp	r4, #0
 8009710:	d04b      	beq.n	80097aa <_malloc_r+0xea>
 8009712:	6823      	ldr	r3, [r4, #0]
 8009714:	4639      	mov	r1, r7
 8009716:	4630      	mov	r0, r6
 8009718:	eb04 0903 	add.w	r9, r4, r3
 800971c:	f000 fe48 	bl	800a3b0 <_sbrk_r>
 8009720:	4581      	cmp	r9, r0
 8009722:	d142      	bne.n	80097aa <_malloc_r+0xea>
 8009724:	6821      	ldr	r1, [r4, #0]
 8009726:	1a6d      	subs	r5, r5, r1
 8009728:	4629      	mov	r1, r5
 800972a:	4630      	mov	r0, r6
 800972c:	f7ff ffa6 	bl	800967c <sbrk_aligned>
 8009730:	3001      	adds	r0, #1
 8009732:	d03a      	beq.n	80097aa <_malloc_r+0xea>
 8009734:	6823      	ldr	r3, [r4, #0]
 8009736:	442b      	add	r3, r5
 8009738:	6023      	str	r3, [r4, #0]
 800973a:	f8d8 3000 	ldr.w	r3, [r8]
 800973e:	685a      	ldr	r2, [r3, #4]
 8009740:	bb62      	cbnz	r2, 800979c <_malloc_r+0xdc>
 8009742:	f8c8 7000 	str.w	r7, [r8]
 8009746:	e00f      	b.n	8009768 <_malloc_r+0xa8>
 8009748:	6822      	ldr	r2, [r4, #0]
 800974a:	1b52      	subs	r2, r2, r5
 800974c:	d420      	bmi.n	8009790 <_malloc_r+0xd0>
 800974e:	2a0b      	cmp	r2, #11
 8009750:	d917      	bls.n	8009782 <_malloc_r+0xc2>
 8009752:	1961      	adds	r1, r4, r5
 8009754:	42a3      	cmp	r3, r4
 8009756:	6025      	str	r5, [r4, #0]
 8009758:	bf18      	it	ne
 800975a:	6059      	strne	r1, [r3, #4]
 800975c:	6863      	ldr	r3, [r4, #4]
 800975e:	bf08      	it	eq
 8009760:	f8c8 1000 	streq.w	r1, [r8]
 8009764:	5162      	str	r2, [r4, r5]
 8009766:	604b      	str	r3, [r1, #4]
 8009768:	4630      	mov	r0, r6
 800976a:	f000 f82f 	bl	80097cc <__malloc_unlock>
 800976e:	f104 000b 	add.w	r0, r4, #11
 8009772:	1d23      	adds	r3, r4, #4
 8009774:	f020 0007 	bic.w	r0, r0, #7
 8009778:	1ac2      	subs	r2, r0, r3
 800977a:	bf1c      	itt	ne
 800977c:	1a1b      	subne	r3, r3, r0
 800977e:	50a3      	strne	r3, [r4, r2]
 8009780:	e7af      	b.n	80096e2 <_malloc_r+0x22>
 8009782:	6862      	ldr	r2, [r4, #4]
 8009784:	42a3      	cmp	r3, r4
 8009786:	bf0c      	ite	eq
 8009788:	f8c8 2000 	streq.w	r2, [r8]
 800978c:	605a      	strne	r2, [r3, #4]
 800978e:	e7eb      	b.n	8009768 <_malloc_r+0xa8>
 8009790:	4623      	mov	r3, r4
 8009792:	6864      	ldr	r4, [r4, #4]
 8009794:	e7ae      	b.n	80096f4 <_malloc_r+0x34>
 8009796:	463c      	mov	r4, r7
 8009798:	687f      	ldr	r7, [r7, #4]
 800979a:	e7b6      	b.n	800970a <_malloc_r+0x4a>
 800979c:	461a      	mov	r2, r3
 800979e:	685b      	ldr	r3, [r3, #4]
 80097a0:	42a3      	cmp	r3, r4
 80097a2:	d1fb      	bne.n	800979c <_malloc_r+0xdc>
 80097a4:	2300      	movs	r3, #0
 80097a6:	6053      	str	r3, [r2, #4]
 80097a8:	e7de      	b.n	8009768 <_malloc_r+0xa8>
 80097aa:	230c      	movs	r3, #12
 80097ac:	6033      	str	r3, [r6, #0]
 80097ae:	4630      	mov	r0, r6
 80097b0:	f000 f80c 	bl	80097cc <__malloc_unlock>
 80097b4:	e794      	b.n	80096e0 <_malloc_r+0x20>
 80097b6:	6005      	str	r5, [r0, #0]
 80097b8:	e7d6      	b.n	8009768 <_malloc_r+0xa8>
 80097ba:	bf00      	nop
 80097bc:	20043544 	.word	0x20043544

080097c0 <__malloc_lock>:
 80097c0:	4801      	ldr	r0, [pc, #4]	@ (80097c8 <__malloc_lock+0x8>)
 80097c2:	f7ff b8ae 	b.w	8008922 <__retarget_lock_acquire_recursive>
 80097c6:	bf00      	nop
 80097c8:	2004353c 	.word	0x2004353c

080097cc <__malloc_unlock>:
 80097cc:	4801      	ldr	r0, [pc, #4]	@ (80097d4 <__malloc_unlock+0x8>)
 80097ce:	f7ff b8a9 	b.w	8008924 <__retarget_lock_release_recursive>
 80097d2:	bf00      	nop
 80097d4:	2004353c 	.word	0x2004353c

080097d8 <_Balloc>:
 80097d8:	b570      	push	{r4, r5, r6, lr}
 80097da:	69c6      	ldr	r6, [r0, #28]
 80097dc:	4604      	mov	r4, r0
 80097de:	460d      	mov	r5, r1
 80097e0:	b976      	cbnz	r6, 8009800 <_Balloc+0x28>
 80097e2:	2010      	movs	r0, #16
 80097e4:	f7ff ff42 	bl	800966c <malloc>
 80097e8:	4602      	mov	r2, r0
 80097ea:	61e0      	str	r0, [r4, #28]
 80097ec:	b920      	cbnz	r0, 80097f8 <_Balloc+0x20>
 80097ee:	4b18      	ldr	r3, [pc, #96]	@ (8009850 <_Balloc+0x78>)
 80097f0:	4818      	ldr	r0, [pc, #96]	@ (8009854 <_Balloc+0x7c>)
 80097f2:	216b      	movs	r1, #107	@ 0x6b
 80097f4:	f000 fdfa 	bl	800a3ec <__assert_func>
 80097f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80097fc:	6006      	str	r6, [r0, #0]
 80097fe:	60c6      	str	r6, [r0, #12]
 8009800:	69e6      	ldr	r6, [r4, #28]
 8009802:	68f3      	ldr	r3, [r6, #12]
 8009804:	b183      	cbz	r3, 8009828 <_Balloc+0x50>
 8009806:	69e3      	ldr	r3, [r4, #28]
 8009808:	68db      	ldr	r3, [r3, #12]
 800980a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800980e:	b9b8      	cbnz	r0, 8009840 <_Balloc+0x68>
 8009810:	2101      	movs	r1, #1
 8009812:	fa01 f605 	lsl.w	r6, r1, r5
 8009816:	1d72      	adds	r2, r6, #5
 8009818:	0092      	lsls	r2, r2, #2
 800981a:	4620      	mov	r0, r4
 800981c:	f000 fe04 	bl	800a428 <_calloc_r>
 8009820:	b160      	cbz	r0, 800983c <_Balloc+0x64>
 8009822:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009826:	e00e      	b.n	8009846 <_Balloc+0x6e>
 8009828:	2221      	movs	r2, #33	@ 0x21
 800982a:	2104      	movs	r1, #4
 800982c:	4620      	mov	r0, r4
 800982e:	f000 fdfb 	bl	800a428 <_calloc_r>
 8009832:	69e3      	ldr	r3, [r4, #28]
 8009834:	60f0      	str	r0, [r6, #12]
 8009836:	68db      	ldr	r3, [r3, #12]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d1e4      	bne.n	8009806 <_Balloc+0x2e>
 800983c:	2000      	movs	r0, #0
 800983e:	bd70      	pop	{r4, r5, r6, pc}
 8009840:	6802      	ldr	r2, [r0, #0]
 8009842:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009846:	2300      	movs	r3, #0
 8009848:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800984c:	e7f7      	b.n	800983e <_Balloc+0x66>
 800984e:	bf00      	nop
 8009850:	0800a8f1 	.word	0x0800a8f1
 8009854:	0800a971 	.word	0x0800a971

08009858 <_Bfree>:
 8009858:	b570      	push	{r4, r5, r6, lr}
 800985a:	69c6      	ldr	r6, [r0, #28]
 800985c:	4605      	mov	r5, r0
 800985e:	460c      	mov	r4, r1
 8009860:	b976      	cbnz	r6, 8009880 <_Bfree+0x28>
 8009862:	2010      	movs	r0, #16
 8009864:	f7ff ff02 	bl	800966c <malloc>
 8009868:	4602      	mov	r2, r0
 800986a:	61e8      	str	r0, [r5, #28]
 800986c:	b920      	cbnz	r0, 8009878 <_Bfree+0x20>
 800986e:	4b09      	ldr	r3, [pc, #36]	@ (8009894 <_Bfree+0x3c>)
 8009870:	4809      	ldr	r0, [pc, #36]	@ (8009898 <_Bfree+0x40>)
 8009872:	218f      	movs	r1, #143	@ 0x8f
 8009874:	f000 fdba 	bl	800a3ec <__assert_func>
 8009878:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800987c:	6006      	str	r6, [r0, #0]
 800987e:	60c6      	str	r6, [r0, #12]
 8009880:	b13c      	cbz	r4, 8009892 <_Bfree+0x3a>
 8009882:	69eb      	ldr	r3, [r5, #28]
 8009884:	6862      	ldr	r2, [r4, #4]
 8009886:	68db      	ldr	r3, [r3, #12]
 8009888:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800988c:	6021      	str	r1, [r4, #0]
 800988e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009892:	bd70      	pop	{r4, r5, r6, pc}
 8009894:	0800a8f1 	.word	0x0800a8f1
 8009898:	0800a971 	.word	0x0800a971

0800989c <__multadd>:
 800989c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098a0:	690d      	ldr	r5, [r1, #16]
 80098a2:	4607      	mov	r7, r0
 80098a4:	460c      	mov	r4, r1
 80098a6:	461e      	mov	r6, r3
 80098a8:	f101 0c14 	add.w	ip, r1, #20
 80098ac:	2000      	movs	r0, #0
 80098ae:	f8dc 3000 	ldr.w	r3, [ip]
 80098b2:	b299      	uxth	r1, r3
 80098b4:	fb02 6101 	mla	r1, r2, r1, r6
 80098b8:	0c1e      	lsrs	r6, r3, #16
 80098ba:	0c0b      	lsrs	r3, r1, #16
 80098bc:	fb02 3306 	mla	r3, r2, r6, r3
 80098c0:	b289      	uxth	r1, r1
 80098c2:	3001      	adds	r0, #1
 80098c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80098c8:	4285      	cmp	r5, r0
 80098ca:	f84c 1b04 	str.w	r1, [ip], #4
 80098ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80098d2:	dcec      	bgt.n	80098ae <__multadd+0x12>
 80098d4:	b30e      	cbz	r6, 800991a <__multadd+0x7e>
 80098d6:	68a3      	ldr	r3, [r4, #8]
 80098d8:	42ab      	cmp	r3, r5
 80098da:	dc19      	bgt.n	8009910 <__multadd+0x74>
 80098dc:	6861      	ldr	r1, [r4, #4]
 80098de:	4638      	mov	r0, r7
 80098e0:	3101      	adds	r1, #1
 80098e2:	f7ff ff79 	bl	80097d8 <_Balloc>
 80098e6:	4680      	mov	r8, r0
 80098e8:	b928      	cbnz	r0, 80098f6 <__multadd+0x5a>
 80098ea:	4602      	mov	r2, r0
 80098ec:	4b0c      	ldr	r3, [pc, #48]	@ (8009920 <__multadd+0x84>)
 80098ee:	480d      	ldr	r0, [pc, #52]	@ (8009924 <__multadd+0x88>)
 80098f0:	21ba      	movs	r1, #186	@ 0xba
 80098f2:	f000 fd7b 	bl	800a3ec <__assert_func>
 80098f6:	6922      	ldr	r2, [r4, #16]
 80098f8:	3202      	adds	r2, #2
 80098fa:	f104 010c 	add.w	r1, r4, #12
 80098fe:	0092      	lsls	r2, r2, #2
 8009900:	300c      	adds	r0, #12
 8009902:	f000 fd65 	bl	800a3d0 <memcpy>
 8009906:	4621      	mov	r1, r4
 8009908:	4638      	mov	r0, r7
 800990a:	f7ff ffa5 	bl	8009858 <_Bfree>
 800990e:	4644      	mov	r4, r8
 8009910:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009914:	3501      	adds	r5, #1
 8009916:	615e      	str	r6, [r3, #20]
 8009918:	6125      	str	r5, [r4, #16]
 800991a:	4620      	mov	r0, r4
 800991c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009920:	0800a960 	.word	0x0800a960
 8009924:	0800a971 	.word	0x0800a971

08009928 <__hi0bits>:
 8009928:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800992c:	4603      	mov	r3, r0
 800992e:	bf36      	itet	cc
 8009930:	0403      	lslcc	r3, r0, #16
 8009932:	2000      	movcs	r0, #0
 8009934:	2010      	movcc	r0, #16
 8009936:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800993a:	bf3c      	itt	cc
 800993c:	021b      	lslcc	r3, r3, #8
 800993e:	3008      	addcc	r0, #8
 8009940:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009944:	bf3c      	itt	cc
 8009946:	011b      	lslcc	r3, r3, #4
 8009948:	3004      	addcc	r0, #4
 800994a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800994e:	bf3c      	itt	cc
 8009950:	009b      	lslcc	r3, r3, #2
 8009952:	3002      	addcc	r0, #2
 8009954:	2b00      	cmp	r3, #0
 8009956:	db05      	blt.n	8009964 <__hi0bits+0x3c>
 8009958:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800995c:	f100 0001 	add.w	r0, r0, #1
 8009960:	bf08      	it	eq
 8009962:	2020      	moveq	r0, #32
 8009964:	4770      	bx	lr

08009966 <__lo0bits>:
 8009966:	6803      	ldr	r3, [r0, #0]
 8009968:	4602      	mov	r2, r0
 800996a:	f013 0007 	ands.w	r0, r3, #7
 800996e:	d00b      	beq.n	8009988 <__lo0bits+0x22>
 8009970:	07d9      	lsls	r1, r3, #31
 8009972:	d421      	bmi.n	80099b8 <__lo0bits+0x52>
 8009974:	0798      	lsls	r0, r3, #30
 8009976:	bf49      	itett	mi
 8009978:	085b      	lsrmi	r3, r3, #1
 800997a:	089b      	lsrpl	r3, r3, #2
 800997c:	2001      	movmi	r0, #1
 800997e:	6013      	strmi	r3, [r2, #0]
 8009980:	bf5c      	itt	pl
 8009982:	6013      	strpl	r3, [r2, #0]
 8009984:	2002      	movpl	r0, #2
 8009986:	4770      	bx	lr
 8009988:	b299      	uxth	r1, r3
 800998a:	b909      	cbnz	r1, 8009990 <__lo0bits+0x2a>
 800998c:	0c1b      	lsrs	r3, r3, #16
 800998e:	2010      	movs	r0, #16
 8009990:	b2d9      	uxtb	r1, r3
 8009992:	b909      	cbnz	r1, 8009998 <__lo0bits+0x32>
 8009994:	3008      	adds	r0, #8
 8009996:	0a1b      	lsrs	r3, r3, #8
 8009998:	0719      	lsls	r1, r3, #28
 800999a:	bf04      	itt	eq
 800999c:	091b      	lsreq	r3, r3, #4
 800999e:	3004      	addeq	r0, #4
 80099a0:	0799      	lsls	r1, r3, #30
 80099a2:	bf04      	itt	eq
 80099a4:	089b      	lsreq	r3, r3, #2
 80099a6:	3002      	addeq	r0, #2
 80099a8:	07d9      	lsls	r1, r3, #31
 80099aa:	d403      	bmi.n	80099b4 <__lo0bits+0x4e>
 80099ac:	085b      	lsrs	r3, r3, #1
 80099ae:	f100 0001 	add.w	r0, r0, #1
 80099b2:	d003      	beq.n	80099bc <__lo0bits+0x56>
 80099b4:	6013      	str	r3, [r2, #0]
 80099b6:	4770      	bx	lr
 80099b8:	2000      	movs	r0, #0
 80099ba:	4770      	bx	lr
 80099bc:	2020      	movs	r0, #32
 80099be:	4770      	bx	lr

080099c0 <__i2b>:
 80099c0:	b510      	push	{r4, lr}
 80099c2:	460c      	mov	r4, r1
 80099c4:	2101      	movs	r1, #1
 80099c6:	f7ff ff07 	bl	80097d8 <_Balloc>
 80099ca:	4602      	mov	r2, r0
 80099cc:	b928      	cbnz	r0, 80099da <__i2b+0x1a>
 80099ce:	4b05      	ldr	r3, [pc, #20]	@ (80099e4 <__i2b+0x24>)
 80099d0:	4805      	ldr	r0, [pc, #20]	@ (80099e8 <__i2b+0x28>)
 80099d2:	f240 1145 	movw	r1, #325	@ 0x145
 80099d6:	f000 fd09 	bl	800a3ec <__assert_func>
 80099da:	2301      	movs	r3, #1
 80099dc:	6144      	str	r4, [r0, #20]
 80099de:	6103      	str	r3, [r0, #16]
 80099e0:	bd10      	pop	{r4, pc}
 80099e2:	bf00      	nop
 80099e4:	0800a960 	.word	0x0800a960
 80099e8:	0800a971 	.word	0x0800a971

080099ec <__multiply>:
 80099ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099f0:	4617      	mov	r7, r2
 80099f2:	690a      	ldr	r2, [r1, #16]
 80099f4:	693b      	ldr	r3, [r7, #16]
 80099f6:	429a      	cmp	r2, r3
 80099f8:	bfa8      	it	ge
 80099fa:	463b      	movge	r3, r7
 80099fc:	4689      	mov	r9, r1
 80099fe:	bfa4      	itt	ge
 8009a00:	460f      	movge	r7, r1
 8009a02:	4699      	movge	r9, r3
 8009a04:	693d      	ldr	r5, [r7, #16]
 8009a06:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009a0a:	68bb      	ldr	r3, [r7, #8]
 8009a0c:	6879      	ldr	r1, [r7, #4]
 8009a0e:	eb05 060a 	add.w	r6, r5, sl
 8009a12:	42b3      	cmp	r3, r6
 8009a14:	b085      	sub	sp, #20
 8009a16:	bfb8      	it	lt
 8009a18:	3101      	addlt	r1, #1
 8009a1a:	f7ff fedd 	bl	80097d8 <_Balloc>
 8009a1e:	b930      	cbnz	r0, 8009a2e <__multiply+0x42>
 8009a20:	4602      	mov	r2, r0
 8009a22:	4b41      	ldr	r3, [pc, #260]	@ (8009b28 <__multiply+0x13c>)
 8009a24:	4841      	ldr	r0, [pc, #260]	@ (8009b2c <__multiply+0x140>)
 8009a26:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009a2a:	f000 fcdf 	bl	800a3ec <__assert_func>
 8009a2e:	f100 0414 	add.w	r4, r0, #20
 8009a32:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009a36:	4623      	mov	r3, r4
 8009a38:	2200      	movs	r2, #0
 8009a3a:	4573      	cmp	r3, lr
 8009a3c:	d320      	bcc.n	8009a80 <__multiply+0x94>
 8009a3e:	f107 0814 	add.w	r8, r7, #20
 8009a42:	f109 0114 	add.w	r1, r9, #20
 8009a46:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009a4a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009a4e:	9302      	str	r3, [sp, #8]
 8009a50:	1beb      	subs	r3, r5, r7
 8009a52:	3b15      	subs	r3, #21
 8009a54:	f023 0303 	bic.w	r3, r3, #3
 8009a58:	3304      	adds	r3, #4
 8009a5a:	3715      	adds	r7, #21
 8009a5c:	42bd      	cmp	r5, r7
 8009a5e:	bf38      	it	cc
 8009a60:	2304      	movcc	r3, #4
 8009a62:	9301      	str	r3, [sp, #4]
 8009a64:	9b02      	ldr	r3, [sp, #8]
 8009a66:	9103      	str	r1, [sp, #12]
 8009a68:	428b      	cmp	r3, r1
 8009a6a:	d80c      	bhi.n	8009a86 <__multiply+0x9a>
 8009a6c:	2e00      	cmp	r6, #0
 8009a6e:	dd03      	ble.n	8009a78 <__multiply+0x8c>
 8009a70:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d055      	beq.n	8009b24 <__multiply+0x138>
 8009a78:	6106      	str	r6, [r0, #16]
 8009a7a:	b005      	add	sp, #20
 8009a7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a80:	f843 2b04 	str.w	r2, [r3], #4
 8009a84:	e7d9      	b.n	8009a3a <__multiply+0x4e>
 8009a86:	f8b1 a000 	ldrh.w	sl, [r1]
 8009a8a:	f1ba 0f00 	cmp.w	sl, #0
 8009a8e:	d01f      	beq.n	8009ad0 <__multiply+0xe4>
 8009a90:	46c4      	mov	ip, r8
 8009a92:	46a1      	mov	r9, r4
 8009a94:	2700      	movs	r7, #0
 8009a96:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009a9a:	f8d9 3000 	ldr.w	r3, [r9]
 8009a9e:	fa1f fb82 	uxth.w	fp, r2
 8009aa2:	b29b      	uxth	r3, r3
 8009aa4:	fb0a 330b 	mla	r3, sl, fp, r3
 8009aa8:	443b      	add	r3, r7
 8009aaa:	f8d9 7000 	ldr.w	r7, [r9]
 8009aae:	0c12      	lsrs	r2, r2, #16
 8009ab0:	0c3f      	lsrs	r7, r7, #16
 8009ab2:	fb0a 7202 	mla	r2, sl, r2, r7
 8009ab6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009aba:	b29b      	uxth	r3, r3
 8009abc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009ac0:	4565      	cmp	r5, ip
 8009ac2:	f849 3b04 	str.w	r3, [r9], #4
 8009ac6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009aca:	d8e4      	bhi.n	8009a96 <__multiply+0xaa>
 8009acc:	9b01      	ldr	r3, [sp, #4]
 8009ace:	50e7      	str	r7, [r4, r3]
 8009ad0:	9b03      	ldr	r3, [sp, #12]
 8009ad2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009ad6:	3104      	adds	r1, #4
 8009ad8:	f1b9 0f00 	cmp.w	r9, #0
 8009adc:	d020      	beq.n	8009b20 <__multiply+0x134>
 8009ade:	6823      	ldr	r3, [r4, #0]
 8009ae0:	4647      	mov	r7, r8
 8009ae2:	46a4      	mov	ip, r4
 8009ae4:	f04f 0a00 	mov.w	sl, #0
 8009ae8:	f8b7 b000 	ldrh.w	fp, [r7]
 8009aec:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009af0:	fb09 220b 	mla	r2, r9, fp, r2
 8009af4:	4452      	add	r2, sl
 8009af6:	b29b      	uxth	r3, r3
 8009af8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009afc:	f84c 3b04 	str.w	r3, [ip], #4
 8009b00:	f857 3b04 	ldr.w	r3, [r7], #4
 8009b04:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009b08:	f8bc 3000 	ldrh.w	r3, [ip]
 8009b0c:	fb09 330a 	mla	r3, r9, sl, r3
 8009b10:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009b14:	42bd      	cmp	r5, r7
 8009b16:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009b1a:	d8e5      	bhi.n	8009ae8 <__multiply+0xfc>
 8009b1c:	9a01      	ldr	r2, [sp, #4]
 8009b1e:	50a3      	str	r3, [r4, r2]
 8009b20:	3404      	adds	r4, #4
 8009b22:	e79f      	b.n	8009a64 <__multiply+0x78>
 8009b24:	3e01      	subs	r6, #1
 8009b26:	e7a1      	b.n	8009a6c <__multiply+0x80>
 8009b28:	0800a960 	.word	0x0800a960
 8009b2c:	0800a971 	.word	0x0800a971

08009b30 <__pow5mult>:
 8009b30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b34:	4615      	mov	r5, r2
 8009b36:	f012 0203 	ands.w	r2, r2, #3
 8009b3a:	4607      	mov	r7, r0
 8009b3c:	460e      	mov	r6, r1
 8009b3e:	d007      	beq.n	8009b50 <__pow5mult+0x20>
 8009b40:	4c25      	ldr	r4, [pc, #148]	@ (8009bd8 <__pow5mult+0xa8>)
 8009b42:	3a01      	subs	r2, #1
 8009b44:	2300      	movs	r3, #0
 8009b46:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009b4a:	f7ff fea7 	bl	800989c <__multadd>
 8009b4e:	4606      	mov	r6, r0
 8009b50:	10ad      	asrs	r5, r5, #2
 8009b52:	d03d      	beq.n	8009bd0 <__pow5mult+0xa0>
 8009b54:	69fc      	ldr	r4, [r7, #28]
 8009b56:	b97c      	cbnz	r4, 8009b78 <__pow5mult+0x48>
 8009b58:	2010      	movs	r0, #16
 8009b5a:	f7ff fd87 	bl	800966c <malloc>
 8009b5e:	4602      	mov	r2, r0
 8009b60:	61f8      	str	r0, [r7, #28]
 8009b62:	b928      	cbnz	r0, 8009b70 <__pow5mult+0x40>
 8009b64:	4b1d      	ldr	r3, [pc, #116]	@ (8009bdc <__pow5mult+0xac>)
 8009b66:	481e      	ldr	r0, [pc, #120]	@ (8009be0 <__pow5mult+0xb0>)
 8009b68:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009b6c:	f000 fc3e 	bl	800a3ec <__assert_func>
 8009b70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009b74:	6004      	str	r4, [r0, #0]
 8009b76:	60c4      	str	r4, [r0, #12]
 8009b78:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009b7c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009b80:	b94c      	cbnz	r4, 8009b96 <__pow5mult+0x66>
 8009b82:	f240 2171 	movw	r1, #625	@ 0x271
 8009b86:	4638      	mov	r0, r7
 8009b88:	f7ff ff1a 	bl	80099c0 <__i2b>
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009b92:	4604      	mov	r4, r0
 8009b94:	6003      	str	r3, [r0, #0]
 8009b96:	f04f 0900 	mov.w	r9, #0
 8009b9a:	07eb      	lsls	r3, r5, #31
 8009b9c:	d50a      	bpl.n	8009bb4 <__pow5mult+0x84>
 8009b9e:	4631      	mov	r1, r6
 8009ba0:	4622      	mov	r2, r4
 8009ba2:	4638      	mov	r0, r7
 8009ba4:	f7ff ff22 	bl	80099ec <__multiply>
 8009ba8:	4631      	mov	r1, r6
 8009baa:	4680      	mov	r8, r0
 8009bac:	4638      	mov	r0, r7
 8009bae:	f7ff fe53 	bl	8009858 <_Bfree>
 8009bb2:	4646      	mov	r6, r8
 8009bb4:	106d      	asrs	r5, r5, #1
 8009bb6:	d00b      	beq.n	8009bd0 <__pow5mult+0xa0>
 8009bb8:	6820      	ldr	r0, [r4, #0]
 8009bba:	b938      	cbnz	r0, 8009bcc <__pow5mult+0x9c>
 8009bbc:	4622      	mov	r2, r4
 8009bbe:	4621      	mov	r1, r4
 8009bc0:	4638      	mov	r0, r7
 8009bc2:	f7ff ff13 	bl	80099ec <__multiply>
 8009bc6:	6020      	str	r0, [r4, #0]
 8009bc8:	f8c0 9000 	str.w	r9, [r0]
 8009bcc:	4604      	mov	r4, r0
 8009bce:	e7e4      	b.n	8009b9a <__pow5mult+0x6a>
 8009bd0:	4630      	mov	r0, r6
 8009bd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bd6:	bf00      	nop
 8009bd8:	0800aa24 	.word	0x0800aa24
 8009bdc:	0800a8f1 	.word	0x0800a8f1
 8009be0:	0800a971 	.word	0x0800a971

08009be4 <__lshift>:
 8009be4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009be8:	460c      	mov	r4, r1
 8009bea:	6849      	ldr	r1, [r1, #4]
 8009bec:	6923      	ldr	r3, [r4, #16]
 8009bee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009bf2:	68a3      	ldr	r3, [r4, #8]
 8009bf4:	4607      	mov	r7, r0
 8009bf6:	4691      	mov	r9, r2
 8009bf8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009bfc:	f108 0601 	add.w	r6, r8, #1
 8009c00:	42b3      	cmp	r3, r6
 8009c02:	db0b      	blt.n	8009c1c <__lshift+0x38>
 8009c04:	4638      	mov	r0, r7
 8009c06:	f7ff fde7 	bl	80097d8 <_Balloc>
 8009c0a:	4605      	mov	r5, r0
 8009c0c:	b948      	cbnz	r0, 8009c22 <__lshift+0x3e>
 8009c0e:	4602      	mov	r2, r0
 8009c10:	4b28      	ldr	r3, [pc, #160]	@ (8009cb4 <__lshift+0xd0>)
 8009c12:	4829      	ldr	r0, [pc, #164]	@ (8009cb8 <__lshift+0xd4>)
 8009c14:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009c18:	f000 fbe8 	bl	800a3ec <__assert_func>
 8009c1c:	3101      	adds	r1, #1
 8009c1e:	005b      	lsls	r3, r3, #1
 8009c20:	e7ee      	b.n	8009c00 <__lshift+0x1c>
 8009c22:	2300      	movs	r3, #0
 8009c24:	f100 0114 	add.w	r1, r0, #20
 8009c28:	f100 0210 	add.w	r2, r0, #16
 8009c2c:	4618      	mov	r0, r3
 8009c2e:	4553      	cmp	r3, sl
 8009c30:	db33      	blt.n	8009c9a <__lshift+0xb6>
 8009c32:	6920      	ldr	r0, [r4, #16]
 8009c34:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009c38:	f104 0314 	add.w	r3, r4, #20
 8009c3c:	f019 091f 	ands.w	r9, r9, #31
 8009c40:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009c44:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009c48:	d02b      	beq.n	8009ca2 <__lshift+0xbe>
 8009c4a:	f1c9 0e20 	rsb	lr, r9, #32
 8009c4e:	468a      	mov	sl, r1
 8009c50:	2200      	movs	r2, #0
 8009c52:	6818      	ldr	r0, [r3, #0]
 8009c54:	fa00 f009 	lsl.w	r0, r0, r9
 8009c58:	4310      	orrs	r0, r2
 8009c5a:	f84a 0b04 	str.w	r0, [sl], #4
 8009c5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c62:	459c      	cmp	ip, r3
 8009c64:	fa22 f20e 	lsr.w	r2, r2, lr
 8009c68:	d8f3      	bhi.n	8009c52 <__lshift+0x6e>
 8009c6a:	ebac 0304 	sub.w	r3, ip, r4
 8009c6e:	3b15      	subs	r3, #21
 8009c70:	f023 0303 	bic.w	r3, r3, #3
 8009c74:	3304      	adds	r3, #4
 8009c76:	f104 0015 	add.w	r0, r4, #21
 8009c7a:	4560      	cmp	r0, ip
 8009c7c:	bf88      	it	hi
 8009c7e:	2304      	movhi	r3, #4
 8009c80:	50ca      	str	r2, [r1, r3]
 8009c82:	b10a      	cbz	r2, 8009c88 <__lshift+0xa4>
 8009c84:	f108 0602 	add.w	r6, r8, #2
 8009c88:	3e01      	subs	r6, #1
 8009c8a:	4638      	mov	r0, r7
 8009c8c:	612e      	str	r6, [r5, #16]
 8009c8e:	4621      	mov	r1, r4
 8009c90:	f7ff fde2 	bl	8009858 <_Bfree>
 8009c94:	4628      	mov	r0, r5
 8009c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c9a:	f842 0f04 	str.w	r0, [r2, #4]!
 8009c9e:	3301      	adds	r3, #1
 8009ca0:	e7c5      	b.n	8009c2e <__lshift+0x4a>
 8009ca2:	3904      	subs	r1, #4
 8009ca4:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ca8:	f841 2f04 	str.w	r2, [r1, #4]!
 8009cac:	459c      	cmp	ip, r3
 8009cae:	d8f9      	bhi.n	8009ca4 <__lshift+0xc0>
 8009cb0:	e7ea      	b.n	8009c88 <__lshift+0xa4>
 8009cb2:	bf00      	nop
 8009cb4:	0800a960 	.word	0x0800a960
 8009cb8:	0800a971 	.word	0x0800a971

08009cbc <__mcmp>:
 8009cbc:	690a      	ldr	r2, [r1, #16]
 8009cbe:	4603      	mov	r3, r0
 8009cc0:	6900      	ldr	r0, [r0, #16]
 8009cc2:	1a80      	subs	r0, r0, r2
 8009cc4:	b530      	push	{r4, r5, lr}
 8009cc6:	d10e      	bne.n	8009ce6 <__mcmp+0x2a>
 8009cc8:	3314      	adds	r3, #20
 8009cca:	3114      	adds	r1, #20
 8009ccc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009cd0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009cd4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009cd8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009cdc:	4295      	cmp	r5, r2
 8009cde:	d003      	beq.n	8009ce8 <__mcmp+0x2c>
 8009ce0:	d205      	bcs.n	8009cee <__mcmp+0x32>
 8009ce2:	f04f 30ff 	mov.w	r0, #4294967295
 8009ce6:	bd30      	pop	{r4, r5, pc}
 8009ce8:	42a3      	cmp	r3, r4
 8009cea:	d3f3      	bcc.n	8009cd4 <__mcmp+0x18>
 8009cec:	e7fb      	b.n	8009ce6 <__mcmp+0x2a>
 8009cee:	2001      	movs	r0, #1
 8009cf0:	e7f9      	b.n	8009ce6 <__mcmp+0x2a>
	...

08009cf4 <__mdiff>:
 8009cf4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cf8:	4689      	mov	r9, r1
 8009cfa:	4606      	mov	r6, r0
 8009cfc:	4611      	mov	r1, r2
 8009cfe:	4648      	mov	r0, r9
 8009d00:	4614      	mov	r4, r2
 8009d02:	f7ff ffdb 	bl	8009cbc <__mcmp>
 8009d06:	1e05      	subs	r5, r0, #0
 8009d08:	d112      	bne.n	8009d30 <__mdiff+0x3c>
 8009d0a:	4629      	mov	r1, r5
 8009d0c:	4630      	mov	r0, r6
 8009d0e:	f7ff fd63 	bl	80097d8 <_Balloc>
 8009d12:	4602      	mov	r2, r0
 8009d14:	b928      	cbnz	r0, 8009d22 <__mdiff+0x2e>
 8009d16:	4b3f      	ldr	r3, [pc, #252]	@ (8009e14 <__mdiff+0x120>)
 8009d18:	f240 2137 	movw	r1, #567	@ 0x237
 8009d1c:	483e      	ldr	r0, [pc, #248]	@ (8009e18 <__mdiff+0x124>)
 8009d1e:	f000 fb65 	bl	800a3ec <__assert_func>
 8009d22:	2301      	movs	r3, #1
 8009d24:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009d28:	4610      	mov	r0, r2
 8009d2a:	b003      	add	sp, #12
 8009d2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d30:	bfbc      	itt	lt
 8009d32:	464b      	movlt	r3, r9
 8009d34:	46a1      	movlt	r9, r4
 8009d36:	4630      	mov	r0, r6
 8009d38:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009d3c:	bfba      	itte	lt
 8009d3e:	461c      	movlt	r4, r3
 8009d40:	2501      	movlt	r5, #1
 8009d42:	2500      	movge	r5, #0
 8009d44:	f7ff fd48 	bl	80097d8 <_Balloc>
 8009d48:	4602      	mov	r2, r0
 8009d4a:	b918      	cbnz	r0, 8009d54 <__mdiff+0x60>
 8009d4c:	4b31      	ldr	r3, [pc, #196]	@ (8009e14 <__mdiff+0x120>)
 8009d4e:	f240 2145 	movw	r1, #581	@ 0x245
 8009d52:	e7e3      	b.n	8009d1c <__mdiff+0x28>
 8009d54:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009d58:	6926      	ldr	r6, [r4, #16]
 8009d5a:	60c5      	str	r5, [r0, #12]
 8009d5c:	f109 0310 	add.w	r3, r9, #16
 8009d60:	f109 0514 	add.w	r5, r9, #20
 8009d64:	f104 0e14 	add.w	lr, r4, #20
 8009d68:	f100 0b14 	add.w	fp, r0, #20
 8009d6c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009d70:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009d74:	9301      	str	r3, [sp, #4]
 8009d76:	46d9      	mov	r9, fp
 8009d78:	f04f 0c00 	mov.w	ip, #0
 8009d7c:	9b01      	ldr	r3, [sp, #4]
 8009d7e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009d82:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009d86:	9301      	str	r3, [sp, #4]
 8009d88:	fa1f f38a 	uxth.w	r3, sl
 8009d8c:	4619      	mov	r1, r3
 8009d8e:	b283      	uxth	r3, r0
 8009d90:	1acb      	subs	r3, r1, r3
 8009d92:	0c00      	lsrs	r0, r0, #16
 8009d94:	4463      	add	r3, ip
 8009d96:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009d9a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009d9e:	b29b      	uxth	r3, r3
 8009da0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009da4:	4576      	cmp	r6, lr
 8009da6:	f849 3b04 	str.w	r3, [r9], #4
 8009daa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009dae:	d8e5      	bhi.n	8009d7c <__mdiff+0x88>
 8009db0:	1b33      	subs	r3, r6, r4
 8009db2:	3b15      	subs	r3, #21
 8009db4:	f023 0303 	bic.w	r3, r3, #3
 8009db8:	3415      	adds	r4, #21
 8009dba:	3304      	adds	r3, #4
 8009dbc:	42a6      	cmp	r6, r4
 8009dbe:	bf38      	it	cc
 8009dc0:	2304      	movcc	r3, #4
 8009dc2:	441d      	add	r5, r3
 8009dc4:	445b      	add	r3, fp
 8009dc6:	461e      	mov	r6, r3
 8009dc8:	462c      	mov	r4, r5
 8009dca:	4544      	cmp	r4, r8
 8009dcc:	d30e      	bcc.n	8009dec <__mdiff+0xf8>
 8009dce:	f108 0103 	add.w	r1, r8, #3
 8009dd2:	1b49      	subs	r1, r1, r5
 8009dd4:	f021 0103 	bic.w	r1, r1, #3
 8009dd8:	3d03      	subs	r5, #3
 8009dda:	45a8      	cmp	r8, r5
 8009ddc:	bf38      	it	cc
 8009dde:	2100      	movcc	r1, #0
 8009de0:	440b      	add	r3, r1
 8009de2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009de6:	b191      	cbz	r1, 8009e0e <__mdiff+0x11a>
 8009de8:	6117      	str	r7, [r2, #16]
 8009dea:	e79d      	b.n	8009d28 <__mdiff+0x34>
 8009dec:	f854 1b04 	ldr.w	r1, [r4], #4
 8009df0:	46e6      	mov	lr, ip
 8009df2:	0c08      	lsrs	r0, r1, #16
 8009df4:	fa1c fc81 	uxtah	ip, ip, r1
 8009df8:	4471      	add	r1, lr
 8009dfa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009dfe:	b289      	uxth	r1, r1
 8009e00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009e04:	f846 1b04 	str.w	r1, [r6], #4
 8009e08:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009e0c:	e7dd      	b.n	8009dca <__mdiff+0xd6>
 8009e0e:	3f01      	subs	r7, #1
 8009e10:	e7e7      	b.n	8009de2 <__mdiff+0xee>
 8009e12:	bf00      	nop
 8009e14:	0800a960 	.word	0x0800a960
 8009e18:	0800a971 	.word	0x0800a971

08009e1c <__d2b>:
 8009e1c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009e20:	460f      	mov	r7, r1
 8009e22:	2101      	movs	r1, #1
 8009e24:	ec59 8b10 	vmov	r8, r9, d0
 8009e28:	4616      	mov	r6, r2
 8009e2a:	f7ff fcd5 	bl	80097d8 <_Balloc>
 8009e2e:	4604      	mov	r4, r0
 8009e30:	b930      	cbnz	r0, 8009e40 <__d2b+0x24>
 8009e32:	4602      	mov	r2, r0
 8009e34:	4b23      	ldr	r3, [pc, #140]	@ (8009ec4 <__d2b+0xa8>)
 8009e36:	4824      	ldr	r0, [pc, #144]	@ (8009ec8 <__d2b+0xac>)
 8009e38:	f240 310f 	movw	r1, #783	@ 0x30f
 8009e3c:	f000 fad6 	bl	800a3ec <__assert_func>
 8009e40:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009e44:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009e48:	b10d      	cbz	r5, 8009e4e <__d2b+0x32>
 8009e4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009e4e:	9301      	str	r3, [sp, #4]
 8009e50:	f1b8 0300 	subs.w	r3, r8, #0
 8009e54:	d023      	beq.n	8009e9e <__d2b+0x82>
 8009e56:	4668      	mov	r0, sp
 8009e58:	9300      	str	r3, [sp, #0]
 8009e5a:	f7ff fd84 	bl	8009966 <__lo0bits>
 8009e5e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009e62:	b1d0      	cbz	r0, 8009e9a <__d2b+0x7e>
 8009e64:	f1c0 0320 	rsb	r3, r0, #32
 8009e68:	fa02 f303 	lsl.w	r3, r2, r3
 8009e6c:	430b      	orrs	r3, r1
 8009e6e:	40c2      	lsrs	r2, r0
 8009e70:	6163      	str	r3, [r4, #20]
 8009e72:	9201      	str	r2, [sp, #4]
 8009e74:	9b01      	ldr	r3, [sp, #4]
 8009e76:	61a3      	str	r3, [r4, #24]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	bf0c      	ite	eq
 8009e7c:	2201      	moveq	r2, #1
 8009e7e:	2202      	movne	r2, #2
 8009e80:	6122      	str	r2, [r4, #16]
 8009e82:	b1a5      	cbz	r5, 8009eae <__d2b+0x92>
 8009e84:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009e88:	4405      	add	r5, r0
 8009e8a:	603d      	str	r5, [r7, #0]
 8009e8c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009e90:	6030      	str	r0, [r6, #0]
 8009e92:	4620      	mov	r0, r4
 8009e94:	b003      	add	sp, #12
 8009e96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009e9a:	6161      	str	r1, [r4, #20]
 8009e9c:	e7ea      	b.n	8009e74 <__d2b+0x58>
 8009e9e:	a801      	add	r0, sp, #4
 8009ea0:	f7ff fd61 	bl	8009966 <__lo0bits>
 8009ea4:	9b01      	ldr	r3, [sp, #4]
 8009ea6:	6163      	str	r3, [r4, #20]
 8009ea8:	3020      	adds	r0, #32
 8009eaa:	2201      	movs	r2, #1
 8009eac:	e7e8      	b.n	8009e80 <__d2b+0x64>
 8009eae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009eb2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009eb6:	6038      	str	r0, [r7, #0]
 8009eb8:	6918      	ldr	r0, [r3, #16]
 8009eba:	f7ff fd35 	bl	8009928 <__hi0bits>
 8009ebe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009ec2:	e7e5      	b.n	8009e90 <__d2b+0x74>
 8009ec4:	0800a960 	.word	0x0800a960
 8009ec8:	0800a971 	.word	0x0800a971

08009ecc <__sfputc_r>:
 8009ecc:	6893      	ldr	r3, [r2, #8]
 8009ece:	3b01      	subs	r3, #1
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	b410      	push	{r4}
 8009ed4:	6093      	str	r3, [r2, #8]
 8009ed6:	da08      	bge.n	8009eea <__sfputc_r+0x1e>
 8009ed8:	6994      	ldr	r4, [r2, #24]
 8009eda:	42a3      	cmp	r3, r4
 8009edc:	db01      	blt.n	8009ee2 <__sfputc_r+0x16>
 8009ede:	290a      	cmp	r1, #10
 8009ee0:	d103      	bne.n	8009eea <__sfputc_r+0x1e>
 8009ee2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ee6:	f7fe bc0a 	b.w	80086fe <__swbuf_r>
 8009eea:	6813      	ldr	r3, [r2, #0]
 8009eec:	1c58      	adds	r0, r3, #1
 8009eee:	6010      	str	r0, [r2, #0]
 8009ef0:	7019      	strb	r1, [r3, #0]
 8009ef2:	4608      	mov	r0, r1
 8009ef4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ef8:	4770      	bx	lr

08009efa <__sfputs_r>:
 8009efa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009efc:	4606      	mov	r6, r0
 8009efe:	460f      	mov	r7, r1
 8009f00:	4614      	mov	r4, r2
 8009f02:	18d5      	adds	r5, r2, r3
 8009f04:	42ac      	cmp	r4, r5
 8009f06:	d101      	bne.n	8009f0c <__sfputs_r+0x12>
 8009f08:	2000      	movs	r0, #0
 8009f0a:	e007      	b.n	8009f1c <__sfputs_r+0x22>
 8009f0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f10:	463a      	mov	r2, r7
 8009f12:	4630      	mov	r0, r6
 8009f14:	f7ff ffda 	bl	8009ecc <__sfputc_r>
 8009f18:	1c43      	adds	r3, r0, #1
 8009f1a:	d1f3      	bne.n	8009f04 <__sfputs_r+0xa>
 8009f1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009f20 <_vfiprintf_r>:
 8009f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f24:	460d      	mov	r5, r1
 8009f26:	b09d      	sub	sp, #116	@ 0x74
 8009f28:	4614      	mov	r4, r2
 8009f2a:	4698      	mov	r8, r3
 8009f2c:	4606      	mov	r6, r0
 8009f2e:	b118      	cbz	r0, 8009f38 <_vfiprintf_r+0x18>
 8009f30:	6a03      	ldr	r3, [r0, #32]
 8009f32:	b90b      	cbnz	r3, 8009f38 <_vfiprintf_r+0x18>
 8009f34:	f7fe fafa 	bl	800852c <__sinit>
 8009f38:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009f3a:	07d9      	lsls	r1, r3, #31
 8009f3c:	d405      	bmi.n	8009f4a <_vfiprintf_r+0x2a>
 8009f3e:	89ab      	ldrh	r3, [r5, #12]
 8009f40:	059a      	lsls	r2, r3, #22
 8009f42:	d402      	bmi.n	8009f4a <_vfiprintf_r+0x2a>
 8009f44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009f46:	f7fe fcec 	bl	8008922 <__retarget_lock_acquire_recursive>
 8009f4a:	89ab      	ldrh	r3, [r5, #12]
 8009f4c:	071b      	lsls	r3, r3, #28
 8009f4e:	d501      	bpl.n	8009f54 <_vfiprintf_r+0x34>
 8009f50:	692b      	ldr	r3, [r5, #16]
 8009f52:	b99b      	cbnz	r3, 8009f7c <_vfiprintf_r+0x5c>
 8009f54:	4629      	mov	r1, r5
 8009f56:	4630      	mov	r0, r6
 8009f58:	f7fe fc10 	bl	800877c <__swsetup_r>
 8009f5c:	b170      	cbz	r0, 8009f7c <_vfiprintf_r+0x5c>
 8009f5e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009f60:	07dc      	lsls	r4, r3, #31
 8009f62:	d504      	bpl.n	8009f6e <_vfiprintf_r+0x4e>
 8009f64:	f04f 30ff 	mov.w	r0, #4294967295
 8009f68:	b01d      	add	sp, #116	@ 0x74
 8009f6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f6e:	89ab      	ldrh	r3, [r5, #12]
 8009f70:	0598      	lsls	r0, r3, #22
 8009f72:	d4f7      	bmi.n	8009f64 <_vfiprintf_r+0x44>
 8009f74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009f76:	f7fe fcd5 	bl	8008924 <__retarget_lock_release_recursive>
 8009f7a:	e7f3      	b.n	8009f64 <_vfiprintf_r+0x44>
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f80:	2320      	movs	r3, #32
 8009f82:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009f86:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f8a:	2330      	movs	r3, #48	@ 0x30
 8009f8c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a13c <_vfiprintf_r+0x21c>
 8009f90:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009f94:	f04f 0901 	mov.w	r9, #1
 8009f98:	4623      	mov	r3, r4
 8009f9a:	469a      	mov	sl, r3
 8009f9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009fa0:	b10a      	cbz	r2, 8009fa6 <_vfiprintf_r+0x86>
 8009fa2:	2a25      	cmp	r2, #37	@ 0x25
 8009fa4:	d1f9      	bne.n	8009f9a <_vfiprintf_r+0x7a>
 8009fa6:	ebba 0b04 	subs.w	fp, sl, r4
 8009faa:	d00b      	beq.n	8009fc4 <_vfiprintf_r+0xa4>
 8009fac:	465b      	mov	r3, fp
 8009fae:	4622      	mov	r2, r4
 8009fb0:	4629      	mov	r1, r5
 8009fb2:	4630      	mov	r0, r6
 8009fb4:	f7ff ffa1 	bl	8009efa <__sfputs_r>
 8009fb8:	3001      	adds	r0, #1
 8009fba:	f000 80a7 	beq.w	800a10c <_vfiprintf_r+0x1ec>
 8009fbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009fc0:	445a      	add	r2, fp
 8009fc2:	9209      	str	r2, [sp, #36]	@ 0x24
 8009fc4:	f89a 3000 	ldrb.w	r3, [sl]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	f000 809f 	beq.w	800a10c <_vfiprintf_r+0x1ec>
 8009fce:	2300      	movs	r3, #0
 8009fd0:	f04f 32ff 	mov.w	r2, #4294967295
 8009fd4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009fd8:	f10a 0a01 	add.w	sl, sl, #1
 8009fdc:	9304      	str	r3, [sp, #16]
 8009fde:	9307      	str	r3, [sp, #28]
 8009fe0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009fe4:	931a      	str	r3, [sp, #104]	@ 0x68
 8009fe6:	4654      	mov	r4, sl
 8009fe8:	2205      	movs	r2, #5
 8009fea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fee:	4853      	ldr	r0, [pc, #332]	@ (800a13c <_vfiprintf_r+0x21c>)
 8009ff0:	f7f6 f906 	bl	8000200 <memchr>
 8009ff4:	9a04      	ldr	r2, [sp, #16]
 8009ff6:	b9d8      	cbnz	r0, 800a030 <_vfiprintf_r+0x110>
 8009ff8:	06d1      	lsls	r1, r2, #27
 8009ffa:	bf44      	itt	mi
 8009ffc:	2320      	movmi	r3, #32
 8009ffe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a002:	0713      	lsls	r3, r2, #28
 800a004:	bf44      	itt	mi
 800a006:	232b      	movmi	r3, #43	@ 0x2b
 800a008:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a00c:	f89a 3000 	ldrb.w	r3, [sl]
 800a010:	2b2a      	cmp	r3, #42	@ 0x2a
 800a012:	d015      	beq.n	800a040 <_vfiprintf_r+0x120>
 800a014:	9a07      	ldr	r2, [sp, #28]
 800a016:	4654      	mov	r4, sl
 800a018:	2000      	movs	r0, #0
 800a01a:	f04f 0c0a 	mov.w	ip, #10
 800a01e:	4621      	mov	r1, r4
 800a020:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a024:	3b30      	subs	r3, #48	@ 0x30
 800a026:	2b09      	cmp	r3, #9
 800a028:	d94b      	bls.n	800a0c2 <_vfiprintf_r+0x1a2>
 800a02a:	b1b0      	cbz	r0, 800a05a <_vfiprintf_r+0x13a>
 800a02c:	9207      	str	r2, [sp, #28]
 800a02e:	e014      	b.n	800a05a <_vfiprintf_r+0x13a>
 800a030:	eba0 0308 	sub.w	r3, r0, r8
 800a034:	fa09 f303 	lsl.w	r3, r9, r3
 800a038:	4313      	orrs	r3, r2
 800a03a:	9304      	str	r3, [sp, #16]
 800a03c:	46a2      	mov	sl, r4
 800a03e:	e7d2      	b.n	8009fe6 <_vfiprintf_r+0xc6>
 800a040:	9b03      	ldr	r3, [sp, #12]
 800a042:	1d19      	adds	r1, r3, #4
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	9103      	str	r1, [sp, #12]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	bfbb      	ittet	lt
 800a04c:	425b      	neglt	r3, r3
 800a04e:	f042 0202 	orrlt.w	r2, r2, #2
 800a052:	9307      	strge	r3, [sp, #28]
 800a054:	9307      	strlt	r3, [sp, #28]
 800a056:	bfb8      	it	lt
 800a058:	9204      	strlt	r2, [sp, #16]
 800a05a:	7823      	ldrb	r3, [r4, #0]
 800a05c:	2b2e      	cmp	r3, #46	@ 0x2e
 800a05e:	d10a      	bne.n	800a076 <_vfiprintf_r+0x156>
 800a060:	7863      	ldrb	r3, [r4, #1]
 800a062:	2b2a      	cmp	r3, #42	@ 0x2a
 800a064:	d132      	bne.n	800a0cc <_vfiprintf_r+0x1ac>
 800a066:	9b03      	ldr	r3, [sp, #12]
 800a068:	1d1a      	adds	r2, r3, #4
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	9203      	str	r2, [sp, #12]
 800a06e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a072:	3402      	adds	r4, #2
 800a074:	9305      	str	r3, [sp, #20]
 800a076:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a14c <_vfiprintf_r+0x22c>
 800a07a:	7821      	ldrb	r1, [r4, #0]
 800a07c:	2203      	movs	r2, #3
 800a07e:	4650      	mov	r0, sl
 800a080:	f7f6 f8be 	bl	8000200 <memchr>
 800a084:	b138      	cbz	r0, 800a096 <_vfiprintf_r+0x176>
 800a086:	9b04      	ldr	r3, [sp, #16]
 800a088:	eba0 000a 	sub.w	r0, r0, sl
 800a08c:	2240      	movs	r2, #64	@ 0x40
 800a08e:	4082      	lsls	r2, r0
 800a090:	4313      	orrs	r3, r2
 800a092:	3401      	adds	r4, #1
 800a094:	9304      	str	r3, [sp, #16]
 800a096:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a09a:	4829      	ldr	r0, [pc, #164]	@ (800a140 <_vfiprintf_r+0x220>)
 800a09c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a0a0:	2206      	movs	r2, #6
 800a0a2:	f7f6 f8ad 	bl	8000200 <memchr>
 800a0a6:	2800      	cmp	r0, #0
 800a0a8:	d03f      	beq.n	800a12a <_vfiprintf_r+0x20a>
 800a0aa:	4b26      	ldr	r3, [pc, #152]	@ (800a144 <_vfiprintf_r+0x224>)
 800a0ac:	bb1b      	cbnz	r3, 800a0f6 <_vfiprintf_r+0x1d6>
 800a0ae:	9b03      	ldr	r3, [sp, #12]
 800a0b0:	3307      	adds	r3, #7
 800a0b2:	f023 0307 	bic.w	r3, r3, #7
 800a0b6:	3308      	adds	r3, #8
 800a0b8:	9303      	str	r3, [sp, #12]
 800a0ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0bc:	443b      	add	r3, r7
 800a0be:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0c0:	e76a      	b.n	8009f98 <_vfiprintf_r+0x78>
 800a0c2:	fb0c 3202 	mla	r2, ip, r2, r3
 800a0c6:	460c      	mov	r4, r1
 800a0c8:	2001      	movs	r0, #1
 800a0ca:	e7a8      	b.n	800a01e <_vfiprintf_r+0xfe>
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	3401      	adds	r4, #1
 800a0d0:	9305      	str	r3, [sp, #20]
 800a0d2:	4619      	mov	r1, r3
 800a0d4:	f04f 0c0a 	mov.w	ip, #10
 800a0d8:	4620      	mov	r0, r4
 800a0da:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a0de:	3a30      	subs	r2, #48	@ 0x30
 800a0e0:	2a09      	cmp	r2, #9
 800a0e2:	d903      	bls.n	800a0ec <_vfiprintf_r+0x1cc>
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d0c6      	beq.n	800a076 <_vfiprintf_r+0x156>
 800a0e8:	9105      	str	r1, [sp, #20]
 800a0ea:	e7c4      	b.n	800a076 <_vfiprintf_r+0x156>
 800a0ec:	fb0c 2101 	mla	r1, ip, r1, r2
 800a0f0:	4604      	mov	r4, r0
 800a0f2:	2301      	movs	r3, #1
 800a0f4:	e7f0      	b.n	800a0d8 <_vfiprintf_r+0x1b8>
 800a0f6:	ab03      	add	r3, sp, #12
 800a0f8:	9300      	str	r3, [sp, #0]
 800a0fa:	462a      	mov	r2, r5
 800a0fc:	4b12      	ldr	r3, [pc, #72]	@ (800a148 <_vfiprintf_r+0x228>)
 800a0fe:	a904      	add	r1, sp, #16
 800a100:	4630      	mov	r0, r6
 800a102:	f7fd fdd1 	bl	8007ca8 <_printf_float>
 800a106:	4607      	mov	r7, r0
 800a108:	1c78      	adds	r0, r7, #1
 800a10a:	d1d6      	bne.n	800a0ba <_vfiprintf_r+0x19a>
 800a10c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a10e:	07d9      	lsls	r1, r3, #31
 800a110:	d405      	bmi.n	800a11e <_vfiprintf_r+0x1fe>
 800a112:	89ab      	ldrh	r3, [r5, #12]
 800a114:	059a      	lsls	r2, r3, #22
 800a116:	d402      	bmi.n	800a11e <_vfiprintf_r+0x1fe>
 800a118:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a11a:	f7fe fc03 	bl	8008924 <__retarget_lock_release_recursive>
 800a11e:	89ab      	ldrh	r3, [r5, #12]
 800a120:	065b      	lsls	r3, r3, #25
 800a122:	f53f af1f 	bmi.w	8009f64 <_vfiprintf_r+0x44>
 800a126:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a128:	e71e      	b.n	8009f68 <_vfiprintf_r+0x48>
 800a12a:	ab03      	add	r3, sp, #12
 800a12c:	9300      	str	r3, [sp, #0]
 800a12e:	462a      	mov	r2, r5
 800a130:	4b05      	ldr	r3, [pc, #20]	@ (800a148 <_vfiprintf_r+0x228>)
 800a132:	a904      	add	r1, sp, #16
 800a134:	4630      	mov	r0, r6
 800a136:	f7fe f84f 	bl	80081d8 <_printf_i>
 800a13a:	e7e4      	b.n	800a106 <_vfiprintf_r+0x1e6>
 800a13c:	0800a9ca 	.word	0x0800a9ca
 800a140:	0800a9d4 	.word	0x0800a9d4
 800a144:	08007ca9 	.word	0x08007ca9
 800a148:	08009efb 	.word	0x08009efb
 800a14c:	0800a9d0 	.word	0x0800a9d0

0800a150 <__sflush_r>:
 800a150:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a154:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a158:	0716      	lsls	r6, r2, #28
 800a15a:	4605      	mov	r5, r0
 800a15c:	460c      	mov	r4, r1
 800a15e:	d454      	bmi.n	800a20a <__sflush_r+0xba>
 800a160:	684b      	ldr	r3, [r1, #4]
 800a162:	2b00      	cmp	r3, #0
 800a164:	dc02      	bgt.n	800a16c <__sflush_r+0x1c>
 800a166:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a168:	2b00      	cmp	r3, #0
 800a16a:	dd48      	ble.n	800a1fe <__sflush_r+0xae>
 800a16c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a16e:	2e00      	cmp	r6, #0
 800a170:	d045      	beq.n	800a1fe <__sflush_r+0xae>
 800a172:	2300      	movs	r3, #0
 800a174:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a178:	682f      	ldr	r7, [r5, #0]
 800a17a:	6a21      	ldr	r1, [r4, #32]
 800a17c:	602b      	str	r3, [r5, #0]
 800a17e:	d030      	beq.n	800a1e2 <__sflush_r+0x92>
 800a180:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a182:	89a3      	ldrh	r3, [r4, #12]
 800a184:	0759      	lsls	r1, r3, #29
 800a186:	d505      	bpl.n	800a194 <__sflush_r+0x44>
 800a188:	6863      	ldr	r3, [r4, #4]
 800a18a:	1ad2      	subs	r2, r2, r3
 800a18c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a18e:	b10b      	cbz	r3, 800a194 <__sflush_r+0x44>
 800a190:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a192:	1ad2      	subs	r2, r2, r3
 800a194:	2300      	movs	r3, #0
 800a196:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a198:	6a21      	ldr	r1, [r4, #32]
 800a19a:	4628      	mov	r0, r5
 800a19c:	47b0      	blx	r6
 800a19e:	1c43      	adds	r3, r0, #1
 800a1a0:	89a3      	ldrh	r3, [r4, #12]
 800a1a2:	d106      	bne.n	800a1b2 <__sflush_r+0x62>
 800a1a4:	6829      	ldr	r1, [r5, #0]
 800a1a6:	291d      	cmp	r1, #29
 800a1a8:	d82b      	bhi.n	800a202 <__sflush_r+0xb2>
 800a1aa:	4a2a      	ldr	r2, [pc, #168]	@ (800a254 <__sflush_r+0x104>)
 800a1ac:	40ca      	lsrs	r2, r1
 800a1ae:	07d6      	lsls	r6, r2, #31
 800a1b0:	d527      	bpl.n	800a202 <__sflush_r+0xb2>
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	6062      	str	r2, [r4, #4]
 800a1b6:	04d9      	lsls	r1, r3, #19
 800a1b8:	6922      	ldr	r2, [r4, #16]
 800a1ba:	6022      	str	r2, [r4, #0]
 800a1bc:	d504      	bpl.n	800a1c8 <__sflush_r+0x78>
 800a1be:	1c42      	adds	r2, r0, #1
 800a1c0:	d101      	bne.n	800a1c6 <__sflush_r+0x76>
 800a1c2:	682b      	ldr	r3, [r5, #0]
 800a1c4:	b903      	cbnz	r3, 800a1c8 <__sflush_r+0x78>
 800a1c6:	6560      	str	r0, [r4, #84]	@ 0x54
 800a1c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a1ca:	602f      	str	r7, [r5, #0]
 800a1cc:	b1b9      	cbz	r1, 800a1fe <__sflush_r+0xae>
 800a1ce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a1d2:	4299      	cmp	r1, r3
 800a1d4:	d002      	beq.n	800a1dc <__sflush_r+0x8c>
 800a1d6:	4628      	mov	r0, r5
 800a1d8:	f7ff f9fe 	bl	80095d8 <_free_r>
 800a1dc:	2300      	movs	r3, #0
 800a1de:	6363      	str	r3, [r4, #52]	@ 0x34
 800a1e0:	e00d      	b.n	800a1fe <__sflush_r+0xae>
 800a1e2:	2301      	movs	r3, #1
 800a1e4:	4628      	mov	r0, r5
 800a1e6:	47b0      	blx	r6
 800a1e8:	4602      	mov	r2, r0
 800a1ea:	1c50      	adds	r0, r2, #1
 800a1ec:	d1c9      	bne.n	800a182 <__sflush_r+0x32>
 800a1ee:	682b      	ldr	r3, [r5, #0]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d0c6      	beq.n	800a182 <__sflush_r+0x32>
 800a1f4:	2b1d      	cmp	r3, #29
 800a1f6:	d001      	beq.n	800a1fc <__sflush_r+0xac>
 800a1f8:	2b16      	cmp	r3, #22
 800a1fa:	d11e      	bne.n	800a23a <__sflush_r+0xea>
 800a1fc:	602f      	str	r7, [r5, #0]
 800a1fe:	2000      	movs	r0, #0
 800a200:	e022      	b.n	800a248 <__sflush_r+0xf8>
 800a202:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a206:	b21b      	sxth	r3, r3
 800a208:	e01b      	b.n	800a242 <__sflush_r+0xf2>
 800a20a:	690f      	ldr	r7, [r1, #16]
 800a20c:	2f00      	cmp	r7, #0
 800a20e:	d0f6      	beq.n	800a1fe <__sflush_r+0xae>
 800a210:	0793      	lsls	r3, r2, #30
 800a212:	680e      	ldr	r6, [r1, #0]
 800a214:	bf08      	it	eq
 800a216:	694b      	ldreq	r3, [r1, #20]
 800a218:	600f      	str	r7, [r1, #0]
 800a21a:	bf18      	it	ne
 800a21c:	2300      	movne	r3, #0
 800a21e:	eba6 0807 	sub.w	r8, r6, r7
 800a222:	608b      	str	r3, [r1, #8]
 800a224:	f1b8 0f00 	cmp.w	r8, #0
 800a228:	dde9      	ble.n	800a1fe <__sflush_r+0xae>
 800a22a:	6a21      	ldr	r1, [r4, #32]
 800a22c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a22e:	4643      	mov	r3, r8
 800a230:	463a      	mov	r2, r7
 800a232:	4628      	mov	r0, r5
 800a234:	47b0      	blx	r6
 800a236:	2800      	cmp	r0, #0
 800a238:	dc08      	bgt.n	800a24c <__sflush_r+0xfc>
 800a23a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a23e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a242:	81a3      	strh	r3, [r4, #12]
 800a244:	f04f 30ff 	mov.w	r0, #4294967295
 800a248:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a24c:	4407      	add	r7, r0
 800a24e:	eba8 0800 	sub.w	r8, r8, r0
 800a252:	e7e7      	b.n	800a224 <__sflush_r+0xd4>
 800a254:	20400001 	.word	0x20400001

0800a258 <_fflush_r>:
 800a258:	b538      	push	{r3, r4, r5, lr}
 800a25a:	690b      	ldr	r3, [r1, #16]
 800a25c:	4605      	mov	r5, r0
 800a25e:	460c      	mov	r4, r1
 800a260:	b913      	cbnz	r3, 800a268 <_fflush_r+0x10>
 800a262:	2500      	movs	r5, #0
 800a264:	4628      	mov	r0, r5
 800a266:	bd38      	pop	{r3, r4, r5, pc}
 800a268:	b118      	cbz	r0, 800a272 <_fflush_r+0x1a>
 800a26a:	6a03      	ldr	r3, [r0, #32]
 800a26c:	b90b      	cbnz	r3, 800a272 <_fflush_r+0x1a>
 800a26e:	f7fe f95d 	bl	800852c <__sinit>
 800a272:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a276:	2b00      	cmp	r3, #0
 800a278:	d0f3      	beq.n	800a262 <_fflush_r+0xa>
 800a27a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a27c:	07d0      	lsls	r0, r2, #31
 800a27e:	d404      	bmi.n	800a28a <_fflush_r+0x32>
 800a280:	0599      	lsls	r1, r3, #22
 800a282:	d402      	bmi.n	800a28a <_fflush_r+0x32>
 800a284:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a286:	f7fe fb4c 	bl	8008922 <__retarget_lock_acquire_recursive>
 800a28a:	4628      	mov	r0, r5
 800a28c:	4621      	mov	r1, r4
 800a28e:	f7ff ff5f 	bl	800a150 <__sflush_r>
 800a292:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a294:	07da      	lsls	r2, r3, #31
 800a296:	4605      	mov	r5, r0
 800a298:	d4e4      	bmi.n	800a264 <_fflush_r+0xc>
 800a29a:	89a3      	ldrh	r3, [r4, #12]
 800a29c:	059b      	lsls	r3, r3, #22
 800a29e:	d4e1      	bmi.n	800a264 <_fflush_r+0xc>
 800a2a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a2a2:	f7fe fb3f 	bl	8008924 <__retarget_lock_release_recursive>
 800a2a6:	e7dd      	b.n	800a264 <_fflush_r+0xc>

0800a2a8 <__swhatbuf_r>:
 800a2a8:	b570      	push	{r4, r5, r6, lr}
 800a2aa:	460c      	mov	r4, r1
 800a2ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2b0:	2900      	cmp	r1, #0
 800a2b2:	b096      	sub	sp, #88	@ 0x58
 800a2b4:	4615      	mov	r5, r2
 800a2b6:	461e      	mov	r6, r3
 800a2b8:	da0d      	bge.n	800a2d6 <__swhatbuf_r+0x2e>
 800a2ba:	89a3      	ldrh	r3, [r4, #12]
 800a2bc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a2c0:	f04f 0100 	mov.w	r1, #0
 800a2c4:	bf14      	ite	ne
 800a2c6:	2340      	movne	r3, #64	@ 0x40
 800a2c8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a2cc:	2000      	movs	r0, #0
 800a2ce:	6031      	str	r1, [r6, #0]
 800a2d0:	602b      	str	r3, [r5, #0]
 800a2d2:	b016      	add	sp, #88	@ 0x58
 800a2d4:	bd70      	pop	{r4, r5, r6, pc}
 800a2d6:	466a      	mov	r2, sp
 800a2d8:	f000 f848 	bl	800a36c <_fstat_r>
 800a2dc:	2800      	cmp	r0, #0
 800a2de:	dbec      	blt.n	800a2ba <__swhatbuf_r+0x12>
 800a2e0:	9901      	ldr	r1, [sp, #4]
 800a2e2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a2e6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a2ea:	4259      	negs	r1, r3
 800a2ec:	4159      	adcs	r1, r3
 800a2ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a2f2:	e7eb      	b.n	800a2cc <__swhatbuf_r+0x24>

0800a2f4 <__smakebuf_r>:
 800a2f4:	898b      	ldrh	r3, [r1, #12]
 800a2f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a2f8:	079d      	lsls	r5, r3, #30
 800a2fa:	4606      	mov	r6, r0
 800a2fc:	460c      	mov	r4, r1
 800a2fe:	d507      	bpl.n	800a310 <__smakebuf_r+0x1c>
 800a300:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a304:	6023      	str	r3, [r4, #0]
 800a306:	6123      	str	r3, [r4, #16]
 800a308:	2301      	movs	r3, #1
 800a30a:	6163      	str	r3, [r4, #20]
 800a30c:	b003      	add	sp, #12
 800a30e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a310:	ab01      	add	r3, sp, #4
 800a312:	466a      	mov	r2, sp
 800a314:	f7ff ffc8 	bl	800a2a8 <__swhatbuf_r>
 800a318:	9f00      	ldr	r7, [sp, #0]
 800a31a:	4605      	mov	r5, r0
 800a31c:	4639      	mov	r1, r7
 800a31e:	4630      	mov	r0, r6
 800a320:	f7ff f9ce 	bl	80096c0 <_malloc_r>
 800a324:	b948      	cbnz	r0, 800a33a <__smakebuf_r+0x46>
 800a326:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a32a:	059a      	lsls	r2, r3, #22
 800a32c:	d4ee      	bmi.n	800a30c <__smakebuf_r+0x18>
 800a32e:	f023 0303 	bic.w	r3, r3, #3
 800a332:	f043 0302 	orr.w	r3, r3, #2
 800a336:	81a3      	strh	r3, [r4, #12]
 800a338:	e7e2      	b.n	800a300 <__smakebuf_r+0xc>
 800a33a:	89a3      	ldrh	r3, [r4, #12]
 800a33c:	6020      	str	r0, [r4, #0]
 800a33e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a342:	81a3      	strh	r3, [r4, #12]
 800a344:	9b01      	ldr	r3, [sp, #4]
 800a346:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a34a:	b15b      	cbz	r3, 800a364 <__smakebuf_r+0x70>
 800a34c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a350:	4630      	mov	r0, r6
 800a352:	f000 f81d 	bl	800a390 <_isatty_r>
 800a356:	b128      	cbz	r0, 800a364 <__smakebuf_r+0x70>
 800a358:	89a3      	ldrh	r3, [r4, #12]
 800a35a:	f023 0303 	bic.w	r3, r3, #3
 800a35e:	f043 0301 	orr.w	r3, r3, #1
 800a362:	81a3      	strh	r3, [r4, #12]
 800a364:	89a3      	ldrh	r3, [r4, #12]
 800a366:	431d      	orrs	r5, r3
 800a368:	81a5      	strh	r5, [r4, #12]
 800a36a:	e7cf      	b.n	800a30c <__smakebuf_r+0x18>

0800a36c <_fstat_r>:
 800a36c:	b538      	push	{r3, r4, r5, lr}
 800a36e:	4d07      	ldr	r5, [pc, #28]	@ (800a38c <_fstat_r+0x20>)
 800a370:	2300      	movs	r3, #0
 800a372:	4604      	mov	r4, r0
 800a374:	4608      	mov	r0, r1
 800a376:	4611      	mov	r1, r2
 800a378:	602b      	str	r3, [r5, #0]
 800a37a:	f7f8 f8b7 	bl	80024ec <_fstat>
 800a37e:	1c43      	adds	r3, r0, #1
 800a380:	d102      	bne.n	800a388 <_fstat_r+0x1c>
 800a382:	682b      	ldr	r3, [r5, #0]
 800a384:	b103      	cbz	r3, 800a388 <_fstat_r+0x1c>
 800a386:	6023      	str	r3, [r4, #0]
 800a388:	bd38      	pop	{r3, r4, r5, pc}
 800a38a:	bf00      	nop
 800a38c:	20043538 	.word	0x20043538

0800a390 <_isatty_r>:
 800a390:	b538      	push	{r3, r4, r5, lr}
 800a392:	4d06      	ldr	r5, [pc, #24]	@ (800a3ac <_isatty_r+0x1c>)
 800a394:	2300      	movs	r3, #0
 800a396:	4604      	mov	r4, r0
 800a398:	4608      	mov	r0, r1
 800a39a:	602b      	str	r3, [r5, #0]
 800a39c:	f7f8 f8b6 	bl	800250c <_isatty>
 800a3a0:	1c43      	adds	r3, r0, #1
 800a3a2:	d102      	bne.n	800a3aa <_isatty_r+0x1a>
 800a3a4:	682b      	ldr	r3, [r5, #0]
 800a3a6:	b103      	cbz	r3, 800a3aa <_isatty_r+0x1a>
 800a3a8:	6023      	str	r3, [r4, #0]
 800a3aa:	bd38      	pop	{r3, r4, r5, pc}
 800a3ac:	20043538 	.word	0x20043538

0800a3b0 <_sbrk_r>:
 800a3b0:	b538      	push	{r3, r4, r5, lr}
 800a3b2:	4d06      	ldr	r5, [pc, #24]	@ (800a3cc <_sbrk_r+0x1c>)
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	4604      	mov	r4, r0
 800a3b8:	4608      	mov	r0, r1
 800a3ba:	602b      	str	r3, [r5, #0]
 800a3bc:	f7f8 f8be 	bl	800253c <_sbrk>
 800a3c0:	1c43      	adds	r3, r0, #1
 800a3c2:	d102      	bne.n	800a3ca <_sbrk_r+0x1a>
 800a3c4:	682b      	ldr	r3, [r5, #0]
 800a3c6:	b103      	cbz	r3, 800a3ca <_sbrk_r+0x1a>
 800a3c8:	6023      	str	r3, [r4, #0]
 800a3ca:	bd38      	pop	{r3, r4, r5, pc}
 800a3cc:	20043538 	.word	0x20043538

0800a3d0 <memcpy>:
 800a3d0:	440a      	add	r2, r1
 800a3d2:	4291      	cmp	r1, r2
 800a3d4:	f100 33ff 	add.w	r3, r0, #4294967295
 800a3d8:	d100      	bne.n	800a3dc <memcpy+0xc>
 800a3da:	4770      	bx	lr
 800a3dc:	b510      	push	{r4, lr}
 800a3de:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a3e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a3e6:	4291      	cmp	r1, r2
 800a3e8:	d1f9      	bne.n	800a3de <memcpy+0xe>
 800a3ea:	bd10      	pop	{r4, pc}

0800a3ec <__assert_func>:
 800a3ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a3ee:	4614      	mov	r4, r2
 800a3f0:	461a      	mov	r2, r3
 800a3f2:	4b09      	ldr	r3, [pc, #36]	@ (800a418 <__assert_func+0x2c>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	4605      	mov	r5, r0
 800a3f8:	68d8      	ldr	r0, [r3, #12]
 800a3fa:	b14c      	cbz	r4, 800a410 <__assert_func+0x24>
 800a3fc:	4b07      	ldr	r3, [pc, #28]	@ (800a41c <__assert_func+0x30>)
 800a3fe:	9100      	str	r1, [sp, #0]
 800a400:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a404:	4906      	ldr	r1, [pc, #24]	@ (800a420 <__assert_func+0x34>)
 800a406:	462b      	mov	r3, r5
 800a408:	f000 f842 	bl	800a490 <fiprintf>
 800a40c:	f000 f852 	bl	800a4b4 <abort>
 800a410:	4b04      	ldr	r3, [pc, #16]	@ (800a424 <__assert_func+0x38>)
 800a412:	461c      	mov	r4, r3
 800a414:	e7f3      	b.n	800a3fe <__assert_func+0x12>
 800a416:	bf00      	nop
 800a418:	20040018 	.word	0x20040018
 800a41c:	0800a9e5 	.word	0x0800a9e5
 800a420:	0800a9f2 	.word	0x0800a9f2
 800a424:	0800aa20 	.word	0x0800aa20

0800a428 <_calloc_r>:
 800a428:	b570      	push	{r4, r5, r6, lr}
 800a42a:	fba1 5402 	umull	r5, r4, r1, r2
 800a42e:	b934      	cbnz	r4, 800a43e <_calloc_r+0x16>
 800a430:	4629      	mov	r1, r5
 800a432:	f7ff f945 	bl	80096c0 <_malloc_r>
 800a436:	4606      	mov	r6, r0
 800a438:	b928      	cbnz	r0, 800a446 <_calloc_r+0x1e>
 800a43a:	4630      	mov	r0, r6
 800a43c:	bd70      	pop	{r4, r5, r6, pc}
 800a43e:	220c      	movs	r2, #12
 800a440:	6002      	str	r2, [r0, #0]
 800a442:	2600      	movs	r6, #0
 800a444:	e7f9      	b.n	800a43a <_calloc_r+0x12>
 800a446:	462a      	mov	r2, r5
 800a448:	4621      	mov	r1, r4
 800a44a:	f7fe f9ed 	bl	8008828 <memset>
 800a44e:	e7f4      	b.n	800a43a <_calloc_r+0x12>

0800a450 <__ascii_mbtowc>:
 800a450:	b082      	sub	sp, #8
 800a452:	b901      	cbnz	r1, 800a456 <__ascii_mbtowc+0x6>
 800a454:	a901      	add	r1, sp, #4
 800a456:	b142      	cbz	r2, 800a46a <__ascii_mbtowc+0x1a>
 800a458:	b14b      	cbz	r3, 800a46e <__ascii_mbtowc+0x1e>
 800a45a:	7813      	ldrb	r3, [r2, #0]
 800a45c:	600b      	str	r3, [r1, #0]
 800a45e:	7812      	ldrb	r2, [r2, #0]
 800a460:	1e10      	subs	r0, r2, #0
 800a462:	bf18      	it	ne
 800a464:	2001      	movne	r0, #1
 800a466:	b002      	add	sp, #8
 800a468:	4770      	bx	lr
 800a46a:	4610      	mov	r0, r2
 800a46c:	e7fb      	b.n	800a466 <__ascii_mbtowc+0x16>
 800a46e:	f06f 0001 	mvn.w	r0, #1
 800a472:	e7f8      	b.n	800a466 <__ascii_mbtowc+0x16>

0800a474 <__ascii_wctomb>:
 800a474:	4603      	mov	r3, r0
 800a476:	4608      	mov	r0, r1
 800a478:	b141      	cbz	r1, 800a48c <__ascii_wctomb+0x18>
 800a47a:	2aff      	cmp	r2, #255	@ 0xff
 800a47c:	d904      	bls.n	800a488 <__ascii_wctomb+0x14>
 800a47e:	228a      	movs	r2, #138	@ 0x8a
 800a480:	601a      	str	r2, [r3, #0]
 800a482:	f04f 30ff 	mov.w	r0, #4294967295
 800a486:	4770      	bx	lr
 800a488:	700a      	strb	r2, [r1, #0]
 800a48a:	2001      	movs	r0, #1
 800a48c:	4770      	bx	lr
	...

0800a490 <fiprintf>:
 800a490:	b40e      	push	{r1, r2, r3}
 800a492:	b503      	push	{r0, r1, lr}
 800a494:	4601      	mov	r1, r0
 800a496:	ab03      	add	r3, sp, #12
 800a498:	4805      	ldr	r0, [pc, #20]	@ (800a4b0 <fiprintf+0x20>)
 800a49a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a49e:	6800      	ldr	r0, [r0, #0]
 800a4a0:	9301      	str	r3, [sp, #4]
 800a4a2:	f7ff fd3d 	bl	8009f20 <_vfiprintf_r>
 800a4a6:	b002      	add	sp, #8
 800a4a8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a4ac:	b003      	add	sp, #12
 800a4ae:	4770      	bx	lr
 800a4b0:	20040018 	.word	0x20040018

0800a4b4 <abort>:
 800a4b4:	b508      	push	{r3, lr}
 800a4b6:	2006      	movs	r0, #6
 800a4b8:	f000 f82c 	bl	800a514 <raise>
 800a4bc:	2001      	movs	r0, #1
 800a4be:	f7f7 ffc5 	bl	800244c <_exit>

0800a4c2 <_raise_r>:
 800a4c2:	291f      	cmp	r1, #31
 800a4c4:	b538      	push	{r3, r4, r5, lr}
 800a4c6:	4605      	mov	r5, r0
 800a4c8:	460c      	mov	r4, r1
 800a4ca:	d904      	bls.n	800a4d6 <_raise_r+0x14>
 800a4cc:	2316      	movs	r3, #22
 800a4ce:	6003      	str	r3, [r0, #0]
 800a4d0:	f04f 30ff 	mov.w	r0, #4294967295
 800a4d4:	bd38      	pop	{r3, r4, r5, pc}
 800a4d6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a4d8:	b112      	cbz	r2, 800a4e0 <_raise_r+0x1e>
 800a4da:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a4de:	b94b      	cbnz	r3, 800a4f4 <_raise_r+0x32>
 800a4e0:	4628      	mov	r0, r5
 800a4e2:	f000 f831 	bl	800a548 <_getpid_r>
 800a4e6:	4622      	mov	r2, r4
 800a4e8:	4601      	mov	r1, r0
 800a4ea:	4628      	mov	r0, r5
 800a4ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a4f0:	f000 b818 	b.w	800a524 <_kill_r>
 800a4f4:	2b01      	cmp	r3, #1
 800a4f6:	d00a      	beq.n	800a50e <_raise_r+0x4c>
 800a4f8:	1c59      	adds	r1, r3, #1
 800a4fa:	d103      	bne.n	800a504 <_raise_r+0x42>
 800a4fc:	2316      	movs	r3, #22
 800a4fe:	6003      	str	r3, [r0, #0]
 800a500:	2001      	movs	r0, #1
 800a502:	e7e7      	b.n	800a4d4 <_raise_r+0x12>
 800a504:	2100      	movs	r1, #0
 800a506:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a50a:	4620      	mov	r0, r4
 800a50c:	4798      	blx	r3
 800a50e:	2000      	movs	r0, #0
 800a510:	e7e0      	b.n	800a4d4 <_raise_r+0x12>
	...

0800a514 <raise>:
 800a514:	4b02      	ldr	r3, [pc, #8]	@ (800a520 <raise+0xc>)
 800a516:	4601      	mov	r1, r0
 800a518:	6818      	ldr	r0, [r3, #0]
 800a51a:	f7ff bfd2 	b.w	800a4c2 <_raise_r>
 800a51e:	bf00      	nop
 800a520:	20040018 	.word	0x20040018

0800a524 <_kill_r>:
 800a524:	b538      	push	{r3, r4, r5, lr}
 800a526:	4d07      	ldr	r5, [pc, #28]	@ (800a544 <_kill_r+0x20>)
 800a528:	2300      	movs	r3, #0
 800a52a:	4604      	mov	r4, r0
 800a52c:	4608      	mov	r0, r1
 800a52e:	4611      	mov	r1, r2
 800a530:	602b      	str	r3, [r5, #0]
 800a532:	f7f7 ff7b 	bl	800242c <_kill>
 800a536:	1c43      	adds	r3, r0, #1
 800a538:	d102      	bne.n	800a540 <_kill_r+0x1c>
 800a53a:	682b      	ldr	r3, [r5, #0]
 800a53c:	b103      	cbz	r3, 800a540 <_kill_r+0x1c>
 800a53e:	6023      	str	r3, [r4, #0]
 800a540:	bd38      	pop	{r3, r4, r5, pc}
 800a542:	bf00      	nop
 800a544:	20043538 	.word	0x20043538

0800a548 <_getpid_r>:
 800a548:	f7f7 bf68 	b.w	800241c <_getpid>

0800a54c <sqrtf>:
 800a54c:	b508      	push	{r3, lr}
 800a54e:	ed2d 8b02 	vpush	{d8}
 800a552:	eeb0 8a40 	vmov.f32	s16, s0
 800a556:	f000 f817 	bl	800a588 <__ieee754_sqrtf>
 800a55a:	eeb4 8a48 	vcmp.f32	s16, s16
 800a55e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a562:	d60c      	bvs.n	800a57e <sqrtf+0x32>
 800a564:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800a584 <sqrtf+0x38>
 800a568:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a56c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a570:	d505      	bpl.n	800a57e <sqrtf+0x32>
 800a572:	f7fe f9ab 	bl	80088cc <__errno>
 800a576:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a57a:	2321      	movs	r3, #33	@ 0x21
 800a57c:	6003      	str	r3, [r0, #0]
 800a57e:	ecbd 8b02 	vpop	{d8}
 800a582:	bd08      	pop	{r3, pc}
 800a584:	00000000 	.word	0x00000000

0800a588 <__ieee754_sqrtf>:
 800a588:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a58c:	4770      	bx	lr
	...

0800a590 <_init>:
 800a590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a592:	bf00      	nop
 800a594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a596:	bc08      	pop	{r3}
 800a598:	469e      	mov	lr, r3
 800a59a:	4770      	bx	lr

0800a59c <_fini>:
 800a59c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a59e:	bf00      	nop
 800a5a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5a2:	bc08      	pop	{r3}
 800a5a4:	469e      	mov	lr, r3
 800a5a6:	4770      	bx	lr
