<stg><name>aes</name>


<trans_list>

<trans id="147" from="1" to="2">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="2" to="3">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="3" to="4">
<condition id="49">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="4" to="8">
<condition id="50">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="4" to="5">
<condition id="52">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="5" to="4">
<condition id="54">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="5" to="6">
<condition id="55">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="6" to="7">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="7" to="5">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="8" to="9">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="9" to="10">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="10" to="11">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="11" to="12">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="12" to="13">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="13" to="14">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="14" to="15">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="15" to="16">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="16" to="17">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="17" to="18">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="18" to="19">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="19" to="20">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="20" to="21">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="21" to="22">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="22" to="23">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="23" to="24">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="24" to="25">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="25" to="26">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="26" to="27">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="27" to="28">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="28" to="29">
<condition id="81">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="28" to="3">
<condition id="87">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="29" to="30">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="30" to="28">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %length_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %length_r)

]]></node>
<StgValue><ssdm name="length_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %destinationAddress_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %destinationAddress)

]]></node>
<StgValue><ssdm name="destinationAddress_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sourceAddress_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %sourceAddress)

]]></node>
<StgValue><ssdm name="sourceAddress_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="64">
<![CDATA[
:10  %sourceAddress_assign = alloca i32, align 4

]]></node>
<StgValue><ssdm name="sourceAddress_assign"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="64">
<![CDATA[
:11  %destinationAddress_assign = alloca i32, align 4

]]></node>
<StgValue><ssdm name="destinationAddress_assign"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  store volatile i32 %sourceAddress_read, i32* %sourceAddress_assign, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  store volatile i32 %destinationAddress_read, i32* %destinationAddress_assign, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:27  %key_local_V = call i128 @_ssdm_op_Read.ap_vld.i128P(i128* %key_in_V)

]]></node>
<StgValue><ssdm name="key_local_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %ddr), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %sourceAddress), !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i128* %key_in_V), !map !19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %destinationAddress), !map !25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %length_r), !map !29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecWire(i8* %ddr, [6 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecWire(i32 %length_r, [10 x i8]* @p_str27, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecWire(i32 %destinationAddress, [10 x i8]* @p_str27, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecWire(i128* %key_in_V, [10 x i8]* @p_str27, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecWire(i32 %sourceAddress, [10 x i8]* @p_str27, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str38, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecWire(i32 0, [10 x i8]* @p_str27, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecWire(i32 %length_r, [7 x i8]* @p_str49, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecWire(i32 %destinationAddress, [7 x i8]* @p_str49, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecWire(i128* %key_in_V, [7 x i8]* @p_str49, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecWire(i32 %sourceAddress, [7 x i8]* @p_str49, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32">
<![CDATA[
:25  %sourceAddressLocal = load volatile i32* %sourceAddress_assign, align 4

]]></node>
<StgValue><ssdm name="sourceAddressLocal"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32">
<![CDATA[
:26  %destinationAddressLocal = load volatile i32* %destinationAddress_assign, align 4

]]></node>
<StgValue><ssdm name="destinationAddressLocal"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0">
<![CDATA[
:28  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %iterations = phi i32 [ 0, %0 ], [ %iterations_1, %5 ]

]]></node>
<StgValue><ssdm name="iterations"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sourceAddressLocal1 = phi i32 [ %sourceAddressLocal, %0 ], [ %sourceAddressLocal_1, %5 ]

]]></node>
<StgValue><ssdm name="sourceAddressLocal1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %destinationAddressLocal1 = phi i32 [ %destinationAddressLocal, %0 ], [ %destinationAddressLocal_1, %5 ]

]]></node>
<StgValue><ssdm name="destinationAddressLocal1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %exitcond8 = icmp eq i32 %iterations, %length_read

]]></node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %iterations_1 = add nsw i32 %iterations, 1

]]></node>
<StgValue><ssdm name="iterations_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond8, label %6, label %.preheader2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="1">
<![CDATA[
:0  ret i1 true

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
.preheader2:0  %data_V = phi i128 [ 0, %1 ], [ %p_Val2_1, %.preheader ]

]]></node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader2:1  %i = phi i5 [ 0, %1 ], [ %i_3, %.preheader ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="5">
<![CDATA[
.preheader2:2  %i_cast5 = zext i5 %i to i32

]]></node>
<StgValue><ssdm name="i_cast5"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:3  %exitcond3 = icmp eq i5 %i, -16

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:5  %i_3 = add i5 %i, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:6  br i1 %exitcond3, label %2, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp_s = add i32 %i_cast5, %sourceAddressLocal1

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp_26 = zext i32 %tmp_s to i64

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.preheader.preheader:2  %ddr_addr = getelementptr i8* %ddr, i64 %tmp_26

]]></node>
<StgValue><ssdm name="ddr_addr"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="4" op_0_bw="5">
<![CDATA[
.preheader.preheader:3  %tmp = trunc i5 %i to i4

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader.preheader:4  %tmp_27 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp, i3 0)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:5  %tmp_28 = xor i7 %tmp_27, -1

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
.preheader:0  %p_Val2_1 = phi i128 [ %data_V, %.preheader.preheader ], [ %data_V_2, %_ifconv ]

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:1  %j = phi i4 [ 0, %.preheader.preheader ], [ %j_1, %_ifconv ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:2  %mask = phi i8 [ -128, %.preheader.preheader ], [ %mask_2, %_ifconv ]

]]></node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="7" op_0_bw="4">
<![CDATA[
.preheader:3  %j_cast3 = zext i4 %j to i7

]]></node>
<StgValue><ssdm name="j_cast3"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:4  %exitcond4 = icmp eq i4 %j, -8

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5  %empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:6  %j_1 = add i4 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond4, label %.preheader2, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:0  %ddr_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %ddr_addr, i32 1)

]]></node>
<StgValue><ssdm name="ddr_load_req"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:4  %i_assign = sub i7 %tmp_28, %j_cast3

]]></node>
<StgValue><ssdm name="i_assign"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:0  %ddr_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %ddr_addr, i32 1)

]]></node>
<StgValue><ssdm name="ddr_load_req"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1  %ddr_addr_read = call i8 @_ssdm_op_Read.m_axi.volatile.i8P(i8* %ddr_addr)

]]></node>
<StgValue><ssdm name="ddr_addr_read"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="93" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2  %tmp_32 = and i8 %ddr_addr_read, %mask

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:3  %tmp_33 = icmp eq i8 %tmp_32, 0

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:5  %i_assign_cast = zext i7 %i_assign to i32

]]></node>
<StgValue><ssdm name="i_assign_cast"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:6  %p_Result_2 = call i128 @llvm.part.set.i128.i32(i128 %p_Val2_1, i32 1, i32 %i_assign_cast, i32 %i_assign_cast) nounwind

]]></node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
_ifconv:7  %data_V_2 = select i1 %tmp_33, i128 %p_Val2_1, i128 %p_Result_2

]]></node>
<StgValue><ssdm name="data_V_2"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:8  %mask_1 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %mask, i32 1, i32 7)

]]></node>
<StgValue><ssdm name="mask_1"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:9  %mask_2 = zext i7 %mask_1 to i8

]]></node>
<StgValue><ssdm name="mask_2"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:10  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="101" st_id="8" stage="20" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="102" st_id="9" stage="19" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="103" st_id="10" stage="18" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="104" st_id="11" stage="17" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="105" st_id="12" stage="16" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="106" st_id="13" stage="15" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="107" st_id="14" stage="14" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="108" st_id="15" stage="13" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="109" st_id="16" stage="12" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="110" st_id="17" stage="11" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="111" st_id="18" stage="10" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="112" st_id="19" stage="9" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="113" st_id="20" stage="8" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="114" st_id="21" stage="7" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="115" st_id="22" stage="6" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="116" st_id="23" stage="5" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="117" st_id="24" stage="4" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="118" st_id="25" stage="3" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="119" st_id="26" stage="2" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="120" st_id="27" stage="1" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  %encrypted_data_V = call fastcc i128 @aestest(i128 %data_V, i128 %key_local_V)

]]></node>
<StgValue><ssdm name="encrypted_data_V"/></StgValue>
</operation>

<operation id="121" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="122" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i_1 = phi i5 [ 0, %2 ], [ %i_2, %4 ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="123" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="5">
<![CDATA[
:1  %i_1_cast2 = zext i5 %i_1 to i32

]]></node>
<StgValue><ssdm name="i_1_cast2"/></StgValue>
</operation>

<operation id="124" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond = icmp eq i5 %i_1, -16

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="125" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="126" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %i_2 = add i5 %i_1, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="127" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %5, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_325 = trunc i5 %i_1 to i4

]]></node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="129" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:1  %tmp_29 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_325, i3 0)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="130" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %Hi_assign = xor i7 %tmp_29, -1

]]></node>
<StgValue><ssdm name="Hi_assign"/></StgValue>
</operation>

<operation id="131" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="7">
<![CDATA[
:3  %Hi_assign_cast = zext i7 %Hi_assign to i32

]]></node>
<StgValue><ssdm name="Hi_assign_cast"/></StgValue>
</operation>

<operation id="132" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %Lo_assign = sub i7 -8, %tmp_29

]]></node>
<StgValue><ssdm name="Lo_assign"/></StgValue>
</operation>

<operation id="133" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="7">
<![CDATA[
:5  %Lo_assign_cast = zext i7 %Lo_assign to i32

]]></node>
<StgValue><ssdm name="Lo_assign_cast"/></StgValue>
</operation>

<operation id="134" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %p_Result_s = call i128 @llvm.part.select.i128(i128 %encrypted_data_V, i32 %Lo_assign_cast, i32 %Hi_assign_cast) nounwind

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="135" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="8" op_0_bw="128">
<![CDATA[
:7  %current = trunc i128 %p_Result_s to i8

]]></node>
<StgValue><ssdm name="current"/></StgValue>
</operation>

<operation id="136" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_30 = add i32 %i_1_cast2, %destinationAddressLocal1

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="137" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_31 = zext i32 %tmp_30 to i64

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="138" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
:10  %ddr_addr_1 = getelementptr i8* %ddr, i64 %tmp_31

]]></node>
<StgValue><ssdm name="ddr_addr_1"/></StgValue>
</operation>

<operation id="139" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %sourceAddressLocal_1 = add i32 %sourceAddressLocal1, 16

]]></node>
<StgValue><ssdm name="sourceAddressLocal_1"/></StgValue>
</operation>

<operation id="140" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %destinationAddressLocal_1 = add i32 %destinationAddressLocal1, 16

]]></node>
<StgValue><ssdm name="destinationAddressLocal_1"/></StgValue>
</operation>

<operation id="141" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="142" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:11  %ddr_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %ddr_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="ddr_addr_1_req"/></StgValue>
</operation>

<operation id="143" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:12  call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %ddr_addr_1, i8 %current)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="29" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:13  %ddr_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %ddr_addr_1)

]]></node>
<StgValue><ssdm name="ddr_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="145" st_id="30" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:13  %ddr_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %ddr_addr_1)

]]></node>
<StgValue><ssdm name="ddr_addr_1_resp"/></StgValue>
</operation>

<operation id="146" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
