

================================================================
== Vitis HLS Report for 'feedforward_Pipeline_VITIS_LOOP_156_7'
================================================================
* Date:           Thu Jun 12 21:02:04 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.806 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        4|      131|  40.000 ns|  1.310 us|    2|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_156_7  |        2|      129|         3|          1|          1|  1 ~ 128|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.09>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [bnn.cpp:156]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%colsW2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %colsW2"   --->   Operation 7 'read' 'colsW2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty"   --->   Operation 8 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln156 = store i8 0, i8 %i" [bnn.cpp:156]   --->   Operation 9 'store' 'store_ln156' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc87"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = load i8 %i" [bnn.cpp:156]   --->   Operation 11 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.91ns)   --->   "%icmp_ln156 = icmp_eq  i8 %i_2, i8 %tmp" [bnn.cpp:156]   --->   Operation 12 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 128, i64 0"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.91ns)   --->   "%add_ln156 = add i8 %i_2, i8 1" [bnn.cpp:156]   --->   Operation 14 'add' 'add_ln156' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %icmp_ln156, void %for.inc87.split, void %VITIS_LOOP_163_8.loopexit.exitStub" [bnn.cpp:156]   --->   Operation 15 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i8 %i_2" [bnn.cpp:156]   --->   Operation 16 'zext' 'zext_ln156' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%layer3_activations_addr = getelementptr i32 %layer3_activations, i64 0, i64 %zext_ln156" [bnn.cpp:159]   --->   Operation 17 'getelementptr' 'layer3_activations_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%layer3_activations_load = load i7 %layer3_activations_addr" [bnn.cpp:159]   --->   Operation 18 'load' 'layer3_activations_load' <Predicate = (!icmp_ln156)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln156 = store i8 %add_ln156, i8 %i" [bnn.cpp:156]   --->   Operation 19 'store' 'store_ln156' <Predicate = (!icmp_ln156)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.80>
ST_2 : Operation 20 [1/2] ( I:3.25ns O:3.25ns )   --->   "%layer3_activations_load = load i7 %layer3_activations_addr" [bnn.cpp:159]   --->   Operation 20 'load' 'layer3_activations_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node sub_ln159)   --->   "%shl_ln159 = shl i32 %layer3_activations_load, i32 1" [bnn.cpp:159]   --->   Operation 21 'shl' 'shl_ln159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln159 = sub i32 %shl_ln159, i32 %colsW2_read" [bnn.cpp:159]   --->   Operation 22 'sub' 'sub_ln159' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln156)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln158 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_29" [bnn.cpp:158]   --->   Operation 23 'specpipeline' 'specpipeline_ln158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln156 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [bnn.cpp:156]   --->   Operation 24 'specloopname' 'specloopname_ln156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln159 = store i32 %sub_ln159, i7 %layer3_activations_addr" [bnn.cpp:159]   --->   Operation 25 'store' 'store_ln159' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln156 = br void %for.inc87" [bnn.cpp:156]   --->   Operation 26 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.091ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln156', bnn.cpp:156) of constant 0 on local variable 'i', bnn.cpp:156 [7]  (1.588 ns)
	'load' operation 8 bit ('i', bnn.cpp:156) on local variable 'i', bnn.cpp:156 [10]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln156', bnn.cpp:156) [11]  (1.915 ns)
	'store' operation 0 bit ('store_ln156', bnn.cpp:156) of variable 'add_ln156', bnn.cpp:156 on local variable 'i', bnn.cpp:156 [24]  (1.588 ns)

 <State 2>: 5.806ns
The critical path consists of the following:
	'load' operation 32 bit ('layer3_activations_load', bnn.cpp:159) on array 'layer3_activations' [20]  (3.254 ns)
	'shl' operation 32 bit ('shl_ln159', bnn.cpp:159) [21]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln159', bnn.cpp:159) [22]  (2.552 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln159', bnn.cpp:159) of variable 'sub_ln159', bnn.cpp:159 on array 'layer3_activations' [23]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
