// Seed: 1595692646
module module_0 (
    input wire id_0,
    input supply1 id_1
    , id_19,
    input tri id_2,
    input wire id_3,
    output tri1 id_4,
    output supply1 id_5,
    output tri1 id_6,
    output tri id_7,
    output tri id_8,
    output supply0 id_9,
    input uwire id_10,
    output uwire id_11,
    input uwire id_12,
    output wor id_13,
    input wor module_0,
    input uwire id_15,
    output uwire id_16,
    input tri id_17
);
  assign id_6 = id_10;
endmodule
module module_1 (
    output wand id_0,
    output logic id_1,
    input tri1 id_2,
    input uwire id_3,
    input tri0 id_4,
    input logic id_5,
    input tri1 id_6,
    input supply1 id_7
);
  initial begin
    for (id_1 = id_3; id_7; id_1 = id_5) #1;
  end
  module_0(
      id_2,
      id_6,
      id_4,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_6,
      id_0,
      id_2,
      id_2,
      id_0,
      id_7
  );
  always @(posedge {{1'b0{1'b0 == id_6}},
    1'b0,
    id_6
  })
  begin
    if (id_1++) id_1 <= id_5;
  end
endmodule
