###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-05.ucsd.edu)
#  Generated on:      Sat Mar 22 07:25:23 2025
#  Design:            sram_w16_in
#  Command:           report_timing -max_paths 5 > ./summaryReport/${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin memory_reg_24__19_/CP 
Endpoint:   memory_reg_24__19_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[1]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.171
- Setup                         0.131
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.540
- Arrival Time                  1.944
= Slack Time                    1.596
     Clock Rise Edge                      0.000
     + Input Delay                        0.550
     = Beginpoint Arrival Time            0.550
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | A[1] v       |         |       |   0.550 |    2.146 | 
     | U754               | I v -> ZN ^  | CKND0   | 0.030 |   0.580 |    2.176 | 
     | U764               | A2 ^ -> ZN v | CKND2D0 | 0.152 |   0.732 |    2.327 | 
     | U758               | A1 v -> ZN ^ | NR2D0   | 0.189 |   0.920 |    2.516 | 
     | FE_OFC2_n924       | I ^ -> Z ^   | CKBD3   | 0.298 |   1.219 |    2.814 | 
     | U853               | A1 ^ -> ZN ^ | INR2XD0 | 0.392 |   1.611 |    3.207 | 
     | FE_OFC20_N120      | I ^ -> Z ^   | CKBD4   | 0.299 |   1.910 |    3.506 | 
     | memory_reg_24__19_ | E ^          | EDFQD1  | 0.034 |   1.944 |    3.540 | 
     +--------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin memory_reg_24__18_/CP 
Endpoint:   memory_reg_24__18_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[1]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.171
- Setup                         0.131
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.541
- Arrival Time                  1.945
= Slack Time                    1.596
     Clock Rise Edge                      0.000
     + Input Delay                        0.550
     = Beginpoint Arrival Time            0.550
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | A[1] v       |         |       |   0.550 |    2.146 | 
     | U754               | I v -> ZN ^  | CKND0   | 0.030 |   0.580 |    2.176 | 
     | U764               | A2 ^ -> ZN v | CKND2D0 | 0.152 |   0.732 |    2.328 | 
     | U758               | A1 v -> ZN ^ | NR2D0   | 0.189 |   0.920 |    2.516 | 
     | FE_OFC2_n924       | I ^ -> Z ^   | CKBD3   | 0.298 |   1.219 |    2.815 | 
     | U853               | A1 ^ -> ZN ^ | INR2XD0 | 0.392 |   1.611 |    3.207 | 
     | FE_OFC20_N120      | I ^ -> Z ^   | CKBD4   | 0.299 |   1.910 |    3.506 | 
     | memory_reg_24__18_ | E ^          | EDFQD1  | 0.035 |   1.945 |    3.541 | 
     +--------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin memory_reg_24__2_/CP 
Endpoint:   memory_reg_24__2_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[1]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.172
- Setup                         0.131
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.541
- Arrival Time                  1.945
= Slack Time                    1.596
     Clock Rise Edge                      0.000
     + Input Delay                        0.550
     = Beginpoint Arrival Time            0.550
     +-------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                   |              |         |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+---------+----------| 
     |                   | A[1] v       |         |       |   0.550 |    2.146 | 
     | U754              | I v -> ZN ^  | CKND0   | 0.030 |   0.580 |    2.176 | 
     | U764              | A2 ^ -> ZN v | CKND2D0 | 0.152 |   0.732 |    2.328 | 
     | U758              | A1 v -> ZN ^ | NR2D0   | 0.189 |   0.920 |    2.517 | 
     | FE_OFC2_n924      | I ^ -> Z ^   | CKBD3   | 0.298 |   1.219 |    2.815 | 
     | U853              | A1 ^ -> ZN ^ | INR2XD0 | 0.392 |   1.611 |    3.207 | 
     | FE_OFC20_N120     | I ^ -> Z ^   | CKBD4   | 0.299 |   1.910 |    3.506 | 
     | memory_reg_24__2_ | E ^          | EDFQD1  | 0.035 |   1.945 |    3.541 | 
     +-------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin memory_reg_24__12_/CP 
Endpoint:   memory_reg_24__12_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[1]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.171
- Setup                         0.131
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.540
- Arrival Time                  1.943
= Slack Time                    1.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.550
     = Beginpoint Arrival Time            0.550
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | A[1] v       |         |       |   0.550 |    2.147 | 
     | U754               | I v -> ZN ^  | CKND0   | 0.030 |   0.580 |    2.177 | 
     | U764               | A2 ^ -> ZN v | CKND2D0 | 0.152 |   0.732 |    2.329 | 
     | U758               | A1 v -> ZN ^ | NR2D0   | 0.189 |   0.920 |    2.518 | 
     | FE_OFC2_n924       | I ^ -> Z ^   | CKBD3   | 0.298 |   1.219 |    2.816 | 
     | U853               | A1 ^ -> ZN ^ | INR2XD0 | 0.392 |   1.611 |    3.208 | 
     | FE_OFC20_N120      | I ^ -> Z ^   | CKBD4   | 0.299 |   1.910 |    3.507 | 
     | memory_reg_24__12_ | E ^          | EDFQD1  | 0.033 |   1.943 |    3.540 | 
     +--------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin memory_reg_24__3_/CP 
Endpoint:   memory_reg_24__3_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[1]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.172
- Setup                         0.131
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.541
- Arrival Time                  1.944
= Slack Time                    1.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.550
     = Beginpoint Arrival Time            0.550
     +-------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                   |              |         |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+---------+----------| 
     |                   | A[1] v       |         |       |   0.550 |    2.147 | 
     | U754              | I v -> ZN ^  | CKND0   | 0.030 |   0.580 |    2.177 | 
     | U764              | A2 ^ -> ZN v | CKND2D0 | 0.152 |   0.732 |    2.329 | 
     | U758              | A1 v -> ZN ^ | NR2D0   | 0.189 |   0.920 |    2.518 | 
     | FE_OFC2_n924      | I ^ -> Z ^   | CKBD3   | 0.298 |   1.219 |    2.816 | 
     | U853              | A1 ^ -> ZN ^ | INR2XD0 | 0.392 |   1.611 |    3.208 | 
     | FE_OFC20_N120     | I ^ -> Z ^   | CKBD4   | 0.299 |   1.910 |    3.507 | 
     | memory_reg_24__3_ | E ^          | EDFQD1  | 0.034 |   1.944 |    3.541 | 
     +-------------------------------------------------------------------------+ 

