# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../example_project.srcs/sources_1/new/and_gate.vhd" \
"../../../../example_project.srcs/sim_1/new/and_tb.vhd" \

# Do not sort compile order
nosort
