// Seed: 1694919835
module module_0 (
    input id_0,
    input logic id_1,
    input id_2
);
  always @(negedge id_0) begin
    id_3 = 1'd0;
    id_3 <= 1'h0;
  end
endmodule
