ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m0plus
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"I2C_UDB.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.I2C_UDB_Init,"ax",%progbits
  20              		.align	2
  21              		.global	I2C_UDB_Init
  22              		.code	16
  23              		.thumb_func
  24              		.type	I2C_UDB_Init, %function
  25              	I2C_UDB_Init:
  26              	.LFB47:
  27              		.file 1 "Generated_Source\\PSoC6\\I2C_UDB.c"
   1:Generated_Source\PSoC6/I2C_UDB.c **** /*******************************************************************************
   2:Generated_Source\PSoC6/I2C_UDB.c **** * File Name: I2C_UDB.c
   3:Generated_Source\PSoC6/I2C_UDB.c **** * Version 3.50
   4:Generated_Source\PSoC6/I2C_UDB.c **** *
   5:Generated_Source\PSoC6/I2C_UDB.c **** * Description:
   6:Generated_Source\PSoC6/I2C_UDB.c **** *  This file provides the source code of APIs for the I2C component.
   7:Generated_Source\PSoC6/I2C_UDB.c **** *  The actual protocol and operation code resides in the interrupt service
   8:Generated_Source\PSoC6/I2C_UDB.c **** *  routine file.
   9:Generated_Source\PSoC6/I2C_UDB.c **** *
  10:Generated_Source\PSoC6/I2C_UDB.c **** *******************************************************************************
  11:Generated_Source\PSoC6/I2C_UDB.c **** * Copyright 2008-2015, Cypress Semiconductor Corporation. All rights reserved.
  12:Generated_Source\PSoC6/I2C_UDB.c **** * You may use this file only in accordance with the license, terms, conditions,
  13:Generated_Source\PSoC6/I2C_UDB.c **** * disclaimers, and limitations in the end user license agreement accompanying
  14:Generated_Source\PSoC6/I2C_UDB.c **** * the software package with which this file was provided.
  15:Generated_Source\PSoC6/I2C_UDB.c **** *******************************************************************************/
  16:Generated_Source\PSoC6/I2C_UDB.c **** 
  17:Generated_Source\PSoC6/I2C_UDB.c **** #include "I2C_UDB_PVT.h"
  18:Generated_Source\PSoC6/I2C_UDB.c **** 
  19:Generated_Source\PSoC6/I2C_UDB.c **** 
  20:Generated_Source\PSoC6/I2C_UDB.c **** /**********************************
  21:Generated_Source\PSoC6/I2C_UDB.c **** *      System variables
  22:Generated_Source\PSoC6/I2C_UDB.c **** **********************************/
  23:Generated_Source\PSoC6/I2C_UDB.c **** 
  24:Generated_Source\PSoC6/I2C_UDB.c **** uint8 I2C_UDB_initVar = 0u; /* Defines if component was initialized */
  25:Generated_Source\PSoC6/I2C_UDB.c **** 
  26:Generated_Source\PSoC6/I2C_UDB.c **** volatile uint8 I2C_UDB_state;  /* Current state of I2C FSM */
  27:Generated_Source\PSoC6/I2C_UDB.c **** 
  28:Generated_Source\PSoC6/I2C_UDB.c **** 
  29:Generated_Source\PSoC6/I2C_UDB.c **** /*******************************************************************************
  30:Generated_Source\PSoC6/I2C_UDB.c **** * Function Name: I2C_UDB_Init
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 2


  31:Generated_Source\PSoC6/I2C_UDB.c **** ********************************************************************************
  32:Generated_Source\PSoC6/I2C_UDB.c **** *
  33:Generated_Source\PSoC6/I2C_UDB.c **** * Summary:
  34:Generated_Source\PSoC6/I2C_UDB.c **** *  Initializes I2C registers with initial values provided from customizer.
  35:Generated_Source\PSoC6/I2C_UDB.c **** *
  36:Generated_Source\PSoC6/I2C_UDB.c **** * Parameters:
  37:Generated_Source\PSoC6/I2C_UDB.c **** *  None.
  38:Generated_Source\PSoC6/I2C_UDB.c **** *
  39:Generated_Source\PSoC6/I2C_UDB.c **** * Return:
  40:Generated_Source\PSoC6/I2C_UDB.c **** *  None.
  41:Generated_Source\PSoC6/I2C_UDB.c **** *
  42:Generated_Source\PSoC6/I2C_UDB.c **** * Global variables:
  43:Generated_Source\PSoC6/I2C_UDB.c **** *  None.
  44:Generated_Source\PSoC6/I2C_UDB.c **** *
  45:Generated_Source\PSoC6/I2C_UDB.c **** * Reentrant:
  46:Generated_Source\PSoC6/I2C_UDB.c **** *  No.
  47:Generated_Source\PSoC6/I2C_UDB.c **** *
  48:Generated_Source\PSoC6/I2C_UDB.c **** *******************************************************************************/
  49:Generated_Source\PSoC6/I2C_UDB.c **** void I2C_UDB_Init(void) 
  50:Generated_Source\PSoC6/I2C_UDB.c **** {
  28              		.loc 1 50 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 10B5     		push	{r4, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  51:Generated_Source\PSoC6/I2C_UDB.c **** #if (I2C_UDB_FF_IMPLEMENTED)
  52:Generated_Source\PSoC6/I2C_UDB.c ****     /* Configure fixed function block */
  53:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_CFG_REG  = I2C_UDB_DEFAULT_CFG;
  54:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_XCFG_REG = I2C_UDB_DEFAULT_XCFG;
  55:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_ADDR_REG = I2C_UDB_DEFAULT_ADDR;
  56:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_CLKDIV1_REG = LO8(I2C_UDB_DEFAULT_DIVIDE_FACTOR);
  57:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_CLKDIV2_REG = HI8(I2C_UDB_DEFAULT_DIVIDE_FACTOR);
  58:Generated_Source\PSoC6/I2C_UDB.c **** 
  59:Generated_Source\PSoC6/I2C_UDB.c **** #else
  60:Generated_Source\PSoC6/I2C_UDB.c ****     uint8 intState;
  61:Generated_Source\PSoC6/I2C_UDB.c **** 
  62:Generated_Source\PSoC6/I2C_UDB.c ****     /* Configure control and interrupt sources */
  63:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_CFG_REG      = I2C_UDB_DEFAULT_CFG;
  36              		.loc 1 63 0
  37 0002 0024     		movs	r4, #0
  38 0004 1B4B     		ldr	r3, .L2
  39 0006 1C70     		strb	r4, [r3]
  64:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_INT_MASK_REG = I2C_UDB_DEFAULT_INT_MASK;
  40              		.loc 1 64 0
  41 0008 0122     		movs	r2, #1
  42 000a 1B4B     		ldr	r3, .L2+4
  43 000c 1A70     		strb	r2, [r3]
  65:Generated_Source\PSoC6/I2C_UDB.c **** 
  66:Generated_Source\PSoC6/I2C_UDB.c ****     /* Enable interrupt generation in status */
  67:Generated_Source\PSoC6/I2C_UDB.c ****     intState = CyEnterCriticalSection();
  44              		.loc 1 67 0
  45 000e FFF7FEFF 		bl	Cy_SysLib_EnterCriticalSection
  46              	.LVL0:
  68:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_INT_ENABLE_REG |= I2C_UDB_INTR_ENABLE;
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 3


  47              		.loc 1 68 0
  48 0012 1A4A     		ldr	r2, .L2+8
  49 0014 1178     		ldrb	r1, [r2]
  50 0016 1023     		movs	r3, #16
  51 0018 0B43     		orrs	r3, r1
  52 001a DBB2     		uxtb	r3, r3
  53 001c 1370     		strb	r3, [r2]
  69:Generated_Source\PSoC6/I2C_UDB.c ****     CyExitCriticalSection(intState);
  54              		.loc 1 69 0
  55 001e FF23     		movs	r3, #255
  56 0020 1840     		ands	r0, r3
  57              	.LVL1:
  58 0022 FFF7FEFF 		bl	Cy_SysLib_ExitCriticalSection
  59              	.LVL2:
  70:Generated_Source\PSoC6/I2C_UDB.c **** 
  71:Generated_Source\PSoC6/I2C_UDB.c ****     /* Configure bit counter */
  72:Generated_Source\PSoC6/I2C_UDB.c ****     #if (I2C_UDB_MODE_SLAVE_ENABLED)
  73:Generated_Source\PSoC6/I2C_UDB.c ****         I2C_UDB_PERIOD_REG = I2C_UDB_DEFAULT_PERIOD;
  74:Generated_Source\PSoC6/I2C_UDB.c ****     #endif  /* (I2C_UDB_MODE_SLAVE_ENABLED) */
  75:Generated_Source\PSoC6/I2C_UDB.c **** 
  76:Generated_Source\PSoC6/I2C_UDB.c ****     /* Configure clock generator */
  77:Generated_Source\PSoC6/I2C_UDB.c ****     #if (I2C_UDB_MODE_MASTER_ENABLED)
  78:Generated_Source\PSoC6/I2C_UDB.c ****         I2C_UDB_MCLK_PRD_REG = I2C_UDB_DEFAULT_MCLK_PRD;
  60              		.loc 1 78 0
  61 0026 0F22     		movs	r2, #15
  62 0028 154B     		ldr	r3, .L2+12
  63 002a 1A70     		strb	r2, [r3]
  79:Generated_Source\PSoC6/I2C_UDB.c ****         I2C_UDB_MCLK_CMP_REG = I2C_UDB_DEFAULT_MCLK_CMP;
  64              		.loc 1 79 0
  65 002c 073A     		subs	r2, r2, #7
  66 002e 154B     		ldr	r3, .L2+16
  67 0030 1A70     		strb	r2, [r3]
  68              	.LVL3:
  69              	.LBB24:
  70              	.LBB25:
  71              		.file 2 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm0plus.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * @file     core_cm0plus.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * @brief    CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * @version  V5.0.4
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * @date     10. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * See the License for the specific language governing permissions and
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 4


  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup Cortex-M0+
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*  CMSIS CM0+ definitions */
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [3
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_SUB  (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [1
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION      ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****                                        __CM0PLUS_CMSIS_VERSION_SUB           )  /*!< \deprecated CM
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __CORTEX_M                   (0U)                                       /*!< Cortex-M Core 
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     This core does not support an FPU at all
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __FPU_USED       0U
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if defined ( __CC_ARM )
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 5


  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if defined __TARGET_FPU_VFP
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if defined __ARM_PCS_VFP
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined ( __GNUC__ )
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined ( __ICCARM__ )
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if defined __ARMVFP__
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined ( __TI_ARM__ )
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if defined __TI_VFP_SUPPORT__
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined ( __TASKING__ )
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if defined __FPU_VFP__
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined ( __CSMC__ )
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if ( __CSMC__ & 0x400U)
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifdef __cplusplus
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** }
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif /* __CORE_CM0PLUS_H_GENERIC */
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifndef __CMSIS_GENERIC
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_DEPENDANT
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_DEPENDANT
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifdef __cplusplus
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  extern "C" {
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* check device defines and use defaults */
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef __CM0PLUS_REV
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 6


 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define __CM0PLUS_REV             0x0000U
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #warning "__CM0PLUS_REV not defined in device header file; using default!"
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef __MPU_PRESENT
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define __MPU_PRESENT             0U
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef __VTOR_PRESENT
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define __VTOR_PRESENT            0U
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef __NVIC_PRIO_BITS
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define __NVIC_PRIO_BITS          2U
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef __Vendor_SysTickConfig
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define __Vendor_SysTickConfig    0U
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* IO definitions (access restrictions to peripheral registers) */
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     <strong>IO Type Qualifiers</strong> are used
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     \li to specify the access to peripheral variables.
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     \li for automatic generation of peripheral register debug information.
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** */
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifdef __cplusplus
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #else
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* following defines should be used for structure members */
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group Cortex-M0+ */
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*******************************************************************************
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *                 Register Abstraction
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   Core Register contain:
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core Register
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core NVIC Register
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core SCB Register
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core SysTick Register
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 7


 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core MPU Register
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  ******************************************************************************/
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** */
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief      Core Register type definitions.
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef union
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   struct
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } APSR_Type;
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* APSR Register Definitions */
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef union
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   struct
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } IPSR_Type;
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 8


 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* IPSR Register Definitions */
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef union
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   struct
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } xPSR_Type;
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* xPSR Register Definitions */
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Union type to access the Control Registers (CONTROL).
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef union
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   struct
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } CONTROL_Type;
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 9


 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* CONTROL Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_CORE */
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief      Type definitions for the NVIC Registers
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef struct
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RESERVED0[31U];
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RSERVED1[31U];
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RESERVED2[31U];
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RESERVED3[31U];
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RESERVED4[64U];
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** }  NVIC_Type;
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_NVIC */
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief    Type definitions for the System Control Block Registers
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Structure type to access the System Control Block (SCB).
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef struct
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #else
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RESERVED0;
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 10


 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RESERVED1;
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } SCB_Type;
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB CPUID Register Definitions */
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Pos                 8U                                            /*!< SCB 
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Msk                (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 11


 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB System Control Register Definitions */
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB Configuration Control Register Definitions */
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB System Handler Control and State Register Definitions */
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_SCB */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief    Type definitions for the System Timer Registers.
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Structure type to access the System Timer (SysTick).
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef struct
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 12


 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } SysTick_Type;
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SysTick Control / Status Register Definitions */
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SysTick Reload Register Definitions */
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SysTick Current Register Definitions */
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SysTick Calibration Register Definitions */
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_SysTick */
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef struct
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } MPU_Type;
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_RALIASES                  1U
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 13


 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* MPU Type Register Definitions */
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* MPU Control Register Definitions */
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* MPU Region Number Register Definitions */
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* MPU Region Base Address Register Definitions */
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Pos                   8U                                            /*!< MPU 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)              /*!< MPU 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* MPU Region Attribute and Size Register Definitions */
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 14


 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_MPU */
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief    Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ov
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****             Therefore they are not covered by the Cortex-M0+ header file.
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_CoreDebug */
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \return           Masked and shifted value.
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** */
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \return           Masked and shifted bit field value.
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** */
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_core_bitfield */
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup   CMSIS_core_base     Core Definitions
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief      Definitions for base addresses, unions, and structures.
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* Memory mapping of Core Hardware */
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 15


 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} */
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*******************************************************************************
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *                Hardware Abstraction Layer
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   Core Function Interface contains:
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core NVIC Functions
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core SysTick Functions
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core Register Access Functions
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  ******************************************************************************/
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** */
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* ##########################   NVIC functions  #################################### */
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_Core_FunctionInterface
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifdef CMSIS_NVIC_VIRTUAL
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #else
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*#define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping   not available for Cortex-M0+ */
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*#define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping   not available for Cortex-M0+ */
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0+ */
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif /* CMSIS_NVIC_VIRTUAL */
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 16


 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifdef CMSIS_VECTAB_VIRTUAL
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #else
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_SetVector              __NVIC_SetVector
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_GetVector              __NVIC_GetVector
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define NVIC_USER_IRQ_OFFSET          16
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* Interrupt Priorities are WORD accessible only under Armv6-M                  */
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* The following MACROS handle generation of the register offset and byte masks */
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief   Enable Interrupt
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \note    IRQn must not be negative.
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   }
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** }
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief   Get Interrupt Enable status
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \return             0  Interrupt is not enabled.
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \return             1  Interrupt is enabled.
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \note    IRQn must not be negative.
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   }
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   else
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     return(0U);
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   }
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** }
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 17


 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief   Disable Interrupt
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \note    IRQn must not be negative.
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  72              		.loc 2 773 0
  73 0032 154A     		ldr	r2, .L2+20
  74 0034 8021     		movs	r1, #128
  75 0036 C904     		lsls	r1, r1, #19
  76 0038 8023     		movs	r3, #128
  77 003a D150     		str	r1, [r2, r3]
  78              	.LBB26:
  79              	.LBB27:
  80              		.file 3 "Generated_Source\\PSoC6\\pdl\\cmsis/include/cmsis_gcc.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @version  V5.0.3
   5:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @date     16. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  28:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 18


  38:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  39:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ASM
  41:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  43:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  46:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  49:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif                                           
  52:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  55:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __USED
  56:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  58:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  61:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  64:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  67:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  70:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  78:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  86:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 19


  95:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 102:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 110:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 113:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 116:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 117:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 118:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 122:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 123:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 125:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 129:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 131:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 133:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 134:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 135:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 136:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 140:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 142:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 144:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 145:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 146:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 147:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Control Register value
 150:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 151:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 20


 152:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 153:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 154:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 155:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 157:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 158:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 159:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 162:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 166:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 168:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 169:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 170:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 172:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 173:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 174:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 175:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 177:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 181:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 183:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 185:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 186:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 189:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 193:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 195:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 197:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 198:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 199:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 201:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 205:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 207:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 208:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 21


 209:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 211:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 212:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 213:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 214:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 215:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               APSR Register value
 218:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 219:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 221:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 222:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 223:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 225:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 226:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 228:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 229:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 233:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 235:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 236:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 237:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 239:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 240:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 241:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 242:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 243:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 246:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 247:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 249:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 250:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 251:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 253:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 254:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 255:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 258:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 261:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 262:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 264:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 265:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 22


 266:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 268:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 269:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 270:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 271:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 272:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 273:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 277:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 279:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 281:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 283:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 285:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 289:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 291:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 293:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 294:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 296:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 297:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 300:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 301:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 303:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 304:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 305:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 307:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 308:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 309:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 310:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 312:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 315:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 319:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 320:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 322:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 23


 323:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 324:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 325:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 326:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 327:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 331:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 333:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 335:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 337:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 339:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 343:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 345:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 347:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 348:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 350:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 352:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               SP Register value
 355:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 356:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 358:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 359:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 360:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 362:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 363:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 365:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 366:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 370:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 372:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 374:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 375:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 376:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 377:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 378:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 24


 380:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 382:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 384:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 385:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 386:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 388:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 389:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 391:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 393:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 397:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 399:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 400:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 403:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 404:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 405:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 406:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 407:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 408:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 412:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 414:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 416:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 417:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 418:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 420:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 424:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 426:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 428:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 429:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 431:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 435:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 25


 437:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 439:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 441:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 443:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 444:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 445:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 446:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 450:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 452:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 454:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 455:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 456:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 457:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 461:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 463:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 464:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 467:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 468:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 470:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 472:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 476:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 478:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 479:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 480:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 482:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 483:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 484:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 486:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 487:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 491:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 493:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 26


 494:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 495:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 496:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 499:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 503:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 505:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 507:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 508:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 510:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 511:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 516:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 518:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 520:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 522:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 523:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 527:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 529:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 530:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 531:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 533:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 534:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 536:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 538:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 542:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 544:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 545:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 546:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 548:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 549:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 550:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 27


 551:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 553:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 557:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 559:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 561:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 562:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 563:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 565:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 569:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 571:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 573:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 574:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 579:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 584:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 588:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 589:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 592:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 594:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 598:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 599:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 600:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 602:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 603:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 604:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 605:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 607:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 28


 608:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 611:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 614:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 616:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 619:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 620:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 621:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 623:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 624:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 625:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 626:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 628:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 629:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 633:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 634:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 637:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 639:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 644:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 646:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 647:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 648:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 651:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 658:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 660:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 664:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 29


 665:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 666:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 667:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 668:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 669:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 670:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 671:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 675:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 676:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 679:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 681:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 685:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 686:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 687:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 689:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 690:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 691:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 692:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 693:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 695:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 699:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 702:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 704:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 707:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 708:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 709:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 711:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 712:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 713:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 714:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 715:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 721:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 30


 722:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 725:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 727:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 732:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 734:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 735:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 736:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 739:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 746:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 748:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 752:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 754:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 755:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 756:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 757:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 760:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 761:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 762:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 763:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 764:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 765:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get FPSCR
 766:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 767:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 768:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 769:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 770:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 771:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 772:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 773:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 774:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 775:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 776:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 777:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 778:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 31


 779:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 780:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 781:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 782:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 783:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(0U);
 784:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 785:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 786:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 787:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 789:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set FPSCR
 790:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 791:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 792:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 793:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 794:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 795:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 796:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 797:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 798:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 799:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 800:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 801:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 802:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 803:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 804:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)fpscr;
 805:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 806:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 807:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 809:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 810:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 811:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 812:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 813:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 814:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 815:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 816:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 817:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 818:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Access to dedicated instructions
 819:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 820:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** */
 821:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 822:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 823:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 824:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 825:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 826:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 827:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 828:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 829:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 830:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 831:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 832:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 833:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 834:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 835:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 32


 836:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   No Operation
 837:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 838:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 839:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 840:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 841:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 842:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 843:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 844:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 845:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 846:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 848:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 849:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Event
 850:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 851:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 852:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 853:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 854:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 856:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 857:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Send Event
 858:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 859:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 860:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 861:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 862:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 863:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 864:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 865:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 866:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 867:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            after the instruction has been completed.
 868:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 869:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 870:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 872:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 873:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 874:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 875:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 876:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 877:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 878:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 879:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 880:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 881:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 882:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  81              		.loc 3 882 0
  82              		.syntax divided
  83              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
  84 003c BFF34F8F 		dsb 0xF
  85              	@ 0 "" 2
  86              		.thumb
  87              		.syntax unified
  88              	.LBE27:
  89              	.LBE26:
  90              	.LBB28:
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 33


  91              	.LBB29:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
  92              		.loc 3 871 0
  93              		.syntax divided
  94              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
  95 0040 BFF36F8F 		isb 0xF
  96              	@ 0 "" 2
  97              	.LVL4:
  98              		.thumb
  99              		.syntax unified
 100              	.LBE29:
 101              	.LBE28:
 102              	.LBE25:
 103              	.LBE24:
 104              	.LBB30:
 105              	.LBB31:
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     __DSB();
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     __ISB();
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   }
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** }
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief   Get Pending Interrupt
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \return             0  Interrupt status is not pending.
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \return             1  Interrupt status is pending.
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \note    IRQn must not be negative.
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   }
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   else
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     return(0U);
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   }
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** }
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief   Set Pending Interrupt
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \note    IRQn must not be negative.
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   }
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** }
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 34


 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief   Clear Pending Interrupt
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \note    IRQn must not be negative.
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   }
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** }
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief   Set Interrupt Priority
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****            or negative to specify a processor exception.
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param [in]      IRQn  Interrupt number.
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param [in]  priority  Priority to set.
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \note    The priority cannot be set for every processor exception.
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))
 106              		.loc 2 844 0
 107 0044 DE21     		movs	r1, #222
 108 0046 8900     		lsls	r1, r1, #2
 109 0048 5058     		ldr	r0, [r2, r1]
 110 004a 104B     		ldr	r3, .L2+24
 111 004c 0340     		ands	r3, r0
 112 004e C020     		movs	r0, #192
 113 0050 0004     		lsls	r0, r0, #16
 114 0052 0343     		orrs	r3, r0
 115 0054 5350     		str	r3, [r2, r1]
 116              	.LVL5:
 117              	.LBE31:
 118              	.LBE30:
  80:Generated_Source\PSoC6/I2C_UDB.c ****     #endif /* (I2C_UDB_MODE_MASTER_ENABLED) */
  81:Generated_Source\PSoC6/I2C_UDB.c **** #endif /* (I2C_UDB_FF_IMPLEMENTED) */
  82:Generated_Source\PSoC6/I2C_UDB.c **** 
  83:Generated_Source\PSoC6/I2C_UDB.c **** #if (I2C_UDB_TIMEOUT_ENABLED)
  84:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_TimeoutInit();
  85:Generated_Source\PSoC6/I2C_UDB.c **** #endif /* (I2C_UDB_TIMEOUT_ENABLED) */
  86:Generated_Source\PSoC6/I2C_UDB.c **** 
  87:Generated_Source\PSoC6/I2C_UDB.c ****     /* Configure internal interrupt */
  88:Generated_Source\PSoC6/I2C_UDB.c ****     CyIntDisable    (I2C_UDB_ISR_NUMBER);
  89:Generated_Source\PSoC6/I2C_UDB.c ****     CyIntSetPriority(I2C_UDB_ISR_NUMBER, I2C_UDB_ISR_PRIORITY);
  90:Generated_Source\PSoC6/I2C_UDB.c ****     #if (I2C_UDB_INTERN_I2C_INTR_HANDLER)
  91:Generated_Source\PSoC6/I2C_UDB.c ****         (void) CyIntSetVector(I2C_UDB_ISR_NUMBER, &I2C_UDB_ISR);
 119              		.loc 1 91 0
 120 0056 0E49     		ldr	r1, .L2+28
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 35


 121 0058 7A20     		movs	r0, #122
 122 005a FFF7FEFF 		bl	Cy_SysInt_SetVector
 123              	.LVL6:
  92:Generated_Source\PSoC6/I2C_UDB.c ****     #endif /* (I2C_UDB_INTERN_I2C_INTR_HANDLER) */
  93:Generated_Source\PSoC6/I2C_UDB.c **** 
  94:Generated_Source\PSoC6/I2C_UDB.c ****     /* Set FSM to default state */
  95:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_state = I2C_UDB_SM_IDLE;
 124              		.loc 1 95 0
 125 005e 0D4B     		ldr	r3, .L2+32
 126 0060 1022     		movs	r2, #16
 127 0062 1A70     		strb	r2, [r3]
  96:Generated_Source\PSoC6/I2C_UDB.c **** 
  97:Generated_Source\PSoC6/I2C_UDB.c **** #if (I2C_UDB_MODE_SLAVE_ENABLED)
  98:Generated_Source\PSoC6/I2C_UDB.c ****     /* Clear status and buffers index */
  99:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_slStatus = 0u;
 100:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_slRdBufIndex = 0u;
 101:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_slWrBufIndex = 0u;
 102:Generated_Source\PSoC6/I2C_UDB.c **** 
 103:Generated_Source\PSoC6/I2C_UDB.c ****     /* Configure matched address */
 104:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_SlaveSetAddress(I2C_UDB_DEFAULT_ADDR);
 105:Generated_Source\PSoC6/I2C_UDB.c **** #endif /* (I2C_UDB_MODE_SLAVE_ENABLED) */
 106:Generated_Source\PSoC6/I2C_UDB.c **** 
 107:Generated_Source\PSoC6/I2C_UDB.c **** #if (I2C_UDB_MODE_MASTER_ENABLED)
 108:Generated_Source\PSoC6/I2C_UDB.c ****     /* Clear status and buffers index */
 109:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_mstrStatus = 0u;
 128              		.loc 1 109 0
 129 0064 0C4B     		ldr	r3, .L2+36
 130 0066 1C70     		strb	r4, [r3]
 110:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_mstrRdBufIndex = 0u;
 131              		.loc 1 110 0
 132 0068 0C4B     		ldr	r3, .L2+40
 133 006a 1C70     		strb	r4, [r3]
 111:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_mstrWrBufIndex = 0u;
 134              		.loc 1 111 0
 135 006c 0C4B     		ldr	r3, .L2+44
 136 006e 1C70     		strb	r4, [r3]
 112:Generated_Source\PSoC6/I2C_UDB.c **** #endif /* (I2C_UDB_MODE_MASTER_ENABLED) */
 113:Generated_Source\PSoC6/I2C_UDB.c **** }
 137              		.loc 1 113 0
 138              		@ sp needed
 139 0070 10BD     		pop	{r4, pc}
 140              	.L3:
 141 0072 C046     		.align	2
 142              	.L2:
 143 0074 10173440 		.word	1077155600
 144 0078 10183440 		.word	1077155856
 145 007c 10193440 		.word	1077156112
 146 0080 14123440 		.word	1077154324
 147 0084 14133440 		.word	1077154580
 148 0088 00E100E0 		.word	-536813312
 149 008c FFFF00FF 		.word	-16711681
 150 0090 00000000 		.word	I2C_UDB_ISR
 151 0094 00000000 		.word	I2C_UDB_state
 152 0098 00000000 		.word	I2C_UDB_mstrStatus
 153 009c 00000000 		.word	I2C_UDB_mstrRdBufIndex
 154 00a0 00000000 		.word	I2C_UDB_mstrWrBufIndex
 155              		.cfi_endproc
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 36


 156              	.LFE47:
 157              		.size	I2C_UDB_Init, .-I2C_UDB_Init
 158              		.section	.text.I2C_UDB_Enable,"ax",%progbits
 159              		.align	2
 160              		.global	I2C_UDB_Enable
 161              		.code	16
 162              		.thumb_func
 163              		.type	I2C_UDB_Enable, %function
 164              	I2C_UDB_Enable:
 165              	.LFB48:
 114:Generated_Source\PSoC6/I2C_UDB.c **** 
 115:Generated_Source\PSoC6/I2C_UDB.c **** 
 116:Generated_Source\PSoC6/I2C_UDB.c **** /*******************************************************************************
 117:Generated_Source\PSoC6/I2C_UDB.c **** * Function Name: I2C_UDB_Enable
 118:Generated_Source\PSoC6/I2C_UDB.c **** ********************************************************************************
 119:Generated_Source\PSoC6/I2C_UDB.c **** *
 120:Generated_Source\PSoC6/I2C_UDB.c **** * Summary:
 121:Generated_Source\PSoC6/I2C_UDB.c **** *  Enables I2C operations.
 122:Generated_Source\PSoC6/I2C_UDB.c **** *
 123:Generated_Source\PSoC6/I2C_UDB.c **** * Parameters:
 124:Generated_Source\PSoC6/I2C_UDB.c **** *  None.
 125:Generated_Source\PSoC6/I2C_UDB.c **** *
 126:Generated_Source\PSoC6/I2C_UDB.c **** * Return:
 127:Generated_Source\PSoC6/I2C_UDB.c **** *  None.
 128:Generated_Source\PSoC6/I2C_UDB.c **** *
 129:Generated_Source\PSoC6/I2C_UDB.c **** * Global variables:
 130:Generated_Source\PSoC6/I2C_UDB.c **** *  None.
 131:Generated_Source\PSoC6/I2C_UDB.c **** *
 132:Generated_Source\PSoC6/I2C_UDB.c **** *******************************************************************************/
 133:Generated_Source\PSoC6/I2C_UDB.c **** void I2C_UDB_Enable(void) 
 134:Generated_Source\PSoC6/I2C_UDB.c **** {
 166              		.loc 1 134 0
 167              		.cfi_startproc
 168              		@ args = 0, pretend = 0, frame = 0
 169              		@ frame_needed = 0, uses_anonymous_args = 0
 170              		@ link register save eliminated.
 135:Generated_Source\PSoC6/I2C_UDB.c **** #if (I2C_UDB_FF_IMPLEMENTED)
 136:Generated_Source\PSoC6/I2C_UDB.c ****     uint8 intState;
 137:Generated_Source\PSoC6/I2C_UDB.c **** 
 138:Generated_Source\PSoC6/I2C_UDB.c ****     /* Enable power to block */
 139:Generated_Source\PSoC6/I2C_UDB.c ****     intState = CyEnterCriticalSection();
 140:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_ACT_PWRMGR_REG  |= I2C_UDB_ACT_PWR_EN;
 141:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_STBY_PWRMGR_REG |= I2C_UDB_STBY_PWR_EN;
 142:Generated_Source\PSoC6/I2C_UDB.c ****     CyExitCriticalSection(intState);
 143:Generated_Source\PSoC6/I2C_UDB.c **** #else
 144:Generated_Source\PSoC6/I2C_UDB.c ****     #if (I2C_UDB_MODE_SLAVE_ENABLED)
 145:Generated_Source\PSoC6/I2C_UDB.c ****         /* Enable bit counter */
 146:Generated_Source\PSoC6/I2C_UDB.c ****         uint8 intState = CyEnterCriticalSection();
 147:Generated_Source\PSoC6/I2C_UDB.c ****         I2C_UDB_COUNTER_AUX_CTL_REG |= I2C_UDB_CNT7_ENABLE;
 148:Generated_Source\PSoC6/I2C_UDB.c ****         CyExitCriticalSection(intState);
 149:Generated_Source\PSoC6/I2C_UDB.c ****     #endif /* (I2C_UDB_MODE_SLAVE_ENABLED) */
 150:Generated_Source\PSoC6/I2C_UDB.c **** 
 151:Generated_Source\PSoC6/I2C_UDB.c ****     /* Enable slave or master bits */
 152:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_CFG_REG |= I2C_UDB_ENABLE_MS;
 171              		.loc 1 152 0
 172 0000 034A     		ldr	r2, .L5
 173 0002 1178     		ldrb	r1, [r2]
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 37


 174 0004 0223     		movs	r3, #2
 175 0006 0B43     		orrs	r3, r1
 176 0008 DBB2     		uxtb	r3, r3
 177 000a 1370     		strb	r3, [r2]
 153:Generated_Source\PSoC6/I2C_UDB.c **** #endif /* (I2C_UDB_FF_IMPLEMENTED) */
 154:Generated_Source\PSoC6/I2C_UDB.c **** 
 155:Generated_Source\PSoC6/I2C_UDB.c **** #if (I2C_UDB_TIMEOUT_ENABLED)
 156:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_TimeoutEnable();
 157:Generated_Source\PSoC6/I2C_UDB.c **** #endif /* (I2C_UDB_TIMEOUT_ENABLED) */
 158:Generated_Source\PSoC6/I2C_UDB.c **** }
 178              		.loc 1 158 0
 179              		@ sp needed
 180 000c 7047     		bx	lr
 181              	.L6:
 182 000e C046     		.align	2
 183              	.L5:
 184 0010 10173440 		.word	1077155600
 185              		.cfi_endproc
 186              	.LFE48:
 187              		.size	I2C_UDB_Enable, .-I2C_UDB_Enable
 188              		.section	.text.I2C_UDB_Start,"ax",%progbits
 189              		.align	2
 190              		.global	I2C_UDB_Start
 191              		.code	16
 192              		.thumb_func
 193              		.type	I2C_UDB_Start, %function
 194              	I2C_UDB_Start:
 195              	.LFB49:
 159:Generated_Source\PSoC6/I2C_UDB.c **** 
 160:Generated_Source\PSoC6/I2C_UDB.c **** 
 161:Generated_Source\PSoC6/I2C_UDB.c **** /*******************************************************************************
 162:Generated_Source\PSoC6/I2C_UDB.c **** * Function Name: I2C_UDB_Start
 163:Generated_Source\PSoC6/I2C_UDB.c **** ********************************************************************************
 164:Generated_Source\PSoC6/I2C_UDB.c **** *
 165:Generated_Source\PSoC6/I2C_UDB.c **** * Summary:
 166:Generated_Source\PSoC6/I2C_UDB.c **** *  Starts the I2C hardware. Enables Active mode power template bits or clock
 167:Generated_Source\PSoC6/I2C_UDB.c **** *  gating as appropriate. It is required to be executed before I2C bus
 168:Generated_Source\PSoC6/I2C_UDB.c **** *  operation.
 169:Generated_Source\PSoC6/I2C_UDB.c **** *
 170:Generated_Source\PSoC6/I2C_UDB.c **** * Parameters:
 171:Generated_Source\PSoC6/I2C_UDB.c **** *  None.
 172:Generated_Source\PSoC6/I2C_UDB.c **** *
 173:Generated_Source\PSoC6/I2C_UDB.c **** * Return:
 174:Generated_Source\PSoC6/I2C_UDB.c **** *  None.
 175:Generated_Source\PSoC6/I2C_UDB.c **** *
 176:Generated_Source\PSoC6/I2C_UDB.c **** * Side Effects:
 177:Generated_Source\PSoC6/I2C_UDB.c **** *  This component automatically enables its interrupt.  If I2C is enabled !
 178:Generated_Source\PSoC6/I2C_UDB.c **** *  without the interrupt enabled, it can lock up the I2C bus.
 179:Generated_Source\PSoC6/I2C_UDB.c **** *
 180:Generated_Source\PSoC6/I2C_UDB.c **** * Global variables:
 181:Generated_Source\PSoC6/I2C_UDB.c **** *  I2C_UDB_initVar - This variable is used to check the initial
 182:Generated_Source\PSoC6/I2C_UDB.c **** *                             configuration, modified on the first
 183:Generated_Source\PSoC6/I2C_UDB.c **** *                             function call.
 184:Generated_Source\PSoC6/I2C_UDB.c **** *
 185:Generated_Source\PSoC6/I2C_UDB.c **** * Reentrant:
 186:Generated_Source\PSoC6/I2C_UDB.c **** *  No.
 187:Generated_Source\PSoC6/I2C_UDB.c **** *
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 38


 188:Generated_Source\PSoC6/I2C_UDB.c **** *******************************************************************************/
 189:Generated_Source\PSoC6/I2C_UDB.c **** void I2C_UDB_Start(void) 
 190:Generated_Source\PSoC6/I2C_UDB.c **** {
 196              		.loc 1 190 0
 197              		.cfi_startproc
 198              		@ args = 0, pretend = 0, frame = 0
 199              		@ frame_needed = 0, uses_anonymous_args = 0
 200 0000 10B5     		push	{r4, lr}
 201              		.cfi_def_cfa_offset 8
 202              		.cfi_offset 4, -8
 203              		.cfi_offset 14, -4
 191:Generated_Source\PSoC6/I2C_UDB.c ****     if (0u == I2C_UDB_initVar)
 204              		.loc 1 191 0
 205 0002 084B     		ldr	r3, .L9
 206 0004 1B78     		ldrb	r3, [r3]
 207 0006 002B     		cmp	r3, #0
 208 0008 04D1     		bne	.L8
 192:Generated_Source\PSoC6/I2C_UDB.c ****     {
 193:Generated_Source\PSoC6/I2C_UDB.c ****         I2C_UDB_Init();
 209              		.loc 1 193 0
 210 000a FFF7FEFF 		bl	I2C_UDB_Init
 211              	.LVL7:
 194:Generated_Source\PSoC6/I2C_UDB.c ****         I2C_UDB_initVar = 1u; /* Component initialized */
 212              		.loc 1 194 0
 213 000e 0122     		movs	r2, #1
 214 0010 044B     		ldr	r3, .L9
 215 0012 1A70     		strb	r2, [r3]
 216              	.L8:
 195:Generated_Source\PSoC6/I2C_UDB.c ****     }
 196:Generated_Source\PSoC6/I2C_UDB.c **** 
 197:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_Enable();
 217              		.loc 1 197 0
 218 0014 FFF7FEFF 		bl	I2C_UDB_Enable
 219              	.LVL8:
 220              	.LBB32:
 221              	.LBB33:
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   }
 222              		.loc 2 737 0
 223 0018 8022     		movs	r2, #128
 224 001a D204     		lsls	r2, r2, #19
 225 001c 024B     		ldr	r3, .L9+4
 226 001e 1A60     		str	r2, [r3]
 227              	.LVL9:
 228              	.LBE33:
 229              	.LBE32:
 198:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_EnableInt();
 199:Generated_Source\PSoC6/I2C_UDB.c **** }
 230              		.loc 1 199 0
 231              		@ sp needed
 232 0020 10BD     		pop	{r4, pc}
 233              	.L10:
 234 0022 C046     		.align	2
 235              	.L9:
 236 0024 00000000 		.word	.LANCHOR0
 237 0028 00E100E0 		.word	-536813312
 238              		.cfi_endproc
 239              	.LFE49:
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 39


 240              		.size	I2C_UDB_Start, .-I2C_UDB_Start
 241              		.section	.text.I2C_UDB_Stop,"ax",%progbits
 242              		.align	2
 243              		.global	I2C_UDB_Stop
 244              		.code	16
 245              		.thumb_func
 246              		.type	I2C_UDB_Stop, %function
 247              	I2C_UDB_Stop:
 248              	.LFB50:
 200:Generated_Source\PSoC6/I2C_UDB.c **** 
 201:Generated_Source\PSoC6/I2C_UDB.c **** 
 202:Generated_Source\PSoC6/I2C_UDB.c **** /*******************************************************************************
 203:Generated_Source\PSoC6/I2C_UDB.c **** * Function Name: I2C_UDB_Stop
 204:Generated_Source\PSoC6/I2C_UDB.c **** ********************************************************************************
 205:Generated_Source\PSoC6/I2C_UDB.c **** *
 206:Generated_Source\PSoC6/I2C_UDB.c **** * Summary:
 207:Generated_Source\PSoC6/I2C_UDB.c **** *  Disables I2C hardware and disables I2C interrupt. Disables Active mode power
 208:Generated_Source\PSoC6/I2C_UDB.c **** *  template bits or clock gating as appropriate.
 209:Generated_Source\PSoC6/I2C_UDB.c **** *
 210:Generated_Source\PSoC6/I2C_UDB.c **** * Parameters:
 211:Generated_Source\PSoC6/I2C_UDB.c **** *  None.
 212:Generated_Source\PSoC6/I2C_UDB.c **** *
 213:Generated_Source\PSoC6/I2C_UDB.c **** * Return:
 214:Generated_Source\PSoC6/I2C_UDB.c **** *  None.
 215:Generated_Source\PSoC6/I2C_UDB.c **** *
 216:Generated_Source\PSoC6/I2C_UDB.c **** *******************************************************************************/
 217:Generated_Source\PSoC6/I2C_UDB.c **** void I2C_UDB_Stop(void) 
 218:Generated_Source\PSoC6/I2C_UDB.c **** {
 249              		.loc 1 218 0
 250              		.cfi_startproc
 251              		@ args = 0, pretend = 0, frame = 0
 252              		@ frame_needed = 0, uses_anonymous_args = 0
 253 0000 10B5     		push	{r4, lr}
 254              		.cfi_def_cfa_offset 8
 255              		.cfi_offset 4, -8
 256              		.cfi_offset 14, -4
 257              	.LVL10:
 258              	.LBB34:
 259              	.LBB35:
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     __DSB();
 260              		.loc 2 773 0
 261 0002 0E4A     		ldr	r2, .L12
 262 0004 8021     		movs	r1, #128
 263 0006 C904     		lsls	r1, r1, #19
 264 0008 8023     		movs	r3, #128
 265 000a D150     		str	r1, [r2, r3]
 266              	.LBB36:
 267              	.LBB37:
 268              		.loc 3 882 0
 269              		.syntax divided
 270              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 271 000c BFF34F8F 		dsb 0xF
 272              	@ 0 "" 2
 273              		.thumb
 274              		.syntax unified
 275              	.LBE37:
 276              	.LBE36:
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 40


 277              	.LBB38:
 278              	.LBB39:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 279              		.loc 3 871 0
 280              		.syntax divided
 281              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 282 0010 BFF36F8F 		isb 0xF
 283              	@ 0 "" 2
 284              	.LVL11:
 285              		.thumb
 286              		.syntax unified
 287              	.LBE39:
 288              	.LBE38:
 289              	.LBE35:
 290              	.LBE34:
 219:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_DisableInt();
 220:Generated_Source\PSoC6/I2C_UDB.c **** 
 221:Generated_Source\PSoC6/I2C_UDB.c **** #if (I2C_UDB_TIMEOUT_ENABLED)
 222:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_TimeoutStop();
 223:Generated_Source\PSoC6/I2C_UDB.c **** #endif  /* End (I2C_UDB_TIMEOUT_ENABLED) */
 224:Generated_Source\PSoC6/I2C_UDB.c **** 
 225:Generated_Source\PSoC6/I2C_UDB.c **** #if (I2C_UDB_FF_IMPLEMENTED)
 226:Generated_Source\PSoC6/I2C_UDB.c ****     {
 227:Generated_Source\PSoC6/I2C_UDB.c ****         uint8 intState;
 228:Generated_Source\PSoC6/I2C_UDB.c ****         uint16 blockResetCycles;
 229:Generated_Source\PSoC6/I2C_UDB.c **** 
 230:Generated_Source\PSoC6/I2C_UDB.c ****         /* Store registers effected by block disable */
 231:Generated_Source\PSoC6/I2C_UDB.c ****         I2C_UDB_backup.addr    = I2C_UDB_ADDR_REG;
 232:Generated_Source\PSoC6/I2C_UDB.c ****         I2C_UDB_backup.clkDiv1 = I2C_UDB_CLKDIV1_REG;
 233:Generated_Source\PSoC6/I2C_UDB.c ****         I2C_UDB_backup.clkDiv2 = I2C_UDB_CLKDIV2_REG;
 234:Generated_Source\PSoC6/I2C_UDB.c **** 
 235:Generated_Source\PSoC6/I2C_UDB.c ****         /* Calculate number of cycles to reset block */
 236:Generated_Source\PSoC6/I2C_UDB.c ****         blockResetCycles = ((uint16) ((uint16) I2C_UDB_CLKDIV2_REG << 8u) | I2C_UDB_CLKDIV1_REG) + 
 237:Generated_Source\PSoC6/I2C_UDB.c **** 
 238:Generated_Source\PSoC6/I2C_UDB.c ****         /* Disable block */
 239:Generated_Source\PSoC6/I2C_UDB.c ****         I2C_UDB_CFG_REG &= (uint8) ~I2C_UDB_CFG_EN_SLAVE;
 240:Generated_Source\PSoC6/I2C_UDB.c ****         /* Wait for block reset before disable power */
 241:Generated_Source\PSoC6/I2C_UDB.c ****         CyDelayCycles((uint32) blockResetCycles);
 242:Generated_Source\PSoC6/I2C_UDB.c **** 
 243:Generated_Source\PSoC6/I2C_UDB.c ****         /* Disable power to block */
 244:Generated_Source\PSoC6/I2C_UDB.c ****         intState = CyEnterCriticalSection();
 245:Generated_Source\PSoC6/I2C_UDB.c ****         I2C_UDB_ACT_PWRMGR_REG  &= (uint8) ~I2C_UDB_ACT_PWR_EN;
 246:Generated_Source\PSoC6/I2C_UDB.c ****         I2C_UDB_STBY_PWRMGR_REG &= (uint8) ~I2C_UDB_STBY_PWR_EN;
 247:Generated_Source\PSoC6/I2C_UDB.c ****         CyExitCriticalSection(intState);
 248:Generated_Source\PSoC6/I2C_UDB.c **** 
 249:Generated_Source\PSoC6/I2C_UDB.c ****         /* Enable block */
 250:Generated_Source\PSoC6/I2C_UDB.c ****         I2C_UDB_CFG_REG |= (uint8) I2C_UDB_ENABLE_MS;
 251:Generated_Source\PSoC6/I2C_UDB.c **** 
 252:Generated_Source\PSoC6/I2C_UDB.c ****         /* Restore registers effected by block disable. Ticket ID#198004 */
 253:Generated_Source\PSoC6/I2C_UDB.c ****         I2C_UDB_ADDR_REG    = I2C_UDB_backup.addr;
 254:Generated_Source\PSoC6/I2C_UDB.c ****         I2C_UDB_ADDR_REG    = I2C_UDB_backup.addr;
 255:Generated_Source\PSoC6/I2C_UDB.c ****         I2C_UDB_CLKDIV1_REG = I2C_UDB_backup.clkDiv1;
 256:Generated_Source\PSoC6/I2C_UDB.c ****         I2C_UDB_CLKDIV2_REG = I2C_UDB_backup.clkDiv2;
 257:Generated_Source\PSoC6/I2C_UDB.c ****     }
 258:Generated_Source\PSoC6/I2C_UDB.c **** #else
 259:Generated_Source\PSoC6/I2C_UDB.c **** 
 260:Generated_Source\PSoC6/I2C_UDB.c ****     /* Disable slave or master bits */
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 41


 261:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_CFG_REG &= (uint8) ~I2C_UDB_ENABLE_MS;
 291              		.loc 1 261 0
 292 0014 0A48     		ldr	r0, .L12+4
 293 0016 0378     		ldrb	r3, [r0]
 294 0018 0224     		movs	r4, #2
 295 001a A343     		bics	r3, r4
 296 001c 0370     		strb	r3, [r0]
 262:Generated_Source\PSoC6/I2C_UDB.c **** 
 263:Generated_Source\PSoC6/I2C_UDB.c **** #if (I2C_UDB_MODE_SLAVE_ENABLED)
 264:Generated_Source\PSoC6/I2C_UDB.c ****     {
 265:Generated_Source\PSoC6/I2C_UDB.c ****         /* Disable bit counter */
 266:Generated_Source\PSoC6/I2C_UDB.c ****         uint8 intState = CyEnterCriticalSection();
 267:Generated_Source\PSoC6/I2C_UDB.c ****         I2C_UDB_COUNTER_AUX_CTL_REG &= (uint8) ~I2C_UDB_CNT7_ENABLE;
 268:Generated_Source\PSoC6/I2C_UDB.c ****         CyExitCriticalSection(intState);
 269:Generated_Source\PSoC6/I2C_UDB.c ****     }
 270:Generated_Source\PSoC6/I2C_UDB.c **** #endif /* (I2C_UDB_MODE_SLAVE_ENABLED) */
 271:Generated_Source\PSoC6/I2C_UDB.c **** 
 272:Generated_Source\PSoC6/I2C_UDB.c ****     /* Clear interrupt source register */
 273:Generated_Source\PSoC6/I2C_UDB.c ****     (void) I2C_UDB_CSR_REG;
 297              		.loc 1 273 0
 298 001e 094B     		ldr	r3, .L12+8
 299 0020 1B78     		ldrb	r3, [r3]
 274:Generated_Source\PSoC6/I2C_UDB.c **** #endif /* (I2C_UDB_FF_IMPLEMENTED) */
 275:Generated_Source\PSoC6/I2C_UDB.c **** 
 276:Generated_Source\PSoC6/I2C_UDB.c ****     /* Disable interrupt on stop (enabled by write transaction) */
 277:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_DISABLE_INT_ON_STOP;
 300              		.loc 1 277 0
 301 0022 0948     		ldr	r0, .L12+12
 302 0024 0378     		ldrb	r3, [r0]
 303 0026 1E34     		adds	r4, r4, #30
 304 0028 A343     		bics	r3, r4
 305 002a 0370     		strb	r3, [r0]
 306              	.LVL12:
 307              	.LBB40:
 308              	.LBB41:
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   }
 309              		.loc 2 826 0
 310 002c C023     		movs	r3, #192
 311 002e 5B00     		lsls	r3, r3, #1
 312 0030 D150     		str	r1, [r2, r3]
 313              	.LVL13:
 314              	.LBE41:
 315              	.LBE40:
 278:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_ClearPendingInt();
 279:Generated_Source\PSoC6/I2C_UDB.c **** 
 280:Generated_Source\PSoC6/I2C_UDB.c ****     /* Reset FSM to default state */
 281:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_state = I2C_UDB_SM_IDLE;
 316              		.loc 1 281 0
 317 0032 1022     		movs	r2, #16
 318 0034 054B     		ldr	r3, .L12+16
 319 0036 1A70     		strb	r2, [r3]
 282:Generated_Source\PSoC6/I2C_UDB.c **** 
 283:Generated_Source\PSoC6/I2C_UDB.c ****     /* Clear busy statuses */
 284:Generated_Source\PSoC6/I2C_UDB.c **** #if (I2C_UDB_MODE_SLAVE_ENABLED)
 285:Generated_Source\PSoC6/I2C_UDB.c ****     I2C_UDB_slStatus &= (uint8) ~(I2C_UDB_SSTAT_RD_BUSY | I2C_UDB_SSTAT_WR_BUSY);
 286:Generated_Source\PSoC6/I2C_UDB.c **** #endif /* (I2C_UDB_MODE_SLAVE_ENABLED) */
 287:Generated_Source\PSoC6/I2C_UDB.c **** }
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 42


 320              		.loc 1 287 0
 321              		@ sp needed
 322 0038 10BD     		pop	{r4, pc}
 323              	.L13:
 324 003a C046     		.align	2
 325              	.L12:
 326 003c 00E100E0 		.word	-536813312
 327 0040 10173440 		.word	1077155600
 328 0044 10163440 		.word	1077155344
 329 0048 10183440 		.word	1077155856
 330 004c 00000000 		.word	I2C_UDB_state
 331              		.cfi_endproc
 332              	.LFE50:
 333              		.size	I2C_UDB_Stop, .-I2C_UDB_Stop
 334              		.comm	I2C_UDB_state,1,1
 335              		.global	I2C_UDB_initVar
 336              		.bss
 337              		.set	.LANCHOR0,. + 0
 338              		.type	I2C_UDB_initVar, %object
 339              		.size	I2C_UDB_initVar, 1
 340              	I2C_UDB_initVar:
 341 0000 00       		.space	1
 342              		.text
 343              	.Letext0:
 344              		.file 4 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cyble_416045_02.h"
 345              		.file 5 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 346              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 347              		.file 7 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 348              		.file 8 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 349              		.file 9 "Generated_Source\\PSoC6\\I2C_UDB_PVT.h"
 350              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 351              		.section	.debug_info,"",%progbits
 352              	.Ldebug_info0:
 353 0000 4A0A0000 		.4byte	0xa4a
 354 0004 0400     		.2byte	0x4
 355 0006 00000000 		.4byte	.Ldebug_abbrev0
 356 000a 04       		.byte	0x4
 357 000b 01       		.uleb128 0x1
 358 000c 36080000 		.4byte	.LASF190
 359 0010 0C       		.byte	0xc
 360 0011 CF090000 		.4byte	.LASF191
 361 0015 040B0000 		.4byte	.LASF192
 362 0019 00000000 		.4byte	.Ldebug_ranges0+0
 363 001d 00000000 		.4byte	0
 364 0021 00000000 		.4byte	.Ldebug_line0
 365 0025 02       		.uleb128 0x2
 366 0026 02       		.byte	0x2
 367 0027 1C010000 		.4byte	0x11c
 368 002b 04       		.byte	0x4
 369 002c 24       		.byte	0x24
 370 002d 1C010000 		.4byte	0x11c
 371 0031 03       		.uleb128 0x3
 372 0032 74000000 		.4byte	.LASF0
 373 0036 71       		.sleb128 -15
 374 0037 03       		.uleb128 0x3
 375 0038 2D090000 		.4byte	.LASF1
 376 003c 72       		.sleb128 -14
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 43


 377 003d 03       		.uleb128 0x3
 378 003e FF020000 		.4byte	.LASF2
 379 0042 73       		.sleb128 -13
 380 0043 03       		.uleb128 0x3
 381 0044 CB050000 		.4byte	.LASF3
 382 0048 7B       		.sleb128 -5
 383 0049 03       		.uleb128 0x3
 384 004a 87030000 		.4byte	.LASF4
 385 004e 7E       		.sleb128 -2
 386 004f 03       		.uleb128 0x3
 387 0050 2E050000 		.4byte	.LASF5
 388 0054 7F       		.sleb128 -1
 389 0055 04       		.uleb128 0x4
 390 0056 A4050000 		.4byte	.LASF6
 391 005a 00       		.byte	0
 392 005b 04       		.uleb128 0x4
 393 005c A20A0000 		.4byte	.LASF7
 394 0060 01       		.byte	0x1
 395 0061 04       		.uleb128 0x4
 396 0062 C1060000 		.4byte	.LASF8
 397 0066 02       		.byte	0x2
 398 0067 04       		.uleb128 0x4
 399 0068 04020000 		.4byte	.LASF9
 400 006c 03       		.byte	0x3
 401 006d 04       		.uleb128 0x4
 402 006e 79030000 		.4byte	.LASF10
 403 0072 04       		.byte	0x4
 404 0073 04       		.uleb128 0x4
 405 0074 E5070000 		.4byte	.LASF11
 406 0078 05       		.byte	0x5
 407 0079 04       		.uleb128 0x4
 408 007a A5090000 		.4byte	.LASF12
 409 007e 06       		.byte	0x6
 410 007f 04       		.uleb128 0x4
 411 0080 F60A0000 		.4byte	.LASF13
 412 0084 07       		.byte	0x7
 413 0085 04       		.uleb128 0x4
 414 0086 5C040000 		.4byte	.LASF14
 415 008a 08       		.byte	0x8
 416 008b 04       		.uleb128 0x4
 417 008c BD050000 		.4byte	.LASF15
 418 0090 09       		.byte	0x9
 419 0091 04       		.uleb128 0x4
 420 0092 58090000 		.4byte	.LASF16
 421 0096 0A       		.byte	0xa
 422 0097 04       		.uleb128 0x4
 423 0098 B00A0000 		.4byte	.LASF17
 424 009c 0B       		.byte	0xb
 425 009d 04       		.uleb128 0x4
 426 009e 20040000 		.4byte	.LASF18
 427 00a2 0C       		.byte	0xc
 428 00a3 04       		.uleb128 0x4
 429 00a4 D7050000 		.4byte	.LASF19
 430 00a8 0D       		.byte	0xd
 431 00a9 04       		.uleb128 0x4
 432 00aa E6060000 		.4byte	.LASF20
 433 00ae 0E       		.byte	0xe
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 44


 434 00af 04       		.uleb128 0x4
 435 00b0 35000000 		.4byte	.LASF21
 436 00b4 0F       		.byte	0xf
 437 00b5 04       		.uleb128 0x4
 438 00b6 C1010000 		.4byte	.LASF22
 439 00ba 10       		.byte	0x10
 440 00bb 04       		.uleb128 0x4
 441 00bc 1D030000 		.4byte	.LASF23
 442 00c0 11       		.byte	0x11
 443 00c1 04       		.uleb128 0x4
 444 00c2 D9080000 		.4byte	.LASF24
 445 00c6 12       		.byte	0x12
 446 00c7 04       		.uleb128 0x4
 447 00c8 1C060000 		.4byte	.LASF25
 448 00cc 13       		.byte	0x13
 449 00cd 04       		.uleb128 0x4
 450 00ce D5030000 		.4byte	.LASF26
 451 00d2 14       		.byte	0x14
 452 00d3 04       		.uleb128 0x4
 453 00d4 ED040000 		.4byte	.LASF27
 454 00d8 15       		.byte	0x15
 455 00d9 04       		.uleb128 0x4
 456 00da 230A0000 		.4byte	.LASF28
 457 00de 16       		.byte	0x16
 458 00df 04       		.uleb128 0x4
 459 00e0 950B0000 		.4byte	.LASF29
 460 00e4 17       		.byte	0x17
 461 00e5 04       		.uleb128 0x4
 462 00e6 41010000 		.4byte	.LASF30
 463 00ea 18       		.byte	0x18
 464 00eb 04       		.uleb128 0x4
 465 00ec 39060000 		.4byte	.LASF31
 466 00f0 19       		.byte	0x19
 467 00f1 04       		.uleb128 0x4
 468 00f2 E0000000 		.4byte	.LASF32
 469 00f6 1A       		.byte	0x1a
 470 00f7 04       		.uleb128 0x4
 471 00f8 1E090000 		.4byte	.LASF33
 472 00fc 1B       		.byte	0x1b
 473 00fd 04       		.uleb128 0x4
 474 00fe 5B020000 		.4byte	.LASF34
 475 0102 1C       		.byte	0x1c
 476 0103 04       		.uleb128 0x4
 477 0104 ED030000 		.4byte	.LASF35
 478 0108 1D       		.byte	0x1d
 479 0109 04       		.uleb128 0x4
 480 010a C0090000 		.4byte	.LASF36
 481 010e 1E       		.byte	0x1e
 482 010f 04       		.uleb128 0x4
 483 0110 0E030000 		.4byte	.LASF37
 484 0114 1F       		.byte	0x1f
 485 0115 04       		.uleb128 0x4
 486 0116 90070000 		.4byte	.LASF38
 487 011a F0       		.byte	0xf0
 488 011b 00       		.byte	0
 489 011c 05       		.uleb128 0x5
 490 011d 02       		.byte	0x2
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 45


 491 011e 05       		.byte	0x5
 492 011f A1070000 		.4byte	.LASF39
 493 0123 06       		.uleb128 0x6
 494 0124 01090000 		.4byte	.LASF42
 495 0128 04       		.byte	0x4
 496 0129 F4       		.byte	0xf4
 497 012a 25000000 		.4byte	0x25
 498 012e 05       		.uleb128 0x5
 499 012f 01       		.byte	0x1
 500 0130 08       		.byte	0x8
 501 0131 54070000 		.4byte	.LASF40
 502 0135 05       		.uleb128 0x5
 503 0136 01       		.byte	0x1
 504 0137 06       		.byte	0x6
 505 0138 A0010000 		.4byte	.LASF41
 506 013c 06       		.uleb128 0x6
 507 013d 8D000000 		.4byte	.LASF43
 508 0141 05       		.byte	0x5
 509 0142 1D       		.byte	0x1d
 510 0143 2E010000 		.4byte	0x12e
 511 0147 06       		.uleb128 0x6
 512 0148 6F030000 		.4byte	.LASF44
 513 014c 05       		.byte	0x5
 514 014d 29       		.byte	0x29
 515 014e 1C010000 		.4byte	0x11c
 516 0152 06       		.uleb128 0x6
 517 0153 F6080000 		.4byte	.LASF45
 518 0157 05       		.byte	0x5
 519 0158 2B       		.byte	0x2b
 520 0159 5D010000 		.4byte	0x15d
 521 015d 05       		.uleb128 0x5
 522 015e 02       		.byte	0x2
 523 015f 07       		.byte	0x7
 524 0160 7B090000 		.4byte	.LASF46
 525 0164 06       		.uleb128 0x6
 526 0165 41090000 		.4byte	.LASF47
 527 0169 05       		.byte	0x5
 528 016a 3F       		.byte	0x3f
 529 016b 6F010000 		.4byte	0x16f
 530 016f 05       		.uleb128 0x5
 531 0170 04       		.byte	0x4
 532 0171 05       		.byte	0x5
 533 0172 30020000 		.4byte	.LASF48
 534 0176 06       		.uleb128 0x6
 535 0177 3E030000 		.4byte	.LASF49
 536 017b 05       		.byte	0x5
 537 017c 41       		.byte	0x41
 538 017d 81010000 		.4byte	0x181
 539 0181 05       		.uleb128 0x5
 540 0182 04       		.byte	0x4
 541 0183 07       		.byte	0x7
 542 0184 0E040000 		.4byte	.LASF50
 543 0188 05       		.uleb128 0x5
 544 0189 08       		.byte	0x8
 545 018a 05       		.byte	0x5
 546 018b 92010000 		.4byte	.LASF51
 547 018f 05       		.uleb128 0x5
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 46


 548 0190 08       		.byte	0x8
 549 0191 07       		.byte	0x7
 550 0192 FE000000 		.4byte	.LASF52
 551 0196 07       		.uleb128 0x7
 552 0197 04       		.byte	0x4
 553 0198 05       		.byte	0x5
 554 0199 696E7400 		.ascii	"int\000"
 555 019d 05       		.uleb128 0x5
 556 019e 04       		.byte	0x4
 557 019f 07       		.byte	0x7
 558 01a0 C8030000 		.4byte	.LASF53
 559 01a4 06       		.uleb128 0x6
 560 01a5 670A0000 		.4byte	.LASF54
 561 01a9 06       		.byte	0x6
 562 01aa 18       		.byte	0x18
 563 01ab 3C010000 		.4byte	0x13c
 564 01af 06       		.uleb128 0x6
 565 01b0 8A010000 		.4byte	.LASF55
 566 01b4 06       		.byte	0x6
 567 01b5 20       		.byte	0x20
 568 01b6 47010000 		.4byte	0x147
 569 01ba 06       		.uleb128 0x6
 570 01bb E4030000 		.4byte	.LASF56
 571 01bf 06       		.byte	0x6
 572 01c0 24       		.byte	0x24
 573 01c1 52010000 		.4byte	0x152
 574 01c5 06       		.uleb128 0x6
 575 01c6 4C070000 		.4byte	.LASF57
 576 01ca 06       		.byte	0x6
 577 01cb 2C       		.byte	0x2c
 578 01cc 64010000 		.4byte	0x164
 579 01d0 06       		.uleb128 0x6
 580 01d1 1B080000 		.4byte	.LASF58
 581 01d5 06       		.byte	0x6
 582 01d6 30       		.byte	0x30
 583 01d7 76010000 		.4byte	0x176
 584 01db 08       		.uleb128 0x8
 585 01dc 2003     		.2byte	0x320
 586 01de 02       		.byte	0x2
 587 01df 4801     		.2byte	0x148
 588 01e1 6D020000 		.4byte	0x26d
 589 01e5 09       		.uleb128 0x9
 590 01e6 AB070000 		.4byte	.LASF59
 591 01ea 02       		.byte	0x2
 592 01eb 4A01     		.2byte	0x14a
 593 01ed 89020000 		.4byte	0x289
 594 01f1 00       		.byte	0
 595 01f2 09       		.uleb128 0x9
 596 01f3 F5060000 		.4byte	.LASF60
 597 01f7 02       		.byte	0x2
 598 01f8 4B01     		.2byte	0x14b
 599 01fa 8E020000 		.4byte	0x28e
 600 01fe 04       		.byte	0x4
 601 01ff 09       		.uleb128 0x9
 602 0200 85060000 		.4byte	.LASF61
 603 0204 02       		.byte	0x2
 604 0205 4C01     		.2byte	0x14c
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 47


 605 0207 9E020000 		.4byte	0x29e
 606 020b 80       		.byte	0x80
 607 020c 09       		.uleb128 0x9
 608 020d 6F0A0000 		.4byte	.LASF62
 609 0211 02       		.byte	0x2
 610 0212 4D01     		.2byte	0x14d
 611 0214 8E020000 		.4byte	0x28e
 612 0218 84       		.byte	0x84
 613 0219 0A       		.uleb128 0xa
 614 021a 50010000 		.4byte	.LASF63
 615 021e 02       		.byte	0x2
 616 021f 4E01     		.2byte	0x14e
 617 0221 A3020000 		.4byte	0x2a3
 618 0225 0001     		.2byte	0x100
 619 0227 0A       		.uleb128 0xa
 620 0228 DB070000 		.4byte	.LASF64
 621 022c 02       		.byte	0x2
 622 022d 4F01     		.2byte	0x14f
 623 022f 8E020000 		.4byte	0x28e
 624 0233 0401     		.2byte	0x104
 625 0235 0A       		.uleb128 0xa
 626 0236 00000000 		.4byte	.LASF65
 627 023a 02       		.byte	0x2
 628 023b 5001     		.2byte	0x150
 629 023d A8020000 		.4byte	0x2a8
 630 0241 8001     		.2byte	0x180
 631 0243 0A       		.uleb128 0xa
 632 0244 13070000 		.4byte	.LASF66
 633 0248 02       		.byte	0x2
 634 0249 5101     		.2byte	0x151
 635 024b 8E020000 		.4byte	0x28e
 636 024f 8401     		.2byte	0x184
 637 0251 0A       		.uleb128 0xa
 638 0252 01080000 		.4byte	.LASF67
 639 0256 02       		.byte	0x2
 640 0257 5201     		.2byte	0x152
 641 0259 AD020000 		.4byte	0x2ad
 642 025d 0002     		.2byte	0x200
 643 025f 0B       		.uleb128 0xb
 644 0260 495000   		.ascii	"IP\000"
 645 0263 02       		.byte	0x2
 646 0264 5301     		.2byte	0x153
 647 0266 CD020000 		.4byte	0x2cd
 648 026a 0003     		.2byte	0x300
 649 026c 00       		.byte	0
 650 026d 0C       		.uleb128 0xc
 651 026e 84020000 		.4byte	0x284
 652 0272 7D020000 		.4byte	0x27d
 653 0276 0D       		.uleb128 0xd
 654 0277 7D020000 		.4byte	0x27d
 655 027b 00       		.byte	0
 656 027c 00       		.byte	0
 657 027d 05       		.uleb128 0x5
 658 027e 04       		.byte	0x4
 659 027f 07       		.byte	0x7
 660 0280 9B050000 		.4byte	.LASF68
 661 0284 0E       		.uleb128 0xe
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 48


 662 0285 D0010000 		.4byte	0x1d0
 663 0289 0E       		.uleb128 0xe
 664 028a 6D020000 		.4byte	0x26d
 665 028e 0C       		.uleb128 0xc
 666 028f D0010000 		.4byte	0x1d0
 667 0293 9E020000 		.4byte	0x29e
 668 0297 0D       		.uleb128 0xd
 669 0298 7D020000 		.4byte	0x27d
 670 029c 1E       		.byte	0x1e
 671 029d 00       		.byte	0
 672 029e 0E       		.uleb128 0xe
 673 029f 6D020000 		.4byte	0x26d
 674 02a3 0E       		.uleb128 0xe
 675 02a4 6D020000 		.4byte	0x26d
 676 02a8 0E       		.uleb128 0xe
 677 02a9 6D020000 		.4byte	0x26d
 678 02ad 0C       		.uleb128 0xc
 679 02ae D0010000 		.4byte	0x1d0
 680 02b2 BD020000 		.4byte	0x2bd
 681 02b6 0D       		.uleb128 0xd
 682 02b7 7D020000 		.4byte	0x27d
 683 02bb 3F       		.byte	0x3f
 684 02bc 00       		.byte	0
 685 02bd 0C       		.uleb128 0xc
 686 02be 84020000 		.4byte	0x284
 687 02c2 CD020000 		.4byte	0x2cd
 688 02c6 0D       		.uleb128 0xd
 689 02c7 7D020000 		.4byte	0x27d
 690 02cb 07       		.byte	0x7
 691 02cc 00       		.byte	0
 692 02cd 0E       		.uleb128 0xe
 693 02ce BD020000 		.4byte	0x2bd
 694 02d2 0F       		.uleb128 0xf
 695 02d3 B0070000 		.4byte	.LASF69
 696 02d7 02       		.byte	0x2
 697 02d8 5401     		.2byte	0x154
 698 02da DB010000 		.4byte	0x1db
 699 02de 10       		.uleb128 0x10
 700 02df 28       		.byte	0x28
 701 02e0 02       		.byte	0x2
 702 02e1 6301     		.2byte	0x163
 703 02e3 5D030000 		.4byte	0x35d
 704 02e7 09       		.uleb128 0x9
 705 02e8 3B010000 		.4byte	.LASF70
 706 02ec 02       		.byte	0x2
 707 02ed 6501     		.2byte	0x165
 708 02ef 5D030000 		.4byte	0x35d
 709 02f3 00       		.byte	0
 710 02f4 09       		.uleb128 0x9
 711 02f5 9E040000 		.4byte	.LASF71
 712 02f9 02       		.byte	0x2
 713 02fa 6601     		.2byte	0x166
 714 02fc 84020000 		.4byte	0x284
 715 0300 04       		.byte	0x4
 716 0301 09       		.uleb128 0x9
 717 0302 43040000 		.4byte	.LASF72
 718 0306 02       		.byte	0x2
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 49


 719 0307 6801     		.2byte	0x168
 720 0309 84020000 		.4byte	0x284
 721 030d 08       		.byte	0x8
 722 030e 09       		.uleb128 0x9
 723 030f A3040000 		.4byte	.LASF73
 724 0313 02       		.byte	0x2
 725 0314 6C01     		.2byte	0x16c
 726 0316 84020000 		.4byte	0x284
 727 031a 0C       		.byte	0xc
 728 031b 11       		.uleb128 0x11
 729 031c 53435200 		.ascii	"SCR\000"
 730 0320 02       		.byte	0x2
 731 0321 6D01     		.2byte	0x16d
 732 0323 84020000 		.4byte	0x284
 733 0327 10       		.byte	0x10
 734 0328 11       		.uleb128 0x11
 735 0329 43435200 		.ascii	"CCR\000"
 736 032d 02       		.byte	0x2
 737 032e 6E01     		.2byte	0x16e
 738 0330 84020000 		.4byte	0x284
 739 0334 14       		.byte	0x14
 740 0335 09       		.uleb128 0x9
 741 0336 FF060000 		.4byte	.LASF74
 742 033a 02       		.byte	0x2
 743 033b 6F01     		.2byte	0x16f
 744 033d D0010000 		.4byte	0x1d0
 745 0341 18       		.byte	0x18
 746 0342 11       		.uleb128 0x11
 747 0343 53485000 		.ascii	"SHP\000"
 748 0347 02       		.byte	0x2
 749 0348 7001     		.2byte	0x170
 750 034a 72030000 		.4byte	0x372
 751 034e 1C       		.byte	0x1c
 752 034f 09       		.uleb128 0x9
 753 0350 62070000 		.4byte	.LASF75
 754 0354 02       		.byte	0x2
 755 0355 7101     		.2byte	0x171
 756 0357 84020000 		.4byte	0x284
 757 035b 24       		.byte	0x24
 758 035c 00       		.byte	0
 759 035d 12       		.uleb128 0x12
 760 035e 84020000 		.4byte	0x284
 761 0362 0C       		.uleb128 0xc
 762 0363 84020000 		.4byte	0x284
 763 0367 72030000 		.4byte	0x372
 764 036b 0D       		.uleb128 0xd
 765 036c 7D020000 		.4byte	0x27d
 766 0370 01       		.byte	0x1
 767 0371 00       		.byte	0
 768 0372 0E       		.uleb128 0xe
 769 0373 62030000 		.4byte	0x362
 770 0377 0F       		.uleb128 0xf
 771 0378 66030000 		.4byte	.LASF76
 772 037c 02       		.byte	0x2
 773 037d 7201     		.2byte	0x172
 774 037f DE020000 		.4byte	0x2de
 775 0383 0E       		.uleb128 0xe
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 50


 776 0384 A4010000 		.4byte	0x1a4
 777 0388 05       		.uleb128 0x5
 778 0389 08       		.byte	0x8
 779 038a 04       		.byte	0x4
 780 038b C8080000 		.4byte	.LASF77
 781 038f 13       		.uleb128 0x13
 782 0390 B8       		.byte	0xb8
 783 0391 07       		.byte	0x7
 784 0392 34       		.byte	0x34
 785 0393 A0070000 		.4byte	0x7a0
 786 0397 14       		.uleb128 0x14
 787 0398 D6000000 		.4byte	.LASF78
 788 039c 07       		.byte	0x7
 789 039d 37       		.byte	0x37
 790 039e D0010000 		.4byte	0x1d0
 791 03a2 00       		.byte	0
 792 03a3 14       		.uleb128 0x14
 793 03a4 D0010000 		.4byte	.LASF79
 794 03a8 07       		.byte	0x7
 795 03a9 38       		.byte	0x38
 796 03aa D0010000 		.4byte	0x1d0
 797 03ae 04       		.byte	0x4
 798 03af 14       		.uleb128 0x14
 799 03b0 6A020000 		.4byte	.LASF80
 800 03b4 07       		.byte	0x7
 801 03b5 39       		.byte	0x39
 802 03b6 D0010000 		.4byte	0x1d0
 803 03ba 08       		.byte	0x8
 804 03bb 14       		.uleb128 0x14
 805 03bc 44070000 		.4byte	.LASF81
 806 03c0 07       		.byte	0x7
 807 03c1 3A       		.byte	0x3a
 808 03c2 D0010000 		.4byte	0x1d0
 809 03c6 0C       		.byte	0xc
 810 03c7 14       		.uleb128 0x14
 811 03c8 DB010000 		.4byte	.LASF82
 812 03cc 07       		.byte	0x7
 813 03cd 3B       		.byte	0x3b
 814 03ce D0010000 		.4byte	0x1d0
 815 03d2 10       		.byte	0x10
 816 03d3 14       		.uleb128 0x14
 817 03d4 12020000 		.4byte	.LASF83
 818 03d8 07       		.byte	0x7
 819 03d9 3C       		.byte	0x3c
 820 03da D0010000 		.4byte	0x1d0
 821 03de 14       		.byte	0x14
 822 03df 14       		.uleb128 0x14
 823 03e0 3A040000 		.4byte	.LASF84
 824 03e4 07       		.byte	0x7
 825 03e5 3D       		.byte	0x3d
 826 03e6 D0010000 		.4byte	0x1d0
 827 03ea 18       		.byte	0x18
 828 03eb 14       		.uleb128 0x14
 829 03ec 5E000000 		.4byte	.LASF85
 830 03f0 07       		.byte	0x7
 831 03f1 3E       		.byte	0x3e
 832 03f2 D0010000 		.4byte	0x1d0
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 51


 833 03f6 1C       		.byte	0x1c
 834 03f7 14       		.uleb128 0x14
 835 03f8 EE0A0000 		.4byte	.LASF86
 836 03fc 07       		.byte	0x7
 837 03fd 3F       		.byte	0x3f
 838 03fe D0010000 		.4byte	0x1d0
 839 0402 20       		.byte	0x20
 840 0403 14       		.uleb128 0x14
 841 0404 A9060000 		.4byte	.LASF87
 842 0408 07       		.byte	0x7
 843 0409 40       		.byte	0x40
 844 040a D0010000 		.4byte	0x1d0
 845 040e 24       		.byte	0x24
 846 040f 14       		.uleb128 0x14
 847 0410 68050000 		.4byte	.LASF88
 848 0414 07       		.byte	0x7
 849 0415 43       		.byte	0x43
 850 0416 A4010000 		.4byte	0x1a4
 851 041a 28       		.byte	0x28
 852 041b 14       		.uleb128 0x14
 853 041c 44000000 		.4byte	.LASF89
 854 0420 07       		.byte	0x7
 855 0421 44       		.byte	0x44
 856 0422 A4010000 		.4byte	0x1a4
 857 0426 29       		.byte	0x29
 858 0427 14       		.uleb128 0x14
 859 0428 E40A0000 		.4byte	.LASF90
 860 042c 07       		.byte	0x7
 861 042d 45       		.byte	0x45
 862 042e A4010000 		.4byte	0x1a4
 863 0432 2A       		.byte	0x2a
 864 0433 14       		.uleb128 0x14
 865 0434 9B060000 		.4byte	.LASF91
 866 0438 07       		.byte	0x7
 867 0439 46       		.byte	0x46
 868 043a A4010000 		.4byte	0x1a4
 869 043e 2B       		.byte	0x2b
 870 043f 14       		.uleb128 0x14
 871 0440 B2040000 		.4byte	.LASF92
 872 0444 07       		.byte	0x7
 873 0445 47       		.byte	0x47
 874 0446 A4010000 		.4byte	0x1a4
 875 044a 2C       		.byte	0x2c
 876 044b 14       		.uleb128 0x14
 877 044c 4B090000 		.4byte	.LASF93
 878 0450 07       		.byte	0x7
 879 0451 48       		.byte	0x48
 880 0452 A4010000 		.4byte	0x1a4
 881 0456 2D       		.byte	0x2d
 882 0457 14       		.uleb128 0x14
 883 0458 E4010000 		.4byte	.LASF94
 884 045c 07       		.byte	0x7
 885 045d 49       		.byte	0x49
 886 045e A4010000 		.4byte	0x1a4
 887 0462 2E       		.byte	0x2e
 888 0463 14       		.uleb128 0x14
 889 0464 7A050000 		.4byte	.LASF95
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 52


 890 0468 07       		.byte	0x7
 891 0469 4A       		.byte	0x4a
 892 046a A4010000 		.4byte	0x1a4
 893 046e 2F       		.byte	0x2f
 894 046f 14       		.uleb128 0x14
 895 0470 48060000 		.4byte	.LASF96
 896 0474 07       		.byte	0x7
 897 0475 4B       		.byte	0x4b
 898 0476 A4010000 		.4byte	0x1a4
 899 047a 30       		.byte	0x30
 900 047b 14       		.uleb128 0x14
 901 047c 2F040000 		.4byte	.LASF97
 902 0480 07       		.byte	0x7
 903 0481 4E       		.byte	0x4e
 904 0482 A4010000 		.4byte	0x1a4
 905 0486 31       		.byte	0x31
 906 0487 14       		.uleb128 0x14
 907 0488 7F000000 		.4byte	.LASF98
 908 048c 07       		.byte	0x7
 909 048d 4F       		.byte	0x4f
 910 048e A4010000 		.4byte	0x1a4
 911 0492 32       		.byte	0x32
 912 0493 14       		.uleb128 0x14
 913 0494 BC030000 		.4byte	.LASF99
 914 0498 07       		.byte	0x7
 915 0499 50       		.byte	0x50
 916 049a A4010000 		.4byte	0x1a4
 917 049e 33       		.byte	0x33
 918 049f 14       		.uleb128 0x14
 919 04a0 F4050000 		.4byte	.LASF100
 920 04a4 07       		.byte	0x7
 921 04a5 51       		.byte	0x51
 922 04a6 A4010000 		.4byte	0x1a4
 923 04aa 34       		.byte	0x34
 924 04ab 14       		.uleb128 0x14
 925 04ac B3090000 		.4byte	.LASF101
 926 04b0 07       		.byte	0x7
 927 04b1 52       		.byte	0x52
 928 04b2 AF010000 		.4byte	0x1af
 929 04b6 36       		.byte	0x36
 930 04b7 14       		.uleb128 0x14
 931 04b8 8A020000 		.4byte	.LASF102
 932 04bc 07       		.byte	0x7
 933 04bd 53       		.byte	0x53
 934 04be AF010000 		.4byte	0x1af
 935 04c2 38       		.byte	0x38
 936 04c3 14       		.uleb128 0x14
 937 04c4 320A0000 		.4byte	.LASF103
 938 04c8 07       		.byte	0x7
 939 04c9 54       		.byte	0x54
 940 04ca AF010000 		.4byte	0x1af
 941 04ce 3A       		.byte	0x3a
 942 04cf 14       		.uleb128 0x14
 943 04d0 D50A0000 		.4byte	.LASF104
 944 04d4 07       		.byte	0x7
 945 04d5 55       		.byte	0x55
 946 04d6 A4010000 		.4byte	0x1a4
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 53


 947 04da 3C       		.byte	0x3c
 948 04db 14       		.uleb128 0x14
 949 04dc C4020000 		.4byte	.LASF105
 950 04e0 07       		.byte	0x7
 951 04e1 56       		.byte	0x56
 952 04e2 A4010000 		.4byte	0x1a4
 953 04e6 3D       		.byte	0x3d
 954 04e7 14       		.uleb128 0x14
 955 04e8 F3070000 		.4byte	.LASF106
 956 04ec 07       		.byte	0x7
 957 04ed 57       		.byte	0x57
 958 04ee A4010000 		.4byte	0x1a4
 959 04f2 3E       		.byte	0x3e
 960 04f3 14       		.uleb128 0x14
 961 04f4 52000000 		.4byte	.LASF107
 962 04f8 07       		.byte	0x7
 963 04f9 58       		.byte	0x58
 964 04fa A4010000 		.4byte	0x1a4
 965 04fe 3F       		.byte	0x3f
 966 04ff 14       		.uleb128 0x14
 967 0500 B4060000 		.4byte	.LASF108
 968 0504 07       		.byte	0x7
 969 0505 59       		.byte	0x59
 970 0506 A4010000 		.4byte	0x1a4
 971 050a 40       		.byte	0x40
 972 050b 14       		.uleb128 0x14
 973 050c 56030000 		.4byte	.LASF109
 974 0510 07       		.byte	0x7
 975 0511 5A       		.byte	0x5a
 976 0512 A4010000 		.4byte	0x1a4
 977 0516 41       		.byte	0x41
 978 0517 14       		.uleb128 0x14
 979 0518 67010000 		.4byte	.LASF110
 980 051c 07       		.byte	0x7
 981 051d 5B       		.byte	0x5b
 982 051e A4010000 		.4byte	0x1a4
 983 0522 42       		.byte	0x42
 984 0523 14       		.uleb128 0x14
 985 0524 6B060000 		.4byte	.LASF111
 986 0528 07       		.byte	0x7
 987 0529 5C       		.byte	0x5c
 988 052a A4010000 		.4byte	0x1a4
 989 052e 43       		.byte	0x43
 990 052f 14       		.uleb128 0x14
 991 0530 79020000 		.4byte	.LASF112
 992 0534 07       		.byte	0x7
 993 0535 5D       		.byte	0x5d
 994 0536 A4010000 		.4byte	0x1a4
 995 053a 44       		.byte	0x44
 996 053b 14       		.uleb128 0x14
 997 053c 24080000 		.4byte	.LASF113
 998 0540 07       		.byte	0x7
 999 0541 5E       		.byte	0x5e
 1000 0542 D0010000 		.4byte	0x1d0
 1001 0546 48       		.byte	0x48
 1002 0547 14       		.uleb128 0x14
 1003 0548 4D020000 		.4byte	.LASF114
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 54


 1004 054c 07       		.byte	0x7
 1005 054d 5F       		.byte	0x5f
 1006 054e D0010000 		.4byte	0x1d0
 1007 0552 4C       		.byte	0x4c
 1008 0553 14       		.uleb128 0x14
 1009 0554 840B0000 		.4byte	.LASF115
 1010 0558 07       		.byte	0x7
 1011 0559 60       		.byte	0x60
 1012 055a A4010000 		.4byte	0x1a4
 1013 055e 50       		.byte	0x50
 1014 055f 14       		.uleb128 0x14
 1015 0560 55010000 		.4byte	.LASF116
 1016 0564 07       		.byte	0x7
 1017 0565 61       		.byte	0x61
 1018 0566 A4010000 		.4byte	0x1a4
 1019 056a 51       		.byte	0x51
 1020 056b 14       		.uleb128 0x14
 1021 056c 570A0000 		.4byte	.LASF117
 1022 0570 07       		.byte	0x7
 1023 0571 62       		.byte	0x62
 1024 0572 A4010000 		.4byte	0x1a4
 1025 0576 52       		.byte	0x52
 1026 0577 14       		.uleb128 0x14
 1027 0578 720B0000 		.4byte	.LASF118
 1028 057c 07       		.byte	0x7
 1029 057d 63       		.byte	0x63
 1030 057e A4010000 		.4byte	0x1a4
 1031 0582 53       		.byte	0x53
 1032 0583 14       		.uleb128 0x14
 1033 0584 0B080000 		.4byte	.LASF119
 1034 0588 07       		.byte	0x7
 1035 0589 64       		.byte	0x64
 1036 058a A4010000 		.4byte	0x1a4
 1037 058e 54       		.byte	0x54
 1038 058f 14       		.uleb128 0x14
 1039 0590 010A0000 		.4byte	.LASF120
 1040 0594 07       		.byte	0x7
 1041 0595 65       		.byte	0x65
 1042 0596 A4010000 		.4byte	0x1a4
 1043 059a 55       		.byte	0x55
 1044 059b 14       		.uleb128 0x14
 1045 059c 67090000 		.4byte	.LASF121
 1046 05a0 07       		.byte	0x7
 1047 05a1 66       		.byte	0x66
 1048 05a2 A4010000 		.4byte	0x1a4
 1049 05a6 56       		.byte	0x56
 1050 05a7 14       		.uleb128 0x14
 1051 05a8 48040000 		.4byte	.LASF122
 1052 05ac 07       		.byte	0x7
 1053 05ad 67       		.byte	0x67
 1054 05ae A4010000 		.4byte	0x1a4
 1055 05b2 57       		.byte	0x57
 1056 05b3 14       		.uleb128 0x14
 1057 05b4 0E000000 		.4byte	.LASF123
 1058 05b8 07       		.byte	0x7
 1059 05b9 68       		.byte	0x68
 1060 05ba A4010000 		.4byte	0x1a4
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 55


 1061 05be 58       		.byte	0x58
 1062 05bf 14       		.uleb128 0x14
 1063 05c0 68070000 		.4byte	.LASF124
 1064 05c4 07       		.byte	0x7
 1065 05c5 69       		.byte	0x69
 1066 05c6 A4010000 		.4byte	0x1a4
 1067 05ca 59       		.byte	0x59
 1068 05cb 14       		.uleb128 0x14
 1069 05cc B2050000 		.4byte	.LASF125
 1070 05d0 07       		.byte	0x7
 1071 05d1 6E       		.byte	0x6e
 1072 05d2 BA010000 		.4byte	0x1ba
 1073 05d6 5A       		.byte	0x5a
 1074 05d7 14       		.uleb128 0x14
 1075 05d8 8E090000 		.4byte	.LASF126
 1076 05dc 07       		.byte	0x7
 1077 05dd 6F       		.byte	0x6f
 1078 05de BA010000 		.4byte	0x1ba
 1079 05e2 5C       		.byte	0x5c
 1080 05e3 14       		.uleb128 0x14
 1081 05e4 EF000000 		.4byte	.LASF127
 1082 05e8 07       		.byte	0x7
 1083 05e9 70       		.byte	0x70
 1084 05ea A4010000 		.4byte	0x1a4
 1085 05ee 5E       		.byte	0x5e
 1086 05ef 14       		.uleb128 0x14
 1087 05f0 29070000 		.4byte	.LASF128
 1088 05f4 07       		.byte	0x7
 1089 05f5 71       		.byte	0x71
 1090 05f6 A4010000 		.4byte	0x1a4
 1091 05fa 5F       		.byte	0x5f
 1092 05fb 14       		.uleb128 0x14
 1093 05fc 54060000 		.4byte	.LASF129
 1094 0600 07       		.byte	0x7
 1095 0601 72       		.byte	0x72
 1096 0602 A4010000 		.4byte	0x1a4
 1097 0606 60       		.byte	0x60
 1098 0607 14       		.uleb128 0x14
 1099 0608 D5060000 		.4byte	.LASF130
 1100 060c 07       		.byte	0x7
 1101 060d 73       		.byte	0x73
 1102 060e D0010000 		.4byte	0x1d0
 1103 0612 64       		.byte	0x64
 1104 0613 14       		.uleb128 0x14
 1105 0614 15010000 		.4byte	.LASF131
 1106 0618 07       		.byte	0x7
 1107 0619 76       		.byte	0x76
 1108 061a BA010000 		.4byte	0x1ba
 1109 061e 68       		.byte	0x68
 1110 061f 14       		.uleb128 0x14
 1111 0620 FC030000 		.4byte	.LASF132
 1112 0624 07       		.byte	0x7
 1113 0625 77       		.byte	0x77
 1114 0626 BA010000 		.4byte	0x1ba
 1115 062a 6A       		.byte	0x6a
 1116 062b 14       		.uleb128 0x14
 1117 062c 6A040000 		.4byte	.LASF133
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 56


 1118 0630 07       		.byte	0x7
 1119 0631 78       		.byte	0x78
 1120 0632 BA010000 		.4byte	0x1ba
 1121 0636 6C       		.byte	0x6c
 1122 0637 14       		.uleb128 0x14
 1123 0638 67000000 		.4byte	.LASF134
 1124 063c 07       		.byte	0x7
 1125 063d 79       		.byte	0x79
 1126 063e BA010000 		.4byte	0x1ba
 1127 0642 6E       		.byte	0x6e
 1128 0643 14       		.uleb128 0x14
 1129 0644 C7070000 		.4byte	.LASF135
 1130 0648 07       		.byte	0x7
 1131 0649 7B       		.byte	0x7b
 1132 064a A4010000 		.4byte	0x1a4
 1133 064e 70       		.byte	0x70
 1134 064f 14       		.uleb128 0x14
 1135 0650 AC010000 		.4byte	.LASF136
 1136 0654 07       		.byte	0x7
 1137 0655 7C       		.byte	0x7c
 1138 0656 A4010000 		.4byte	0x1a4
 1139 065a 71       		.byte	0x71
 1140 065b 14       		.uleb128 0x14
 1141 065c 5C0B0000 		.4byte	.LASF137
 1142 0660 07       		.byte	0x7
 1143 0661 7D       		.byte	0x7d
 1144 0662 A4010000 		.4byte	0x1a4
 1145 0666 72       		.byte	0x72
 1146 0667 14       		.uleb128 0x14
 1147 0668 05060000 		.4byte	.LASF138
 1148 066c 07       		.byte	0x7
 1149 066d 7E       		.byte	0x7e
 1150 066e A4010000 		.4byte	0x1a4
 1151 0672 73       		.byte	0x73
 1152 0673 14       		.uleb128 0x14
 1153 0674 CF020000 		.4byte	.LASF139
 1154 0678 07       		.byte	0x7
 1155 0679 80       		.byte	0x80
 1156 067a BA010000 		.4byte	0x1ba
 1157 067e 74       		.byte	0x74
 1158 067f 14       		.uleb128 0x14
 1159 0680 0B090000 		.4byte	.LASF140
 1160 0684 07       		.byte	0x7
 1161 0685 81       		.byte	0x81
 1162 0686 BA010000 		.4byte	0x1ba
 1163 068a 76       		.byte	0x76
 1164 068b 14       		.uleb128 0x14
 1165 068c AF020000 		.4byte	.LASF141
 1166 0690 07       		.byte	0x7
 1167 0691 82       		.byte	0x82
 1168 0692 BA010000 		.4byte	0x1ba
 1169 0696 78       		.byte	0x78
 1170 0697 14       		.uleb128 0x14
 1171 0698 97000000 		.4byte	.LASF142
 1172 069c 07       		.byte	0x7
 1173 069d 83       		.byte	0x83
 1174 069e BA010000 		.4byte	0x1ba
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 57


 1175 06a2 7A       		.byte	0x7a
 1176 06a3 14       		.uleb128 0x14
 1177 06a4 8D0A0000 		.4byte	.LASF143
 1178 06a8 07       		.byte	0x7
 1179 06a9 86       		.byte	0x86
 1180 06aa A4010000 		.4byte	0x1a4
 1181 06ae 7C       		.byte	0x7c
 1182 06af 14       		.uleb128 0x14
 1183 06b0 F0090000 		.4byte	.LASF144
 1184 06b4 07       		.byte	0x7
 1185 06b5 87       		.byte	0x87
 1186 06b6 A4010000 		.4byte	0x1a4
 1187 06ba 7D       		.byte	0x7d
 1188 06bb 14       		.uleb128 0x14
 1189 06bc 22000000 		.4byte	.LASF145
 1190 06c0 07       		.byte	0x7
 1191 06c1 88       		.byte	0x88
 1192 06c2 A4010000 		.4byte	0x1a4
 1193 06c6 7E       		.byte	0x7e
 1194 06c7 14       		.uleb128 0x14
 1195 06c8 39020000 		.4byte	.LASF146
 1196 06cc 07       		.byte	0x7
 1197 06cd 89       		.byte	0x89
 1198 06ce A4010000 		.4byte	0x1a4
 1199 06d2 7F       		.byte	0x7f
 1200 06d3 14       		.uleb128 0x14
 1201 06d4 A8030000 		.4byte	.LASF147
 1202 06d8 07       		.byte	0x7
 1203 06d9 8A       		.byte	0x8a
 1204 06da A4010000 		.4byte	0x1a4
 1205 06de 80       		.byte	0x80
 1206 06df 14       		.uleb128 0x14
 1207 06e0 51050000 		.4byte	.LASF148
 1208 06e4 07       		.byte	0x7
 1209 06e5 8D       		.byte	0x8d
 1210 06e6 D0010000 		.4byte	0x1d0
 1211 06ea 84       		.byte	0x84
 1212 06eb 14       		.uleb128 0x14
 1213 06ec BF000000 		.4byte	.LASF149
 1214 06f0 07       		.byte	0x7
 1215 06f1 8E       		.byte	0x8e
 1216 06f2 D0010000 		.4byte	0x1d0
 1217 06f6 88       		.byte	0x88
 1218 06f7 14       		.uleb128 0x14
 1219 06f8 780A0000 		.4byte	.LASF150
 1220 06fc 07       		.byte	0x7
 1221 06fd 8F       		.byte	0x8f
 1222 06fe D0010000 		.4byte	0x1d0
 1223 0702 8C       		.byte	0x8c
 1224 0703 14       		.uleb128 0x14
 1225 0704 86050000 		.4byte	.LASF151
 1226 0708 07       		.byte	0x7
 1227 0709 90       		.byte	0x90
 1228 070a D0010000 		.4byte	0x1d0
 1229 070e 90       		.byte	0x90
 1230 070f 14       		.uleb128 0x14
 1231 0710 93030000 		.4byte	.LASF152
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 58


 1232 0714 07       		.byte	0x7
 1233 0715 91       		.byte	0x91
 1234 0716 D0010000 		.4byte	0x1d0
 1235 071a 94       		.byte	0x94
 1236 071b 14       		.uleb128 0x14
 1237 071c 3B050000 		.4byte	.LASF153
 1238 0720 07       		.byte	0x7
 1239 0721 92       		.byte	0x92
 1240 0722 D0010000 		.4byte	0x1d0
 1241 0726 98       		.byte	0x98
 1242 0727 14       		.uleb128 0x14
 1243 0728 BF0A0000 		.4byte	.LASF154
 1244 072c 07       		.byte	0x7
 1245 072d 93       		.byte	0x93
 1246 072e D0010000 		.4byte	0x1d0
 1247 0732 9C       		.byte	0x9c
 1248 0733 14       		.uleb128 0x14
 1249 0734 25010000 		.4byte	.LASF155
 1250 0738 07       		.byte	0x7
 1251 0739 94       		.byte	0x94
 1252 073a D0010000 		.4byte	0x1d0
 1253 073e A0       		.byte	0xa0
 1254 073f 14       		.uleb128 0x14
 1255 0740 EF010000 		.4byte	.LASF156
 1256 0744 07       		.byte	0x7
 1257 0745 95       		.byte	0x95
 1258 0746 BA010000 		.4byte	0x1ba
 1259 074a A4       		.byte	0xa4
 1260 074b 14       		.uleb128 0x14
 1261 074c 19050000 		.4byte	.LASF157
 1262 0750 07       		.byte	0x7
 1263 0751 96       		.byte	0x96
 1264 0752 BA010000 		.4byte	0x1ba
 1265 0756 A6       		.byte	0xa6
 1266 0757 14       		.uleb128 0x14
 1267 0758 1D070000 		.4byte	.LASF158
 1268 075c 07       		.byte	0x7
 1269 075d 97       		.byte	0x97
 1270 075e BA010000 		.4byte	0x1ba
 1271 0762 A8       		.byte	0xa8
 1272 0763 14       		.uleb128 0x14
 1273 0764 E8080000 		.4byte	.LASF159
 1274 0768 07       		.byte	0x7
 1275 0769 98       		.byte	0x98
 1276 076a BA010000 		.4byte	0x1ba
 1277 076e AA       		.byte	0xaa
 1278 076f 14       		.uleb128 0x14
 1279 0770 90040000 		.4byte	.LASF160
 1280 0774 07       		.byte	0x7
 1281 0775 99       		.byte	0x99
 1282 0776 BA010000 		.4byte	0x1ba
 1283 077a AC       		.byte	0xac
 1284 077b 14       		.uleb128 0x14
 1285 077c 2B060000 		.4byte	.LASF161
 1286 0780 07       		.byte	0x7
 1287 0781 9A       		.byte	0x9a
 1288 0782 BA010000 		.4byte	0x1ba
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 59


 1289 0786 AE       		.byte	0xae
 1290 0787 14       		.uleb128 0x14
 1291 0788 97090000 		.4byte	.LASF162
 1292 078c 07       		.byte	0x7
 1293 078d 9D       		.byte	0x9d
 1294 078e BA010000 		.4byte	0x1ba
 1295 0792 B0       		.byte	0xb0
 1296 0793 14       		.uleb128 0x14
 1297 0794 7C070000 		.4byte	.LASF163
 1298 0798 07       		.byte	0x7
 1299 0799 9E       		.byte	0x9e
 1300 079a D0010000 		.4byte	0x1d0
 1301 079e B4       		.byte	0xb4
 1302 079f 00       		.byte	0
 1303 07a0 06       		.uleb128 0x6
 1304 07a1 BE040000 		.4byte	.LASF164
 1305 07a5 07       		.byte	0x7
 1306 07a6 9F       		.byte	0x9f
 1307 07a7 8F030000 		.4byte	0x38f
 1308 07ab 05       		.uleb128 0x5
 1309 07ac 01       		.byte	0x1
 1310 07ad 08       		.byte	0x8
 1311 07ae D4080000 		.4byte	.LASF165
 1312 07b2 05       		.uleb128 0x5
 1313 07b3 04       		.byte	0x4
 1314 07b4 04       		.byte	0x4
 1315 07b5 CF060000 		.4byte	.LASF166
 1316 07b9 05       		.uleb128 0x5
 1317 07ba 08       		.byte	0x8
 1318 07bb 04       		.byte	0x4
 1319 07bc A8020000 		.4byte	.LASF167
 1320 07c0 0F       		.uleb128 0xf
 1321 07c1 73020000 		.4byte	.LASF168
 1322 07c5 08       		.byte	0x8
 1323 07c6 EA03     		.2byte	0x3ea
 1324 07c8 A4010000 		.4byte	0x1a4
 1325 07cc 0F       		.uleb128 0xf
 1326 07cd 3F070000 		.4byte	.LASF169
 1327 07d1 08       		.byte	0x8
 1328 07d2 F603     		.2byte	0x3f6
 1329 07d4 83030000 		.4byte	0x383
 1330 07d8 15       		.uleb128 0x15
 1331 07d9 65060000 		.4byte	.LASF170
 1332 07dd 03       		.byte	0x3
 1333 07de 6503     		.2byte	0x365
 1334 07e0 03       		.byte	0x3
 1335 07e1 15       		.uleb128 0x15
 1336 07e2 FC040000 		.4byte	.LASF171
 1337 07e6 03       		.byte	0x3
 1338 07e7 7003     		.2byte	0x370
 1339 07e9 03       		.byte	0x3
 1340 07ea 16       		.uleb128 0x16
 1341 07eb AC000000 		.4byte	.LASF174
 1342 07ef 02       		.byte	0x2
 1343 07f0 4803     		.2byte	0x348
 1344 07f2 03       		.byte	0x3
 1345 07f3 10080000 		.4byte	0x810
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 60


 1346 07f7 17       		.uleb128 0x17
 1347 07f8 75050000 		.4byte	.LASF172
 1348 07fc 02       		.byte	0x2
 1349 07fd 4803     		.2byte	0x348
 1350 07ff 23010000 		.4byte	0x123
 1351 0803 17       		.uleb128 0x17
 1352 0804 A9040000 		.4byte	.LASF173
 1353 0808 02       		.byte	0x2
 1354 0809 4803     		.2byte	0x348
 1355 080b D0010000 		.4byte	0x1d0
 1356 080f 00       		.byte	0
 1357 0810 16       		.uleb128 0x16
 1358 0811 2C030000 		.4byte	.LASF175
 1359 0815 02       		.byte	0x2
 1360 0816 0103     		.2byte	0x301
 1361 0818 03       		.byte	0x3
 1362 0819 2A080000 		.4byte	0x82a
 1363 081d 17       		.uleb128 0x17
 1364 081e 75050000 		.4byte	.LASF172
 1365 0822 02       		.byte	0x2
 1366 0823 0103     		.2byte	0x301
 1367 0825 23010000 		.4byte	0x123
 1368 0829 00       		.byte	0
 1369 082a 16       		.uleb128 0x16
 1370 082b 8A060000 		.4byte	.LASF176
 1371 082f 02       		.byte	0x2
 1372 0830 DD02     		.2byte	0x2dd
 1373 0832 03       		.byte	0x3
 1374 0833 44080000 		.4byte	0x844
 1375 0837 17       		.uleb128 0x17
 1376 0838 75050000 		.4byte	.LASF172
 1377 083c 02       		.byte	0x2
 1378 083d DD02     		.2byte	0x2dd
 1379 083f 23010000 		.4byte	0x123
 1380 0843 00       		.byte	0
 1381 0844 16       		.uleb128 0x16
 1382 0845 02050000 		.4byte	.LASF177
 1383 0849 02       		.byte	0x2
 1384 084a 3603     		.2byte	0x336
 1385 084c 03       		.byte	0x3
 1386 084d 5E080000 		.4byte	0x85e
 1387 0851 17       		.uleb128 0x17
 1388 0852 75050000 		.4byte	.LASF172
 1389 0856 02       		.byte	0x2
 1390 0857 3603     		.2byte	0x336
 1391 0859 23010000 		.4byte	0x123
 1392 085d 00       		.byte	0
 1393 085e 18       		.uleb128 0x18
 1394 085f BA070000 		.4byte	.LASF178
 1395 0863 01       		.byte	0x1
 1396 0864 31       		.byte	0x31
 1397 0865 00000000 		.4byte	.LFB47
 1398 0869 A4000000 		.4byte	.LFE47-.LFB47
 1399 086d 01       		.uleb128 0x1
 1400 086e 9C       		.byte	0x9c
 1401 086f 08090000 		.4byte	0x908
 1402 0873 19       		.uleb128 0x19
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 61


 1403 0874 05000000 		.4byte	.LASF193
 1404 0878 01       		.byte	0x1
 1405 0879 3C       		.byte	0x3c
 1406 087a C0070000 		.4byte	0x7c0
 1407 087e 00000000 		.4byte	.LLST0
 1408 0882 1A       		.uleb128 0x1a
 1409 0883 10080000 		.4byte	0x810
 1410 0887 32000000 		.4byte	.LBB24
 1411 088b 12000000 		.4byte	.LBE24-.LBB24
 1412 088f 01       		.byte	0x1
 1413 0890 58       		.byte	0x58
 1414 0891 BF080000 		.4byte	0x8bf
 1415 0895 1B       		.uleb128 0x1b
 1416 0896 1D080000 		.4byte	0x81d
 1417 089a 13000000 		.4byte	.LLST1
 1418 089e 1C       		.uleb128 0x1c
 1419 089f E1070000 		.4byte	0x7e1
 1420 08a3 3C000000 		.4byte	.LBB26
 1421 08a7 04000000 		.4byte	.LBE26-.LBB26
 1422 08ab 02       		.byte	0x2
 1423 08ac 0603     		.2byte	0x306
 1424 08ae 1C       		.uleb128 0x1c
 1425 08af D8070000 		.4byte	0x7d8
 1426 08b3 40000000 		.4byte	.LBB28
 1427 08b7 04000000 		.4byte	.LBE28-.LBB28
 1428 08bb 02       		.byte	0x2
 1429 08bc 0703     		.2byte	0x307
 1430 08be 00       		.byte	0
 1431 08bf 1A       		.uleb128 0x1a
 1432 08c0 EA070000 		.4byte	0x7ea
 1433 08c4 44000000 		.4byte	.LBB30
 1434 08c8 12000000 		.4byte	.LBE30-.LBB30
 1435 08cc 01       		.byte	0x1
 1436 08cd 59       		.byte	0x59
 1437 08ce E5080000 		.4byte	0x8e5
 1438 08d2 1B       		.uleb128 0x1b
 1439 08d3 03080000 		.4byte	0x803
 1440 08d7 28000000 		.4byte	.LLST2
 1441 08db 1B       		.uleb128 0x1b
 1442 08dc F7070000 		.4byte	0x7f7
 1443 08e0 3C000000 		.4byte	.LLST3
 1444 08e4 00       		.byte	0
 1445 08e5 1D       		.uleb128 0x1d
 1446 08e6 12000000 		.4byte	.LVL0
 1447 08ea 290A0000 		.4byte	0xa29
 1448 08ee 1D       		.uleb128 0x1d
 1449 08ef 26000000 		.4byte	.LVL2
 1450 08f3 350A0000 		.4byte	0xa35
 1451 08f7 1E       		.uleb128 0x1e
 1452 08f8 5E000000 		.4byte	.LVL6
 1453 08fc 410A0000 		.4byte	0xa41
 1454 0900 1F       		.uleb128 0x1f
 1455 0901 01       		.uleb128 0x1
 1456 0902 50       		.byte	0x50
 1457 0903 02       		.uleb128 0x2
 1458 0904 08       		.byte	0x8
 1459 0905 7A       		.byte	0x7a
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 62


 1460 0906 00       		.byte	0
 1461 0907 00       		.byte	0
 1462 0908 20       		.uleb128 0x20
 1463 0909 76060000 		.4byte	.LASF194
 1464 090d 01       		.byte	0x1
 1465 090e 85       		.byte	0x85
 1466 090f 00000000 		.4byte	.LFB48
 1467 0913 14000000 		.4byte	.LFE48-.LFB48
 1468 0917 01       		.uleb128 0x1
 1469 0918 9C       		.byte	0x9c
 1470 0919 18       		.uleb128 0x18
 1471 091a E6050000 		.4byte	.LASF179
 1472 091e 01       		.byte	0x1
 1473 091f BD       		.byte	0xbd
 1474 0920 00000000 		.4byte	.LFB49
 1475 0924 2C000000 		.4byte	.LFE49-.LFB49
 1476 0928 01       		.uleb128 0x1
 1477 0929 9C       		.byte	0x9c
 1478 092a 5E090000 		.4byte	0x95e
 1479 092e 1A       		.uleb128 0x1a
 1480 092f 2A080000 		.4byte	0x82a
 1481 0933 18000000 		.4byte	.LBB32
 1482 0937 08000000 		.4byte	.LBE32-.LBB32
 1483 093b 01       		.byte	0x1
 1484 093c C6       		.byte	0xc6
 1485 093d 4B090000 		.4byte	0x94b
 1486 0941 1B       		.uleb128 0x1b
 1487 0942 37080000 		.4byte	0x837
 1488 0946 51000000 		.4byte	.LLST4
 1489 094a 00       		.byte	0
 1490 094b 1D       		.uleb128 0x1d
 1491 094c 0E000000 		.4byte	.LVL7
 1492 0950 5E080000 		.4byte	0x85e
 1493 0954 1D       		.uleb128 0x1d
 1494 0955 18000000 		.4byte	.LVL8
 1495 0959 08090000 		.4byte	0x908
 1496 095d 00       		.byte	0
 1497 095e 18       		.uleb128 0x18
 1498 095f 49030000 		.4byte	.LASF180
 1499 0963 01       		.byte	0x1
 1500 0964 D9       		.byte	0xd9
 1501 0965 00000000 		.4byte	.LFB50
 1502 0969 50000000 		.4byte	.LFE50-.LFB50
 1503 096d 01       		.uleb128 0x1
 1504 096e 9C       		.byte	0x9c
 1505 096f CB090000 		.4byte	0x9cb
 1506 0973 1A       		.uleb128 0x1a
 1507 0974 10080000 		.4byte	0x810
 1508 0978 02000000 		.4byte	.LBB34
 1509 097c 12000000 		.4byte	.LBE34-.LBB34
 1510 0980 01       		.byte	0x1
 1511 0981 DB       		.byte	0xdb
 1512 0982 B0090000 		.4byte	0x9b0
 1513 0986 1B       		.uleb128 0x1b
 1514 0987 1D080000 		.4byte	0x81d
 1515 098b 66000000 		.4byte	.LLST5
 1516 098f 1C       		.uleb128 0x1c
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 63


 1517 0990 E1070000 		.4byte	0x7e1
 1518 0994 0C000000 		.4byte	.LBB36
 1519 0998 04000000 		.4byte	.LBE36-.LBB36
 1520 099c 02       		.byte	0x2
 1521 099d 0603     		.2byte	0x306
 1522 099f 1C       		.uleb128 0x1c
 1523 09a0 D8070000 		.4byte	0x7d8
 1524 09a4 10000000 		.4byte	.LBB38
 1525 09a8 04000000 		.4byte	.LBE38-.LBB38
 1526 09ac 02       		.byte	0x2
 1527 09ad 0703     		.2byte	0x307
 1528 09af 00       		.byte	0
 1529 09b0 21       		.uleb128 0x21
 1530 09b1 44080000 		.4byte	0x844
 1531 09b5 2C000000 		.4byte	.LBB40
 1532 09b9 06000000 		.4byte	.LBE40-.LBB40
 1533 09bd 01       		.byte	0x1
 1534 09be 1601     		.2byte	0x116
 1535 09c0 1B       		.uleb128 0x1b
 1536 09c1 51080000 		.4byte	0x851
 1537 09c5 7B000000 		.4byte	.LLST6
 1538 09c9 00       		.byte	0
 1539 09ca 00       		.byte	0
 1540 09cb 22       		.uleb128 0x22
 1541 09cc 09070000 		.4byte	.LASF181
 1542 09d0 07       		.byte	0x7
 1543 09d1 A7       		.byte	0xa7
 1544 09d2 D6090000 		.4byte	0x9d6
 1545 09d6 23       		.uleb128 0x23
 1546 09d7 04       		.byte	0x4
 1547 09d8 DC090000 		.4byte	0x9dc
 1548 09dc 12       		.uleb128 0x12
 1549 09dd A0070000 		.4byte	0x7a0
 1550 09e1 24       		.uleb128 0x24
 1551 09e2 470A0000 		.4byte	.LASF182
 1552 09e6 01       		.byte	0x1
 1553 09e7 18       		.byte	0x18
 1554 09e8 C0070000 		.4byte	0x7c0
 1555 09ec 05       		.uleb128 0x5
 1556 09ed 03       		.byte	0x3
 1557 09ee 00000000 		.4byte	I2C_UDB_initVar
 1558 09f2 24       		.uleb128 0x24
 1559 09f3 150A0000 		.4byte	.LASF183
 1560 09f7 01       		.byte	0x1
 1561 09f8 1A       		.byte	0x1a
 1562 09f9 030A0000 		.4byte	0xa03
 1563 09fd 05       		.uleb128 0x5
 1564 09fe 03       		.byte	0x3
 1565 09ff 00000000 		.4byte	I2C_UDB_state
 1566 0a03 0E       		.uleb128 0xe
 1567 0a04 C0070000 		.4byte	0x7c0
 1568 0a08 22       		.uleb128 0x22
 1569 0a09 95020000 		.4byte	.LASF184
 1570 0a0d 09       		.byte	0x9
 1571 0a0e 27       		.byte	0x27
 1572 0a0f 030A0000 		.4byte	0xa03
 1573 0a13 22       		.uleb128 0x22
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 64


 1574 0a14 73010000 		.4byte	.LASF185
 1575 0a18 09       		.byte	0x9
 1576 0a19 2D       		.byte	0x2d
 1577 0a1a 030A0000 		.4byte	0xa03
 1578 0a1e 22       		.uleb128 0x22
 1579 0a1f 79040000 		.4byte	.LASF186
 1580 0a23 09       		.byte	0x9
 1581 0a24 32       		.byte	0x32
 1582 0a25 030A0000 		.4byte	0xa03
 1583 0a29 25       		.uleb128 0x25
 1584 0a2a CE040000 		.4byte	.LASF187
 1585 0a2e CE040000 		.4byte	.LASF187
 1586 0a32 08       		.byte	0x8
 1587 0a33 B203     		.2byte	0x3b2
 1588 0a35 25       		.uleb128 0x25
 1589 0a36 E1020000 		.4byte	.LASF188
 1590 0a3a E1020000 		.4byte	.LASF188
 1591 0a3e 08       		.byte	0x8
 1592 0a3f C103     		.2byte	0x3c1
 1593 0a41 25       		.uleb128 0x25
 1594 0a42 1C020000 		.4byte	.LASF189
 1595 0a46 1C020000 		.4byte	.LASF189
 1596 0a4a 0A       		.byte	0xa
 1597 0a4b 6701     		.2byte	0x167
 1598 0a4d 00       		.byte	0
 1599              		.section	.debug_abbrev,"",%progbits
 1600              	.Ldebug_abbrev0:
 1601 0000 01       		.uleb128 0x1
 1602 0001 11       		.uleb128 0x11
 1603 0002 01       		.byte	0x1
 1604 0003 25       		.uleb128 0x25
 1605 0004 0E       		.uleb128 0xe
 1606 0005 13       		.uleb128 0x13
 1607 0006 0B       		.uleb128 0xb
 1608 0007 03       		.uleb128 0x3
 1609 0008 0E       		.uleb128 0xe
 1610 0009 1B       		.uleb128 0x1b
 1611 000a 0E       		.uleb128 0xe
 1612 000b 55       		.uleb128 0x55
 1613 000c 17       		.uleb128 0x17
 1614 000d 11       		.uleb128 0x11
 1615 000e 01       		.uleb128 0x1
 1616 000f 10       		.uleb128 0x10
 1617 0010 17       		.uleb128 0x17
 1618 0011 00       		.byte	0
 1619 0012 00       		.byte	0
 1620 0013 02       		.uleb128 0x2
 1621 0014 04       		.uleb128 0x4
 1622 0015 01       		.byte	0x1
 1623 0016 0B       		.uleb128 0xb
 1624 0017 0B       		.uleb128 0xb
 1625 0018 49       		.uleb128 0x49
 1626 0019 13       		.uleb128 0x13
 1627 001a 3A       		.uleb128 0x3a
 1628 001b 0B       		.uleb128 0xb
 1629 001c 3B       		.uleb128 0x3b
 1630 001d 0B       		.uleb128 0xb
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 65


 1631 001e 01       		.uleb128 0x1
 1632 001f 13       		.uleb128 0x13
 1633 0020 00       		.byte	0
 1634 0021 00       		.byte	0
 1635 0022 03       		.uleb128 0x3
 1636 0023 28       		.uleb128 0x28
 1637 0024 00       		.byte	0
 1638 0025 03       		.uleb128 0x3
 1639 0026 0E       		.uleb128 0xe
 1640 0027 1C       		.uleb128 0x1c
 1641 0028 0D       		.uleb128 0xd
 1642 0029 00       		.byte	0
 1643 002a 00       		.byte	0
 1644 002b 04       		.uleb128 0x4
 1645 002c 28       		.uleb128 0x28
 1646 002d 00       		.byte	0
 1647 002e 03       		.uleb128 0x3
 1648 002f 0E       		.uleb128 0xe
 1649 0030 1C       		.uleb128 0x1c
 1650 0031 0B       		.uleb128 0xb
 1651 0032 00       		.byte	0
 1652 0033 00       		.byte	0
 1653 0034 05       		.uleb128 0x5
 1654 0035 24       		.uleb128 0x24
 1655 0036 00       		.byte	0
 1656 0037 0B       		.uleb128 0xb
 1657 0038 0B       		.uleb128 0xb
 1658 0039 3E       		.uleb128 0x3e
 1659 003a 0B       		.uleb128 0xb
 1660 003b 03       		.uleb128 0x3
 1661 003c 0E       		.uleb128 0xe
 1662 003d 00       		.byte	0
 1663 003e 00       		.byte	0
 1664 003f 06       		.uleb128 0x6
 1665 0040 16       		.uleb128 0x16
 1666 0041 00       		.byte	0
 1667 0042 03       		.uleb128 0x3
 1668 0043 0E       		.uleb128 0xe
 1669 0044 3A       		.uleb128 0x3a
 1670 0045 0B       		.uleb128 0xb
 1671 0046 3B       		.uleb128 0x3b
 1672 0047 0B       		.uleb128 0xb
 1673 0048 49       		.uleb128 0x49
 1674 0049 13       		.uleb128 0x13
 1675 004a 00       		.byte	0
 1676 004b 00       		.byte	0
 1677 004c 07       		.uleb128 0x7
 1678 004d 24       		.uleb128 0x24
 1679 004e 00       		.byte	0
 1680 004f 0B       		.uleb128 0xb
 1681 0050 0B       		.uleb128 0xb
 1682 0051 3E       		.uleb128 0x3e
 1683 0052 0B       		.uleb128 0xb
 1684 0053 03       		.uleb128 0x3
 1685 0054 08       		.uleb128 0x8
 1686 0055 00       		.byte	0
 1687 0056 00       		.byte	0
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 66


 1688 0057 08       		.uleb128 0x8
 1689 0058 13       		.uleb128 0x13
 1690 0059 01       		.byte	0x1
 1691 005a 0B       		.uleb128 0xb
 1692 005b 05       		.uleb128 0x5
 1693 005c 3A       		.uleb128 0x3a
 1694 005d 0B       		.uleb128 0xb
 1695 005e 3B       		.uleb128 0x3b
 1696 005f 05       		.uleb128 0x5
 1697 0060 01       		.uleb128 0x1
 1698 0061 13       		.uleb128 0x13
 1699 0062 00       		.byte	0
 1700 0063 00       		.byte	0
 1701 0064 09       		.uleb128 0x9
 1702 0065 0D       		.uleb128 0xd
 1703 0066 00       		.byte	0
 1704 0067 03       		.uleb128 0x3
 1705 0068 0E       		.uleb128 0xe
 1706 0069 3A       		.uleb128 0x3a
 1707 006a 0B       		.uleb128 0xb
 1708 006b 3B       		.uleb128 0x3b
 1709 006c 05       		.uleb128 0x5
 1710 006d 49       		.uleb128 0x49
 1711 006e 13       		.uleb128 0x13
 1712 006f 38       		.uleb128 0x38
 1713 0070 0B       		.uleb128 0xb
 1714 0071 00       		.byte	0
 1715 0072 00       		.byte	0
 1716 0073 0A       		.uleb128 0xa
 1717 0074 0D       		.uleb128 0xd
 1718 0075 00       		.byte	0
 1719 0076 03       		.uleb128 0x3
 1720 0077 0E       		.uleb128 0xe
 1721 0078 3A       		.uleb128 0x3a
 1722 0079 0B       		.uleb128 0xb
 1723 007a 3B       		.uleb128 0x3b
 1724 007b 05       		.uleb128 0x5
 1725 007c 49       		.uleb128 0x49
 1726 007d 13       		.uleb128 0x13
 1727 007e 38       		.uleb128 0x38
 1728 007f 05       		.uleb128 0x5
 1729 0080 00       		.byte	0
 1730 0081 00       		.byte	0
 1731 0082 0B       		.uleb128 0xb
 1732 0083 0D       		.uleb128 0xd
 1733 0084 00       		.byte	0
 1734 0085 03       		.uleb128 0x3
 1735 0086 08       		.uleb128 0x8
 1736 0087 3A       		.uleb128 0x3a
 1737 0088 0B       		.uleb128 0xb
 1738 0089 3B       		.uleb128 0x3b
 1739 008a 05       		.uleb128 0x5
 1740 008b 49       		.uleb128 0x49
 1741 008c 13       		.uleb128 0x13
 1742 008d 38       		.uleb128 0x38
 1743 008e 05       		.uleb128 0x5
 1744 008f 00       		.byte	0
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 67


 1745 0090 00       		.byte	0
 1746 0091 0C       		.uleb128 0xc
 1747 0092 01       		.uleb128 0x1
 1748 0093 01       		.byte	0x1
 1749 0094 49       		.uleb128 0x49
 1750 0095 13       		.uleb128 0x13
 1751 0096 01       		.uleb128 0x1
 1752 0097 13       		.uleb128 0x13
 1753 0098 00       		.byte	0
 1754 0099 00       		.byte	0
 1755 009a 0D       		.uleb128 0xd
 1756 009b 21       		.uleb128 0x21
 1757 009c 00       		.byte	0
 1758 009d 49       		.uleb128 0x49
 1759 009e 13       		.uleb128 0x13
 1760 009f 2F       		.uleb128 0x2f
 1761 00a0 0B       		.uleb128 0xb
 1762 00a1 00       		.byte	0
 1763 00a2 00       		.byte	0
 1764 00a3 0E       		.uleb128 0xe
 1765 00a4 35       		.uleb128 0x35
 1766 00a5 00       		.byte	0
 1767 00a6 49       		.uleb128 0x49
 1768 00a7 13       		.uleb128 0x13
 1769 00a8 00       		.byte	0
 1770 00a9 00       		.byte	0
 1771 00aa 0F       		.uleb128 0xf
 1772 00ab 16       		.uleb128 0x16
 1773 00ac 00       		.byte	0
 1774 00ad 03       		.uleb128 0x3
 1775 00ae 0E       		.uleb128 0xe
 1776 00af 3A       		.uleb128 0x3a
 1777 00b0 0B       		.uleb128 0xb
 1778 00b1 3B       		.uleb128 0x3b
 1779 00b2 05       		.uleb128 0x5
 1780 00b3 49       		.uleb128 0x49
 1781 00b4 13       		.uleb128 0x13
 1782 00b5 00       		.byte	0
 1783 00b6 00       		.byte	0
 1784 00b7 10       		.uleb128 0x10
 1785 00b8 13       		.uleb128 0x13
 1786 00b9 01       		.byte	0x1
 1787 00ba 0B       		.uleb128 0xb
 1788 00bb 0B       		.uleb128 0xb
 1789 00bc 3A       		.uleb128 0x3a
 1790 00bd 0B       		.uleb128 0xb
 1791 00be 3B       		.uleb128 0x3b
 1792 00bf 05       		.uleb128 0x5
 1793 00c0 01       		.uleb128 0x1
 1794 00c1 13       		.uleb128 0x13
 1795 00c2 00       		.byte	0
 1796 00c3 00       		.byte	0
 1797 00c4 11       		.uleb128 0x11
 1798 00c5 0D       		.uleb128 0xd
 1799 00c6 00       		.byte	0
 1800 00c7 03       		.uleb128 0x3
 1801 00c8 08       		.uleb128 0x8
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 68


 1802 00c9 3A       		.uleb128 0x3a
 1803 00ca 0B       		.uleb128 0xb
 1804 00cb 3B       		.uleb128 0x3b
 1805 00cc 05       		.uleb128 0x5
 1806 00cd 49       		.uleb128 0x49
 1807 00ce 13       		.uleb128 0x13
 1808 00cf 38       		.uleb128 0x38
 1809 00d0 0B       		.uleb128 0xb
 1810 00d1 00       		.byte	0
 1811 00d2 00       		.byte	0
 1812 00d3 12       		.uleb128 0x12
 1813 00d4 26       		.uleb128 0x26
 1814 00d5 00       		.byte	0
 1815 00d6 49       		.uleb128 0x49
 1816 00d7 13       		.uleb128 0x13
 1817 00d8 00       		.byte	0
 1818 00d9 00       		.byte	0
 1819 00da 13       		.uleb128 0x13
 1820 00db 13       		.uleb128 0x13
 1821 00dc 01       		.byte	0x1
 1822 00dd 0B       		.uleb128 0xb
 1823 00de 0B       		.uleb128 0xb
 1824 00df 3A       		.uleb128 0x3a
 1825 00e0 0B       		.uleb128 0xb
 1826 00e1 3B       		.uleb128 0x3b
 1827 00e2 0B       		.uleb128 0xb
 1828 00e3 01       		.uleb128 0x1
 1829 00e4 13       		.uleb128 0x13
 1830 00e5 00       		.byte	0
 1831 00e6 00       		.byte	0
 1832 00e7 14       		.uleb128 0x14
 1833 00e8 0D       		.uleb128 0xd
 1834 00e9 00       		.byte	0
 1835 00ea 03       		.uleb128 0x3
 1836 00eb 0E       		.uleb128 0xe
 1837 00ec 3A       		.uleb128 0x3a
 1838 00ed 0B       		.uleb128 0xb
 1839 00ee 3B       		.uleb128 0x3b
 1840 00ef 0B       		.uleb128 0xb
 1841 00f0 49       		.uleb128 0x49
 1842 00f1 13       		.uleb128 0x13
 1843 00f2 38       		.uleb128 0x38
 1844 00f3 0B       		.uleb128 0xb
 1845 00f4 00       		.byte	0
 1846 00f5 00       		.byte	0
 1847 00f6 15       		.uleb128 0x15
 1848 00f7 2E       		.uleb128 0x2e
 1849 00f8 00       		.byte	0
 1850 00f9 03       		.uleb128 0x3
 1851 00fa 0E       		.uleb128 0xe
 1852 00fb 3A       		.uleb128 0x3a
 1853 00fc 0B       		.uleb128 0xb
 1854 00fd 3B       		.uleb128 0x3b
 1855 00fe 05       		.uleb128 0x5
 1856 00ff 27       		.uleb128 0x27
 1857 0100 19       		.uleb128 0x19
 1858 0101 20       		.uleb128 0x20
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 69


 1859 0102 0B       		.uleb128 0xb
 1860 0103 00       		.byte	0
 1861 0104 00       		.byte	0
 1862 0105 16       		.uleb128 0x16
 1863 0106 2E       		.uleb128 0x2e
 1864 0107 01       		.byte	0x1
 1865 0108 03       		.uleb128 0x3
 1866 0109 0E       		.uleb128 0xe
 1867 010a 3A       		.uleb128 0x3a
 1868 010b 0B       		.uleb128 0xb
 1869 010c 3B       		.uleb128 0x3b
 1870 010d 05       		.uleb128 0x5
 1871 010e 27       		.uleb128 0x27
 1872 010f 19       		.uleb128 0x19
 1873 0110 20       		.uleb128 0x20
 1874 0111 0B       		.uleb128 0xb
 1875 0112 01       		.uleb128 0x1
 1876 0113 13       		.uleb128 0x13
 1877 0114 00       		.byte	0
 1878 0115 00       		.byte	0
 1879 0116 17       		.uleb128 0x17
 1880 0117 05       		.uleb128 0x5
 1881 0118 00       		.byte	0
 1882 0119 03       		.uleb128 0x3
 1883 011a 0E       		.uleb128 0xe
 1884 011b 3A       		.uleb128 0x3a
 1885 011c 0B       		.uleb128 0xb
 1886 011d 3B       		.uleb128 0x3b
 1887 011e 05       		.uleb128 0x5
 1888 011f 49       		.uleb128 0x49
 1889 0120 13       		.uleb128 0x13
 1890 0121 00       		.byte	0
 1891 0122 00       		.byte	0
 1892 0123 18       		.uleb128 0x18
 1893 0124 2E       		.uleb128 0x2e
 1894 0125 01       		.byte	0x1
 1895 0126 3F       		.uleb128 0x3f
 1896 0127 19       		.uleb128 0x19
 1897 0128 03       		.uleb128 0x3
 1898 0129 0E       		.uleb128 0xe
 1899 012a 3A       		.uleb128 0x3a
 1900 012b 0B       		.uleb128 0xb
 1901 012c 3B       		.uleb128 0x3b
 1902 012d 0B       		.uleb128 0xb
 1903 012e 27       		.uleb128 0x27
 1904 012f 19       		.uleb128 0x19
 1905 0130 11       		.uleb128 0x11
 1906 0131 01       		.uleb128 0x1
 1907 0132 12       		.uleb128 0x12
 1908 0133 06       		.uleb128 0x6
 1909 0134 40       		.uleb128 0x40
 1910 0135 18       		.uleb128 0x18
 1911 0136 9742     		.uleb128 0x2117
 1912 0138 19       		.uleb128 0x19
 1913 0139 01       		.uleb128 0x1
 1914 013a 13       		.uleb128 0x13
 1915 013b 00       		.byte	0
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 70


 1916 013c 00       		.byte	0
 1917 013d 19       		.uleb128 0x19
 1918 013e 34       		.uleb128 0x34
 1919 013f 00       		.byte	0
 1920 0140 03       		.uleb128 0x3
 1921 0141 0E       		.uleb128 0xe
 1922 0142 3A       		.uleb128 0x3a
 1923 0143 0B       		.uleb128 0xb
 1924 0144 3B       		.uleb128 0x3b
 1925 0145 0B       		.uleb128 0xb
 1926 0146 49       		.uleb128 0x49
 1927 0147 13       		.uleb128 0x13
 1928 0148 02       		.uleb128 0x2
 1929 0149 17       		.uleb128 0x17
 1930 014a 00       		.byte	0
 1931 014b 00       		.byte	0
 1932 014c 1A       		.uleb128 0x1a
 1933 014d 1D       		.uleb128 0x1d
 1934 014e 01       		.byte	0x1
 1935 014f 31       		.uleb128 0x31
 1936 0150 13       		.uleb128 0x13
 1937 0151 11       		.uleb128 0x11
 1938 0152 01       		.uleb128 0x1
 1939 0153 12       		.uleb128 0x12
 1940 0154 06       		.uleb128 0x6
 1941 0155 58       		.uleb128 0x58
 1942 0156 0B       		.uleb128 0xb
 1943 0157 59       		.uleb128 0x59
 1944 0158 0B       		.uleb128 0xb
 1945 0159 01       		.uleb128 0x1
 1946 015a 13       		.uleb128 0x13
 1947 015b 00       		.byte	0
 1948 015c 00       		.byte	0
 1949 015d 1B       		.uleb128 0x1b
 1950 015e 05       		.uleb128 0x5
 1951 015f 00       		.byte	0
 1952 0160 31       		.uleb128 0x31
 1953 0161 13       		.uleb128 0x13
 1954 0162 02       		.uleb128 0x2
 1955 0163 17       		.uleb128 0x17
 1956 0164 00       		.byte	0
 1957 0165 00       		.byte	0
 1958 0166 1C       		.uleb128 0x1c
 1959 0167 1D       		.uleb128 0x1d
 1960 0168 00       		.byte	0
 1961 0169 31       		.uleb128 0x31
 1962 016a 13       		.uleb128 0x13
 1963 016b 11       		.uleb128 0x11
 1964 016c 01       		.uleb128 0x1
 1965 016d 12       		.uleb128 0x12
 1966 016e 06       		.uleb128 0x6
 1967 016f 58       		.uleb128 0x58
 1968 0170 0B       		.uleb128 0xb
 1969 0171 59       		.uleb128 0x59
 1970 0172 05       		.uleb128 0x5
 1971 0173 00       		.byte	0
 1972 0174 00       		.byte	0
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 71


 1973 0175 1D       		.uleb128 0x1d
 1974 0176 898201   		.uleb128 0x4109
 1975 0179 00       		.byte	0
 1976 017a 11       		.uleb128 0x11
 1977 017b 01       		.uleb128 0x1
 1978 017c 31       		.uleb128 0x31
 1979 017d 13       		.uleb128 0x13
 1980 017e 00       		.byte	0
 1981 017f 00       		.byte	0
 1982 0180 1E       		.uleb128 0x1e
 1983 0181 898201   		.uleb128 0x4109
 1984 0184 01       		.byte	0x1
 1985 0185 11       		.uleb128 0x11
 1986 0186 01       		.uleb128 0x1
 1987 0187 31       		.uleb128 0x31
 1988 0188 13       		.uleb128 0x13
 1989 0189 00       		.byte	0
 1990 018a 00       		.byte	0
 1991 018b 1F       		.uleb128 0x1f
 1992 018c 8A8201   		.uleb128 0x410a
 1993 018f 00       		.byte	0
 1994 0190 02       		.uleb128 0x2
 1995 0191 18       		.uleb128 0x18
 1996 0192 9142     		.uleb128 0x2111
 1997 0194 18       		.uleb128 0x18
 1998 0195 00       		.byte	0
 1999 0196 00       		.byte	0
 2000 0197 20       		.uleb128 0x20
 2001 0198 2E       		.uleb128 0x2e
 2002 0199 00       		.byte	0
 2003 019a 3F       		.uleb128 0x3f
 2004 019b 19       		.uleb128 0x19
 2005 019c 03       		.uleb128 0x3
 2006 019d 0E       		.uleb128 0xe
 2007 019e 3A       		.uleb128 0x3a
 2008 019f 0B       		.uleb128 0xb
 2009 01a0 3B       		.uleb128 0x3b
 2010 01a1 0B       		.uleb128 0xb
 2011 01a2 27       		.uleb128 0x27
 2012 01a3 19       		.uleb128 0x19
 2013 01a4 11       		.uleb128 0x11
 2014 01a5 01       		.uleb128 0x1
 2015 01a6 12       		.uleb128 0x12
 2016 01a7 06       		.uleb128 0x6
 2017 01a8 40       		.uleb128 0x40
 2018 01a9 18       		.uleb128 0x18
 2019 01aa 9742     		.uleb128 0x2117
 2020 01ac 19       		.uleb128 0x19
 2021 01ad 00       		.byte	0
 2022 01ae 00       		.byte	0
 2023 01af 21       		.uleb128 0x21
 2024 01b0 1D       		.uleb128 0x1d
 2025 01b1 01       		.byte	0x1
 2026 01b2 31       		.uleb128 0x31
 2027 01b3 13       		.uleb128 0x13
 2028 01b4 11       		.uleb128 0x11
 2029 01b5 01       		.uleb128 0x1
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 72


 2030 01b6 12       		.uleb128 0x12
 2031 01b7 06       		.uleb128 0x6
 2032 01b8 58       		.uleb128 0x58
 2033 01b9 0B       		.uleb128 0xb
 2034 01ba 59       		.uleb128 0x59
 2035 01bb 05       		.uleb128 0x5
 2036 01bc 00       		.byte	0
 2037 01bd 00       		.byte	0
 2038 01be 22       		.uleb128 0x22
 2039 01bf 34       		.uleb128 0x34
 2040 01c0 00       		.byte	0
 2041 01c1 03       		.uleb128 0x3
 2042 01c2 0E       		.uleb128 0xe
 2043 01c3 3A       		.uleb128 0x3a
 2044 01c4 0B       		.uleb128 0xb
 2045 01c5 3B       		.uleb128 0x3b
 2046 01c6 0B       		.uleb128 0xb
 2047 01c7 49       		.uleb128 0x49
 2048 01c8 13       		.uleb128 0x13
 2049 01c9 3F       		.uleb128 0x3f
 2050 01ca 19       		.uleb128 0x19
 2051 01cb 3C       		.uleb128 0x3c
 2052 01cc 19       		.uleb128 0x19
 2053 01cd 00       		.byte	0
 2054 01ce 00       		.byte	0
 2055 01cf 23       		.uleb128 0x23
 2056 01d0 0F       		.uleb128 0xf
 2057 01d1 00       		.byte	0
 2058 01d2 0B       		.uleb128 0xb
 2059 01d3 0B       		.uleb128 0xb
 2060 01d4 49       		.uleb128 0x49
 2061 01d5 13       		.uleb128 0x13
 2062 01d6 00       		.byte	0
 2063 01d7 00       		.byte	0
 2064 01d8 24       		.uleb128 0x24
 2065 01d9 34       		.uleb128 0x34
 2066 01da 00       		.byte	0
 2067 01db 03       		.uleb128 0x3
 2068 01dc 0E       		.uleb128 0xe
 2069 01dd 3A       		.uleb128 0x3a
 2070 01de 0B       		.uleb128 0xb
 2071 01df 3B       		.uleb128 0x3b
 2072 01e0 0B       		.uleb128 0xb
 2073 01e1 49       		.uleb128 0x49
 2074 01e2 13       		.uleb128 0x13
 2075 01e3 3F       		.uleb128 0x3f
 2076 01e4 19       		.uleb128 0x19
 2077 01e5 02       		.uleb128 0x2
 2078 01e6 18       		.uleb128 0x18
 2079 01e7 00       		.byte	0
 2080 01e8 00       		.byte	0
 2081 01e9 25       		.uleb128 0x25
 2082 01ea 2E       		.uleb128 0x2e
 2083 01eb 00       		.byte	0
 2084 01ec 3F       		.uleb128 0x3f
 2085 01ed 19       		.uleb128 0x19
 2086 01ee 3C       		.uleb128 0x3c
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 73


 2087 01ef 19       		.uleb128 0x19
 2088 01f0 6E       		.uleb128 0x6e
 2089 01f1 0E       		.uleb128 0xe
 2090 01f2 03       		.uleb128 0x3
 2091 01f3 0E       		.uleb128 0xe
 2092 01f4 3A       		.uleb128 0x3a
 2093 01f5 0B       		.uleb128 0xb
 2094 01f6 3B       		.uleb128 0x3b
 2095 01f7 05       		.uleb128 0x5
 2096 01f8 00       		.byte	0
 2097 01f9 00       		.byte	0
 2098 01fa 00       		.byte	0
 2099              		.section	.debug_loc,"",%progbits
 2100              	.Ldebug_loc0:
 2101              	.LLST0:
 2102 0000 12000000 		.4byte	.LVL0
 2103 0004 22000000 		.4byte	.LVL1
 2104 0008 0100     		.2byte	0x1
 2105 000a 50       		.byte	0x50
 2106 000b 00000000 		.4byte	0
 2107 000f 00000000 		.4byte	0
 2108              	.LLST1:
 2109 0013 32000000 		.4byte	.LVL3
 2110 0017 44000000 		.4byte	.LVL4
 2111 001b 0300     		.2byte	0x3
 2112 001d 08       		.byte	0x8
 2113 001e 7A       		.byte	0x7a
 2114 001f 9F       		.byte	0x9f
 2115 0020 00000000 		.4byte	0
 2116 0024 00000000 		.4byte	0
 2117              	.LLST2:
 2118 0028 44000000 		.4byte	.LVL4
 2119 002c 56000000 		.4byte	.LVL5
 2120 0030 0200     		.2byte	0x2
 2121 0032 37       		.byte	0x37
 2122 0033 9F       		.byte	0x9f
 2123 0034 00000000 		.4byte	0
 2124 0038 00000000 		.4byte	0
 2125              	.LLST3:
 2126 003c 44000000 		.4byte	.LVL4
 2127 0040 56000000 		.4byte	.LVL5
 2128 0044 0300     		.2byte	0x3
 2129 0046 08       		.byte	0x8
 2130 0047 7A       		.byte	0x7a
 2131 0048 9F       		.byte	0x9f
 2132 0049 00000000 		.4byte	0
 2133 004d 00000000 		.4byte	0
 2134              	.LLST4:
 2135 0051 18000000 		.4byte	.LVL8
 2136 0055 20000000 		.4byte	.LVL9
 2137 0059 0300     		.2byte	0x3
 2138 005b 08       		.byte	0x8
 2139 005c 7A       		.byte	0x7a
 2140 005d 9F       		.byte	0x9f
 2141 005e 00000000 		.4byte	0
 2142 0062 00000000 		.4byte	0
 2143              	.LLST5:
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 74


 2144 0066 02000000 		.4byte	.LVL10
 2145 006a 14000000 		.4byte	.LVL11
 2146 006e 0300     		.2byte	0x3
 2147 0070 08       		.byte	0x8
 2148 0071 7A       		.byte	0x7a
 2149 0072 9F       		.byte	0x9f
 2150 0073 00000000 		.4byte	0
 2151 0077 00000000 		.4byte	0
 2152              	.LLST6:
 2153 007b 2C000000 		.4byte	.LVL12
 2154 007f 32000000 		.4byte	.LVL13
 2155 0083 0300     		.2byte	0x3
 2156 0085 08       		.byte	0x8
 2157 0086 7A       		.byte	0x7a
 2158 0087 9F       		.byte	0x9f
 2159 0088 00000000 		.4byte	0
 2160 008c 00000000 		.4byte	0
 2161              		.section	.debug_aranges,"",%progbits
 2162 0000 34000000 		.4byte	0x34
 2163 0004 0200     		.2byte	0x2
 2164 0006 00000000 		.4byte	.Ldebug_info0
 2165 000a 04       		.byte	0x4
 2166 000b 00       		.byte	0
 2167 000c 0000     		.2byte	0
 2168 000e 0000     		.2byte	0
 2169 0010 00000000 		.4byte	.LFB47
 2170 0014 A4000000 		.4byte	.LFE47-.LFB47
 2171 0018 00000000 		.4byte	.LFB48
 2172 001c 14000000 		.4byte	.LFE48-.LFB48
 2173 0020 00000000 		.4byte	.LFB49
 2174 0024 2C000000 		.4byte	.LFE49-.LFB49
 2175 0028 00000000 		.4byte	.LFB50
 2176 002c 50000000 		.4byte	.LFE50-.LFB50
 2177 0030 00000000 		.4byte	0
 2178 0034 00000000 		.4byte	0
 2179              		.section	.debug_ranges,"",%progbits
 2180              	.Ldebug_ranges0:
 2181 0000 00000000 		.4byte	.LFB47
 2182 0004 A4000000 		.4byte	.LFE47
 2183 0008 00000000 		.4byte	.LFB48
 2184 000c 14000000 		.4byte	.LFE48
 2185 0010 00000000 		.4byte	.LFB49
 2186 0014 2C000000 		.4byte	.LFE49
 2187 0018 00000000 		.4byte	.LFB50
 2188 001c 50000000 		.4byte	.LFE50
 2189 0020 00000000 		.4byte	0
 2190 0024 00000000 		.4byte	0
 2191              		.section	.debug_line,"",%progbits
 2192              	.Ldebug_line0:
 2193 0000 4C030000 		.section	.debug_str,"MS",%progbits,1
 2193      0200A102 
 2193      00000201 
 2193      FB0E0D00 
 2193      01010101 
 2194              	.LASF65:
 2195 0000 49435052 		.ascii	"ICPR\000"
 2195      00
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 75


 2196              	.LASF193:
 2197 0005 696E7453 		.ascii	"intState\000"
 2197      74617465 
 2197      00
 2198              	.LASF123:
 2199 000e 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 2199      6843746C 
 2199      4D61696E 
 2199      57733346 
 2199      72657100 
 2200              	.LASF145:
 2201 0022 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 2201      50727443 
 2201      6667496E 
 2201      4F666673 
 2201      657400
 2202              	.LASF21:
 2203 0035 4E766963 		.ascii	"NvicMux15_IRQn\000"
 2203      4D757831 
 2203      355F4952 
 2203      516E00
 2204              	.LASF89:
 2205 0044 63727970 		.ascii	"cryptoVersion\000"
 2205      746F5665 
 2205      7273696F 
 2205      6E00
 2206              	.LASF107:
 2207 0052 70657269 		.ascii	"periClockNr\000"
 2207      436C6F63 
 2207      6B4E7200 
 2208              	.LASF85:
 2209 005e 70617373 		.ascii	"passBase\000"
 2209      42617365 
 2209      00
 2210              	.LASF134:
 2211 0067 70657269 		.ascii	"periTrGrSize\000"
 2211      54724772 
 2211      53697A65 
 2211      00
 2212              	.LASF0:
 2213 0074 52657365 		.ascii	"Reset_IRQn\000"
 2213      745F4952 
 2213      516E00
 2214              	.LASF98:
 2215 007f 63707573 		.ascii	"cpussIpcIrqNr\000"
 2215      73497063 
 2215      4972714E 
 2215      7200
 2216              	.LASF43:
 2217 008d 5F5F7569 		.ascii	"__uint8_t\000"
 2217      6E74385F 
 2217      7400
 2218              	.LASF142:
 2219 0097 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 2219      44697632 
 2219      345F3543 
 2219      746C4F66 
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 76


 2219      66736574 
 2220              	.LASF174:
 2221 00ac 5F5F4E56 		.ascii	"__NVIC_SetPriority\000"
 2221      49435F53 
 2221      65745072 
 2221      696F7269 
 2221      747900
 2222              	.LASF149:
 2223 00bf 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 2223      73436D34 
 2223      436C6F63 
 2223      6B43746C 
 2223      4F666673 
 2224              	.LASF78:
 2225 00d6 63707573 		.ascii	"cpussBase\000"
 2225      73426173 
 2225      6500
 2226              	.LASF32:
 2227 00e0 4E766963 		.ascii	"NvicMux26_IRQn\000"
 2227      4D757832 
 2227      365F4952 
 2227      516E00
 2228              	.LASF127:
 2229 00ef 64774368 		.ascii	"dwChCtlPrioPos\000"
 2229      43746C50 
 2229      72696F50 
 2229      6F7300
 2230              	.LASF52:
 2231 00fe 6C6F6E67 		.ascii	"long long unsigned int\000"
 2231      206C6F6E 
 2231      6720756E 
 2231      7369676E 
 2231      65642069 
 2232              	.LASF131:
 2233 0115 70657269 		.ascii	"periTrCmdOffset\000"
 2233      5472436D 
 2233      644F6666 
 2233      73657400 
 2234              	.LASF155:
 2235 0125 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 2235      73537973 
 2235      5469636B 
 2235      43746C4F 
 2235      66667365 
 2236              	.LASF70:
 2237 013b 43505549 		.ascii	"CPUID\000"
 2237      4400
 2238              	.LASF30:
 2239 0141 4E766963 		.ascii	"NvicMux24_IRQn\000"
 2239      4D757832 
 2239      345F4952 
 2239      516E00
 2240              	.LASF63:
 2241 0150 49535052 		.ascii	"ISPR\000"
 2241      00
 2242              	.LASF116:
 2243 0155 666C6173 		.ascii	"flashPipeRequired\000"
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 77


 2243      68506970 
 2243      65526571 
 2243      75697265 
 2243      6400
 2244              	.LASF110:
 2245 0167 65704D6F 		.ascii	"epMonitorNr\000"
 2245      6E69746F 
 2245      724E7200 
 2246              	.LASF185:
 2247 0173 4932435F 		.ascii	"I2C_UDB_mstrRdBufIndex\000"
 2247      5544425F 
 2247      6D737472 
 2247      52644275 
 2247      66496E64 
 2248              	.LASF55:
 2249 018a 696E7431 		.ascii	"int16_t\000"
 2249      365F7400 
 2250              	.LASF51:
 2251 0192 6C6F6E67 		.ascii	"long long int\000"
 2251      206C6F6E 
 2251      6720696E 
 2251      7400
 2252              	.LASF41:
 2253 01a0 7369676E 		.ascii	"signed char\000"
 2253      65642063 
 2253      68617200 
 2254              	.LASF136:
 2255 01ac 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 2255      44697643 
 2255      6D645479 
 2255      70655365 
 2255      6C506F73 
 2256              	.LASF22:
 2257 01c1 4E766963 		.ascii	"NvicMux16_IRQn\000"
 2257      4D757831 
 2257      365F4952 
 2257      516E00
 2258              	.LASF79:
 2259 01d0 666C6173 		.ascii	"flashcBase\000"
 2259      68634261 
 2259      736500
 2260              	.LASF82:
 2261 01db 70726F74 		.ascii	"protBase\000"
 2261      42617365 
 2261      00
 2262              	.LASF94:
 2263 01e4 69706356 		.ascii	"ipcVersion\000"
 2263      65727369 
 2263      6F6E00
 2264              	.LASF156:
 2265 01ef 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 2265      73436D30 
 2265      4E6D6943 
 2265      746C4F66 
 2265      66736574 
 2266              	.LASF9:
 2267 0204 4E766963 		.ascii	"NvicMux3_IRQn\000"
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 78


 2267      4D757833 
 2267      5F495251 
 2267      6E00
 2268              	.LASF83:
 2269 0212 6873696F 		.ascii	"hsiomBase\000"
 2269      6D426173 
 2269      6500
 2270              	.LASF189:
 2271 021c 43795F53 		.ascii	"Cy_SysInt_SetVector\000"
 2271      7973496E 
 2271      745F5365 
 2271      74566563 
 2271      746F7200 
 2272              	.LASF48:
 2273 0230 6C6F6E67 		.ascii	"long int\000"
 2273      20696E74 
 2273      00
 2274              	.LASF146:
 2275 0239 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 2275      50727443 
 2275      66674F75 
 2275      744F6666 
 2275      73657400 
 2276              	.LASF114:
 2277 024d 63727970 		.ascii	"cryptoMemSize\000"
 2277      746F4D65 
 2277      6D53697A 
 2277      6500
 2278              	.LASF34:
 2279 025b 4E766963 		.ascii	"NvicMux28_IRQn\000"
 2279      4D757832 
 2279      385F4952 
 2279      516E00
 2280              	.LASF80:
 2281 026a 70657269 		.ascii	"periBase\000"
 2281      42617365 
 2281      00
 2282              	.LASF168:
 2283 0273 75696E74 		.ascii	"uint8\000"
 2283      3800
 2284              	.LASF112:
 2285 0279 73797350 		.ascii	"sysPmSimoPresent\000"
 2285      6D53696D 
 2285      6F507265 
 2285      73656E74 
 2285      00
 2286              	.LASF102:
 2287 028a 63707573 		.ascii	"cpussFmIrq\000"
 2287      73466D49 
 2287      727100
 2288              	.LASF184:
 2289 0295 4932435F 		.ascii	"I2C_UDB_mstrStatus\000"
 2289      5544425F 
 2289      6D737472 
 2289      53746174 
 2289      757300
 2290              	.LASF167:
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 79


 2291 02a8 646F7562 		.ascii	"double\000"
 2291      6C6500
 2292              	.LASF141:
 2293 02af 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 2293      44697631 
 2293      365F3543 
 2293      746C4F66 
 2293      66736574 
 2294              	.LASF105:
 2295 02c4 73727373 		.ascii	"srssNumPll\000"
 2295      4E756D50 
 2295      6C6C00
 2296              	.LASF139:
 2297 02cf 70657269 		.ascii	"periDiv8CtlOffset\000"
 2297      44697638 
 2297      43746C4F 
 2297      66667365 
 2297      7400
 2298              	.LASF188:
 2299 02e1 43795F53 		.ascii	"Cy_SysLib_ExitCriticalSection\000"
 2299      79734C69 
 2299      625F4578 
 2299      69744372 
 2299      69746963 
 2300              	.LASF2:
 2301 02ff 48617264 		.ascii	"HardFault_IRQn\000"
 2301      4661756C 
 2301      745F4952 
 2301      516E00
 2302              	.LASF37:
 2303 030e 4E766963 		.ascii	"NvicMux31_IRQn\000"
 2303      4D757833 
 2303      315F4952 
 2303      516E00
 2304              	.LASF23:
 2305 031d 4E766963 		.ascii	"NvicMux17_IRQn\000"
 2305      4D757831 
 2305      375F4952 
 2305      516E00
 2306              	.LASF175:
 2307 032c 5F5F4E56 		.ascii	"__NVIC_DisableIRQ\000"
 2307      49435F44 
 2307      69736162 
 2307      6C654952 
 2307      5100
 2308              	.LASF49:
 2309 033e 5F5F7569 		.ascii	"__uint32_t\000"
 2309      6E743332 
 2309      5F7400
 2310              	.LASF180:
 2311 0349 4932435F 		.ascii	"I2C_UDB_Stop\000"
 2311      5544425F 
 2311      53746F70 
 2311      00
 2312              	.LASF109:
 2313 0356 70617373 		.ascii	"passSarChannels\000"
 2313      53617243 
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 80


 2313      68616E6E 
 2313      656C7300 
 2314              	.LASF76:
 2315 0366 5343425F 		.ascii	"SCB_Type\000"
 2315      54797065 
 2315      00
 2316              	.LASF44:
 2317 036f 5F5F696E 		.ascii	"__int16_t\000"
 2317      7431365F 
 2317      7400
 2318              	.LASF10:
 2319 0379 4E766963 		.ascii	"NvicMux4_IRQn\000"
 2319      4D757834 
 2319      5F495251 
 2319      6E00
 2320              	.LASF4:
 2321 0387 50656E64 		.ascii	"PendSV_IRQn\000"
 2321      53565F49 
 2321      52516E00 
 2322              	.LASF152:
 2323 0393 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 2323      73436D34 
 2323      50777243 
 2323      746C4F66 
 2323      66736574 
 2324              	.LASF147:
 2325 03a8 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 2325      50727443 
 2325      66675369 
 2325      6F4F6666 
 2325      73657400 
 2326              	.LASF99:
 2327 03bc 63707573 		.ascii	"cpussDwChNr\000"
 2327      73447743 
 2327      684E7200 
 2328              	.LASF53:
 2329 03c8 756E7369 		.ascii	"unsigned int\000"
 2329      676E6564 
 2329      20696E74 
 2329      00
 2330              	.LASF26:
 2331 03d5 4E766963 		.ascii	"NvicMux20_IRQn\000"
 2331      4D757832 
 2331      305F4952 
 2331      516E00
 2332              	.LASF56:
 2333 03e4 75696E74 		.ascii	"uint16_t\000"
 2333      31365F74 
 2333      00
 2334              	.LASF35:
 2335 03ed 4E766963 		.ascii	"NvicMux29_IRQn\000"
 2335      4D757832 
 2335      395F4952 
 2335      516E00
 2336              	.LASF132:
 2337 03fc 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 2337      5472436D 
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 81


 2337      64477253 
 2337      656C4D73 
 2337      6B00
 2338              	.LASF50:
 2339 040e 6C6F6E67 		.ascii	"long unsigned int\000"
 2339      20756E73 
 2339      69676E65 
 2339      6420696E 
 2339      7400
 2340              	.LASF18:
 2341 0420 4E766963 		.ascii	"NvicMux12_IRQn\000"
 2341      4D757831 
 2341      325F4952 
 2341      516E00
 2342              	.LASF97:
 2343 042f 63707573 		.ascii	"cpussIpcNr\000"
 2343      73497063 
 2343      4E7200
 2344              	.LASF84:
 2345 043a 6770696F 		.ascii	"gpioBase\000"
 2345      42617365 
 2345      00
 2346              	.LASF72:
 2347 0443 56544F52 		.ascii	"VTOR\000"
 2347      00
 2348              	.LASF122:
 2349 0448 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 2349      6843746C 
 2349      4D61696E 
 2349      57733246 
 2349      72657100 
 2350              	.LASF14:
 2351 045c 4E766963 		.ascii	"NvicMux8_IRQn\000"
 2351      4D757838 
 2351      5F495251 
 2351      6E00
 2352              	.LASF133:
 2353 046a 70657269 		.ascii	"periTrGrOffset\000"
 2353      54724772 
 2353      4F666673 
 2353      657400
 2354              	.LASF186:
 2355 0479 4932435F 		.ascii	"I2C_UDB_mstrWrBufIndex\000"
 2355      5544425F 
 2355      6D737472 
 2355      57724275 
 2355      66496E64 
 2356              	.LASF160:
 2357 0490 63707573 		.ascii	"cpussRam1Ctl0\000"
 2357      7352616D 
 2357      3143746C 
 2357      3000
 2358              	.LASF71:
 2359 049e 49435352 		.ascii	"ICSR\000"
 2359      00
 2360              	.LASF73:
 2361 04a3 41495243 		.ascii	"AIRCR\000"
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 82


 2361      5200
 2362              	.LASF173:
 2363 04a9 7072696F 		.ascii	"priority\000"
 2363      72697479 
 2363      00
 2364              	.LASF92:
 2365 04b2 6770696F 		.ascii	"gpioVersion\000"
 2365      56657273 
 2365      696F6E00 
 2366              	.LASF164:
 2367 04be 63795F73 		.ascii	"cy_stc_device_t\000"
 2367      74635F64 
 2367      65766963 
 2367      655F7400 
 2368              	.LASF187:
 2369 04ce 43795F53 		.ascii	"Cy_SysLib_EnterCriticalSection\000"
 2369      79734C69 
 2369      625F456E 
 2369      74657243 
 2369      72697469 
 2370              	.LASF27:
 2371 04ed 4E766963 		.ascii	"NvicMux21_IRQn\000"
 2371      4D757832 
 2371      315F4952 
 2371      516E00
 2372              	.LASF171:
 2373 04fc 5F5F4453 		.ascii	"__DSB\000"
 2373      4200
 2374              	.LASF177:
 2375 0502 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 2375      49435F43 
 2375      6C656172 
 2375      50656E64 
 2375      696E6749 
 2376              	.LASF157:
 2377 0519 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 2377      73436D34 
 2377      4E6D6943 
 2377      746C4F66 
 2377      66736574 
 2378              	.LASF5:
 2379 052e 53797354 		.ascii	"SysTick_IRQn\000"
 2379      69636B5F 
 2379      4952516E 
 2379      00
 2380              	.LASF153:
 2381 053b 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 2381      73547269 
 2381      6D52616D 
 2381      43746C4F 
 2381      66667365 
 2382              	.LASF148:
 2383 0551 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 2383      73436D30 
 2383      436C6F63 
 2383      6B43746C 
 2383      4F666673 
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 83


 2384              	.LASF88:
 2385 0568 63707573 		.ascii	"cpussVersion\000"
 2385      73566572 
 2385      73696F6E 
 2385      00
 2386              	.LASF172:
 2387 0575 4952516E 		.ascii	"IRQn\000"
 2387      00
 2388              	.LASF95:
 2389 057a 70657269 		.ascii	"periVersion\000"
 2389      56657273 
 2389      696F6E00 
 2390              	.LASF151:
 2391 0586 63707573 		.ascii	"cpussCm0StatusOffset\000"
 2391      73436D30 
 2391      53746174 
 2391      75734F66 
 2391      66736574 
 2392              	.LASF68:
 2393 059b 73697A65 		.ascii	"sizetype\000"
 2393      74797065 
 2393      00
 2394              	.LASF6:
 2395 05a4 4E766963 		.ascii	"NvicMux0_IRQn\000"
 2395      4D757830 
 2395      5F495251 
 2395      6E00
 2396              	.LASF125:
 2397 05b2 64774368 		.ascii	"dwChOffset\000"
 2397      4F666673 
 2397      657400
 2398              	.LASF15:
 2399 05bd 4E766963 		.ascii	"NvicMux9_IRQn\000"
 2399      4D757839 
 2399      5F495251 
 2399      6E00
 2400              	.LASF3:
 2401 05cb 53564361 		.ascii	"SVCall_IRQn\000"
 2401      6C6C5F49 
 2401      52516E00 
 2402              	.LASF19:
 2403 05d7 4E766963 		.ascii	"NvicMux13_IRQn\000"
 2403      4D757831 
 2403      335F4952 
 2403      516E00
 2404              	.LASF179:
 2405 05e6 4932435F 		.ascii	"I2C_UDB_Start\000"
 2405      5544425F 
 2405      53746172 
 2405      7400
 2406              	.LASF100:
 2407 05f4 63707573 		.ascii	"cpussFlashPaSize\000"
 2407      73466C61 
 2407      73685061 
 2407      53697A65 
 2407      00
 2408              	.LASF138:
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 84


 2409 0605 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 2409      44697643 
 2409      6D645061 
 2409      54797065 
 2409      53656C50 
 2410              	.LASF25:
 2411 061c 4E766963 		.ascii	"NvicMux19_IRQn\000"
 2411      4D757831 
 2411      395F4952 
 2411      516E00
 2412              	.LASF161:
 2413 062b 63707573 		.ascii	"cpussRam2Ctl0\000"
 2413      7352616D 
 2413      3243746C 
 2413      3000
 2414              	.LASF31:
 2415 0639 4E766963 		.ascii	"NvicMux25_IRQn\000"
 2415      4D757832 
 2415      355F4952 
 2415      516E00
 2416              	.LASF96:
 2417 0648 70726F74 		.ascii	"protVersion\000"
 2417      56657273 
 2417      696F6E00 
 2418              	.LASF129:
 2419 0654 64775374 		.ascii	"dwStatusChIdxPos\000"
 2419      61747573 
 2419      43684964 
 2419      78506F73 
 2419      00
 2420              	.LASF170:
 2421 0665 5F5F4953 		.ascii	"__ISB\000"
 2421      4200
 2422              	.LASF111:
 2423 066b 75646250 		.ascii	"udbPresent\000"
 2423      72657365 
 2423      6E7400
 2424              	.LASF194:
 2425 0676 4932435F 		.ascii	"I2C_UDB_Enable\000"
 2425      5544425F 
 2425      456E6162 
 2425      6C6500
 2426              	.LASF61:
 2427 0685 49434552 		.ascii	"ICER\000"
 2427      00
 2428              	.LASF176:
 2429 068a 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 2429      49435F45 
 2429      6E61626C 
 2429      65495251 
 2429      00
 2430              	.LASF91:
 2431 069b 666C6173 		.ascii	"flashcVersion\000"
 2431      68635665 
 2431      7273696F 
 2431      6E00
 2432              	.LASF87:
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 85


 2433 06a9 63727970 		.ascii	"cryptoBase\000"
 2433      746F4261 
 2433      736500
 2434              	.LASF108:
 2435 06b4 736D6966 		.ascii	"smifDeviceNr\000"
 2435      44657669 
 2435      63654E72 
 2435      00
 2436              	.LASF8:
 2437 06c1 4E766963 		.ascii	"NvicMux2_IRQn\000"
 2437      4D757832 
 2437      5F495251 
 2437      6E00
 2438              	.LASF166:
 2439 06cf 666C6F61 		.ascii	"float\000"
 2439      7400
 2440              	.LASF130:
 2441 06d5 64775374 		.ascii	"dwStatusChIdxMsk\000"
 2441      61747573 
 2441      43684964 
 2441      784D736B 
 2441      00
 2442              	.LASF20:
 2443 06e6 4E766963 		.ascii	"NvicMux14_IRQn\000"
 2443      4D757831 
 2443      345F4952 
 2443      516E00
 2444              	.LASF60:
 2445 06f5 52455345 		.ascii	"RESERVED0\000"
 2445      52564544 
 2445      3000
 2446              	.LASF74:
 2447 06ff 52455345 		.ascii	"RESERVED1\000"
 2447      52564544 
 2447      3100
 2448              	.LASF181:
 2449 0709 63795F64 		.ascii	"cy_device\000"
 2449      65766963 
 2449      6500
 2450              	.LASF66:
 2451 0713 52455345 		.ascii	"RESERVED3\000"
 2451      52564544 
 2451      3300
 2452              	.LASF158:
 2453 071d 63707573 		.ascii	"cpussRomCtl\000"
 2453      73526F6D 
 2453      43746C00 
 2454              	.LASF128:
 2455 0729 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 2455      43746C50 
 2455      7265656D 
 2455      70746162 
 2455      6C65506F 
 2456              	.LASF169:
 2457 073f 72656738 		.ascii	"reg8\000"
 2457      00
 2458              	.LASF81:
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 86


 2459 0744 75646242 		.ascii	"udbBase\000"
 2459      61736500 
 2460              	.LASF57:
 2461 074c 696E7433 		.ascii	"int32_t\000"
 2461      325F7400 
 2462              	.LASF40:
 2463 0754 756E7369 		.ascii	"unsigned char\000"
 2463      676E6564 
 2463      20636861 
 2463      7200
 2464              	.LASF75:
 2465 0762 53484353 		.ascii	"SHCSR\000"
 2465      5200
 2466              	.LASF124:
 2467 0768 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 2467      6843746C 
 2467      4D61696E 
 2467      57733446 
 2467      72657100 
 2468              	.LASF163:
 2469 077c 6970634C 		.ascii	"ipcLockStatusOffset\000"
 2469      6F636B53 
 2469      74617475 
 2469      734F6666 
 2469      73657400 
 2470              	.LASF38:
 2471 0790 756E636F 		.ascii	"unconnected_IRQn\000"
 2471      6E6E6563 
 2471      7465645F 
 2471      4952516E 
 2471      00
 2472              	.LASF39:
 2473 07a1 73686F72 		.ascii	"short int\000"
 2473      7420696E 
 2473      7400
 2474              	.LASF59:
 2475 07ab 49534552 		.ascii	"ISER\000"
 2475      00
 2476              	.LASF69:
 2477 07b0 4E564943 		.ascii	"NVIC_Type\000"
 2477      5F547970 
 2477      6500
 2478              	.LASF178:
 2479 07ba 4932435F 		.ascii	"I2C_UDB_Init\000"
 2479      5544425F 
 2479      496E6974 
 2479      00
 2480              	.LASF135:
 2481 07c7 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 2481      44697643 
 2481      6D644469 
 2481      7653656C 
 2481      4D736B00 
 2482              	.LASF64:
 2483 07db 52455345 		.ascii	"RESERVED2\000"
 2483      52564544 
 2483      3200
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 87


 2484              	.LASF11:
 2485 07e5 4E766963 		.ascii	"NvicMux5_IRQn\000"
 2485      4D757835 
 2485      5F495251 
 2485      6E00
 2486              	.LASF106:
 2487 07f3 73727373 		.ascii	"srssNumHfroot\000"
 2487      4E756D48 
 2487      66726F6F 
 2487      7400
 2488              	.LASF67:
 2489 0801 52455345 		.ascii	"RESERVED4\000"
 2489      52564544 
 2489      3400
 2490              	.LASF119:
 2491 080b 666C6173 		.ascii	"flashEraseDelay\000"
 2491      68457261 
 2491      73654465 
 2491      6C617900 
 2492              	.LASF58:
 2493 081b 75696E74 		.ascii	"uint32_t\000"
 2493      33325F74 
 2493      00
 2494              	.LASF113:
 2495 0824 70726F74 		.ascii	"protBusMasterMask\000"
 2495      4275734D 
 2495      61737465 
 2495      724D6173 
 2495      6B00
 2496              	.LASF190:
 2497 0836 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 2497      43313120 
 2497      352E342E 
 2497      31203230 
 2497      31363036 
 2498 0869 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m0plus -mthumb -"
 2498      20726576 
 2498      6973696F 
 2498      6E203233 
 2498      37373135 
 2499 089c 67202D4F 		.ascii	"g -Og -ffunction-sections -ffat-lto-objects\000"
 2499      67202D66 
 2499      66756E63 
 2499      74696F6E 
 2499      2D736563 
 2500              	.LASF77:
 2501 08c8 6C6F6E67 		.ascii	"long double\000"
 2501      20646F75 
 2501      626C6500 
 2502              	.LASF165:
 2503 08d4 63686172 		.ascii	"char\000"
 2503      00
 2504              	.LASF24:
 2505 08d9 4E766963 		.ascii	"NvicMux18_IRQn\000"
 2505      4D757831 
 2505      385F4952 
 2505      516E00
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 88


 2506              	.LASF159:
 2507 08e8 63707573 		.ascii	"cpussRam0Ctl0\000"
 2507      7352616D 
 2507      3043746C 
 2507      3000
 2508              	.LASF45:
 2509 08f6 5F5F7569 		.ascii	"__uint16_t\000"
 2509      6E743136 
 2509      5F7400
 2510              	.LASF42:
 2511 0901 4952516E 		.ascii	"IRQn_Type\000"
 2511      5F547970 
 2511      6500
 2512              	.LASF140:
 2513 090b 70657269 		.ascii	"periDiv16CtlOffset\000"
 2513      44697631 
 2513      3643746C 
 2513      4F666673 
 2513      657400
 2514              	.LASF33:
 2515 091e 4E766963 		.ascii	"NvicMux27_IRQn\000"
 2515      4D757832 
 2515      375F4952 
 2515      516E00
 2516              	.LASF1:
 2517 092d 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 2517      61736B61 
 2517      626C6549 
 2517      6E745F49 
 2517      52516E00 
 2518              	.LASF47:
 2519 0941 5F5F696E 		.ascii	"__int32_t\000"
 2519      7433325F 
 2519      7400
 2520              	.LASF93:
 2521 094b 6873696F 		.ascii	"hsiomVersion\000"
 2521      6D566572 
 2521      73696F6E 
 2521      00
 2522              	.LASF16:
 2523 0958 4E766963 		.ascii	"NvicMux10_IRQn\000"
 2523      4D757831 
 2523      305F4952 
 2523      516E00
 2524              	.LASF121:
 2525 0967 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 2525      6843746C 
 2525      4D61696E 
 2525      57733146 
 2525      72657100 
 2526              	.LASF46:
 2527 097b 73686F72 		.ascii	"short unsigned int\000"
 2527      7420756E 
 2527      7369676E 
 2527      65642069 
 2527      6E7400
 2528              	.LASF126:
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 89


 2529 098e 64774368 		.ascii	"dwChSize\000"
 2529      53697A65 
 2529      00
 2530              	.LASF162:
 2531 0997 69706353 		.ascii	"ipcStructSize\000"
 2531      74727563 
 2531      7453697A 
 2531      6500
 2532              	.LASF12:
 2533 09a5 4E766963 		.ascii	"NvicMux6_IRQn\000"
 2533      4D757836 
 2533      5F495251 
 2533      6E00
 2534              	.LASF101:
 2535 09b3 63707573 		.ascii	"cpussIpc0Irq\000"
 2535      73497063 
 2535      30497271 
 2535      00
 2536              	.LASF36:
 2537 09c0 4E766963 		.ascii	"NvicMux30_IRQn\000"
 2537      4D757833 
 2537      305F4952 
 2537      516E00
 2538              	.LASF191:
 2539 09cf 47656E65 		.ascii	"Generated_Source\\PSoC6\\I2C_UDB.c\000"
 2539      72617465 
 2539      645F536F 
 2539      75726365 
 2539      5C50536F 
 2540              	.LASF144:
 2541 09f0 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 2541      50727443 
 2541      66674F66 
 2541      66736574 
 2541      00
 2542              	.LASF120:
 2543 0a01 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 2543      6843746C 
 2543      4D61696E 
 2543      57733046 
 2543      72657100 
 2544              	.LASF183:
 2545 0a15 4932435F 		.ascii	"I2C_UDB_state\000"
 2545      5544425F 
 2545      73746174 
 2545      6500
 2546              	.LASF28:
 2547 0a23 4E766963 		.ascii	"NvicMux22_IRQn\000"
 2547      4D757832 
 2547      325F4952 
 2547      516E00
 2548              	.LASF103:
 2549 0a32 63707573 		.ascii	"cpussNotConnectedIrq\000"
 2549      734E6F74 
 2549      436F6E6E 
 2549      65637465 
 2549      64497271 
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 90


 2550              	.LASF182:
 2551 0a47 4932435F 		.ascii	"I2C_UDB_initVar\000"
 2551      5544425F 
 2551      696E6974 
 2551      56617200 
 2552              	.LASF117:
 2553 0a57 666C6173 		.ascii	"flashWriteDelay\000"
 2553      68577269 
 2553      74654465 
 2553      6C617900 
 2554              	.LASF54:
 2555 0a67 75696E74 		.ascii	"uint8_t\000"
 2555      385F7400 
 2556              	.LASF62:
 2557 0a6f 52534552 		.ascii	"RSERVED1\000"
 2557      56454431 
 2557      00
 2558              	.LASF150:
 2559 0a78 63707573 		.ascii	"cpussCm4StatusOffset\000"
 2559      73436D34 
 2559      53746174 
 2559      75734F66 
 2559      66736574 
 2560              	.LASF143:
 2561 0a8d 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 2561      50727449 
 2561      6E747243 
 2561      66674F66 
 2561      66736574 
 2562              	.LASF7:
 2563 0aa2 4E766963 		.ascii	"NvicMux1_IRQn\000"
 2563      4D757831 
 2563      5F495251 
 2563      6E00
 2564              	.LASF17:
 2565 0ab0 4E766963 		.ascii	"NvicMux11_IRQn\000"
 2565      4D757831 
 2565      315F4952 
 2565      516E00
 2566              	.LASF154:
 2567 0abf 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 2567      73547269 
 2567      6D526F6D 
 2567      43746C4F 
 2567      66667365 
 2568              	.LASF104:
 2569 0ad5 73727373 		.ascii	"srssNumClkpath\000"
 2569      4E756D43 
 2569      6C6B7061 
 2569      746800
 2570              	.LASF90:
 2571 0ae4 64775665 		.ascii	"dwVersion\000"
 2571      7273696F 
 2571      6E00
 2572              	.LASF86:
 2573 0aee 69706342 		.ascii	"ipcBase\000"
 2573      61736500 
ARM GAS  C:\Users\15311\AppData\Local\Temp\ccfQZitm.s 			page 91


 2574              	.LASF13:
 2575 0af6 4E766963 		.ascii	"NvicMux7_IRQn\000"
 2575      4D757837 
 2575      5F495251 
 2575      6E00
 2576              	.LASF192:
 2577 0b04 433A5C55 		.ascii	"C:\\Users\\15311\\Desktop\\PSoC_project\\PSoC6_UDB_"
 2577      73657273 
 2577      5C313533 
 2577      31315C44 
 2577      65736B74 
 2578 0b32 4932435F 		.ascii	"I2C_Master\\CY8CPROTO-063-BLE_Master.cydsn\000"
 2578      4D617374 
 2578      65725C43 
 2578      59384350 
 2578      524F544F 
 2579              	.LASF137:
 2580 0b5c 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 2580      44697643 
 2580      6D645061 
 2580      44697653 
 2580      656C506F 
 2581              	.LASF118:
 2582 0b72 666C6173 		.ascii	"flashProgramDelay\000"
 2582      6850726F 
 2582      6772616D 
 2582      44656C61 
 2582      7900
 2583              	.LASF115:
 2584 0b84 666C6173 		.ascii	"flashRwwRequired\000"
 2584      68527777 
 2584      52657175 
 2584      69726564 
 2584      00
 2585              	.LASF29:
 2586 0b95 4E766963 		.ascii	"NvicMux23_IRQn\000"
 2586      4D757832 
 2586      335F4952 
 2586      516E00
 2587              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
