
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002747                       # Number of seconds simulated
sim_ticks                                  2746675000                       # Number of ticks simulated
final_tick                                 2746675000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142855                       # Simulator instruction rate (inst/s)
host_op_rate                                   286906                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               30272127                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449988                       # Number of bytes of host memory used
host_seconds                                    90.73                       # Real time elapsed on the host
sim_insts                                    12961598                       # Number of instructions simulated
sim_ops                                      26031811                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2746675000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         101568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         299776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             401344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       101568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        101568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        31616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           31616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4684                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          494                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                494                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          36978529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         109141416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             146119945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     36978529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36978529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       11510645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11510645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       11510645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         36978529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        109141416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            157630590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4675.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002973047750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           93                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           93                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               13759                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1437                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6272                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1567                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6272                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1567                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 396352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   97472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  401408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               100288                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     79                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    19                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               42                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2746673000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6272                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1567                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    374.015221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   225.479483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   352.092013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          383     29.15%     29.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          318     24.20%     53.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          123      9.36%     62.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           81      6.16%     68.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           57      4.34%     73.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           89      6.77%     79.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           39      2.97%     82.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           30      2.28%     85.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          194     14.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1314                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           93                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      66.473118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.592910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    149.668009                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             64     68.82%     68.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            11     11.83%     80.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             9      9.68%     90.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      1.08%     91.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            3      3.23%     94.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      1.08%     95.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.08%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      1.08%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      1.08%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      1.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            93                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           93                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.376344                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.357182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.819782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               76     81.72%     81.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.08%     82.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               14     15.05%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      2.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            93                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        97152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       299200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        97472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 35370766.472189098597                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 108931708.338263526559                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 35487270.973085641861                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1588                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4684                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1567                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     58736750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    166311000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  68251258500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36987.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35506.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  43555365.99                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    108929000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               225047750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   30965000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17589.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36339.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       144.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        35.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    146.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     36.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5215                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1172                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.71                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     350385.64                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6033300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3180210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                26318040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5183460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         50400480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             57732450                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1978080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       206668320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        24030720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        507653880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              889178940                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            323.729214                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2614770250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2485000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      21320000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2099117500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     62582750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     107944250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    453225500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3455760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1806420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                17892840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2766600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         46712640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             59710920                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2491200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       175334280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        29983200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        519615420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              859769280                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            313.021846                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2609264250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3780000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      19760000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2146658000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     78080250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     113870750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    384526000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2746675000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  605618                       # Number of BP lookups
system.cpu.branchPred.condPredicted            605618                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10996                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               306852                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   90560                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                295                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          306852                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             303459                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3393                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1451                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2746675000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     5159780                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      501739                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1822                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           154                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2746675000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2746675000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1202544                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           307                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2746675000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5493351                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1245409                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       13295728                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      605618                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             394019                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4152024                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   22328                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  128                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1687                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          108                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          631                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1202344                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3189                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5411151                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.924578                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.535820                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1557589     28.78%     28.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    25593      0.47%     29.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   228575      4.22%     33.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   201073      3.72%     37.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    58841      1.09%     38.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   369278      6.82%     45.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    44126      0.82%     45.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   193446      3.57%     49.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2732630     50.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5411151                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.110246                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.420331                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1211042                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                371706                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3796792                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 20447                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11164                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               26545074                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11164                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1224326                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  139474                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8169                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3801969                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                226049                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               26492976                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2879                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  10974                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   9083                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 200614                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            29224748                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              55546118                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19174315                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          27138544                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              28681571                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   543177                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                184                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            138                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     95976                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5047326                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              509403                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            158590                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            42011                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   26402883                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 298                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  26293249                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3796                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          371369                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       542268                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            234                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5411151                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.859086                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.439933                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              401442      7.42%      7.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              170186      3.15%     10.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              463480      8.57%     19.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              472337      8.73%     27.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              822310     15.20%     43.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              724375     13.39%     56.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              703629     13.00%     69.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              580933     10.74%     80.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1072459     19.82%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5411151                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   43418      3.72%      3.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    21      0.00%      3.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.00%      3.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      8      0.00%      3.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   201      0.02%      3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%      3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            599791     51.45%     55.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult           489778     42.02%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     97.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1192      0.10%     97.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   775      0.07%     97.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             30457      2.61%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               46      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             18264      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8934837     33.98%     34.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40083      0.15%     34.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1610      0.01%     34.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4282906     16.29%     50.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     50.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     50.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     50.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     50.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     50.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     50.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     50.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  719      0.00%     50.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     50.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81657      0.31%     50.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     50.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1952      0.01%     50.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2961305     11.26%     62.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                948      0.00%     62.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310006      8.79%     70.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30026      0.11%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080000      7.91%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               861070      3.27%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              352445      1.34%     83.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4184695     15.92%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150662      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               26293249                       # Type of FU issued
system.cpu.iq.rate                           4.786377                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1165704                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.044335                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18216506                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6855870                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6349277                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            40950643                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           19918762                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     19892418                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6395420                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                21045269                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           428759                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        54212                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           93                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        14833                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10010                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           427                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11164                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   94721                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3344                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            26403181                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1878                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5047326                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               509403                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                185                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    635                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2327                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             93                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2154                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12434                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14588                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              26269830                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               5039623                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             23419                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5541353                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   551590                       # Number of branches executed
system.cpu.iew.exec_stores                     501730                       # Number of stores executed
system.cpu.iew.exec_rate                     4.782114                       # Inst execution rate
system.cpu.iew.wb_sent                       26248886                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      26241695                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  16539193                       # num instructions producing a value
system.cpu.iew.wb_consumers                  25215782                       # num instructions consuming a value
system.cpu.iew.wb_rate                       4.776992                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.655906                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          371426                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11104                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5353542                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.862540                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.732505                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       471100      8.80%      8.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       358679      6.70%     15.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       571130     10.67%     26.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       148902      2.78%     28.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       896608     16.75%     45.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       415780      7.77%     53.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       531263      9.92%     63.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       449384      8.39%     71.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1510696     28.22%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5353542                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12961598                       # Number of instructions committed
system.cpu.commit.committedOps               26031811                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487684                       # Number of memory references committed
system.cpu.commit.loads                       4993114                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     535143                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   19885362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10456209                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12441      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8746657     33.60%     33.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40051      0.15%     33.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     33.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     16.44%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80745      0.31%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     50.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.37%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      8.87%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      7.99%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821876      3.16%     82.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344088      1.32%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.02%     99.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          26031811                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1510696                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     30246083                       # The number of ROB reads
system.cpu.rob.rob_writes                    52865118                       # The number of ROB writes
system.cpu.timesIdled                             784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82200                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12961598                       # Number of Instructions Simulated
system.cpu.committedOps                      26031811                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.423817                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.423817                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.359507                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.359507                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 18796479                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5478526                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  27115754                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 19741779                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2304659                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3699921                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 6636319                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2746675000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3157.572133                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              338002                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               974                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            347.024641                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3157.572133                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.770892                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.770892                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3710                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3669                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.905762                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10431594                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10431594                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2746675000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4705462                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4705462                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       492157                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         492157                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5197619                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5197619                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5197619                       # number of overall hits
system.cpu.dcache.overall_hits::total         5197619                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13420                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13420                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2416                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2416                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15836                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15836                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15836                       # number of overall misses
system.cpu.dcache.overall_misses::total         15836                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    725751500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    725751500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    162788500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    162788500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    888540000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    888540000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    888540000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    888540000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4718882                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4718882                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5213455                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5213455                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5213455                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5213455                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002844                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002844                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004885                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004885                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003038                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003038                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003038                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003038                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54079.843517                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54079.843517                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67379.346026                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67379.346026                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56108.865875                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56108.865875                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56108.865875                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56108.865875                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11992                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           32                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               168                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.380952                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           32                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          494                       # number of writebacks
system.cpu.dcache.writebacks::total               494                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11146                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11146                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11152                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11152                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2274                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2274                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2410                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2410                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4684                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4684                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4684                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4684                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    154368500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    154368500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    159690500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    159690500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    314059000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    314059000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    314059000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    314059000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000482                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000482                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000898                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000898                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000898                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000898                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67884.124890                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67884.124890                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66261.618257                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66261.618257                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67049.316823                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67049.316823                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67049.316823                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67049.316823                       # average overall mshr miss latency
system.cpu.dcache.replacements                    974                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2746675000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.939887                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              259373                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1075                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            241.277209                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.939887                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990117                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990117                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          378                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2406273                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2406273                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2746675000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1200058                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1200058                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1200058                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1200058                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1200058                       # number of overall hits
system.cpu.icache.overall_hits::total         1200058                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2285                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2285                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2285                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2285                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2285                       # number of overall misses
system.cpu.icache.overall_misses::total          2285                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    142925998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    142925998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    142925998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    142925998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    142925998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    142925998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1202343                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1202343                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1202343                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1202343                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1202343                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1202343                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001900                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001900                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001900                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001900                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001900                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001900                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62549.670897                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62549.670897                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62549.670897                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62549.670897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62549.670897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62549.670897                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2000                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                32                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    62.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1075                       # number of writebacks
system.cpu.icache.writebacks::total              1075                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          697                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          697                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          697                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          697                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          697                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          697                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1588                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1588                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1588                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1588                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1588                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1588                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    109453998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    109453998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    109453998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    109453998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    109453998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    109453998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001321                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001321                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001321                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001321                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001321                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001321                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68925.691436                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68925.691436                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68925.691436                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68925.691436                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68925.691436                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68925.691436                       # average overall mshr miss latency
system.cpu.icache.replacements                   1075                       # number of replacements
system.membus.snoop_filter.tot_requests          8321                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2052                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2746675000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3861                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          494                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1075                       # Transaction distribution
system.membus.trans_dist::CleanEvict              480                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2410                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2410                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1588                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2274                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        10342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       170368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       170368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       331392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       331392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  501760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6272                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000957                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030917                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6266     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                       6      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6272                       # Request fanout histogram
system.membus.reqLayer2.occupancy            15486500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8396497                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           24727999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
