#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Nov  6 19:28:40 2022
# Process ID: 6388
# Current directory: C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12720 C:\Users\david\Documents\PSDS\z4_1\kvadratni_koren\kvadratni_koren.xpr
# Log file: C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/vivado.log
# Journal file: C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 1006.496 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Nov  6 19:31:36 2022] Launched synth_1...
Run output will be captured here: C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Nov  6 19:33:55 2022] Launched synth_1...
Run output will be captured here: C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Nov  6 19:36:00 2022] Launched synth_1...
Run output will be captured here: C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Nov  6 19:37:19 2022] Launched synth_1...
Run output will be captured here: C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.runs/synth_1/runme.log
file mkdir C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.srcs/sim_1/new/kvadratni_koren_tb.vhd w ]
add_files -fileset sim_1 C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.srcs/sim_1/new/kvadratni_koren_tb.vhd
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'kvadratni_koren_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj kvadratni_koren_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.srcs/sources_1/new/kvadratni_koren_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'kvadratni_koren_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.srcs/sim_1/new/kvadratni_koren_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'kvadratni_koren_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
"xelab -wto 8d25acf52e7e4bd39b3cab6453d0903b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot kvadratni_koren_tb_behav xil_defaultlib.kvadratni_koren_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8d25acf52e7e4bd39b3cab6453d0903b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot kvadratni_koren_tb_behav xil_defaultlib.kvadratni_koren_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 31 elements ; expected 32 [C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.srcs/sim_1/new/kvadratni_koren_tb.vhd:69]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit kvadratni_koren_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1006.496 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'kvadratni_koren_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj kvadratni_koren_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.srcs/sim_1/new/kvadratni_koren_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'kvadratni_koren_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
"xelab -wto 8d25acf52e7e4bd39b3cab6453d0903b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot kvadratni_koren_tb_behav xil_defaultlib.kvadratni_koren_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8d25acf52e7e4bd39b3cab6453d0903b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot kvadratni_koren_tb_behav xil_defaultlib.kvadratni_koren_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 31 elements ; expected 32 [C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.srcs/sim_1/new/kvadratni_koren_tb.vhd:67]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit kvadratni_koren_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1006.496 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'kvadratni_koren_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj kvadratni_koren_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.srcs/sim_1/new/kvadratni_koren_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'kvadratni_koren_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
"xelab -wto 8d25acf52e7e4bd39b3cab6453d0903b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot kvadratni_koren_tb_behav xil_defaultlib.kvadratni_koren_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8d25acf52e7e4bd39b3cab6453d0903b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot kvadratni_koren_tb_behav xil_defaultlib.kvadratni_koren_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.kvadratni_koren_top [kvadratni_koren_top_default]
Compiling architecture behavioral of entity xil_defaultlib.kvadratni_koren_tb
Built simulation snapshot kvadratni_koren_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim/xsim.dir/kvadratni_koren_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim/xsim.dir/kvadratni_koren_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov  6 20:05:19 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov  6 20:05:19 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1006.496 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kvadratni_koren_tb_behav -key {Behavioral:sim_1:Functional:kvadratni_koren_tb} -tclbatch {kvadratni_koren_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source kvadratni_koren_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kvadratni_koren_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1006.496 ; gain = 0.000
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1006.496 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1006.496 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1006.496 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'kvadratni_koren_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj kvadratni_koren_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.srcs/sim_1/new/kvadratni_koren_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'kvadratni_koren_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
"xelab -wto 8d25acf52e7e4bd39b3cab6453d0903b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot kvadratni_koren_tb_behav xil_defaultlib.kvadratni_koren_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8d25acf52e7e4bd39b3cab6453d0903b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot kvadratni_koren_tb_behav xil_defaultlib.kvadratni_koren_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.kvadratni_koren_top [kvadratni_koren_top_default]
Compiling architecture behavioral of entity xil_defaultlib.kvadratni_koren_tb
Built simulation snapshot kvadratni_koren_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/Documents/PSDS/z4_1/kvadratni_koren/kvadratni_koren.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "kvadratni_koren_tb_behav -key {Behavioral:sim_1:Functional:kvadratni_koren_tb} -tclbatch {kvadratni_koren_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source kvadratni_koren_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'kvadratni_koren_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1006.496 ; gain = 0.000
run 500 ms
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1006.496 ; gain = 0.000
run 500 us
run 500 us
run 50 ms
run 50 ms
run 50 ms
run 50 ms
run 50 ms
run 1 s
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1006.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov  6 20:17:03 2022...
