#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Nov 18 09:20:07 2019
# Process ID: 7960
# Current directory: F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7752 F:\WHR\Project\20191111sanjiangbisaiFPGA\wmy\xilinx_wmy.xpr
# Log file: F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/vivado.log
# Journal file: F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 709.988 ; gain = 105.832
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Input_Depth {1024} CONFIG.Output_Depth {1024} CONFIG.Data_Count_Width {10} CONFIG.Write_Data_Count_Width {10} CONFIG.Read_Data_Count_Width {10} CONFIG.Full_Threshold_Assert_Value {1022} CONFIG.Full_Threshold_Negate_Value {1021}] [get_ips fifo_generator_0]
generate_target all [get_files  F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
launch_runs -jobs 4 fifo_generator_0_synth_1
[Mon Nov 18 09:25:33 2019] Launched fifo_generator_0_synth_1...
Run output will be captured here: F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.ip_user_files/sim_scripts -ip_user_files_dir F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.ip_user_files -ipstatic_source_dir F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.cache/compile_simlib/modelsim} {questa=F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.cache/compile_simlib/questa} {riviera=F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.cache/compile_simlib/riviera} {activehdl=F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 18 09:25:52 2019] Launched fifo_generator_0_synth_1, synth_1...
Run output will be captured here:
fifo_generator_0_synth_1: F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/fifo_generator_0_synth_1/runme.log
synth_1: F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/synth_1/runme.log
[Mon Nov 18 09:25:53 2019] Launched impl_1...
Run output will be captured here: F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/impl_1/xilinx_wmy.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/impl_1/xilinx_wmy.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 17   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:02 ; elapsed = 00:01:06 . Memory (MB): peak = 1860.707 ; gain = 2.289
endgroup
set_property -dict [list CONFIG.Input_Depth {16} CONFIG.Output_Depth {16} CONFIG.Data_Count {true} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Full_Threshold_Assert_Value {14} CONFIG.Full_Threshold_Negate_Value {13}] [get_ips fifo_generator_0]
generate_target all [get_files  F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
launch_runs -jobs 4 fifo_generator_0_synth_1
[Mon Nov 18 09:43:49 2019] Launched fifo_generator_0_synth_1...
Run output will be captured here: F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.ip_user_files/sim_scripts -ip_user_files_dir F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.ip_user_files -ipstatic_source_dir F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.cache/compile_simlib/modelsim} {questa=F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.cache/compile_simlib/questa} {riviera=F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.cache/compile_simlib/riviera} {activehdl=F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 18 09:45:27 2019] Launched fifo_generator_0_synth_1, synth_1...
Run output will be captured here:
fifo_generator_0_synth_1: F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/fifo_generator_0_synth_1/runme.log
synth_1: F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/synth_1/runme.log
[Mon Nov 18 09:45:27 2019] Launched impl_1...
Run output will be captured here: F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 18 09:47:02 2019] Launched synth_1...
Run output will be captured here: F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/synth_1/runme.log
[Mon Nov 18 09:47:02 2019] Launched impl_1...
Run output will be captured here: F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/impl_1/runme.log
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/impl_1/xilinx_wmy.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 17   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1907.699 ; gain = 0.000
endgroup
set_property -dict [list CONFIG.Reset_Pin {true} CONFIG.Reset_Type {Synchronous_Reset} CONFIG.Use_Dout_Reset {true} CONFIG.Almost_Full_Flag {false} CONFIG.Almost_Empty_Flag {false}] [get_ips fifo_generator_0]
generate_target all [get_files  F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
launch_runs -jobs 4 fifo_generator_0_synth_1
[Mon Nov 18 10:05:15 2019] Launched fifo_generator_0_synth_1...
Run output will be captured here: F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.ip_user_files/sim_scripts -ip_user_files_dir F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.ip_user_files -ipstatic_source_dir F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.cache/compile_simlib/modelsim} {questa=F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.cache/compile_simlib/questa} {riviera=F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.cache/compile_simlib/riviera} {activehdl=F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 18 10:05:38 2019] Launched fifo_generator_0_synth_1, synth_1...
Run output will be captured here:
fifo_generator_0_synth_1: F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/fifo_generator_0_synth_1/runme.log
synth_1: F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/synth_1/runme.log
[Mon Nov 18 10:05:39 2019] Launched impl_1...
Run output will be captured here: F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/impl_1/xilinx_wmy.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property -dict [list CONFIG.PRIM_IN_FREQ {16.384} CONFIG.CLKIN1_JITTER_PS {610.3499999999999} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {61.000} CONFIG.MMCM_CLKIN1_PERIOD {61.035} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.625} CONFIG.CLKOUT1_JITTER {286.422} CONFIG.CLKOUT1_PHASE_ERROR {420.594}] [get_ips clk_wiz_0]
generate_target all [get_files  F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 4 clk_wiz_0_synth_1
[Mon Nov 18 10:51:12 2019] Launched clk_wiz_0_synth_1...
Run output will be captured here: F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.ip_user_files/sim_scripts -ip_user_files_dir F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.ip_user_files -ipstatic_source_dir F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.cache/compile_simlib/modelsim} {questa=F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.cache/compile_simlib/questa} {riviera=F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.cache/compile_simlib/riviera} {activehdl=F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 18 10:51:31 2019] Launched clk_wiz_0_synth_1, synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/clk_wiz_0_synth_1/runme.log
synth_1: F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/synth_1/runme.log
[Mon Nov 18 10:51:31 2019] Launched impl_1...
Run output will be captured here: F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/impl_1/xilinx_wmy.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Mon Nov 18 11:13:11 2019] Launched impl_1...
Run output will be captured here: F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/impl_1/xilinx_wmy.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/impl_1/xilinx_wmy.bin} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 18 11:18:09 2019] Launched synth_1...
Run output will be captured here: F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/synth_1/runme.log
[Mon Nov 18 11:18:09 2019] Launched impl_1...
Run output will be captured here: F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/impl_1/xilinx_wmy.bin} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.runs/impl_1/xilinx_wmy.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 17   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:02 ; elapsed = 00:01:06 . Memory (MB): peak = 2478.016 ; gain = 0.000
endgroup
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.srcs/sources_1/demultiple.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.srcs/sources_1/new/xilinx_wmy.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.srcs/sources_1/demultiple.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.srcs/sources_1/new/xilinx_wmy.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.srcs/sources_1/new/xilinx_wmy.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.srcs/sources_1/wmy.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.srcs/sources_1/driver/uart_rx.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.srcs/sources_1/new/xilinx_wmy.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.srcs/sources_1/wmy.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/WHR/Project/20191111sanjiangbisaiFPGA/wmy/xilinx_wmy.srcs/sources_1/driver/uart_rx.v:]
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 18 11:54:57 2019...
