$date
	Sat Oct 22 20:04:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#773847
b10011 !
1"
#773850
b10011 &
b10011 %
1$
#773851
0"
#773854
b111010 &
b111010 %
#773858
b11101 &
b11101 %
#773862
b1011000 &
b1011000 %
#773866
b101100 &
b101100 %
#773870
b10110 &
b10110 %
#773874
b1011 &
b1011 %
#773878
b100010 &
b100010 %
#773882
b10001 &
b10001 %
#773886
b110100 &
b110100 %
#773890
b11010 &
b11010 %
#773894
b1101 &
b1101 %
#773898
b101000 &
b101000 %
#773902
b10100 &
b10100 %
#773906
b1010 &
b1010 %
#773910
b101 &
b101 %
#773914
b10000 &
b10000 %
#773918
b1000 &
b1000 %
#773922
b100 &
b100 %
#773926
b10 &
b10 %
#773930
b1 &
b1 %
1#
#773934
b0 &
0#
b0 %
0$
#1768490
b1111 &
b1111 %
1$
b1111 !
1"
#1768491
0"
#1768494
b101110 &
b101110 %
#1768498
b10111 &
b10111 %
#1768502
b1000110 &
b1000110 %
#1768506
b100011 &
b100011 %
#1768510
b1101010 &
b1101010 %
#1768514
b110101 &
b110101 %
#1768518
b10100000 &
b10100000 %
#1768522
b1010000 &
b1010000 %
#1768526
b101000 &
b101000 %
#1768530
b10100 &
b10100 %
#1768534
b1010 &
b1010 %
#1768538
b101 &
b101 %
#1768542
b10000 &
b10000 %
#1768546
b1000 &
b1000 %
#1768550
b100 &
b100 %
#1768554
b10 &
b10 %
#1768558
b1 &
1#
b1 %
#1768562
b0 &
b0 %
0#
0$
#2712460
b10110 !
1"
#2712462
b10110 &
b10110 %
1$
#2712463
0"
#2712466
b1011 &
b1011 %
#2712470
b100010 &
b100010 %
#2712474
b10001 &
b10001 %
#2712478
b110100 &
b110100 %
#2712482
b11010 &
b11010 %
#2712486
b1101 &
b1101 %
#2712490
b101000 &
b101000 %
#2712494
b10100 &
b10100 %
#2712498
b1010 &
b1010 %
#2712502
b101 &
b101 %
#2712506
b10000 &
b10000 %
#2712510
b1000 &
b1000 %
#2712514
b100 &
b100 %
#2712518
b10 &
b10 %
#2712522
b1 &
b1 %
1#
#2712526
b0 &
0#
b0 %
0$
#4500012
