Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto b7a17f11189f48289b43bc9fc4e60a52 --debug typical --relax -L blk_mem_gen_v8_2 -L xil_defaultlib -L secureip --snapshot myRISC_TB_behav xil_defaultlib.myRISC_TB -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [\ControlUnit(100)\]
Compiling architecture behavioral of entity xil_defaultlib.Datapath [datapath_default]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage [\BLK_MEM_GEN_v8_2_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_reg_stage [\BLK_MEM_GEN_v8_2_softecc_output...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module [\BLK_MEM_GEN_v8_2_mem_module("bl...]
Compiling architecture behavioral of entity blk_mem_gen_v8_2.blk_mem_gen_v8_2 [\blk_mem_gen_v8_2("blk_mem_gen_v...]
Compiling architecture instruction_bram_arch of entity xil_defaultlib.instruction_BRAM [instruction_bram_default]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage [\BLK_MEM_GEN_v8_2_output_stage("...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module [\BLK_MEM_GEN_v8_2_mem_module("bl...]
Compiling architecture behavioral of entity blk_mem_gen_v8_2.blk_mem_gen_v8_2 [\blk_mem_gen_v8_2("blk_mem_gen_v...]
Compiling architecture bram_arch of entity xil_defaultlib.BRAM [bram_default]
Compiling architecture behavioral of entity xil_defaultlib.SerialRx [serialrx_default]
Compiling architecture behavioral of entity xil_defaultlib.SerialTx [serialtx_default]
Compiling architecture behavioral of entity xil_defaultlib.errorgen [errorgen_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionBuffer [instructionbuffer_default]
Compiling architecture logic of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture behavioral of entity xil_defaultlib.Monopulse [monopulse_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.myRISC [myrisc_default]
Compiling architecture behavioral of entity xil_defaultlib.myrisc_tb
Built simulation snapshot myRISC_TB_behav
