
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

08000000 <_vector_table>:
 8000000:	200006d8 	.word	0x200006d8
 8000004:	08001115 	.word	0x08001115
 8000008:	08002b4f 	.word	0x08002b4f
 800000c:	08001141 	.word	0x08001141
 8000010:	08001141 	.word	0x08001141
 8000014:	08001141 	.word	0x08001141
 8000018:	08001141 	.word	0x08001141
	...
 800002c:	08000f9d 	.word	0x08000f9d
 8000030:	08001141 	.word	0x08001141
 8000034:	00000000 	.word	0x00000000
 8000038:	08000f55 	.word	0x08000f55
 800003c:	08000da1 	.word	0x08000da1

08000040 <_irq_vector_table>:
 8000040:	080010ed 080010ed 080010ed 080010ed     ................
 8000050:	080010ed 080010ed 080010ed 080010ed     ................
 8000060:	080010ed 080010ed 080010ed 080010ed     ................
 8000070:	080010ed 080010ed 080010ed 080010ed     ................
 8000080:	080010ed 080010ed 080010ed 080010ed     ................
 8000090:	080010ed 080010ed 080010ed 080010ed     ................
 80000a0:	080010ed 080010ed 080010ed 080010ed     ................
 80000b0:	080010ed 080010ed 080010ed 080010ed     ................
 80000c0:	080010ed 080010ed 080010ed 080010ed     ................
 80000d0:	080010ed 080010ed 080010ed 080010ed     ................
 80000e0:	080010ed 080010ed 080010ed 080010ed     ................
 80000f0:	080010ed 080010ed 080010ed 080010ed     ................
 8000100:	080010ed 080010ed 080010ed 080010ed     ................
 8000110:	080010ed 080010ed 080010ed 080010ed     ................
 8000120:	080010ed 080010ed 080010ed 080010ed     ................
 8000130:	080010ed 080010ed 080010ed 080010ed     ................
 8000140:	080010ed 080010ed 080010ed 080010ed     ................
 8000150:	080010ed 080010ed 080010ed 080010ed     ................
 8000160:	080010ed 080010ed 080010ed 080010ed     ................
 8000170:	080010ed 080010ed 080010ed 080010ed     ................
 8000180:	080010ed 080010ed                       ........

Disassembly of section text:

08000188 <__aeabi_uldivmod>:
 8000188:	b953      	cbnz	r3, 80001a0 <__aeabi_uldivmod+0x18>
 800018a:	b94a      	cbnz	r2, 80001a0 <__aeabi_uldivmod+0x18>
 800018c:	2900      	cmp	r1, #0
 800018e:	bf08      	it	eq
 8000190:	2800      	cmpeq	r0, #0
 8000192:	bf1c      	itt	ne
 8000194:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000198:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800019c:	f000 b96e 	b.w	800047c <__aeabi_idiv0>
 80001a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001a8:	f000 f806 	bl	80001b8 <__udivmoddi4>
 80001ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001b4:	b004      	add	sp, #16
 80001b6:	4770      	bx	lr

080001b8 <__udivmoddi4>:
 80001b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001bc:	9d08      	ldr	r5, [sp, #32]
 80001be:	460e      	mov	r6, r1
 80001c0:	4604      	mov	r4, r0
 80001c2:	468c      	mov	ip, r1
 80001c4:	2b00      	cmp	r3, #0
 80001c6:	f040 8081 	bne.w	80002cc <__udivmoddi4+0x114>
 80001ca:	428a      	cmp	r2, r1
 80001cc:	4617      	mov	r7, r2
 80001ce:	d945      	bls.n	800025c <__udivmoddi4+0xa4>
 80001d0:	fab2 f282 	clz	r2, r2
 80001d4:	b14a      	cbz	r2, 80001ea <__udivmoddi4+0x32>
 80001d6:	f1c2 0120 	rsb	r1, r2, #32
 80001da:	fa06 f302 	lsl.w	r3, r6, r2
 80001de:	fa20 f101 	lsr.w	r1, r0, r1
 80001e2:	4097      	lsls	r7, r2
 80001e4:	ea41 0c03 	orr.w	ip, r1, r3
 80001e8:	4094      	lsls	r4, r2
 80001ea:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80001ee:	0c23      	lsrs	r3, r4, #16
 80001f0:	fbbc f6fe 	udiv	r6, ip, lr
 80001f4:	b2b9      	uxth	r1, r7
 80001f6:	fb0e cc16 	mls	ip, lr, r6, ip
 80001fa:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 80001fe:	fb06 f001 	mul.w	r0, r6, r1
 8000202:	4298      	cmp	r0, r3
 8000204:	d909      	bls.n	800021a <__udivmoddi4+0x62>
 8000206:	18fb      	adds	r3, r7, r3
 8000208:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800020c:	f080 8115 	bcs.w	800043a <__udivmoddi4+0x282>
 8000210:	4298      	cmp	r0, r3
 8000212:	f240 8112 	bls.w	800043a <__udivmoddi4+0x282>
 8000216:	3e02      	subs	r6, #2
 8000218:	443b      	add	r3, r7
 800021a:	1a1b      	subs	r3, r3, r0
 800021c:	b2a4      	uxth	r4, r4
 800021e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000222:	fb0e 3310 	mls	r3, lr, r0, r3
 8000226:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800022a:	fb00 f101 	mul.w	r1, r0, r1
 800022e:	42a1      	cmp	r1, r4
 8000230:	d909      	bls.n	8000246 <__udivmoddi4+0x8e>
 8000232:	193c      	adds	r4, r7, r4
 8000234:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000238:	f080 8101 	bcs.w	800043e <__udivmoddi4+0x286>
 800023c:	42a1      	cmp	r1, r4
 800023e:	f240 80fe 	bls.w	800043e <__udivmoddi4+0x286>
 8000242:	3802      	subs	r0, #2
 8000244:	443c      	add	r4, r7
 8000246:	1a64      	subs	r4, r4, r1
 8000248:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800024c:	2100      	movs	r1, #0
 800024e:	b11d      	cbz	r5, 8000258 <__udivmoddi4+0xa0>
 8000250:	40d4      	lsrs	r4, r2
 8000252:	2300      	movs	r3, #0
 8000254:	e9c5 4300 	strd	r4, r3, [r5]
 8000258:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800025c:	b902      	cbnz	r2, 8000260 <__udivmoddi4+0xa8>
 800025e:	deff      	udf	#255	; 0xff
 8000260:	fab2 f282 	clz	r2, r2
 8000264:	2a00      	cmp	r2, #0
 8000266:	d14f      	bne.n	8000308 <__udivmoddi4+0x150>
 8000268:	1bcb      	subs	r3, r1, r7
 800026a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800026e:	fa1f f887 	uxth.w	r8, r7
 8000272:	2101      	movs	r1, #1
 8000274:	fbb3 fcfe 	udiv	ip, r3, lr
 8000278:	0c26      	lsrs	r6, r4, #16
 800027a:	fb0e 331c 	mls	r3, lr, ip, r3
 800027e:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 8000282:	fb08 f30c 	mul.w	r3, r8, ip
 8000286:	42b3      	cmp	r3, r6
 8000288:	d907      	bls.n	800029a <__udivmoddi4+0xe2>
 800028a:	19be      	adds	r6, r7, r6
 800028c:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000290:	d202      	bcs.n	8000298 <__udivmoddi4+0xe0>
 8000292:	42b3      	cmp	r3, r6
 8000294:	f200 80eb 	bhi.w	800046e <__udivmoddi4+0x2b6>
 8000298:	4684      	mov	ip, r0
 800029a:	1af6      	subs	r6, r6, r3
 800029c:	b2a3      	uxth	r3, r4
 800029e:	fbb6 f0fe 	udiv	r0, r6, lr
 80002a2:	fb0e 6610 	mls	r6, lr, r0, r6
 80002a6:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 80002aa:	fb08 f800 	mul.w	r8, r8, r0
 80002ae:	45a0      	cmp	r8, r4
 80002b0:	d907      	bls.n	80002c2 <__udivmoddi4+0x10a>
 80002b2:	193c      	adds	r4, r7, r4
 80002b4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002b8:	d202      	bcs.n	80002c0 <__udivmoddi4+0x108>
 80002ba:	45a0      	cmp	r8, r4
 80002bc:	f200 80d2 	bhi.w	8000464 <__udivmoddi4+0x2ac>
 80002c0:	4618      	mov	r0, r3
 80002c2:	eba4 0408 	sub.w	r4, r4, r8
 80002c6:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80002ca:	e7c0      	b.n	800024e <__udivmoddi4+0x96>
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d908      	bls.n	80002e2 <__udivmoddi4+0x12a>
 80002d0:	2d00      	cmp	r5, #0
 80002d2:	f000 80af 	beq.w	8000434 <__udivmoddi4+0x27c>
 80002d6:	2100      	movs	r1, #0
 80002d8:	e9c5 0600 	strd	r0, r6, [r5]
 80002dc:	4608      	mov	r0, r1
 80002de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e2:	fab3 f183 	clz	r1, r3
 80002e6:	2900      	cmp	r1, #0
 80002e8:	d149      	bne.n	800037e <__udivmoddi4+0x1c6>
 80002ea:	42b3      	cmp	r3, r6
 80002ec:	d302      	bcc.n	80002f4 <__udivmoddi4+0x13c>
 80002ee:	4282      	cmp	r2, r0
 80002f0:	f200 80bb 	bhi.w	800046a <__udivmoddi4+0x2b2>
 80002f4:	1a84      	subs	r4, r0, r2
 80002f6:	eb66 0303 	sbc.w	r3, r6, r3
 80002fa:	2001      	movs	r0, #1
 80002fc:	469c      	mov	ip, r3
 80002fe:	2d00      	cmp	r5, #0
 8000300:	d0aa      	beq.n	8000258 <__udivmoddi4+0xa0>
 8000302:	e9c5 4c00 	strd	r4, ip, [r5]
 8000306:	e7a7      	b.n	8000258 <__udivmoddi4+0xa0>
 8000308:	f1c2 0320 	rsb	r3, r2, #32
 800030c:	4097      	lsls	r7, r2
 800030e:	40d8      	lsrs	r0, r3
 8000310:	4091      	lsls	r1, r2
 8000312:	40de      	lsrs	r6, r3
 8000314:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000318:	4308      	orrs	r0, r1
 800031a:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 800031e:	fbb6 f1fe 	udiv	r1, r6, lr
 8000322:	fa1f f887 	uxth.w	r8, r7
 8000326:	fb0e 6611 	mls	r6, lr, r1, r6
 800032a:	ea4c 4606 	orr.w	r6, ip, r6, lsl #16
 800032e:	fb01 f308 	mul.w	r3, r1, r8
 8000332:	42b3      	cmp	r3, r6
 8000334:	fa04 f402 	lsl.w	r4, r4, r2
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x196>
 800033a:	19be      	adds	r6, r7, r6
 800033c:	f101 3cff 	add.w	ip, r1, #4294967295	; 0xffffffff
 8000340:	f080 808e 	bcs.w	8000460 <__udivmoddi4+0x2a8>
 8000344:	42b3      	cmp	r3, r6
 8000346:	f240 808b 	bls.w	8000460 <__udivmoddi4+0x2a8>
 800034a:	3902      	subs	r1, #2
 800034c:	443e      	add	r6, r7
 800034e:	1af3      	subs	r3, r6, r3
 8000350:	b286      	uxth	r6, r0
 8000352:	fbb3 f0fe 	udiv	r0, r3, lr
 8000356:	fb0e 3310 	mls	r3, lr, r0, r3
 800035a:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 800035e:	fb00 f308 	mul.w	r3, r0, r8
 8000362:	42b3      	cmp	r3, r6
 8000364:	d907      	bls.n	8000376 <__udivmoddi4+0x1be>
 8000366:	19be      	adds	r6, r7, r6
 8000368:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800036c:	d274      	bcs.n	8000458 <__udivmoddi4+0x2a0>
 800036e:	42b3      	cmp	r3, r6
 8000370:	d972      	bls.n	8000458 <__udivmoddi4+0x2a0>
 8000372:	3802      	subs	r0, #2
 8000374:	443e      	add	r6, r7
 8000376:	1af3      	subs	r3, r6, r3
 8000378:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800037c:	e77a      	b.n	8000274 <__udivmoddi4+0xbc>
 800037e:	f1c1 0720 	rsb	r7, r1, #32
 8000382:	fa03 f401 	lsl.w	r4, r3, r1
 8000386:	fa22 f307 	lsr.w	r3, r2, r7
 800038a:	431c      	orrs	r4, r3
 800038c:	fa20 f907 	lsr.w	r9, r0, r7
 8000390:	fa06 f301 	lsl.w	r3, r6, r1
 8000394:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000398:	40fe      	lsrs	r6, r7
 800039a:	ea49 0903 	orr.w	r9, r9, r3
 800039e:	ea4f 4319 	mov.w	r3, r9, lsr #16
 80003a2:	fbb6 fefc 	udiv	lr, r6, ip
 80003a6:	fa1f f884 	uxth.w	r8, r4
 80003aa:	fb0c 661e 	mls	r6, ip, lr, r6
 80003ae:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 80003b2:	fb0e fa08 	mul.w	sl, lr, r8
 80003b6:	45b2      	cmp	sl, r6
 80003b8:	fa02 f201 	lsl.w	r2, r2, r1
 80003bc:	fa00 f301 	lsl.w	r3, r0, r1
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x21c>
 80003c2:	19a6      	adds	r6, r4, r6
 80003c4:	f10e 30ff 	add.w	r0, lr, #4294967295	; 0xffffffff
 80003c8:	d248      	bcs.n	800045c <__udivmoddi4+0x2a4>
 80003ca:	45b2      	cmp	sl, r6
 80003cc:	d946      	bls.n	800045c <__udivmoddi4+0x2a4>
 80003ce:	f1ae 0e02 	sub.w	lr, lr, #2
 80003d2:	4426      	add	r6, r4
 80003d4:	eba6 060a 	sub.w	r6, r6, sl
 80003d8:	fa1f f989 	uxth.w	r9, r9
 80003dc:	fbb6 f0fc 	udiv	r0, r6, ip
 80003e0:	fb0c 6610 	mls	r6, ip, r0, r6
 80003e4:	ea49 4606 	orr.w	r6, r9, r6, lsl #16
 80003e8:	fb00 f808 	mul.w	r8, r0, r8
 80003ec:	45b0      	cmp	r8, r6
 80003ee:	d907      	bls.n	8000400 <__udivmoddi4+0x248>
 80003f0:	19a6      	adds	r6, r4, r6
 80003f2:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80003f6:	d22d      	bcs.n	8000454 <__udivmoddi4+0x29c>
 80003f8:	45b0      	cmp	r8, r6
 80003fa:	d92b      	bls.n	8000454 <__udivmoddi4+0x29c>
 80003fc:	3802      	subs	r0, #2
 80003fe:	4426      	add	r6, r4
 8000400:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000404:	eba6 0608 	sub.w	r6, r6, r8
 8000408:	fba0 8902 	umull	r8, r9, r0, r2
 800040c:	454e      	cmp	r6, r9
 800040e:	46c4      	mov	ip, r8
 8000410:	46ce      	mov	lr, r9
 8000412:	d318      	bcc.n	8000446 <__udivmoddi4+0x28e>
 8000414:	d015      	beq.n	8000442 <__udivmoddi4+0x28a>
 8000416:	b375      	cbz	r5, 8000476 <__udivmoddi4+0x2be>
 8000418:	ebb3 020c 	subs.w	r2, r3, ip
 800041c:	eb66 060e 	sbc.w	r6, r6, lr
 8000420:	fa06 f707 	lsl.w	r7, r6, r7
 8000424:	fa22 f301 	lsr.w	r3, r2, r1
 8000428:	40ce      	lsrs	r6, r1
 800042a:	431f      	orrs	r7, r3
 800042c:	e9c5 7600 	strd	r7, r6, [r5]
 8000430:	2100      	movs	r1, #0
 8000432:	e711      	b.n	8000258 <__udivmoddi4+0xa0>
 8000434:	4629      	mov	r1, r5
 8000436:	4628      	mov	r0, r5
 8000438:	e70e      	b.n	8000258 <__udivmoddi4+0xa0>
 800043a:	4666      	mov	r6, ip
 800043c:	e6ed      	b.n	800021a <__udivmoddi4+0x62>
 800043e:	4618      	mov	r0, r3
 8000440:	e701      	b.n	8000246 <__udivmoddi4+0x8e>
 8000442:	4543      	cmp	r3, r8
 8000444:	d2e7      	bcs.n	8000416 <__udivmoddi4+0x25e>
 8000446:	ebb8 0c02 	subs.w	ip, r8, r2
 800044a:	eb69 0404 	sbc.w	r4, r9, r4
 800044e:	3801      	subs	r0, #1
 8000450:	46a6      	mov	lr, r4
 8000452:	e7e0      	b.n	8000416 <__udivmoddi4+0x25e>
 8000454:	4660      	mov	r0, ip
 8000456:	e7d3      	b.n	8000400 <__udivmoddi4+0x248>
 8000458:	4660      	mov	r0, ip
 800045a:	e78c      	b.n	8000376 <__udivmoddi4+0x1be>
 800045c:	4686      	mov	lr, r0
 800045e:	e7b9      	b.n	80003d4 <__udivmoddi4+0x21c>
 8000460:	4661      	mov	r1, ip
 8000462:	e774      	b.n	800034e <__udivmoddi4+0x196>
 8000464:	3802      	subs	r0, #2
 8000466:	443c      	add	r4, r7
 8000468:	e72b      	b.n	80002c2 <__udivmoddi4+0x10a>
 800046a:	4608      	mov	r0, r1
 800046c:	e747      	b.n	80002fe <__udivmoddi4+0x146>
 800046e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000472:	443e      	add	r6, r7
 8000474:	e711      	b.n	800029a <__udivmoddi4+0xe2>
 8000476:	4629      	mov	r1, r5
 8000478:	e6ee      	b.n	8000258 <__udivmoddi4+0xa0>
 800047a:	bf00      	nop

0800047c <__aeabi_idiv0>:
 800047c:	4770      	bx	lr
 800047e:	bf00      	nop

08000480 <pwm_pin_set_usec.constprop.0>:
 * @param flags Flags for pin configuration (polarity).
 *
 * @retval 0 If successful.
 * @retval Negative errno code if failure.
 */
static inline int pwm_pin_set_usec(struct device *dev, u32_t pwm,
 8000480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000484:	4606      	mov	r6, r0
 8000486:	b087      	sub	sp, #28
 8000488:	468a      	mov	sl, r1
 800048a:	4617      	mov	r7, r2
	return api->get_cycles_per_sec(dev, pwm, cycles);
 800048c:	6843      	ldr	r3, [r0, #4]
 800048e:	aa04      	add	r2, sp, #16
 8000490:	685b      	ldr	r3, [r3, #4]
 8000492:	4798      	blx	r3
				   u32_t period, u32_t pulse,
				   pwm_flags_t flags)
{
	u64_t period_cycles, pulse_cycles, cycles_per_sec;

	if (pwm_get_cycles_per_sec(dev, pwm, &cycles_per_sec) != 0) {
 8000494:	9002      	str	r0, [sp, #8]
 8000496:	2800      	cmp	r0, #0
 8000498:	d135      	bne.n	8000506 <pwm_pin_set_usec.constprop.0+0x86>
		return -EIO;
	}

	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 800049a:	e9dd 4304 	ldrd	r4, r3, [sp, #16]
 800049e:	9303      	str	r3, [sp, #12]
 80004a0:	9a03      	ldr	r2, [sp, #12]
 80004a2:	f44f 63ff 	mov.w	r3, #2040	; 0x7f8
 80004a6:	fba4 8903 	umull	r8, r9, r4, r3
 80004aa:	fb03 9902 	mla	r9, r3, r2, r9
 80004ae:	4640      	mov	r0, r8
 80004b0:	4a18      	ldr	r2, [pc, #96]	; (8000514 <pwm_pin_set_usec.constprop.0+0x94>)
 80004b2:	2300      	movs	r3, #0
 80004b4:	4649      	mov	r1, r9
 80004b6:	f7ff fe67 	bl	8000188 <__aeabi_uldivmod>
	if (period_cycles >= ((u64_t)1 << 32)) {
 80004ba:	4b17      	ldr	r3, [pc, #92]	; (8000518 <pwm_pin_set_usec.constprop.0+0x98>)
 80004bc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80004c0:	454b      	cmp	r3, r9
 80004c2:	bf08      	it	eq
 80004c4:	4542      	cmpeq	r2, r8
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 80004c6:	4683      	mov	fp, r0
	if (period_cycles >= ((u64_t)1 << 32)) {
 80004c8:	d320      	bcc.n	800050c <pwm_pin_set_usec.constprop.0+0x8c>
		return -ENOTSUP;
	}

	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
 80004ca:	9b03      	ldr	r3, [sp, #12]
 80004cc:	4a11      	ldr	r2, [pc, #68]	; (8000514 <pwm_pin_set_usec.constprop.0+0x94>)
 80004ce:	fba7 4504 	umull	r4, r5, r7, r4
 80004d2:	fb07 5503 	mla	r5, r7, r3, r5
 80004d6:	4620      	mov	r0, r4
 80004d8:	2300      	movs	r3, #0
 80004da:	4629      	mov	r1, r5
 80004dc:	f7ff fe54 	bl	8000188 <__aeabi_uldivmod>
	if (pulse_cycles >= ((u64_t)1 << 32)) {
 80004e0:	4a0d      	ldr	r2, [pc, #52]	; (8000518 <pwm_pin_set_usec.constprop.0+0x98>)
 80004e2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80004e6:	42aa      	cmp	r2, r5
 80004e8:	bf08      	it	eq
 80004ea:	42a1      	cmpeq	r1, r4
	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
 80004ec:	4603      	mov	r3, r0
	if (pulse_cycles >= ((u64_t)1 << 32)) {
 80004ee:	d30d      	bcc.n	800050c <pwm_pin_set_usec.constprop.0+0x8c>
	return api->pin_set(dev, pwm, period, pulse, flags);
 80004f0:	6872      	ldr	r2, [r6, #4]
 80004f2:	9902      	ldr	r1, [sp, #8]
 80004f4:	9100      	str	r1, [sp, #0]
 80004f6:	6814      	ldr	r4, [r2, #0]
 80004f8:	4651      	mov	r1, sl
 80004fa:	465a      	mov	r2, fp
 80004fc:	4630      	mov	r0, r6
 80004fe:	47a0      	blx	r4
		return -ENOTSUP;
	}

	return pwm_pin_set_cycles(dev, pwm, (u32_t)period_cycles,
				  (u32_t)pulse_cycles, flags);
}
 8000500:	b007      	add	sp, #28
 8000502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return -EIO;
 8000506:	f06f 0004 	mvn.w	r0, #4
 800050a:	e7f9      	b.n	8000500 <pwm_pin_set_usec.constprop.0+0x80>
		return -ENOTSUP;
 800050c:	f06f 0022 	mvn.w	r0, #34	; 0x22
 8000510:	e7f6      	b.n	8000500 <pwm_pin_set_usec.constprop.0+0x80>
 8000512:	bf00      	nop
 8000514:	000f4240 	.word	0x000f4240
 8000518:	000f423f 	.word	0x000f423f

0800051c <gpio_init>:
#define MAXPULSEWIDTH 255 /* Servo 180 degrees */

struct device *gpio_Engine_dev;

uint8_t gpio_init(void)
{
 800051c:	b510      	push	{r4, lr}
	if (z_syscall_trap()) {
		return (struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
 800051e:	4810      	ldr	r0, [pc, #64]	; (8000560 <gpio_init+0x44>)
	uint8_t ret = 0;
	gpio_Engine_dev = device_get_binding(ENGINE_PORT);
 8000520:	4c10      	ldr	r4, [pc, #64]	; (8000564 <gpio_init+0x48>)
 8000522:	f001 fc3b 	bl	8001d9c <z_impl_device_get_binding>
 8000526:	6020      	str	r0, [r4, #0]
	if (gpio_Engine_dev == NULL) {
 8000528:	b1c0      	cbz	r0, 800055c <gpio_init+0x40>
		return 1;
	}

	gpio_pin_configure(gpio_Engine_dev, IN1_PIN, GPIO_OUTPUT_ACTIVE | FLAGS);
 800052a:	f44f 52d0 	mov.w	r2, #6656	; 0x1a00
 800052e:	2105      	movs	r1, #5
 8000530:	f002 f9a8 	bl	8002884 <gpio_pin_configure>
	gpio_pin_configure(gpio_Engine_dev, IN2_PIN, GPIO_OUTPUT_INACTIVE | FLAGS);
 8000534:	f44f 52b0 	mov.w	r2, #5632	; 0x1600
 8000538:	2102      	movs	r1, #2
 800053a:	6820      	ldr	r0, [r4, #0]
 800053c:	f002 f9a2 	bl	8002884 <gpio_pin_configure>
	gpio_pin_configure(gpio_Engine_dev, IN3_PIN, GPIO_OUTPUT_ACTIVE | FLAGS);
 8000540:	f44f 52d0 	mov.w	r2, #6656	; 0x1a00
 8000544:	2103      	movs	r1, #3
 8000546:	6820      	ldr	r0, [r4, #0]
 8000548:	f002 f99c 	bl	8002884 <gpio_pin_configure>
	gpio_pin_configure(gpio_Engine_dev, IN4_PIN, GPIO_OUTPUT_INACTIVE | FLAGS);
 800054c:	6820      	ldr	r0, [r4, #0]
 800054e:	f44f 52b0 	mov.w	r2, #5632	; 0x1600
 8000552:	2104      	movs	r1, #4
 8000554:	f002 f996 	bl	8002884 <gpio_pin_configure>



	return ret;
 8000558:	2000      	movs	r0, #0
}
 800055a:	bd10      	pop	{r4, pc}
		return 1;
 800055c:	2001      	movs	r0, #1
 800055e:	e7fc      	b.n	800055a <gpio_init+0x3e>
 8000560:	080038aa 	.word	0x080038aa
 8000564:	20000008 	.word	0x20000008

08000568 <main>:

void main(void)
{
 8000568:	b538      	push	{r3, r4, r5, lr}
	gpio_init();
 800056a:	f7ff ffd7 	bl	800051c <gpio_init>
 800056e:	480d      	ldr	r0, [pc, #52]	; (80005a4 <main+0x3c>)
 8000570:	f001 fc14 	bl	8001d9c <z_impl_device_get_binding>
	struct device *dev;

	int fill = 500;
 8000574:	f44f 74fa 	mov.w	r4, #500	; 0x1f4
 8000578:	4605      	mov	r5, r0
	dev = device_get_binding(DT_ALIAS_PWM_0_LABEL);

	while (1) {
		pwm_pin_set_usec(dev, 2, PERIOD, fill, 0);
 800057a:	4622      	mov	r2, r4
 800057c:	2102      	movs	r1, #2
 800057e:	4628      	mov	r0, r5
 8000580:	f7ff ff7e 	bl	8000480 <pwm_pin_set_usec.constprop.0>
		pwm_pin_set_usec(dev, 1, PERIOD, fill, 0);
 8000584:	4622      	mov	r2, r4
 8000586:	2101      	movs	r1, #1
 8000588:	4628      	mov	r0, r5
 800058a:	f7ff ff79 	bl	8000480 <pwm_pin_set_usec.constprop.0>
		if (fill < 2040) {
 800058e:	f5b4 6fff 	cmp.w	r4, #2040	; 0x7f8
			fill += STEP;
 8000592:	bfb4      	ite	lt
 8000594:	3401      	addlt	r4, #1
		} else {
			fill = 300;
 8000596:	f44f 7496 	movge.w	r4, #300	; 0x12c
		parm0.val = timeout;
		return (s32_t) arch_syscall_invoke2(parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SLEEP);
	}
#endif
	compiler_barrier();
	return z_impl_k_sleep(timeout);
 800059a:	2100      	movs	r1, #0
 800059c:	2064      	movs	r0, #100	; 0x64
 800059e:	f001 ffa7 	bl	80024f0 <z_impl_k_sleep>
	while (1) {
 80005a2:	e7ea      	b.n	800057a <main+0x12>
 80005a4:	080038b0 	.word	0x080038b0

080005a8 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
 80005a8:	680b      	ldr	r3, [r1, #0]
 80005aa:	3301      	adds	r3, #1
 80005ac:	600b      	str	r3, [r1, #0]
	return _char_out(c);
 80005ae:	4b01      	ldr	r3, [pc, #4]	; (80005b4 <char_out+0xc>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	4718      	bx	r3
 80005b4:	20001018 	.word	0x20001018

080005b8 <_printk_dec_ulong>:
 * @return N/A
 */
static void _printk_dec_ulong(out_func_t out, void *ctx,
			      const unsigned long num, enum pad_type padding,
			      int min_width)
{
 80005b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80005bc:	b085      	sub	sp, #20
 80005be:	469b      	mov	fp, r3
 80005c0:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 80005c2:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8000654 <_printk_dec_ulong+0x9c>
 80005c6:	2c01      	cmp	r4, #1
 80005c8:	bfb8      	it	lt
 80005ca:	2401      	movlt	r4, #1
 80005cc:	2b01      	cmp	r3, #1
 80005ce:	bf0c      	ite	eq
 80005d0:	2330      	moveq	r3, #48	; 0x30
 80005d2:	2320      	movne	r3, #32
 80005d4:	4615      	mov	r5, r2
 80005d6:	4606      	mov	r6, r0
 80005d8:	468a      	mov	sl, r1
 80005da:	9302      	str	r3, [sp, #8]
 80005dc:	2701      	movs	r7, #1
 80005de:	f04f 080a 	mov.w	r8, #10
 80005e2:	2200      	movs	r2, #0
	if (min_width <= 0) {
		min_width = 1;
	}

	while (pos >= 10) {
		if (found_largest_digit != 0 || remainder >= pos) {
 80005e4:	fbb5 f3f9 	udiv	r3, r5, r9
 80005e8:	9301      	str	r3, [sp, #4]
 80005ea:	b90a      	cbnz	r2, 80005f0 <_printk_dec_ulong+0x38>
 80005ec:	45a9      	cmp	r9, r5
 80005ee:	d81f      	bhi.n	8000630 <_printk_dec_ulong+0x78>
			found_largest_digit = 1;
			out((int)(remainder / pos + 48), ctx);
 80005f0:	9b01      	ldr	r3, [sp, #4]
 80005f2:	4651      	mov	r1, sl
 80005f4:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80005f8:	47b0      	blx	r6
			digits++;
 80005fa:	3701      	adds	r7, #1
			found_largest_digit = 1;
 80005fc:	2201      	movs	r2, #1
				&& padding < PAD_SPACE_AFTER) {
			out((int)(padding == PAD_ZERO_BEFORE ? '0' : ' '), ctx);
			digits++;
		}
		remaining--;
		remainder %= pos;
 80005fe:	9b01      	ldr	r3, [sp, #4]
		remaining--;
 8000600:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
	while (pos >= 10) {
 8000604:	f1b8 0f01 	cmp.w	r8, #1
		remainder %= pos;
 8000608:	fb09 5513 	mls	r5, r9, r3, r5
		pos /= 10;
 800060c:	f04f 030a 	mov.w	r3, #10
 8000610:	fbb9 f9f3 	udiv	r9, r9, r3
	while (pos >= 10) {
 8000614:	d1e6      	bne.n	80005e4 <_printk_dec_ulong+0x2c>
	}
	out((int)(remainder + 48), ctx);
 8000616:	4651      	mov	r1, sl
 8000618:	f105 0030 	add.w	r0, r5, #48	; 0x30
 800061c:	47b0      	blx	r6

	if (padding == PAD_SPACE_AFTER) {
 800061e:	f1bb 0f03 	cmp.w	fp, #3
 8000622:	d102      	bne.n	800062a <_printk_dec_ulong+0x72>
		remaining = min_width - digits;
 8000624:	1be4      	subs	r4, r4, r7
		while (remaining-- > 0) {
 8000626:	2c00      	cmp	r4, #0
 8000628:	dc0e      	bgt.n	8000648 <_printk_dec_ulong+0x90>
			out(' ', ctx);
		}
	}
}
 800062a:	b005      	add	sp, #20
 800062c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		} else if (remaining <= min_width
 8000630:	4544      	cmp	r4, r8
 8000632:	dbe4      	blt.n	80005fe <_printk_dec_ulong+0x46>
				&& padding < PAD_SPACE_AFTER) {
 8000634:	f1bb 0f02 	cmp.w	fp, #2
 8000638:	d8e1      	bhi.n	80005fe <_printk_dec_ulong+0x46>
			out((int)(padding == PAD_ZERO_BEFORE ? '0' : ' '), ctx);
 800063a:	9802      	ldr	r0, [sp, #8]
 800063c:	9203      	str	r2, [sp, #12]
 800063e:	4651      	mov	r1, sl
 8000640:	47b0      	blx	r6
			digits++;
 8000642:	3701      	adds	r7, #1
 8000644:	9a03      	ldr	r2, [sp, #12]
 8000646:	e7da      	b.n	80005fe <_printk_dec_ulong+0x46>
			out(' ', ctx);
 8000648:	4651      	mov	r1, sl
 800064a:	2020      	movs	r0, #32
 800064c:	47b0      	blx	r6
 800064e:	3c01      	subs	r4, #1
 8000650:	e7e9      	b.n	8000626 <_printk_dec_ulong+0x6e>
 8000652:	bf00      	nop
 8000654:	3b9aca00 	.word	0x3b9aca00

08000658 <__printk_hook_install>:
	_char_out = fn;
 8000658:	4b01      	ldr	r3, [pc, #4]	; (8000660 <__printk_hook_install+0x8>)
 800065a:	6018      	str	r0, [r3, #0]
}
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop
 8000660:	20001018 	.word	0x20001018

08000664 <z_vprintk>:
{
 8000664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000668:	b08d      	sub	sp, #52	; 0x34
 800066a:	461c      	mov	r4, r3
	char length_mod = 0;
 800066c:	2700      	movs	r7, #0
 800066e:	1e53      	subs	r3, r2, #1
{
 8000670:	4605      	mov	r5, r0
 8000672:	468b      	mov	fp, r1
 8000674:	9303      	str	r3, [sp, #12]
	int min_width = -1;
 8000676:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
	enum pad_type padding = PAD_NONE;
 800067a:	46b8      	mov	r8, r7
			might_format = 0;
 800067c:	2600      	movs	r6, #0
					break;
 800067e:	e005      	b.n	800068c <z_vprintk+0x28>
		if (!might_format) {
 8000680:	b96e      	cbnz	r6, 800069e <z_vprintk+0x3a>
			if (*fmt != '%') {
 8000682:	2825      	cmp	r0, #37	; 0x25
 8000684:	f000 8171 	beq.w	800096a <z_vprintk+0x306>
				out((int)*fmt, ctx);
 8000688:	4659      	mov	r1, fp
 800068a:	47a8      	blx	r5
	while (*fmt) {
 800068c:	9b03      	ldr	r3, [sp, #12]
 800068e:	f813 0f01 	ldrb.w	r0, [r3, #1]!
 8000692:	9303      	str	r3, [sp, #12]
 8000694:	2800      	cmp	r0, #0
 8000696:	d1f3      	bne.n	8000680 <z_vprintk+0x1c>
}
 8000698:	b00d      	add	sp, #52	; 0x34
 800069a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			switch (*fmt) {
 800069e:	287a      	cmp	r0, #122	; 0x7a
 80006a0:	d80a      	bhi.n	80006b8 <z_vprintk+0x54>
 80006a2:	2862      	cmp	r0, #98	; 0x62
 80006a4:	d810      	bhi.n	80006c8 <z_vprintk+0x64>
 80006a6:	2830      	cmp	r0, #48	; 0x30
 80006a8:	d054      	beq.n	8000754 <z_vprintk+0xf0>
 80006aa:	d845      	bhi.n	8000738 <z_vprintk+0xd4>
 80006ac:	2825      	cmp	r0, #37	; 0x25
 80006ae:	f000 815a 	beq.w	8000966 <z_vprintk+0x302>
 80006b2:	282d      	cmp	r0, #45	; 0x2d
 80006b4:	f000 815f 	beq.w	8000976 <z_vprintk+0x312>
					out((int)'%', ctx);
 80006b8:	4659      	mov	r1, fp
 80006ba:	2025      	movs	r0, #37	; 0x25
 80006bc:	47a8      	blx	r5
					out((int)*fmt, ctx);
 80006be:	9b03      	ldr	r3, [sp, #12]
 80006c0:	7818      	ldrb	r0, [r3, #0]
 80006c2:	4659      	mov	r1, fp
 80006c4:	47a8      	blx	r5
 80006c6:	e7d9      	b.n	800067c <z_vprintk+0x18>
 80006c8:	f1a0 0363 	sub.w	r3, r0, #99	; 0x63
 80006cc:	2b17      	cmp	r3, #23
 80006ce:	d8f3      	bhi.n	80006b8 <z_vprintk+0x54>
 80006d0:	a201      	add	r2, pc, #4	; (adr r2, 80006d8 <z_vprintk+0x74>)
 80006d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006d6:	bf00      	nop
 80006d8:	0800095f 	.word	0x0800095f
 80006dc:	080007a3 	.word	0x080007a3
 80006e0:	080006b9 	.word	0x080006b9
 80006e4:	080006b9 	.word	0x080006b9
 80006e8:	080006b9 	.word	0x080006b9
 80006ec:	08000785 	.word	0x08000785
 80006f0:	080007a3 	.word	0x080007a3
 80006f4:	080006b9 	.word	0x080006b9
 80006f8:	080006b9 	.word	0x080006b9
 80006fc:	08000785 	.word	0x08000785
 8000700:	080006b9 	.word	0x080006b9
 8000704:	080006b9 	.word	0x080006b9
 8000708:	080006b9 	.word	0x080006b9
 800070c:	08000845 	.word	0x08000845
 8000710:	080006b9 	.word	0x080006b9
 8000714:	080006b9 	.word	0x080006b9
 8000718:	0800092f 	.word	0x0800092f
 800071c:	080006b9 	.word	0x080006b9
 8000720:	08000813 	.word	0x08000813
 8000724:	080006b9 	.word	0x080006b9
 8000728:	080006b9 	.word	0x080006b9
 800072c:	08000741 	.word	0x08000741
 8000730:	080006b9 	.word	0x080006b9
 8000734:	08000785 	.word	0x08000785
			switch (*fmt) {
 8000738:	2839      	cmp	r0, #57	; 0x39
 800073a:	d91a      	bls.n	8000772 <z_vprintk+0x10e>
 800073c:	2858      	cmp	r0, #88	; 0x58
 800073e:	d1bb      	bne.n	80006b8 <z_vprintk+0x54>
				if (*fmt == 'p') {
 8000740:	9b03      	ldr	r3, [sp, #12]
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	2b70      	cmp	r3, #112	; 0x70
 8000746:	f040 8088 	bne.w	800085a <z_vprintk+0x1f6>
					x = va_arg(ap, unsigned int);
 800074a:	f854 3b04 	ldr.w	r3, [r4], #4
 800074e:	9306      	str	r3, [sp, #24]
 8000750:	2200      	movs	r2, #0
 8000752:	e090      	b.n	8000876 <z_vprintk+0x212>
				if (min_width < 0 && padding == PAD_NONE) {
 8000754:	f1b9 0f00 	cmp.w	r9, #0
 8000758:	da0e      	bge.n	8000778 <z_vprintk+0x114>
 800075a:	f1b8 0f00 	cmp.w	r8, #0
 800075e:	f000 810d 	beq.w	800097c <z_vprintk+0x318>
					min_width = *fmt - '0';
 8000762:	f1a0 0930 	sub.w	r9, r0, #48	; 0x30
					padding = PAD_SPACE_BEFORE;
 8000766:	f1b8 0f00 	cmp.w	r8, #0
 800076a:	bf08      	it	eq
 800076c:	f04f 0802 	moveq.w	r8, #2
 8000770:	e78c      	b.n	800068c <z_vprintk+0x28>
				if (min_width < 0) {
 8000772:	f1b9 0f00 	cmp.w	r9, #0
 8000776:	dbf4      	blt.n	8000762 <z_vprintk+0xfe>
					min_width = 10 * min_width + *fmt - '0';
 8000778:	230a      	movs	r3, #10
 800077a:	fb03 0909 	mla	r9, r3, r9, r0
 800077e:	f1a9 0930 	sub.w	r9, r9, #48	; 0x30
 8000782:	e7f0      	b.n	8000766 <z_vprintk+0x102>
				if (*fmt == 'h' && length_mod == 'h') {
 8000784:	2868      	cmp	r0, #104	; 0x68
 8000786:	d103      	bne.n	8000790 <z_vprintk+0x12c>
 8000788:	2f68      	cmp	r7, #104	; 0x68
 800078a:	d106      	bne.n	800079a <z_vprintk+0x136>
					length_mod = 'H';
 800078c:	2748      	movs	r7, #72	; 0x48
 800078e:	e77d      	b.n	800068c <z_vprintk+0x28>
				} else if (*fmt == 'l' && length_mod == 'l') {
 8000790:	286c      	cmp	r0, #108	; 0x6c
 8000792:	d102      	bne.n	800079a <z_vprintk+0x136>
 8000794:	2f6c      	cmp	r7, #108	; 0x6c
 8000796:	f000 80f4 	beq.w	8000982 <z_vprintk+0x31e>
				} else if (length_mod == 0) {
 800079a:	2f00      	cmp	r7, #0
 800079c:	d18c      	bne.n	80006b8 <z_vprintk+0x54>
 800079e:	4607      	mov	r7, r0
 80007a0:	e774      	b.n	800068c <z_vprintk+0x28>
				if (length_mod == 'z') {
 80007a2:	2f7a      	cmp	r7, #122	; 0x7a
 80007a4:	d102      	bne.n	80007ac <z_vprintk+0x148>
					d = va_arg(ap, int);
 80007a6:	f854 6b04 	ldr.w	r6, [r4], #4
 80007aa:	e021      	b.n	80007f0 <z_vprintk+0x18c>
				} else if (length_mod == 'l') {
 80007ac:	2f6c      	cmp	r7, #108	; 0x6c
 80007ae:	d0fa      	beq.n	80007a6 <z_vprintk+0x142>
				} else if (length_mod == 'L') {
 80007b0:	2f4c      	cmp	r7, #76	; 0x4c
 80007b2:	d1f8      	bne.n	80007a6 <z_vprintk+0x142>
					long long lld = va_arg(ap, long long);
 80007b4:	3407      	adds	r4, #7
 80007b6:	f024 0407 	bic.w	r4, r4, #7
 80007ba:	e8f4 2302 	ldrd	r2, r3, [r4], #8
 80007be:	e9cd 2304 	strd	r2, r3, [sp, #16]
					if (lld > __LONG_MAX__ ||
 80007c2:	9b04      	ldr	r3, [sp, #16]
 80007c4:	f113 4100 	adds.w	r1, r3, #2147483648	; 0x80000000
 80007c8:	9b05      	ldr	r3, [sp, #20]
 80007ca:	9108      	str	r1, [sp, #32]
 80007cc:	f143 0100 	adc.w	r1, r3, #0
 80007d0:	9109      	str	r1, [sp, #36]	; 0x24
 80007d2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80007d6:	2100      	movs	r1, #0
 80007d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80007dc:	4299      	cmp	r1, r3
 80007de:	bf08      	it	eq
 80007e0:	4290      	cmpeq	r0, r2
 80007e2:	d204      	bcs.n	80007ee <z_vprintk+0x18a>
						print_err(out, ctx);
 80007e4:	4659      	mov	r1, fp
 80007e6:	4628      	mov	r0, r5
 80007e8:	f002 f85d 	bl	80028a6 <print_err>
						break;
 80007ec:	e746      	b.n	800067c <z_vprintk+0x18>
					d = lld;
 80007ee:	9e04      	ldr	r6, [sp, #16]
				if (d < 0) {
 80007f0:	2e00      	cmp	r6, #0
 80007f2:	da05      	bge.n	8000800 <z_vprintk+0x19c>
					out((int)'-', ctx);
 80007f4:	4659      	mov	r1, fp
 80007f6:	202d      	movs	r0, #45	; 0x2d
 80007f8:	47a8      	blx	r5
					d = -d;
 80007fa:	4276      	negs	r6, r6
					min_width--;
 80007fc:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
				_printk_dec_ulong(out, ctx, d, padding,
 8000800:	f8cd 9000 	str.w	r9, [sp]
 8000804:	4643      	mov	r3, r8
 8000806:	4632      	mov	r2, r6
				_printk_dec_ulong(out, ctx, u, padding,
 8000808:	4659      	mov	r1, fp
 800080a:	4628      	mov	r0, r5
 800080c:	f7ff fed4 	bl	80005b8 <_printk_dec_ulong>
				break;
 8000810:	e734      	b.n	800067c <z_vprintk+0x18>
				if (length_mod == 'z') {
 8000812:	2f7a      	cmp	r7, #122	; 0x7a
 8000814:	d102      	bne.n	800081c <z_vprintk+0x1b8>
					u = va_arg(ap, unsigned int);
 8000816:	f854 2b04 	ldr.w	r2, [r4], #4
 800081a:	e00f      	b.n	800083c <z_vprintk+0x1d8>
				} else if (length_mod == 'l') {
 800081c:	2f6c      	cmp	r7, #108	; 0x6c
 800081e:	d0fa      	beq.n	8000816 <z_vprintk+0x1b2>
				} else if (length_mod == 'L') {
 8000820:	2f4c      	cmp	r7, #76	; 0x4c
 8000822:	d1f8      	bne.n	8000816 <z_vprintk+0x1b2>
					unsigned long long llu =
 8000824:	3407      	adds	r4, #7
 8000826:	f024 0407 	bic.w	r4, r4, #7
 800082a:	e8f4 2302 	ldrd	r2, r3, [r4], #8
					if (llu > ~0UL) {
 800082e:	2100      	movs	r1, #0
 8000830:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000834:	4299      	cmp	r1, r3
 8000836:	bf08      	it	eq
 8000838:	4290      	cmpeq	r0, r2
 800083a:	d3d3      	bcc.n	80007e4 <z_vprintk+0x180>
				_printk_dec_ulong(out, ctx, u, padding,
 800083c:	f8cd 9000 	str.w	r9, [sp]
 8000840:	4643      	mov	r3, r8
 8000842:	e7e1      	b.n	8000808 <z_vprintk+0x1a4>
				out('0', ctx);
 8000844:	4659      	mov	r1, fp
 8000846:	2030      	movs	r0, #48	; 0x30
 8000848:	47a8      	blx	r5
				out('x', ctx);
 800084a:	4659      	mov	r1, fp
 800084c:	2078      	movs	r0, #120	; 0x78
 800084e:	47a8      	blx	r5
					min_width = 8;
 8000850:	f04f 0908 	mov.w	r9, #8
				padding = PAD_ZERO_BEFORE;
 8000854:	f04f 0801 	mov.w	r8, #1
 8000858:	e772      	b.n	8000740 <z_vprintk+0xdc>
				} else if (length_mod == 'l') {
 800085a:	2f6c      	cmp	r7, #108	; 0x6c
 800085c:	f43f af75 	beq.w	800074a <z_vprintk+0xe6>
				} else if (length_mod == 'L') {
 8000860:	2f4c      	cmp	r7, #76	; 0x4c
 8000862:	f47f af72 	bne.w	800074a <z_vprintk+0xe6>
					x = va_arg(ap, unsigned long long);
 8000866:	1de3      	adds	r3, r4, #7
 8000868:	f023 0307 	bic.w	r3, r3, #7
 800086c:	461c      	mov	r4, r3
 800086e:	f854 2b08 	ldr.w	r2, [r4], #8
 8000872:	9206      	str	r2, [sp, #24]
 8000874:	685a      	ldr	r2, [r3, #4]
	int digits = 0;
 8000876:	2100      	movs	r1, #0
	int remaining = 16; /* 16 digits max */
 8000878:	2310      	movs	r3, #16
	int digits = 0;
 800087a:	9104      	str	r1, [sp, #16]
	int found_largest_digit = 0;
 800087c:	9107      	str	r1, [sp, #28]
	int shift = sizeof(num) * 8;
 800087e:	f04f 0a40 	mov.w	sl, #64	; 0x40
		shift -= 4;
 8000882:	f1aa 0a04 	sub.w	sl, sl, #4
		nibble = (num >> shift) & 0xf;
 8000886:	9906      	ldr	r1, [sp, #24]
 8000888:	f1ca 0e20 	rsb	lr, sl, #32
 800088c:	f1aa 0c20 	sub.w	ip, sl, #32
 8000890:	fa21 f00a 	lsr.w	r0, r1, sl
 8000894:	fa02 fe0e 	lsl.w	lr, r2, lr
 8000898:	ea40 000e 	orr.w	r0, r0, lr
 800089c:	fa22 fc0c 	lsr.w	ip, r2, ip
 80008a0:	ea40 000c 	orr.w	r0, r0, ip
		if (nibble != 0 || found_largest_digit != 0 || shift == 0) {
 80008a4:	f010 000f 	ands.w	r0, r0, #15
 80008a8:	d107      	bne.n	80008ba <z_vprintk+0x256>
 80008aa:	9907      	ldr	r1, [sp, #28]
 80008ac:	b911      	cbnz	r1, 80008b4 <z_vprintk+0x250>
 80008ae:	f1ba 0f00 	cmp.w	sl, #0
 80008b2:	d125      	bne.n	8000900 <z_vprintk+0x29c>
			nibble += nibble > 9 ? 87 : 48;
 80008b4:	f04f 0c30 	mov.w	ip, #48	; 0x30
 80008b8:	e005      	b.n	80008c6 <z_vprintk+0x262>
 80008ba:	2809      	cmp	r0, #9
 80008bc:	bf8c      	ite	hi
 80008be:	f04f 0c57 	movhi.w	ip, #87	; 0x57
 80008c2:	f04f 0c30 	movls.w	ip, #48	; 0x30
 80008c6:	4460      	add	r0, ip
			out((int)nibble, ctx);
 80008c8:	4659      	mov	r1, fp
 80008ca:	b240      	sxtb	r0, r0
 80008cc:	920a      	str	r2, [sp, #40]	; 0x28
 80008ce:	9307      	str	r3, [sp, #28]
 80008d0:	47a8      	blx	r5
			digits++;
 80008d2:	9b04      	ldr	r3, [sp, #16]
	while (shift >= 4) {
 80008d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
			digits++;
 80008d6:	3301      	adds	r3, #1
 80008d8:	9304      	str	r3, [sp, #16]
	while (shift >= 4) {
 80008da:	9b07      	ldr	r3, [sp, #28]
 80008dc:	f1ba 0f00 	cmp.w	sl, #0
 80008e0:	d123      	bne.n	800092a <z_vprintk+0x2c6>
	if (padding == PAD_SPACE_AFTER) {
 80008e2:	f1b8 0f03 	cmp.w	r8, #3
 80008e6:	f47f aec9 	bne.w	800067c <z_vprintk+0x18>
		remaining = min_width * 2 - digits;
 80008ea:	9b04      	ldr	r3, [sp, #16]
 80008ec:	ebc3 0649 	rsb	r6, r3, r9, lsl #1
		while (remaining-- > 0) {
 80008f0:	2e00      	cmp	r6, #0
 80008f2:	f77f aec3 	ble.w	800067c <z_vprintk+0x18>
			out(' ', ctx);
 80008f6:	4659      	mov	r1, fp
 80008f8:	2020      	movs	r0, #32
 80008fa:	47a8      	blx	r5
 80008fc:	3e01      	subs	r6, #1
 80008fe:	e7f7      	b.n	80008f0 <z_vprintk+0x28c>
		if (remaining-- <= min_width) {
 8000900:	1e59      	subs	r1, r3, #1
 8000902:	4599      	cmp	r9, r3
 8000904:	910a      	str	r1, [sp, #40]	; 0x28
 8000906:	db07      	blt.n	8000918 <z_vprintk+0x2b4>
			if (padding == PAD_ZERO_BEFORE) {
 8000908:	f1b8 0f01 	cmp.w	r8, #1
 800090c:	d106      	bne.n	800091c <z_vprintk+0x2b8>
 800090e:	920b      	str	r2, [sp, #44]	; 0x2c
				out('0', ctx);
 8000910:	4659      	mov	r1, fp
 8000912:	2030      	movs	r0, #48	; 0x30
				out(' ', ctx);
 8000914:	47a8      	blx	r5
 8000916:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
			nibble += nibble > 9 ? 87 : 48;
 8000918:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800091a:	e7b2      	b.n	8000882 <z_vprintk+0x21e>
			} else if (padding == PAD_SPACE_BEFORE) {
 800091c:	f1b8 0f02 	cmp.w	r8, #2
 8000920:	d1fa      	bne.n	8000918 <z_vprintk+0x2b4>
 8000922:	920b      	str	r2, [sp, #44]	; 0x2c
				out(' ', ctx);
 8000924:	4659      	mov	r1, fp
 8000926:	2020      	movs	r0, #32
 8000928:	e7f4      	b.n	8000914 <z_vprintk+0x2b0>
			found_largest_digit = 1;
 800092a:	9607      	str	r6, [sp, #28]
 800092c:	e7a9      	b.n	8000882 <z_vprintk+0x21e>
				char *s = va_arg(ap, char *);
 800092e:	f854 6b04 	ldr.w	r6, [r4], #4
				while (*s) {
 8000932:	46b2      	mov	sl, r6
 8000934:	4653      	mov	r3, sl
 8000936:	f81a 0b01 	ldrb.w	r0, [sl], #1
 800093a:	b968      	cbnz	r0, 8000958 <z_vprintk+0x2f4>
				if (padding == PAD_SPACE_AFTER) {
 800093c:	f1b8 0f03 	cmp.w	r8, #3
 8000940:	d121      	bne.n	8000986 <z_vprintk+0x322>
					int remaining = min_width - (s - start);
 8000942:	1b9e      	subs	r6, r3, r6
 8000944:	eba9 0606 	sub.w	r6, r9, r6
					while (remaining-- > 0) {
 8000948:	2e00      	cmp	r6, #0
 800094a:	f77f ae97 	ble.w	800067c <z_vprintk+0x18>
						out(' ', ctx);
 800094e:	4659      	mov	r1, fp
 8000950:	2020      	movs	r0, #32
 8000952:	47a8      	blx	r5
 8000954:	3e01      	subs	r6, #1
 8000956:	e7f7      	b.n	8000948 <z_vprintk+0x2e4>
					out((int)(*s++), ctx);
 8000958:	4659      	mov	r1, fp
 800095a:	47a8      	blx	r5
 800095c:	e7ea      	b.n	8000934 <z_vprintk+0x2d0>
				out(c, ctx);
 800095e:	f854 0b04 	ldr.w	r0, [r4], #4
 8000962:	4659      	mov	r1, fp
 8000964:	e6ae      	b.n	80006c4 <z_vprintk+0x60>
				out((int)'%', ctx);
 8000966:	4659      	mov	r1, fp
 8000968:	e6ac      	b.n	80006c4 <z_vprintk+0x60>
				length_mod = 0;
 800096a:	4637      	mov	r7, r6
				padding = PAD_NONE;
 800096c:	46b0      	mov	r8, r6
				min_width = -1;
 800096e:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
				might_format = 1;
 8000972:	2601      	movs	r6, #1
 8000974:	e68a      	b.n	800068c <z_vprintk+0x28>
			switch (*fmt) {
 8000976:	f04f 0803 	mov.w	r8, #3
 800097a:	e687      	b.n	800068c <z_vprintk+0x28>
					padding = PAD_ZERO_BEFORE;
 800097c:	f04f 0801 	mov.w	r8, #1
 8000980:	e684      	b.n	800068c <z_vprintk+0x28>
					length_mod = 'L';
 8000982:	274c      	movs	r7, #76	; 0x4c
 8000984:	e682      	b.n	800068c <z_vprintk+0x28>
			might_format = 0;
 8000986:	4606      	mov	r6, r0
		++fmt;
 8000988:	e680      	b.n	800068c <z_vprintk+0x28>
 800098a:	bf00      	nop

0800098c <vprintk>:
{
 800098c:	b507      	push	{r0, r1, r2, lr}
 800098e:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
 8000990:	2100      	movs	r1, #0
{
 8000992:	4602      	mov	r2, r0
	struct out_context ctx = { 0 };
 8000994:	9101      	str	r1, [sp, #4]
	z_vprintk(char_out, &ctx, fmt, ap);
 8000996:	4803      	ldr	r0, [pc, #12]	; (80009a4 <vprintk+0x18>)
 8000998:	a901      	add	r1, sp, #4
 800099a:	f7ff fe63 	bl	8000664 <z_vprintk>
}
 800099e:	b003      	add	sp, #12
 80009a0:	f85d fb04 	ldr.w	pc, [sp], #4
 80009a4:	080005a9 	.word	0x080005a9

080009a8 <st_stm32f4_init>:
		:
		: "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	unsigned int tmp;

	__asm__ volatile(
 80009a8:	f04f 0210 	mov.w	r2, #16
 80009ac:	f3ef 8311 	mrs	r3, BASEPRI
 80009b0:	f382 8811 	msr	BASEPRI, r2
 80009b4:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
 80009b8:	f383 8811 	msr	BASEPRI, r3
 80009bc:	f3bf 8f6f 	isb	sy

	irq_unlock(key);

	/* Update CMSIS SystemCoreClock variable (HCLK) */
	/* At reset, system core clock is set to 16 MHz from HSI */
	SystemCoreClock = 16000000;
 80009c0:	4b02      	ldr	r3, [pc, #8]	; (80009cc <st_stm32f4_init+0x24>)
 80009c2:	4a03      	ldr	r2, [pc, #12]	; (80009d0 <st_stm32f4_init+0x28>)
 80009c4:	601a      	str	r2, [r3, #0]

	return 0;
}
 80009c6:	2000      	movs	r0, #0
 80009c8:	4770      	bx	lr
 80009ca:	bf00      	nop
 80009cc:	2000108c 	.word	0x2000108c
 80009d0:	00f42400 	.word	0x00f42400

080009d4 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(struct device *arg)
{
 80009d4:	b510      	push	{r4, lr}
 80009d6:	4807      	ldr	r0, [pc, #28]	; (80009f4 <uart_console_init+0x20>)
	__stdout_hook_install(console_out);
 80009d8:	4c07      	ldr	r4, [pc, #28]	; (80009f8 <uart_console_init+0x24>)
 80009da:	f001 f9df 	bl	8001d9c <z_impl_device_get_binding>

	ARG_UNUSED(arg);

	uart_console_dev = device_get_binding(CONFIG_UART_CONSOLE_ON_DEV_NAME);
 80009de:	4b07      	ldr	r3, [pc, #28]	; (80009fc <uart_console_init+0x28>)
 80009e0:	6018      	str	r0, [r3, #0]
	__stdout_hook_install(console_out);
 80009e2:	4620      	mov	r0, r4
 80009e4:	f000 fd6a 	bl	80014bc <__stdout_hook_install>
	__printk_hook_install(console_out);
 80009e8:	4620      	mov	r0, r4
 80009ea:	f7ff fe35 	bl	8000658 <__printk_hook_install>
#endif

	uart_console_hook_install();

	return 0;
}
 80009ee:	2000      	movs	r0, #0
 80009f0:	bd10      	pop	{r4, pc}
 80009f2:	bf00      	nop
 80009f4:	080038b6 	.word	0x080038b6
 80009f8:	08000a01 	.word	0x08000a01
 80009fc:	2000000c 	.word	0x2000000c

08000a00 <console_out>:
	if ('\n' == c) {
 8000a00:	280a      	cmp	r0, #10
{
 8000a02:	b538      	push	{r3, r4, r5, lr}
 8000a04:	4d07      	ldr	r5, [pc, #28]	; (8000a24 <console_out+0x24>)
 8000a06:	4604      	mov	r4, r0
	if ('\n' == c) {
 8000a08:	d104      	bne.n	8000a14 <console_out+0x14>
 8000a0a:	6828      	ldr	r0, [r5, #0]
						unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->driver_api;

	api->poll_out(dev, out_char);
 8000a0c:	6843      	ldr	r3, [r0, #4]
 8000a0e:	210d      	movs	r1, #13
 8000a10:	685b      	ldr	r3, [r3, #4]
 8000a12:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
 8000a14:	6828      	ldr	r0, [r5, #0]
 8000a16:	6843      	ldr	r3, [r0, #4]
 8000a18:	b2e1      	uxtb	r1, r4
 8000a1a:	685b      	ldr	r3, [r3, #4]
 8000a1c:	4798      	blx	r3
}
 8000a1e:	4620      	mov	r0, r4
 8000a20:	bd38      	pop	{r3, r4, r5, pc}
 8000a22:	bf00      	nop
 8000a24:	2000000c 	.word	0x2000000c

08000a28 <__stm32_exti_isr>:
 * @param arg isr argument
 * @param min low end of EXTI# range
 * @param max low end of EXTI# range
 */
static void __stm32_exti_isr(int min, int max, void *arg)
{
 8000a28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	struct device *dev = arg;
	struct stm32_exti_data *data = dev->driver_data;
 8000a2c:	6896      	ldr	r6, [r2, #8]
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8000a2e:	4f0d      	ldr	r7, [pc, #52]	; (8000a64 <__stm32_exti_isr+0x3c>)
{
 8000a30:	4604      	mov	r4, r0
 8000a32:	460d      	mov	r5, r1
		return LL_EXTI_IsActiveFlag_0_31(1 << line);
 8000a34:	f04f 0801 	mov.w	r8, #1
			/* run callback only if one is registered */
			if (!data->cb[line].cb) {
				continue;
			}

			data->cb[line].cb(line, data->cb[line].data);
 8000a38:	f106 0904 	add.w	r9, r6, #4
	for (line = min; line < max; line++) {
 8000a3c:	42ac      	cmp	r4, r5
 8000a3e:	db01      	blt.n	8000a44 <__stm32_exti_isr+0x1c>
		}
	}
}
 8000a40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000a44:	697a      	ldr	r2, [r7, #20]
		return LL_EXTI_IsActiveFlag_0_31(1 << line);
 8000a46:	fa08 f304 	lsl.w	r3, r8, r4
		if (stm32_exti_is_pending(line)) {
 8000a4a:	ea33 0202 	bics.w	r2, r3, r2
 8000a4e:	d107      	bne.n	8000a60 <__stm32_exti_isr+0x38>
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR, ExtiLine);
 8000a50:	617b      	str	r3, [r7, #20]
			if (!data->cb[line].cb) {
 8000a52:	f856 3034 	ldr.w	r3, [r6, r4, lsl #3]
 8000a56:	b11b      	cbz	r3, 8000a60 <__stm32_exti_isr+0x38>
			data->cb[line].cb(line, data->cb[line].data);
 8000a58:	f859 1034 	ldr.w	r1, [r9, r4, lsl #3]
 8000a5c:	4620      	mov	r0, r4
 8000a5e:	4798      	blx	r3
	for (line = min; line < max; line++) {
 8000a60:	3401      	adds	r4, #1
 8000a62:	e7eb      	b.n	8000a3c <__stm32_exti_isr+0x14>
 8000a64:	40013c00 	.word	0x40013c00

08000a68 <stm32_exti_enable>:
  SET_BIT(EXTI->IMR, ExtiLine);
 8000a68:	4a04      	ldr	r2, [pc, #16]	; (8000a7c <stm32_exti_enable+0x14>)
	LL_EXTI_EnableIT_0_31(1 << line);
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	6811      	ldr	r1, [r2, #0]
 8000a6e:	4083      	lsls	r3, r0
 8000a70:	430b      	orrs	r3, r1
 8000a72:	6013      	str	r3, [r2, #0]
	irq_enable(irqnum);
 8000a74:	4b02      	ldr	r3, [pc, #8]	; (8000a80 <stm32_exti_enable+0x18>)
 8000a76:	5618      	ldrsb	r0, [r3, r0]
 8000a78:	f000 baa0 	b.w	8000fbc <arch_irq_enable>
 8000a7c:	40013c00 	.word	0x40013c00
 8000a80:	080038c8 	.word	0x080038c8

08000a84 <stm32_exti_disable>:
	if (line < 32) {
 8000a84:	281f      	cmp	r0, #31
 8000a86:	dc07      	bgt.n	8000a98 <stm32_exti_disable+0x14>
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8000a88:	4904      	ldr	r1, [pc, #16]	; (8000a9c <stm32_exti_disable+0x18>)
		LL_EXTI_DisableIT_0_31(1 << line);
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	680b      	ldr	r3, [r1, #0]
 8000a8e:	fa02 f000 	lsl.w	r0, r2, r0
 8000a92:	ea23 0000 	bic.w	r0, r3, r0
 8000a96:	6008      	str	r0, [r1, #0]
}
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop
 8000a9c:	40013c00 	.word	0x40013c00

08000aa0 <stm32_exti_trigger>:
	switch (trigger) {
 8000aa0:	2903      	cmp	r1, #3
 8000aa2:	d80f      	bhi.n	8000ac4 <stm32_exti_trigger+0x24>
 8000aa4:	e8df f001 	tbb	[pc, r1]
 8000aa8:	23170f02 	.word	0x23170f02
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8000aac:	4b15      	ldr	r3, [pc, #84]	; (8000b04 <stm32_exti_trigger+0x64>)
		LL_EXTI_DisableRisingTrig_0_31(1 << line);
 8000aae:	2201      	movs	r2, #1
 8000ab0:	6899      	ldr	r1, [r3, #8]
 8000ab2:	fa02 f000 	lsl.w	r0, r2, r0
 8000ab6:	ea21 0100 	bic.w	r1, r1, r0
 8000aba:	6099      	str	r1, [r3, #8]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8000abc:	68da      	ldr	r2, [r3, #12]
 8000abe:	ea22 0000 	bic.w	r0, r2, r0
  SET_BIT(EXTI->FTSR, ExtiLine);
 8000ac2:	60d8      	str	r0, [r3, #12]
}
 8000ac4:	4770      	bx	lr
		LL_EXTI_EnableRisingTrig_0_31(1 << line);
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	fa03 f000 	lsl.w	r0, r3, r0
  SET_BIT(EXTI->RTSR, ExtiLine);
 8000acc:	4b0d      	ldr	r3, [pc, #52]	; (8000b04 <stm32_exti_trigger+0x64>)
 8000ace:	689a      	ldr	r2, [r3, #8]
 8000ad0:	4302      	orrs	r2, r0
 8000ad2:	609a      	str	r2, [r3, #8]
 8000ad4:	e7f2      	b.n	8000abc <stm32_exti_trigger+0x1c>
		LL_EXTI_EnableFallingTrig_0_31(1 << line);
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	fa03 f000 	lsl.w	r0, r3, r0
  SET_BIT(EXTI->FTSR, ExtiLine);
 8000adc:	4b09      	ldr	r3, [pc, #36]	; (8000b04 <stm32_exti_trigger+0x64>)
 8000ade:	68da      	ldr	r2, [r3, #12]
 8000ae0:	4302      	orrs	r2, r0
 8000ae2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8000ae4:	689a      	ldr	r2, [r3, #8]
 8000ae6:	ea22 0000 	bic.w	r0, r2, r0
 8000aea:	6098      	str	r0, [r3, #8]
}
 8000aec:	4770      	bx	lr
		LL_EXTI_EnableRisingTrig_0_31(1 << line);
 8000aee:	2301      	movs	r3, #1
 8000af0:	fa03 f000 	lsl.w	r0, r3, r0
  SET_BIT(EXTI->RTSR, ExtiLine);
 8000af4:	4b03      	ldr	r3, [pc, #12]	; (8000b04 <stm32_exti_trigger+0x64>)
 8000af6:	689a      	ldr	r2, [r3, #8]
 8000af8:	4302      	orrs	r2, r0
 8000afa:	609a      	str	r2, [r3, #8]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8000afc:	68da      	ldr	r2, [r3, #12]
 8000afe:	4310      	orrs	r0, r2
 8000b00:	e7df      	b.n	8000ac2 <stm32_exti_trigger+0x22>
 8000b02:	bf00      	nop
 8000b04:	40013c00 	.word	0x40013c00

08000b08 <stm32_exti_set_callback>:

/**
 * @brief set & unset for the interrupt callbacks
 */
int stm32_exti_set_callback(int line, stm32_exti_callback_t cb, void *arg)
{
 8000b08:	4603      	mov	r3, r0
 8000b0a:	4807      	ldr	r0, [pc, #28]	; (8000b28 <stm32_exti_set_callback+0x20>)
 8000b0c:	b530      	push	{r4, r5, lr}
 8000b0e:	6884      	ldr	r4, [r0, #8]
	struct device *dev = DEVICE_GET(exti_stm32);
	struct stm32_exti_data *data = dev->driver_data;

	if (data->cb[line].cb) {
 8000b10:	f854 0033 	ldr.w	r0, [r4, r3, lsl #3]
 8000b14:	eb04 05c3 	add.w	r5, r4, r3, lsl #3
 8000b18:	b918      	cbnz	r0, 8000b22 <stm32_exti_set_callback+0x1a>
		return -EBUSY;
	}

	data->cb[line].cb = cb;
 8000b1a:	f844 1033 	str.w	r1, [r4, r3, lsl #3]
	data->cb[line].data = arg;
 8000b1e:	606a      	str	r2, [r5, #4]

	return 0;
}
 8000b20:	bd30      	pop	{r4, r5, pc}
		return -EBUSY;
 8000b22:	f06f 000f 	mvn.w	r0, #15
 8000b26:	e7fb      	b.n	8000b20 <stm32_exti_set_callback+0x18>
 8000b28:	200010d4 	.word	0x200010d4

08000b2c <stm32_exti_unset_callback>:
void stm32_exti_unset_callback(int line)
{
	struct device *dev = DEVICE_GET(exti_stm32);
	struct stm32_exti_data *data = dev->driver_data;

	data->cb[line].cb = NULL;
 8000b2c:	4b04      	ldr	r3, [pc, #16]	; (8000b40 <stm32_exti_unset_callback+0x14>)
 8000b2e:	689a      	ldr	r2, [r3, #8]
 8000b30:	eb02 01c0 	add.w	r1, r2, r0, lsl #3
 8000b34:	2300      	movs	r3, #0
 8000b36:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	data->cb[line].data = NULL;
 8000b3a:	604b      	str	r3, [r1, #4]
}
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop
 8000b40:	200010d4 	.word	0x200010d4

08000b44 <stm32_clock_control_on>:
{
	struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system);

	ARG_UNUSED(dev);

	switch (pclken->bus) {
 8000b44:	680b      	ldr	r3, [r1, #0]
{
 8000b46:	b084      	sub	sp, #16
 8000b48:	2b03      	cmp	r3, #3
 8000b4a:	d82d      	bhi.n	8000ba8 <stm32_clock_control_on+0x64>
 8000b4c:	e8df f003 	tbb	[pc, r3]
 8000b50:	22180e02 	.word	0x22180e02
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000b54:	4a16      	ldr	r2, [pc, #88]	; (8000bb0 <stm32_clock_control_on+0x6c>)
	case STM32_CLOCK_BUS_AHB1:
		LL_AHB1_GRP1_EnableClock(pclken->enr);
 8000b56:	684b      	ldr	r3, [r1, #4]
 8000b58:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8000b5a:	4319      	orrs	r1, r3
 8000b5c:	6311      	str	r1, [r2, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000b5e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000b60:	4013      	ands	r3, r2
 8000b62:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8000b64:	9b00      	ldr	r3, [sp, #0]
#endif /* CONFIG_SOC_SERIES_STM32L0X || CONFIG_SOC_SERIES_STM32G0X */
	default:
		return -ENOTSUP;
	}

	return 0;
 8000b66:	2000      	movs	r0, #0
}
 8000b68:	b004      	add	sp, #16
 8000b6a:	4770      	bx	lr
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b6c:	4a10      	ldr	r2, [pc, #64]	; (8000bb0 <stm32_clock_control_on+0x6c>)
		LL_AHB2_GRP1_EnableClock(pclken->enr);
 8000b6e:	684b      	ldr	r3, [r1, #4]
 8000b70:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8000b72:	4319      	orrs	r1, r3
 8000b74:	6351      	str	r1, [r2, #52]	; 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000b76:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000b78:	4013      	ands	r3, r2
 8000b7a:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000b7c:	9b01      	ldr	r3, [sp, #4]
 8000b7e:	e7f2      	b.n	8000b66 <stm32_clock_control_on+0x22>
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000b80:	4a0b      	ldr	r2, [pc, #44]	; (8000bb0 <stm32_clock_control_on+0x6c>)
		LL_APB1_GRP1_EnableClock(pclken->enr);
 8000b82:	684b      	ldr	r3, [r1, #4]
 8000b84:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8000b86:	4319      	orrs	r1, r3
 8000b88:	6411      	str	r1, [r2, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000b8a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000b8c:	4013      	ands	r3, r2
 8000b8e:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 8000b90:	9b02      	ldr	r3, [sp, #8]
 8000b92:	e7e8      	b.n	8000b66 <stm32_clock_control_on+0x22>
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000b94:	4a06      	ldr	r2, [pc, #24]	; (8000bb0 <stm32_clock_control_on+0x6c>)
		LL_APB2_GRP1_EnableClock(pclken->enr);
 8000b96:	684b      	ldr	r3, [r1, #4]
 8000b98:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8000b9a:	4319      	orrs	r1, r3
 8000b9c:	6451      	str	r1, [r2, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000b9e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
 8000ba4:	9b03      	ldr	r3, [sp, #12]
 8000ba6:	e7de      	b.n	8000b66 <stm32_clock_control_on+0x22>
	switch (pclken->bus) {
 8000ba8:	f06f 0022 	mvn.w	r0, #34	; 0x22
 8000bac:	e7dc      	b.n	8000b68 <stm32_clock_control_on+0x24>
 8000bae:	bf00      	nop
 8000bb0:	40023800 	.word	0x40023800

08000bb4 <stm32_clock_control_off>:
{
	struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system);

	ARG_UNUSED(dev);

	switch (pclken->bus) {
 8000bb4:	680b      	ldr	r3, [r1, #0]
 8000bb6:	2b03      	cmp	r3, #3
 8000bb8:	d820      	bhi.n	8000bfc <stm32_clock_control_off+0x48>
 8000bba:	e8df f003 	tbb	[pc, r3]
 8000bbe:	0a02      	.short	0x0a02
 8000bc0:	1811      	.short	0x1811
  CLEAR_BIT(RCC->AHB1ENR, Periphs);
 8000bc2:	4a10      	ldr	r2, [pc, #64]	; (8000c04 <stm32_clock_control_off+0x50>)
 8000bc4:	6849      	ldr	r1, [r1, #4]
 8000bc6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000bc8:	ea23 0301 	bic.w	r3, r3, r1
 8000bcc:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* CONFIG_SOC_SERIES_STM32L0X */
	default:
		return -ENOTSUP;
	}

	return 0;
 8000bce:	2000      	movs	r0, #0
}
 8000bd0:	4770      	bx	lr
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 8000bd2:	4a0c      	ldr	r2, [pc, #48]	; (8000c04 <stm32_clock_control_off+0x50>)
 8000bd4:	6849      	ldr	r1, [r1, #4]
 8000bd6:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8000bd8:	ea23 0301 	bic.w	r3, r3, r1
 8000bdc:	6353      	str	r3, [r2, #52]	; 0x34
 8000bde:	e7f6      	b.n	8000bce <stm32_clock_control_off+0x1a>
  CLEAR_BIT(RCC->APB1ENR, Periphs);
 8000be0:	4a08      	ldr	r2, [pc, #32]	; (8000c04 <stm32_clock_control_off+0x50>)
 8000be2:	6849      	ldr	r1, [r1, #4]
 8000be4:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000be6:	ea23 0301 	bic.w	r3, r3, r1
 8000bea:	6413      	str	r3, [r2, #64]	; 0x40
 8000bec:	e7ef      	b.n	8000bce <stm32_clock_control_off+0x1a>
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8000bee:	4a05      	ldr	r2, [pc, #20]	; (8000c04 <stm32_clock_control_off+0x50>)
 8000bf0:	6849      	ldr	r1, [r1, #4]
 8000bf2:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8000bf4:	ea23 0301 	bic.w	r3, r3, r1
 8000bf8:	6453      	str	r3, [r2, #68]	; 0x44
 8000bfa:	e7e8      	b.n	8000bce <stm32_clock_control_off+0x1a>
	switch (pclken->bus) {
 8000bfc:	f06f 0022 	mvn.w	r0, #34	; 0x22
}
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop
 8000c04:	40023800 	.word	0x40023800

08000c08 <stm32_clock_control_get_subsys_rate>:
				CONFIG_CLOCK_STM32_APB2_PRESCALER);
#endif /* CONFIG_SOC_SERIES_STM32F0X && CONFIG_SOC_SERIES_STM32G0X */

	ARG_UNUSED(clock);

	switch (pclken->bus) {
 8000c08:	6809      	ldr	r1, [r1, #0]
	u32_t ahb_clock = SystemCoreClock;
 8000c0a:	4b08      	ldr	r3, [pc, #32]	; (8000c2c <stm32_clock_control_get_subsys_rate+0x24>)
	switch (pclken->bus) {
 8000c0c:	2902      	cmp	r1, #2
	u32_t ahb_clock = SystemCoreClock;
 8000c0e:	681b      	ldr	r3, [r3, #0]
	switch (pclken->bus) {
 8000c10:	d005      	beq.n	8000c1e <stm32_clock_control_get_subsys_rate+0x16>
 8000c12:	d905      	bls.n	8000c20 <stm32_clock_control_get_subsys_rate+0x18>
 8000c14:	2903      	cmp	r1, #3
 8000c16:	d006      	beq.n	8000c26 <stm32_clock_control_get_subsys_rate+0x1e>
 8000c18:	f06f 0022 	mvn.w	r0, #34	; 0x22
 8000c1c:	4770      	bx	lr
	return clock / prescaler;
 8000c1e:	089b      	lsrs	r3, r3, #2
#endif /* CONFIG_SOC_SERIES_STM32G0X */
		*rate = apb1_clock;
		break;
#if !defined (CONFIG_SOC_SERIES_STM32F0X) && !defined (CONFIG_SOC_SERIES_STM32G0X)
	case STM32_CLOCK_BUS_APB2:
		*rate = apb2_clock;
 8000c20:	6013      	str	r3, [r2, #0]
#endif /* CONFIG_SOC_SERIES_STM32F0X && CONFIG_SOC_SERIES_STM32G0X */
	default:
		return -ENOTSUP;
	}

	return 0;
 8000c22:	2000      	movs	r0, #0
}
 8000c24:	4770      	bx	lr
	return clock / prescaler;
 8000c26:	085b      	lsrs	r3, r3, #1
 8000c28:	e7fa      	b.n	8000c20 <stm32_clock_control_get_subsys_rate+0x18>
 8000c2a:	bf00      	nop
 8000c2c:	2000108c 	.word	0x2000108c

08000c30 <stm32_clock_control_init>:
			 mco2_prescaler(CONFIG_CLOCK_STM32_MCO2_DIV));
#endif /* CONFIG_CLOCK_STM32_MCO2_SRC_NOCLOCK */
}

static int stm32_clock_control_init(struct device *dev)
{
 8000c30:	b530      	push	{r4, r5, lr}
	clk_init->APB1CLKDivider = apb1_prescaler(
 8000c32:	2100      	movs	r1, #0
{
 8000c34:	b087      	sub	sp, #28
	clk_init->APB1CLKDivider = apb1_prescaler(
 8000c36:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000c3a:	e9cd 1300 	strd	r1, r3, [sp]
	clk_init->APB2CLKDivider = apb2_prescaler(
 8000c3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000c42:	9302      	str	r3, [sp, #8]
#else
	hclk_prescaler = s_ClkInitStruct.AHBCLKDivider;
#endif /* CONFIG_SOC_SERIES_STM32WBX */

	/* Some clocks would be activated by default */
	config_enable_default_clocks();
 8000c44:	f000 f838 	bl	8000cb8 <config_enable_default_clocks>

#ifdef CONFIG_CLOCK_STM32_SYSCLK_SRC_PLL
	LL_UTILS_PLLInitTypeDef s_PLLInitStruct;

	/* configure PLL input settings */
	config_pll_init(&s_PLLInitStruct);
 8000c48:	a803      	add	r0, sp, #12
 8000c4a:	f001 ff6d 	bl	8002b28 <config_pll_init>
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000c4e:	4b18      	ldr	r3, [pc, #96]	; (8000cb0 <stm32_clock_control_init+0x80>)
 8000c50:	681a      	ldr	r2, [r3, #0]
	if (LL_RCC_HSI_IsReady() != 1) {
 8000c52:	0790      	lsls	r0, r2, #30
 8000c54:	d406      	bmi.n	8000c64 <stm32_clock_control_init+0x34>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000c56:	681a      	ldr	r2, [r3, #0]
 8000c58:	f042 0201 	orr.w	r2, r2, #1
 8000c5c:	601a      	str	r2, [r3, #0]
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000c5e:	681a      	ldr	r2, [r3, #0]
		while (LL_RCC_HSI_IsReady() != 1) {
 8000c60:	0792      	lsls	r2, r2, #30
 8000c62:	d5fc      	bpl.n	8000c5e <stm32_clock_control_init+0x2e>
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000c64:	4c12      	ldr	r4, [pc, #72]	; (8000cb0 <stm32_clock_control_init+0x80>)
 8000c66:	68a3      	ldr	r3, [r4, #8]
 8000c68:	f023 0303 	bic.w	r3, r3, #3
 8000c6c:	60a3      	str	r3, [r4, #8]
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000c6e:	68a3      	ldr	r3, [r4, #8]
 8000c70:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000c74:	60a3      	str	r3, [r4, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000c76:	68a5      	ldr	r5, [r4, #8]
	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI) {
 8000c78:	f015 050c 	ands.w	r5, r5, #12
 8000c7c:	d1fb      	bne.n	8000c76 <stm32_clock_control_init+0x46>
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8000c7e:	6823      	ldr	r3, [r4, #0]
	} else {
		hse_bypass = LL_UTILS_HSEBYPASS_OFF;
	}

	/* Switch to PLL with HSE as clock source */
	LL_PLL_ConfigSystemClock_HSE(
 8000c80:	480c      	ldr	r0, [pc, #48]	; (8000cb4 <stm32_clock_control_init+0x84>)
 8000c82:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000c86:	6023      	str	r3, [r4, #0]
	MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ,
 8000c88:	6863      	ldr	r3, [r4, #4]
 8000c8a:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8000c8e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000c92:	6063      	str	r3, [r4, #4]
	LL_PLL_ConfigSystemClock_HSE(
 8000c94:	aa03      	add	r2, sp, #12
 8000c96:	466b      	mov	r3, sp
 8000c98:	4629      	mov	r1, r5
 8000c9a:	f001 f81f 	bl	8001cdc <LL_PLL_ConfigSystemClock_HSE>
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8000c9e:	6823      	ldr	r3, [r4, #0]
 8000ca0:	f023 0301 	bic.w	r3, r3, #1
 8000ca4:	6023      	str	r3, [r4, #0]
		&s_PLLInitStruct,
		&s_ClkInitStruct);

	/* Disable other clocks */
	LL_RCC_HSI_Disable();
	LL_RCC_MSI_Disable();
 8000ca6:	f001 ff47 	bl	8002b38 <LL_RCC_MSI_Disable>

	/* configure MCO1/MCO2 based on Kconfig */
	stm32_clock_control_mco_init();

	return 0;
}
 8000caa:	4628      	mov	r0, r5
 8000cac:	b007      	add	sp, #28
 8000cae:	bd30      	pop	{r4, r5, pc}
 8000cb0:	40023800 	.word	0x40023800
 8000cb4:	007a1200 	.word	0x007a1200

08000cb8 <config_enable_default_clocks>:
  SET_BIT(RCC->APB1ENR, Periphs);
 8000cb8:	4b06      	ldr	r3, [pc, #24]	; (8000cd4 <config_enable_default_clocks+0x1c>)
 8000cba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000cbc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000cc0:	641a      	str	r2, [r3, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40

/**
 * @brief Activate default clocks
 */
void config_enable_default_clocks(void)
{
 8000cc4:	b082      	sub	sp, #8
 8000cc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cca:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000ccc:	9b01      	ldr	r3, [sp, #4]
	/* Power Interface clock enabled by default */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
}
 8000cce:	b002      	add	sp, #8
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	40023800 	.word	0x40023800

08000cd8 <z_pinmux_stm32_set>:
 *
 * @return 0 on success, error otherwise
 */
int z_pinmux_stm32_set(u32_t pin, u32_t func,
				struct device *clk)
{
 8000cd8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8000cda:	4604      	mov	r4, r0
	/* make sure to enable port clock first */
	if (enable_port(STM32_PORT(pin), clk)) {
 8000cdc:	0906      	lsrs	r6, r0, #4
{
 8000cde:	460d      	mov	r5, r1
	if (!clk) {
 8000ce0:	4610      	mov	r0, r2
 8000ce2:	b912      	cbnz	r2, 8000cea <z_pinmux_stm32_set+0x12>
 8000ce4:	4811      	ldr	r0, [pc, #68]	; (8000d2c <z_pinmux_stm32_set+0x54>)
 8000ce6:	f001 f859 	bl	8001d9c <z_impl_device_get_binding>
	pclken.bus = STM32_CLOCK_BUS_GPIO;
 8000cea:	2300      	movs	r3, #0
 8000cec:	9300      	str	r3, [sp, #0]
	pclken.enr = ports_enable[port];
 8000cee:	4b10      	ldr	r3, [pc, #64]	; (8000d30 <z_pinmux_stm32_set+0x58>)
 8000cf0:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
 8000cf4:	9301      	str	r3, [sp, #4]
	if (pclken.enr == STM32_PORT_NOT_AVAILABLE) {
 8000cf6:	3301      	adds	r3, #1
 8000cf8:	d102      	bne.n	8000d00 <z_pinmux_stm32_set+0x28>
		return -EIO;
 8000cfa:	f06f 0004 	mvn.w	r0, #4
 8000cfe:	e012      	b.n	8000d26 <z_pinmux_stm32_set+0x4e>
				   clock_control_subsys_t sys)
{
	const struct clock_control_driver_api *api =
		(const struct clock_control_driver_api *)dev->driver_api;

	return api->on(dev, sys);
 8000d00:	6843      	ldr	r3, [r0, #4]
 8000d02:	4669      	mov	r1, sp
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	4798      	blx	r3
	if (enable_port(STM32_PORT(pin), clk)) {
 8000d08:	2800      	cmp	r0, #0
 8000d0a:	d1f6      	bne.n	8000cfa <z_pinmux_stm32_set+0x22>
	u32_t offset = STM32_PORT(pin) * GPIO_REG_SIZE;
 8000d0c:	1120      	asrs	r0, r4, #4
 8000d0e:	0280      	lsls	r0, r0, #10
	return gpio_stm32_configure((u32_t *)port_base,
 8000d10:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8000d14:	f005 030f 	and.w	r3, r5, #15
 8000d18:	462a      	mov	r2, r5
 8000d1a:	f004 010f 	and.w	r1, r4, #15
 8000d1e:	f500 3000 	add.w	r0, r0, #131072	; 0x20000
 8000d22:	f001 fffa 	bl	8002d1a <gpio_stm32_configure>
	}

	return stm32_pin_configure(pin, func, func & STM32_AFR_MASK);
}
 8000d26:	b002      	add	sp, #8
 8000d28:	bd70      	pop	{r4, r5, r6, pc}
 8000d2a:	bf00      	nop
 8000d2c:	080038df 	.word	0x080038df
 8000d30:	080036cc 	.word	0x080036cc

08000d34 <stm32_setup_pins>:
 * @param pinconf  board pin configuration array
 * @param pins     array size
 */
void stm32_setup_pins(const struct pin_config *pinconf,
		      size_t pins)
{
 8000d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d36:	4604      	mov	r4, r0
 8000d38:	460d      	mov	r5, r1
 8000d3a:	4809      	ldr	r0, [pc, #36]	; (8000d60 <stm32_setup_pins+0x2c>)
 8000d3c:	f001 f82e 	bl	8001d9c <z_impl_device_get_binding>
	struct device *clk;
	int i;

	clk = device_get_binding(STM32_CLOCK_CONTROL_NAME);

	for (i = 0; i < pins; i++) {
 8000d40:	2600      	movs	r6, #0
 8000d42:	4607      	mov	r7, r0
 8000d44:	42ae      	cmp	r6, r5
 8000d46:	f104 0408 	add.w	r4, r4, #8
 8000d4a:	d100      	bne.n	8000d4e <stm32_setup_pins+0x1a>
		z_pinmux_stm32_set(pinconf[i].pin_num,
				  pinconf[i].mode,
				  clk);
	}
}
 8000d4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		z_pinmux_stm32_set(pinconf[i].pin_num,
 8000d4e:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8000d52:	f814 0c08 	ldrb.w	r0, [r4, #-8]
 8000d56:	463a      	mov	r2, r7
 8000d58:	f7ff ffbe 	bl	8000cd8 <z_pinmux_stm32_set>
	for (i = 0; i < pins; i++) {
 8000d5c:	3601      	adds	r6, #1
 8000d5e:	e7f1      	b.n	8000d44 <stm32_setup_pins+0x10>
 8000d60:	080038df 	.word	0x080038df

08000d64 <elapsed>:
 *     - and until the current call of the function is completed.
 * - the function is invoked with interrupts disabled.
 */
static u32_t elapsed(void)
{
	u32_t val1 = SysTick->VAL;	/* A */
 8000d64:	4b0b      	ldr	r3, [pc, #44]	; (8000d94 <elapsed+0x30>)
 8000d66:	689a      	ldr	r2, [r3, #8]
	u32_t ctrl = SysTick->CTRL;	/* B */
 8000d68:	6819      	ldr	r1, [r3, #0]
	u32_t val2 = SysTick->VAL;	/* C */
 8000d6a:	6898      	ldr	r0, [r3, #8]
	 * 4) After C we'll see it next time
	 *
	 * So the count in val2 is post-wrap and last_load needs to be
	 * added if and only if COUNTFLAG is set or val1 < val2.
	 */
	if ((ctrl & SysTick_CTRL_COUNTFLAG_Msk)
 8000d6c:	4b0a      	ldr	r3, [pc, #40]	; (8000d98 <elapsed+0x34>)
 8000d6e:	f411 3f80 	tst.w	r1, #65536	; 0x10000
{
 8000d72:	b510      	push	{r4, lr}
 8000d74:	4909      	ldr	r1, [pc, #36]	; (8000d9c <elapsed+0x38>)
	if ((ctrl & SysTick_CTRL_COUNTFLAG_Msk)
 8000d76:	d101      	bne.n	8000d7c <elapsed+0x18>
	    || (val1 < val2)) {
 8000d78:	4282      	cmp	r2, r0
 8000d7a:	d205      	bcs.n	8000d88 <elapsed+0x24>
		overflow_cyc += last_load;
 8000d7c:	681a      	ldr	r2, [r3, #0]
 8000d7e:	680c      	ldr	r4, [r1, #0]
 8000d80:	4422      	add	r2, r4
 8000d82:	601a      	str	r2, [r3, #0]

		/* We know there was a wrap, but we might not have
		 * seen it in CTRL, so clear it. */
		(void)SysTick->CTRL;
 8000d84:	4a03      	ldr	r2, [pc, #12]	; (8000d94 <elapsed+0x30>)
 8000d86:	6812      	ldr	r2, [r2, #0]
	}

	return (last_load - val2) + overflow_cyc;
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	680a      	ldr	r2, [r1, #0]
 8000d8c:	4413      	add	r3, r2
}
 8000d8e:	1a18      	subs	r0, r3, r0
 8000d90:	bd10      	pop	{r4, pc}
 8000d92:	bf00      	nop
 8000d94:	e000e010 	.word	0xe000e010
 8000d98:	200000d4 	.word	0x200000d4
 8000d9c:	200000d0 	.word	0x200000d0

08000da0 <z_clock_isr>:

/* Callout out of platform assembly, not hooked via IRQ_CONNECT... */
void z_clock_isr(void *arg)
{
 8000da0:	b508      	push	{r3, lr}
	ARG_UNUSED(arg);
	u32_t dticks;

	/* Update overflow_cyc and clear COUNTFLAG by invoking elapsed() */
	elapsed();
 8000da2:	f7ff ffdf 	bl	8000d64 <elapsed>

	/* Increment the amount of HW cycles elapsed (complete counter
	 * cycles) and announce the progress to the kernel.
	 */
	cycle_count += overflow_cyc;
 8000da6:	4b0c      	ldr	r3, [pc, #48]	; (8000dd8 <z_clock_isr+0x38>)
 8000da8:	4a0c      	ldr	r2, [pc, #48]	; (8000ddc <z_clock_isr+0x3c>)
 8000daa:	6818      	ldr	r0, [r3, #0]
 8000dac:	6811      	ldr	r1, [r2, #0]
 8000dae:	4408      	add	r0, r1
 8000db0:	6010      	str	r0, [r2, #0]
	overflow_cyc = 0;
 8000db2:	2200      	movs	r2, #0
 8000db4:	601a      	str	r2, [r3, #0]
		 * because the value has been updated before LOAD re-program.
		 *
		 * We can assess if this is the case by inspecting COUNTFLAG.
		 */

		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
 8000db6:	4a0a      	ldr	r2, [pc, #40]	; (8000de0 <z_clock_isr+0x40>)
 8000db8:	6811      	ldr	r1, [r2, #0]
 8000dba:	f244 13a0 	movw	r3, #16800	; 0x41a0
 8000dbe:	1a40      	subs	r0, r0, r1
 8000dc0:	fbb0 f0f3 	udiv	r0, r0, r3
		announced_cycles += dticks * CYC_PER_TICK;
 8000dc4:	fb03 1300 	mla	r3, r3, r0, r1
 8000dc8:	6013      	str	r3, [r2, #0]
		z_clock_announce(dticks);
 8000dca:	f001 fcdb 	bl	8002784 <z_clock_announce>
	} else {
		z_clock_announce(1);
	}
	z_arm_int_exit();
}
 8000dce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
 8000dd2:	f000 ba87 	b.w	80012e4 <z_arm_exc_exit>
 8000dd6:	bf00      	nop
 8000dd8:	200000d4 	.word	0x200000d4
 8000ddc:	200000cc 	.word	0x200000cc
 8000de0:	200000c8 	.word	0x200000c8

08000de4 <z_clock_driver_init>:
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de4:	4b09      	ldr	r3, [pc, #36]	; (8000e0c <z_clock_driver_init+0x28>)
 8000de6:	2210      	movs	r2, #16
 8000de8:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

int z_clock_driver_init(struct device *device)
{
	NVIC_SetPriority(SysTick_IRQn, _IRQ_PRIO_OFFSET);
	last_load = CYC_PER_TICK - 1;
 8000dec:	4b08      	ldr	r3, [pc, #32]	; (8000e10 <z_clock_driver_init+0x2c>)
 8000dee:	f244 129f 	movw	r2, #16799	; 0x419f
 8000df2:	601a      	str	r2, [r3, #0]
	overflow_cyc = 0U;
 8000df4:	4b07      	ldr	r3, [pc, #28]	; (8000e14 <z_clock_driver_init+0x30>)
 8000df6:	2000      	movs	r0, #0
 8000df8:	6018      	str	r0, [r3, #0]
	SysTick->LOAD = last_load;
 8000dfa:	4b07      	ldr	r3, [pc, #28]	; (8000e18 <z_clock_driver_init+0x34>)
 8000dfc:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0; /* resets timer to last_load */
 8000dfe:	6098      	str	r0, [r3, #8]
	SysTick->CTRL |= (SysTick_CTRL_ENABLE_Msk |
 8000e00:	681a      	ldr	r2, [r3, #0]
 8000e02:	f042 0207 	orr.w	r2, r2, #7
 8000e06:	601a      	str	r2, [r3, #0]
			  SysTick_CTRL_TICKINT_Msk |
			  SysTick_CTRL_CLKSOURCE_Msk);
	return 0;
}
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop
 8000e0c:	e000ed00 	.word	0xe000ed00
 8000e10:	200000d0 	.word	0x200000d0
 8000e14:	200000d4 	.word	0x200000d4
 8000e18:	e000e010 	.word	0xe000e010

08000e1c <z_clock_set_timeout>:

void z_clock_set_timeout(s32_t ticks, bool idle)
{
 8000e1c:	b570      	push	{r4, r5, r6, lr}
 8000e1e:	4d2b      	ldr	r5, [pc, #172]	; (8000ecc <z_clock_set_timeout+0xb0>)
 8000e20:	4604      	mov	r4, r0
	 * need to wake up multiple times per second.  If the kernel
	 * allows us to miss tick announcements in idle, then shut off
	 * the counter. (Note: we can assume if idle==true that
	 * interrupts are already disabled)
	 */
	if (IS_ENABLED(CONFIG_TICKLESS_IDLE) && idle
 8000e22:	b151      	cbz	r1, 8000e3a <z_clock_set_timeout+0x1e>
	    && ticks == K_TICKS_FOREVER) {
 8000e24:	1c43      	adds	r3, r0, #1
 8000e26:	d10e      	bne.n	8000e46 <z_clock_set_timeout+0x2a>
		SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
 8000e28:	4a29      	ldr	r2, [pc, #164]	; (8000ed0 <z_clock_set_timeout+0xb4>)
 8000e2a:	6813      	ldr	r3, [r2, #0]
 8000e2c:	f023 0301 	bic.w	r3, r3, #1
 8000e30:	6013      	str	r3, [r2, #0]
		last_load = TIMER_STOPPED;
 8000e32:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8000e36:	602b      	str	r3, [r5, #0]
	SysTick->LOAD = last_load - 1;
	SysTick->VAL = 0; /* resets timer to last_load */

	k_spin_unlock(&lock, key);
#endif
}
 8000e38:	bd70      	pop	{r4, r5, r6, pc}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
 8000e3a:	f240 33e5 	movw	r3, #997	; 0x3e5
 8000e3e:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8000e42:	bf08      	it	eq
 8000e44:	461c      	moveq	r4, r3
	__asm__ volatile(
 8000e46:	f04f 0310 	mov.w	r3, #16
 8000e4a:	f3ef 8611 	mrs	r6, BASEPRI
 8000e4e:	f383 8811 	msr	BASEPRI, r3
 8000e52:	f3bf 8f6f 	isb	sy
	u32_t pending = elapsed();
 8000e56:	f7ff ff85 	bl	8000d64 <elapsed>
	cycle_count += pending;
 8000e5a:	4b1e      	ldr	r3, [pc, #120]	; (8000ed4 <z_clock_set_timeout+0xb8>)
 8000e5c:	681a      	ldr	r2, [r3, #0]
 8000e5e:	4410      	add	r0, r2
 8000e60:	6018      	str	r0, [r3, #0]
	overflow_cyc = 0U;
 8000e62:	4b1d      	ldr	r3, [pc, #116]	; (8000ed8 <z_clock_set_timeout+0xbc>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	601a      	str	r2, [r3, #0]
	u32_t unannounced = cycle_count - announced_cycles;
 8000e68:	4b1c      	ldr	r3, [pc, #112]	; (8000edc <z_clock_set_timeout+0xc0>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
	if ((s32_t)unannounced < 0) {
 8000e6c:	1ac2      	subs	r2, r0, r3
 8000e6e:	d50d      	bpl.n	8000e8c <z_clock_set_timeout+0x70>
		last_load = MIN_DELAY;
 8000e70:	f240 431a 	movw	r3, #1050	; 0x41a
			last_load = MAX_CYCLES;
 8000e74:	602b      	str	r3, [r5, #0]
	SysTick->LOAD = last_load - 1;
 8000e76:	682b      	ldr	r3, [r5, #0]
 8000e78:	4a15      	ldr	r2, [pc, #84]	; (8000ed0 <z_clock_set_timeout+0xb4>)
 8000e7a:	3b01      	subs	r3, #1
 8000e7c:	6053      	str	r3, [r2, #4]
	SysTick->VAL = 0; /* resets timer to last_load */
 8000e7e:	2300      	movs	r3, #0
 8000e80:	6093      	str	r3, [r2, #8]
	__asm__ volatile(
 8000e82:	f386 8811 	msr	BASEPRI, r6
 8000e86:	f3bf 8f6f 	isb	sy
 8000e8a:	e7d5      	b.n	8000e38 <z_clock_set_timeout+0x1c>
	ticks = MAX(MIN(ticks - 1, (s32_t)MAX_TICKS), 0);
 8000e8c:	3c01      	subs	r4, #1
		delay = ticks * CYC_PER_TICK;
 8000e8e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8000e92:	f240 31e5 	movw	r1, #997	; 0x3e5
 8000e96:	428c      	cmp	r4, r1
		 ((delay + CYC_PER_TICK - 1) / CYC_PER_TICK) * CYC_PER_TICK;
 8000e98:	f502 4283 	add.w	r2, r2, #16768	; 0x4180
		delay = ticks * CYC_PER_TICK;
 8000e9c:	bfa8      	it	ge
 8000e9e:	460c      	movge	r4, r1
		delay -= unannounced;
 8000ea0:	1a18      	subs	r0, r3, r0
		delay = ticks * CYC_PER_TICK;
 8000ea2:	f244 11a0 	movw	r1, #16800	; 0x41a0
		 ((delay + CYC_PER_TICK - 1) / CYC_PER_TICK) * CYC_PER_TICK;
 8000ea6:	321f      	adds	r2, #31
 8000ea8:	fb01 2404 	mla	r4, r1, r4, r2
		delay = MAX(delay, MIN_DELAY);
 8000eac:	f240 431a 	movw	r3, #1050	; 0x41a
		 ((delay + CYC_PER_TICK - 1) / CYC_PER_TICK) * CYC_PER_TICK;
 8000eb0:	fbb4 f4f1 	udiv	r4, r4, r1
		delay -= unannounced;
 8000eb4:	fb01 0404 	mla	r4, r1, r4, r0
		delay = MAX(delay, MIN_DELAY);
 8000eb8:	429c      	cmp	r4, r3
 8000eba:	d904      	bls.n	8000ec6 <z_clock_set_timeout+0xaa>
		if (delay > MAX_CYCLES) {
 8000ebc:	4b08      	ldr	r3, [pc, #32]	; (8000ee0 <z_clock_set_timeout+0xc4>)
 8000ebe:	429c      	cmp	r4, r3
 8000ec0:	d8d8      	bhi.n	8000e74 <z_clock_set_timeout+0x58>
			last_load = delay;
 8000ec2:	602c      	str	r4, [r5, #0]
 8000ec4:	e7d7      	b.n	8000e76 <z_clock_set_timeout+0x5a>
		delay = MAX(delay, MIN_DELAY);
 8000ec6:	461c      	mov	r4, r3
 8000ec8:	e7fb      	b.n	8000ec2 <z_clock_set_timeout+0xa6>
 8000eca:	bf00      	nop
 8000ecc:	200000d0 	.word	0x200000d0
 8000ed0:	e000e010 	.word	0xe000e010
 8000ed4:	200000cc 	.word	0x200000cc
 8000ed8:	200000d4 	.word	0x200000d4
 8000edc:	200000c8 	.word	0x200000c8
 8000ee0:	00ff9420 	.word	0x00ff9420

08000ee4 <z_clock_elapsed>:

u32_t z_clock_elapsed(void)
{
 8000ee4:	b510      	push	{r4, lr}
	__asm__ volatile(
 8000ee6:	f04f 0310 	mov.w	r3, #16
 8000eea:	f3ef 8411 	mrs	r4, BASEPRI
 8000eee:	f383 8811 	msr	BASEPRI, r3
 8000ef2:	f3bf 8f6f 	isb	sy
	if (!TICKLESS) {
		return 0;
	}

	k_spinlock_key_t key = k_spin_lock(&lock);
	u32_t cyc = elapsed() + cycle_count - announced_cycles;
 8000ef6:	f7ff ff35 	bl	8000d64 <elapsed>
 8000efa:	4b07      	ldr	r3, [pc, #28]	; (8000f18 <z_clock_elapsed+0x34>)
 8000efc:	4a07      	ldr	r2, [pc, #28]	; (8000f1c <z_clock_elapsed+0x38>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	6812      	ldr	r2, [r2, #0]
 8000f02:	1a9b      	subs	r3, r3, r2
 8000f04:	4403      	add	r3, r0
	__asm__ volatile(
 8000f06:	f384 8811 	msr	BASEPRI, r4
 8000f0a:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&lock, key);
	return cyc / CYC_PER_TICK;
}
 8000f0e:	f244 10a0 	movw	r0, #16800	; 0x41a0
 8000f12:	fbb3 f0f0 	udiv	r0, r3, r0
 8000f16:	bd10      	pop	{r4, pc}
 8000f18:	200000cc 	.word	0x200000cc
 8000f1c:	200000c8 	.word	0x200000c8

08000f20 <arch_swap>:
#ifdef CONFIG_EXECUTION_BENCHMARKING
	read_timer_start_of_swap();
#endif

	/* store off key and return value */
	_current->arch.basepri = key;
 8000f20:	4a09      	ldr	r2, [pc, #36]	; (8000f48 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
 8000f22:	490a      	ldr	r1, [pc, #40]	; (8000f4c <arch_swap+0x2c>)
	_current->arch.basepri = key;
 8000f24:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
 8000f26:	6809      	ldr	r1, [r1, #0]
 8000f28:	6719      	str	r1, [r3, #112]	; 0x70

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 8000f2a:	4909      	ldr	r1, [pc, #36]	; (8000f50 <arch_swap+0x30>)
	_current->arch.basepri = key;
 8000f2c:	66d8      	str	r0, [r3, #108]	; 0x6c
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 8000f2e:	684b      	ldr	r3, [r1, #4]
 8000f30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f34:	604b      	str	r3, [r1, #4]
 8000f36:	2300      	movs	r3, #0
 8000f38:	f383 8811 	msr	BASEPRI, r3
 8000f3c:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
 8000f40:	6893      	ldr	r3, [r2, #8]
}
 8000f42:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	20000298 	.word	0x20000298
 8000f4c:	080038a0 	.word	0x080038a0
 8000f50:	e000ed00 	.word	0xe000ed00

08000f54 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_TRACING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
 8000f54:	490f      	ldr	r1, [pc, #60]	; (8000f94 <z_arm_pendsv+0x40>)
    ldr r2, [r1, #_kernel_offset_to_current]
 8000f56:	688a      	ldr	r2, [r1, #8]

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
 8000f58:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
 8000f5c:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
 8000f5e:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
 8000f62:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
 8000f66:	2010      	movs	r0, #16
    msr BASEPRI, r0
 8000f68:	f380 8811 	msr	BASEPRI, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
 8000f6c:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
 8000f70:	4f09      	ldr	r7, [pc, #36]	; (8000f98 <z_arm_pendsv+0x44>)
    ldr v3, =_SCS_ICSR_UNPENDSV
 8000f72:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
 8000f76:	6a0a      	ldr	r2, [r1, #32]

    str r2, [r1, #_kernel_offset_to_current]
 8000f78:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
 8000f7a:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
 8000f7c:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
    movs r3, #0
 8000f7e:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
 8000f80:	66d3      	str	r3, [r2, #108]	; 0x6c
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
 8000f82:	f380 8811 	msr	BASEPRI, r0
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
 8000f86:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
 8000f8a:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
 8000f8e:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (_IntExit or z_arm_svc)
     */
    bx lr
 8000f92:	4770      	bx	lr
    ldr r1, =_kernel
 8000f94:	20000298 	.word	0x20000298
    ldr v4, =_SCS_ICSR
 8000f98:	e000ed04 	.word	0xe000ed04

08000f9c <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #0x4    /* did we come from thread mode ? */
 8000f9c:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
 8000fa0:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
 8000fa2:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
 8000fa6:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
 8000faa:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
 8000fac:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
 8000fb0:	2902      	cmp	r1, #2
    beq _oops
 8000fb2:	d0ff      	beq.n	8000fb4 <_oops>

08000fb4 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
 8000fb4:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
 8000fb6:	f001 fdc6 	bl	8002b46 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
 8000fba:	bd01      	pop	{r0, pc}

08000fbc <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
 8000fbc:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	db08      	blt.n	8000fd4 <arch_irq_enable+0x18>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	f000 001f 	and.w	r0, r0, #31
 8000fc8:	fa02 f000 	lsl.w	r0, r2, r0
 8000fcc:	095b      	lsrs	r3, r3, #5
 8000fce:	4a02      	ldr	r2, [pc, #8]	; (8000fd8 <arch_irq_enable+0x1c>)
 8000fd0:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	e000e100 	.word	0xe000e100

08000fdc <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
 8000fdc:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
 8000fde:	2b00      	cmp	r3, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fe0:	bfa8      	it	ge
 8000fe2:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
	prio += _IRQ_PRIO_OFFSET;
 8000fe6:	f101 0101 	add.w	r1, r1, #1
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fea:	bfb8      	it	lt
 8000fec:	4b06      	ldrlt	r3, [pc, #24]	; (8001008 <z_arm_irq_priority_set+0x2c>)
 8000fee:	ea4f 1101 	mov.w	r1, r1, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ff2:	bfac      	ite	ge
 8000ff4:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ff8:	f000 000f 	andlt.w	r0, r0, #15
 8000ffc:	b2c9      	uxtb	r1, r1
 8000ffe:	bfb4      	ite	lt
 8001000:	5419      	strblt	r1, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001002:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
}
 8001006:	4770      	bx	lr
 8001008:	e000ed14 	.word	0xe000ed14

0800100c <arch_new_thread>:
#ifdef CONFIG_INIT_STACKS
	memset(stack, 0xaa, stack_size);
#endif
#if defined(CONFIG_THREAD_STACK_INFO)
	thread->stack_info.start = (uintptr_t)stack;
	thread->stack_info.size = stack_size;
 800100c:	e9c0 1218 	strd	r1, r2, [r0, #96]	; 0x60
			- MPU_GUARD_ALIGN_AND_SIZE;
		stackSize -= MPU_GUARD_ALIGN_AND_SIZE_FLOAT
			- MPU_GUARD_ALIGN_AND_SIZE;
	}
#endif
	stackEnd = pStackMem + stackSize;
 8001010:	440a      	add	r2, r1
	 *
	 * The initial carved stack frame only needs to contain the basic
	 * stack frame (state context), because no FP operations have been
	 * performed yet for this thread.
	 */
	pInitCtx = (struct __esf *)(Z_STACK_PTR_ALIGN(stackEnd -
 8001012:	3a20      	subs	r2, #32
 8001014:	f022 0207 	bic.w	r2, r2, #7
	pInitCtx->basic.pc = (u32_t)z_thread_entry;
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	pInitCtx->basic.pc &= 0xfffffffe;
 8001018:	4908      	ldr	r1, [pc, #32]	; (800103c <arch_new_thread+0x30>)
#endif

	pInitCtx->basic.a1 = (u32_t)pEntry;
 800101a:	6013      	str	r3, [r2, #0]
	pInitCtx->basic.a2 = (u32_t)parameter1;
 800101c:	9b00      	ldr	r3, [sp, #0]
 800101e:	6053      	str	r3, [r2, #4]
	pInitCtx->basic.a3 = (u32_t)parameter2;
 8001020:	9b01      	ldr	r3, [sp, #4]
 8001022:	6093      	str	r3, [r2, #8]
	pInitCtx->basic.a4 = (u32_t)parameter3;
 8001024:	9b02      	ldr	r3, [sp, #8]
 8001026:	60d3      	str	r3, [r2, #12]

#if defined(CONFIG_CPU_CORTEX_M)
	pInitCtx->basic.xpsr =
 8001028:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800102c:	61d3      	str	r3, [r2, #28]
	pInitCtx->basic.pc &= 0xfffffffe;
 800102e:	f021 0101 	bic.w	r1, r1, #1
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (u32_t)pInitCtx;

	thread->arch.basepri = 0;
 8001032:	2300      	movs	r3, #0
	pInitCtx->basic.pc &= 0xfffffffe;
 8001034:	6191      	str	r1, [r2, #24]
	thread->callee_saved.psp = (u32_t)pInitCtx;
 8001036:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
 8001038:	66c3      	str	r3, [r0, #108]	; 0x6c

	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
 800103a:	4770      	bx	lr
 800103c:	080028dd 	.word	0x080028dd

08001040 <arch_switch_to_main_thread>:

void arch_switch_to_main_thread(struct k_thread *main_thread,
				k_thread_stack_t *main_stack,
				size_t main_stack_size,
				k_thread_entry_t _main)
{
 8001040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001042:	4606      	mov	r6, r0
 8001044:	460c      	mov	r4, r1
 8001046:	4617      	mov	r7, r2
 8001048:	461d      	mov	r5, r3
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
 800104a:	f000 f98b 	bl	8001364 <z_arm_configure_static_mpu_regions>
	start_of_main_stack =
		Z_THREAD_STACK_BUFFER(main_stack) + main_stack_size;

	start_of_main_stack = (char *)Z_STACK_PTR_ALIGN(start_of_main_stack);

	_current = main_thread;
 800104e:	4b09      	ldr	r3, [pc, #36]	; (8001074 <arch_switch_to_main_thread+0x34>)
	start_of_main_stack =
 8001050:	443c      	add	r4, r7
	start_of_main_stack = (char *)Z_STACK_PTR_ALIGN(start_of_main_stack);
 8001052:	f024 0407 	bic.w	r4, r4, #7
	_current = main_thread;
 8001056:	609e      	str	r6, [r3, #8]

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
 8001058:	4628      	mov	r0, r5
 800105a:	f384 8809 	msr	PSP, r4
 800105e:	2100      	movs	r1, #0
 8001060:	b663      	cpsie	if
 8001062:	f381 8811 	msr	BASEPRI, r1
 8001066:	f3bf 8f6f 	isb	sy
 800106a:	2200      	movs	r2, #0
 800106c:	2300      	movs	r3, #0
 800106e:	f001 fc35 	bl	80028dc <z_thread_entry>
	:
	: "r" (_main), "r" (start_of_main_stack)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
 8001072:	bf00      	nop
 8001074:	20000298 	.word	0x20000298

08001078 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
 8001078:	4901      	ldr	r1, [pc, #4]	; (8001080 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
 800107a:	2210      	movs	r2, #16
	str	r2, [r1]
 800107c:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
 800107e:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
 8001080:	e000ed10 	.word	0xe000ed10

08001084 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
 8001084:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
 8001086:	4040      	eors	r0, r0
	msr	BASEPRI, r0
 8001088:	f380 8811 	msr	BASEPRI, r0
	isb
 800108c:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
 8001090:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
 8001094:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
 8001096:	b662      	cpsie	i
	isb
 8001098:	f3bf 8f6f 	isb	sy

	bx	lr
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop

080010a0 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
 80010a0:	bf30      	wfi
    b z_SysNmiOnReset
 80010a2:	f7ff bffd 	b.w	80010a0 <z_SysNmiOnReset>
 80010a6:	bf00      	nop

080010a8 <z_arm_prep_c>:
#else
#define VECTOR_ADDRESS CONFIG_SRAM_BASE_ADDRESS
#endif
static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
 80010a8:	4a0e      	ldr	r2, [pc, #56]	; (80010e4 <z_arm_prep_c+0x3c>)
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
 80010aa:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
 80010ac:	4b0e      	ldr	r3, [pc, #56]	; (80010e8 <z_arm_prep_c+0x40>)
 80010ae:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 80010b2:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80010b4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80010b8:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
 80010bc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80010c0:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80010c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 80010c8:	f3ef 8314 	mrs	r3, CONTROL
	__set_CONTROL(__get_CONTROL() & (~(CONTROL_FPCA_Msk)));
 80010cc:	f023 0304 	bic.w	r3, r3, #4
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 80010d0:	f383 8814 	msr	CONTROL, r3
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
 80010d4:	f000 fe88 	bl	8001de8 <z_bss_zero>
	z_data_copy();
 80010d8:	f000 fe9e 	bl	8001e18 <z_data_copy>
#if defined(CONFIG_ARMV7_R) && defined(CONFIG_INIT_STACKS)
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
 80010dc:	f000 f910 	bl	8001300 <z_arm_interrupt_init>
	z_cstart();
 80010e0:	f000 fee4 	bl	8001eac <z_cstart>
 80010e4:	08000000 	.word	0x08000000
 80010e8:	e000ed00 	.word	0xe000ed00

080010ec <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
 80010ec:	b501      	push	{r0, lr}
#endif

#endif /* CONFIG_SYS_POWER_MANAGEMENT */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
 80010ee:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
 80010f2:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
 80010f6:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	 * interface function.
	 */
	cpsie i
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
 80010fa:	4904      	ldr	r1, [pc, #16]	; (800110c <_isr_wrapper+0x20>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
 80010fc:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
 80010fe:	c909      	ldmia	r1!, {r0, r3}
#ifdef CONFIG_EXECUTION_BENCHMARKING
	push {r0, r3}	/* Save r0 and r3 into stack */
	bl read_timer_end_of_isr
	pop {r0, r3}	/* Restore r0 and r3 regs */
#endif /* CONFIG_EXECUTION_BENCHMARKING */
	blx r3		/* call ISR */
 8001100:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
 8001102:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
 8001106:	4902      	ldr	r1, [pc, #8]	; (8001110 <_isr_wrapper+0x24>)
	bx r1
 8001108:	4708      	bx	r1
 800110a:	0000      	.short	0x0000
	ldr r1, =_sw_isr_table
 800110c:	08003338 	.word	0x08003338
	ldr r1, =z_arm_int_exit
 8001110:	080012e5 	.word	0x080012e5

08001114 <__start>:

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
 8001114:	2010      	movs	r0, #16
    msr BASEPRI, r0
 8001116:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
 800111a:	4808      	ldr	r0, [pc, #32]	; (800113c <__start+0x28>)
    ldr r1, =CONFIG_ISR_STACK_SIZE
 800111c:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
 8001120:	1840      	adds	r0, r0, r1
    msr PSP, r0
 8001122:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
 8001126:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
 800112a:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
 800112c:	4308      	orrs	r0, r1
    msr CONTROL, r0
 800112e:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
 8001132:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
 8001136:	f7ff ffb7 	bl	80010a8 <z_arm_prep_c>
 800113a:	0000      	.short	0x0000
    ldr r0, =z_interrupt_stacks
 800113c:	20000818 	.word	0x20000818

08001140 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
 8001140:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
 8001144:	f3ef 8109 	mrs	r1, PSP
	mov r2, lr /* EXC_RETURN */
 8001148:	4672      	mov	r2, lr

	push {r0, lr}
 800114a:	b501      	push	{r0, lr}

	bl z_arm_fault
 800114c:	f000 f84e 	bl	80011ec <z_arm_fault>

	pop {r0, pc}
 8001150:	bd01      	pop	{r0, pc}
 8001152:	bf00      	nop

08001154 <mem_manage_fault.isra.0>:
	u32_t reason = K_ERR_CPU_EXCEPTION;
	u32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
 8001154:	4b0c      	ldr	r3, [pc, #48]	; (8001188 <mem_manage_fault.isra.0+0x34>)
 8001156:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
 8001158:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
 800115a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800115c:	0792      	lsls	r2, r2, #30
 800115e:	d508      	bpl.n	8001172 <mem_manage_fault.isra.0+0x1e>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		mmfar = SCB->MMFAR;
 8001160:	6b5a      	ldr	r2, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
 8001162:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001164:	0612      	lsls	r2, r2, #24
 8001166:	d504      	bpl.n	8001172 <mem_manage_fault.isra.0+0x1e>
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault) {
 8001168:	b118      	cbz	r0, 8001172 <mem_manage_fault.isra.0+0x1e>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
 800116a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800116c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001170:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
 8001172:	4b05      	ldr	r3, [pc, #20]	; (8001188 <mem_manage_fault.isra.0+0x34>)
 8001174:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
 8001176:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * if the memory violation error is a stack corruption.
	 *
	 * By design, being a Stacking MemManage fault is a necessary
	 * and sufficient condition for a thread stack corruption.
	 */
	if (SCB->CFSR & SCB_CFSR_MSTKERR_Msk) {
 8001178:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		"Stacking error without stack guard / User-mode support\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
 800117a:	6a9a      	ldr	r2, [r3, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf);
 800117c:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
 800117e:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
 8001182:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf);
 8001184:	7008      	strb	r0, [r1, #0]

	return reason;
}
 8001186:	4770      	bx	lr
 8001188:	e000ed00 	.word	0xe000ed00

0800118c <bus_fault.isra.0>:
{
	u32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
 800118c:	4b0d      	ldr	r3, [pc, #52]	; (80011c4 <bus_fault.isra.0+0x38>)
 800118e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
 8001190:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
 8001192:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001194:	0592      	lsls	r2, r2, #22
 8001196:	d508      	bpl.n	80011aa <bus_fault.isra.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
 8001198:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
 800119a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800119c:	0412      	lsls	r2, r2, #16
 800119e:	d504      	bpl.n	80011aa <bus_fault.isra.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault) {
 80011a0:	b118      	cbz	r0, 80011aa <bus_fault.isra.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
 80011a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80011a4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80011a8:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
 80011aa:	4b06      	ldr	r3, [pc, #24]	; (80011c4 <bus_fault.isra.0+0x38>)
 80011ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
 80011ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80011b0:	05d2      	lsls	r2, r2, #23
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
 80011b2:	bf58      	it	pl
 80011b4:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
 80011b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf);
 80011b8:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
 80011ba:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
 80011be:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf);
 80011c0:	7008      	strb	r0, [r1, #0]

	return reason;
}
 80011c2:	4770      	bx	lr
 80011c4:	e000ed00 	.word	0xe000ed00

080011c8 <usage_fault.isra.0>:
	u32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
 80011c8:	4b07      	ldr	r3, [pc, #28]	; (80011e8 <usage_fault.isra.0+0x20>)
 80011ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
 80011cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
 80011ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
 80011d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
 80011d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
 80011d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
 80011d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80011d8:	ea6f 4202 	mvn.w	r2, r2, lsl #16
 80011dc:	ea6f 4212 	mvn.w	r2, r2, lsr #16
 80011e0:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
 80011e2:	2000      	movs	r0, #0
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	e000ed00 	.word	0xe000ed00

080011ec <z_arm_fault>:
 * @param psp PSP value immediately after the exception occurred
 * @param exc_return EXC_RETURN value present in LR after exception entry.
 *
 */
void z_arm_fault(u32_t msp, u32_t psp, u32_t exc_return)
{
 80011ec:	b570      	push	{r4, r5, r6, lr}
	u32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
 80011ee:	4b36      	ldr	r3, [pc, #216]	; (80012c8 <z_arm_fault+0xdc>)
 80011f0:	685b      	ldr	r3, [r3, #4]
{
 80011f2:	b08a      	sub	sp, #40	; 0x28
 80011f4:	460e      	mov	r6, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
 80011f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80011fa:	2500      	movs	r5, #0
 80011fc:	f385 8811 	msr	BASEPRI, r5
 8001200:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
 8001204:	f002 417f 	and.w	r1, r2, #4278190080	; 0xff000000
 8001208:	f1b1 4f7f 	cmp.w	r1, #4278190080	; 0xff000000
 800120c:	d111      	bne.n	8001232 <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
 800120e:	f002 010c 	and.w	r1, r2, #12
 8001212:	2908      	cmp	r1, #8
 8001214:	d00d      	beq.n	8001232 <z_arm_fault+0x46>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
 8001216:	0711      	lsls	r1, r2, #28
 8001218:	d401      	bmi.n	800121e <z_arm_fault+0x32>
			ptr_esf = (z_arch_esf_t *)msp;
 800121a:	4606      	mov	r6, r0
			*nested_exc = true;
 800121c:	2501      	movs	r5, #1
	*recoverable = false;
 800121e:	2200      	movs	r2, #0
 8001220:	3b03      	subs	r3, #3
 8001222:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
 8001226:	2b03      	cmp	r3, #3
 8001228:	d847      	bhi.n	80012ba <z_arm_fault+0xce>
 800122a:	e8df f003 	tbb	[pc, r3]
 800122e:	3e04      	.short	0x3e04
 8001230:	3b42      	.short	0x3b42
		return NULL;
 8001232:	462e      	mov	r6, r5
 8001234:	e7f3      	b.n	800121e <z_arm_fault+0x32>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
 8001236:	4b24      	ldr	r3, [pc, #144]	; (80012c8 <z_arm_fault+0xdc>)
 8001238:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800123a:	0792      	lsls	r2, r2, #30
 800123c:	d43d      	bmi.n	80012ba <z_arm_fault+0xce>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
 800123e:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8001240:	f014 4480 	ands.w	r4, r4, #1073741824	; 0x40000000
 8001244:	d008      	beq.n	8001258 <z_arm_fault+0x6c>
		if (SCB_MMFSR != 0) {
 8001246:	3328      	adds	r3, #40	; 0x28
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	b1eb      	cbz	r3, 8001288 <z_arm_fault+0x9c>
			reason = mem_manage_fault(esf, 1, recoverable);
 800124c:	f10d 0107 	add.w	r1, sp, #7
 8001250:	2001      	movs	r0, #1
		reason = mem_manage_fault(esf, 0, recoverable);
 8001252:	f7ff ff7f 	bl	8001154 <mem_manage_fault.isra.0>
		reason = usage_fault(esf);
 8001256:	4604      	mov	r4, r0
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
		"ESF could not be retrieved successfully. Shall never occur.");

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
 8001258:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800125c:	b993      	cbnz	r3, 8001284 <z_arm_fault+0x98>
		return;
	}

	/* Copy ESF */
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
 800125e:	2220      	movs	r2, #32
 8001260:	4631      	mov	r1, r6
 8001262:	a802      	add	r0, sp, #8
 8001264:	f001 fc86 	bl	8002b74 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
 8001268:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800126a:	b345      	cbz	r5, 80012be <z_arm_fault+0xd2>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
 800126c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001270:	b922      	cbnz	r2, 800127c <z_arm_fault+0x90>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
 8001272:	ea6f 2353 	mvn.w	r3, r3, lsr #9
 8001276:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
 800127a:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
 800127c:	a902      	add	r1, sp, #8
 800127e:	4620      	mov	r0, r4
 8001280:	f001 fc5f 	bl	8002b42 <z_arm_fatal_error>
}
 8001284:	b00a      	add	sp, #40	; 0x28
 8001286:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SCB_BFSR != 0) {
 8001288:	4b10      	ldr	r3, [pc, #64]	; (80012cc <z_arm_fault+0xe0>)
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	b12b      	cbz	r3, 800129a <z_arm_fault+0xae>
			reason = bus_fault(esf, 1, recoverable);
 800128e:	f10d 0107 	add.w	r1, sp, #7
 8001292:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
 8001294:	f7ff ff7a 	bl	800118c <bus_fault.isra.0>
 8001298:	e7dd      	b.n	8001256 <z_arm_fault+0x6a>
		} else if (SCB_UFSR != 0) {
 800129a:	4b0d      	ldr	r3, [pc, #52]	; (80012d0 <z_arm_fault+0xe4>)
 800129c:	8818      	ldrh	r0, [r3, #0]
 800129e:	b284      	uxth	r4, r0
 80012a0:	2c00      	cmp	r4, #0
 80012a2:	d0d9      	beq.n	8001258 <z_arm_fault+0x6c>
		reason = usage_fault(esf);
 80012a4:	f7ff ff90 	bl	80011c8 <usage_fault.isra.0>
 80012a8:	e7d5      	b.n	8001256 <z_arm_fault+0x6a>
		reason = mem_manage_fault(esf, 0, recoverable);
 80012aa:	f10d 0107 	add.w	r1, sp, #7
 80012ae:	2000      	movs	r0, #0
 80012b0:	e7cf      	b.n	8001252 <z_arm_fault+0x66>
		reason = bus_fault(esf, 0, recoverable);
 80012b2:	f10d 0107 	add.w	r1, sp, #7
 80012b6:	2000      	movs	r0, #0
 80012b8:	e7ec      	b.n	8001294 <z_arm_fault+0xa8>
	u32_t reason = K_ERR_CPU_EXCEPTION;
 80012ba:	2400      	movs	r4, #0
 80012bc:	e7cc      	b.n	8001258 <z_arm_fault+0x6c>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
 80012be:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 80012c2:	f023 0301 	bic.w	r3, r3, #1
 80012c6:	e7d8      	b.n	800127a <z_arm_fault+0x8e>
 80012c8:	e000ed00 	.word	0xe000ed00
 80012cc:	e000ed29 	.word	0xe000ed29
 80012d0:	e000ed2a 	.word	0xe000ed2a

080012d4 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
 80012d4:	4a02      	ldr	r2, [pc, #8]	; (80012e0 <z_arm_fault_init+0xc>)
 80012d6:	6953      	ldr	r3, [r2, #20]
 80012d8:	f043 0310 	orr.w	r3, r3, #16
 80012dc:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
 80012de:	4770      	bx	lr
 80012e0:	e000ed00 	.word	0xe000ed00

080012e4 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
 80012e4:	4b04      	ldr	r3, [pc, #16]	; (80012f8 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
 80012e6:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
 80012e8:	6a18      	ldr	r0, [r3, #32]
	cmp r0, r1
 80012ea:	4288      	cmp	r0, r1
	beq _EXIT_EXC
 80012ec:	d003      	beq.n	80012f6 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
 80012ee:	4903      	ldr	r1, [pc, #12]	; (80012fc <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
 80012f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
 80012f4:	600a      	str	r2, [r1, #0]

080012f6 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
 80012f6:	4770      	bx	lr
	ldr r3, =_kernel
 80012f8:	20000298 	.word	0x20000298
	ldr r1, =_SCS_ICSR
 80012fc:	e000ed04 	.word	0xe000ed04

08001300 <z_arm_interrupt_init>:
 8001300:	4804      	ldr	r0, [pc, #16]	; (8001314 <z_arm_interrupt_init+0x14>)
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
 8001302:	2300      	movs	r3, #0
 8001304:	2110      	movs	r1, #16
 8001306:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
 8001308:	3301      	adds	r3, #1
 800130a:	2b52      	cmp	r3, #82	; 0x52
 800130c:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
 8001310:	d1f9      	bne.n	8001306 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
 8001312:	4770      	bx	lr
 8001314:	e000e100 	.word	0xe000e100

08001318 <z_impl_k_thread_abort>:
#include <sys/__assert.h>

extern void z_thread_single_abort(struct k_thread *thread);

void z_impl_k_thread_abort(k_tid_t thread)
{
 8001318:	b538      	push	{r3, r4, r5, lr}
 800131a:	4604      	mov	r4, r0
	__asm__ volatile(
 800131c:	f04f 0310 	mov.w	r3, #16
 8001320:	f3ef 8511 	mrs	r5, BASEPRI
 8001324:	f383 8811 	msr	BASEPRI, r3
 8001328:	f3bf 8f6f 	isb	sy
	key = irq_lock();

	__ASSERT(!(thread->base.user_options & K_ESSENTIAL),
		 "essential thread aborted");

	z_thread_single_abort(thread);
 800132c:	f000 ffe8 	bl	8002300 <z_thread_single_abort>
	z_thread_monitor_exit(thread);

	if (_current == thread) {
 8001330:	4b0a      	ldr	r3, [pc, #40]	; (800135c <z_impl_k_thread_abort+0x44>)
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	42a3      	cmp	r3, r4
 8001336:	d10b      	bne.n	8001350 <z_impl_k_thread_abort+0x38>
		if ((SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk) == 0) {
 8001338:	4b09      	ldr	r3, [pc, #36]	; (8001360 <z_impl_k_thread_abort+0x48>)
 800133a:	685a      	ldr	r2, [r3, #4]
 800133c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001340:	b912      	cbnz	r2, 8001348 <z_impl_k_thread_abort+0x30>
	int ret;
	z_check_stack_sentinel();
#ifndef CONFIG_ARM
	sys_trace_thread_switched_out();
#endif
	ret = arch_swap(key);
 8001342:	4628      	mov	r0, r5
 8001344:	f7ff fdec 	bl	8000f20 <arch_swap>
			(void)z_swap_irqlock(key);
			CODE_UNREACHABLE;
		} else {
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 8001348:	685a      	ldr	r2, [r3, #4]
 800134a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800134e:	605a      	str	r2, [r3, #4]
		}
	}

	/* The abort handler might have altered the ready queue. */
	z_reschedule_irqlock(key);
 8001350:	4628      	mov	r0, r5
}
 8001352:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule_irqlock(key);
 8001356:	f001 bf1e 	b.w	8003196 <z_reschedule_irqlock>
 800135a:	bf00      	nop
 800135c:	20000298 	.word	0x20000298
 8001360:	e000ed00 	.word	0xe000ed00

08001364 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
 8001364:	b51f      	push	{r0, r1, r2, r3, r4, lr}
		.size = (u32_t)&_nocache_ram_size,
		.attr = K_MEM_PARTITION_P_RW_U_NA_NOCACHE,
		};
#endif /* CONFIG_NOCACHE_MEMORY */
#if defined(CONFIG_ARCH_HAS_RAMFUNC_SUPPORT)
		const struct k_mem_partition ramfunc_region =
 8001366:	4b08      	ldr	r3, [pc, #32]	; (8001388 <z_arm_configure_static_mpu_regions+0x24>)
 8001368:	9301      	str	r3, [sp, #4]
 800136a:	4b08      	ldr	r3, [pc, #32]	; (800138c <z_arm_configure_static_mpu_regions+0x28>)
 800136c:	9302      	str	r3, [sp, #8]
 800136e:	4b08      	ldr	r3, [pc, #32]	; (8001390 <z_arm_configure_static_mpu_regions+0x2c>)
 8001370:	9303      	str	r3, [sp, #12]

	/* Define a constant array of k_mem_partition objects
	 * to hold the configuration of the respective static
	 * MPU regions.
	 */
	const struct k_mem_partition *static_regions[] = {
 8001372:	ab01      	add	r3, sp, #4
 8001374:	9300      	str	r3, [sp, #0]
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
 8001376:	4a07      	ldr	r2, [pc, #28]	; (8001394 <z_arm_configure_static_mpu_regions+0x30>)
 8001378:	4b07      	ldr	r3, [pc, #28]	; (8001398 <z_arm_configure_static_mpu_regions+0x34>)
 800137a:	2101      	movs	r1, #1
 800137c:	4668      	mov	r0, sp
 800137e:	f000 f893 	bl	80014a8 <arm_core_mpu_configure_static_mpu_regions>
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
 8001382:	b005      	add	sp, #20
 8001384:	f85d fb04 	ldr.w	pc, [sp], #4
 8001388:	20000000 	.word	0x20000000
 800138c:	00000000 	.word	0x00000000
 8001390:	060b0000 	.word	0x060b0000
 8001394:	20000000 	.word	0x20000000
 8001398:	20020000 	.word	0x20020000

0800139c <mpu_configure_regions>:
 */
static void region_init(const u32_t index,
	const struct arm_mpu_region *region_conf)
{
	/* Select the region you want to access */
	MPU->RNR = index;
 800139c:	f8df c084 	ldr.w	ip, [pc, #132]	; 8001424 <mpu_configure_regions+0x88>
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct k_mem_partition
	*regions[], u8_t regions_num, u8_t start_reg_index,
	bool do_sanity_check)
{
 80013a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013a2:	4606      	mov	r6, r0
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
 80013a4:	2700      	movs	r7, #0
	int reg_index = start_reg_index;
 80013a6:	4610      	mov	r0, r2
	for (i = 0; i < regions_num; i++) {
 80013a8:	428f      	cmp	r7, r1
 80013aa:	db00      	blt.n	80013ae <mpu_configure_regions+0x12>
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
 80013ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (regions[i]->size == 0U) {
 80013ae:	f856 e027 	ldr.w	lr, [r6, r7, lsl #2]
 80013b2:	f8de 4004 	ldr.w	r4, [lr, #4]
 80013b6:	b394      	cbz	r4, 800141e <mpu_configure_regions+0x82>
		if (do_sanity_check &&
 80013b8:	b143      	cbz	r3, 80013cc <mpu_configure_regions+0x30>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1)) == 0U)
 80013ba:	1e65      	subs	r5, r4, #1
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
 80013bc:	422c      	tst	r4, r5
 80013be:	d119      	bne.n	80013f4 <mpu_configure_regions+0x58>
		&&
 80013c0:	2c1f      	cmp	r4, #31
 80013c2:	d917      	bls.n	80013f4 <mpu_configure_regions+0x58>
		((part->start & (part->size - 1)) == 0U);
 80013c4:	f8de 2000 	ldr.w	r2, [lr]
		&&
 80013c8:	4215      	tst	r5, r2
 80013ca:	d113      	bne.n	80013f4 <mpu_configure_regions+0x58>
 * to that power-of-two value.
 */
static inline u32_t size_to_mpu_rasr_size(u32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
 80013cc:	2c20      	cmp	r4, #32
		reg_index = mpu_configure_region(reg_index, regions[i]);
 80013ce:	b2c2      	uxtb	r2, r0
	region_conf.base = new_region->start;
 80013d0:	f8de 5000 	ldr.w	r5, [lr]
	get_region_attr_from_k_mem_partition_info(&region_conf.attr,
 80013d4:	f8de 0008 	ldr.w	r0, [lr, #8]
 80013d8:	d90f      	bls.n	80013fa <mpu_configure_regions+0x5e>
	/*
	 * A size value greater than 2^31 could not be handled by
	 * round_up_to_next_power_of_two() properly. We handle
	 * it separately here.
	 */
	if (size > (1UL << 31)) {
 80013da:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
 80013de:	d80e      	bhi.n	80013fe <mpu_configure_regions+0x62>
		return REGION_4G;
	}

	return ((32 - __builtin_clz(size - 1) - 2 + 1) << MPU_RASR_SIZE_Pos) &
 80013e0:	3c01      	subs	r4, #1
 80013e2:	fab4 f484 	clz	r4, r4
 80013e6:	f1c4 041f 	rsb	r4, r4, #31
 80013ea:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1)) {
 80013ec:	2a07      	cmp	r2, #7
	/* in ARMv7-M MPU the base address is not required
	 * to determine region attributes
	 */
	(void) base;

	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
 80013ee:	ea44 0400 	orr.w	r4, r4, r0
 80013f2:	d906      	bls.n	8001402 <mpu_configure_regions+0x66>
			return -EINVAL;
 80013f4:	f06f 0015 	mvn.w	r0, #21
 80013f8:	e7d8      	b.n	80013ac <mpu_configure_regions+0x10>
		return REGION_32B;
 80013fa:	2408      	movs	r4, #8
 80013fc:	e7f6      	b.n	80013ec <mpu_configure_regions+0x50>
		return REGION_4G;
 80013fe:	243e      	movs	r4, #62	; 0x3e
 8001400:	e7f4      	b.n	80013ec <mpu_configure_regions+0x50>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 8001402:	f025 051f 	bic.w	r5, r5, #31
				| MPU_RBAR_VALID_Msk | index;
 8001406:	4315      	orrs	r5, r2
 8001408:	f045 0510 	orr.w	r5, r5, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
 800140c:	f044 0401 	orr.w	r4, r4, #1
	MPU->RNR = index;
 8001410:	f8cc 2008 	str.w	r2, [ip, #8]
		reg_index++;
 8001414:	1c50      	adds	r0, r2, #1
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 8001416:	f8cc 500c 	str.w	r5, [ip, #12]
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
 800141a:	f8cc 4010 	str.w	r4, [ip, #16]
	for (i = 0; i < regions_num; i++) {
 800141e:	3701      	adds	r7, #1
 8001420:	e7c2      	b.n	80013a8 <mpu_configure_regions+0xc>
 8001422:	bf00      	nop
 8001424:	e000ed90 	.word	0xe000ed90

08001428 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
 8001428:	4b03      	ldr	r3, [pc, #12]	; (8001438 <arm_core_mpu_enable+0x10>)
 800142a:	2205      	movs	r2, #5
 800142c:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
 800142e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001432:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
 8001436:	4770      	bx	lr
 8001438:	e000ed90 	.word	0xe000ed90

0800143c <arm_core_mpu_disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800143c:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
 8001440:	4b01      	ldr	r3, [pc, #4]	; (8001448 <arm_core_mpu_disable+0xc>)
 8001442:	2200      	movs	r2, #0
 8001444:	605a      	str	r2, [r3, #4]
}
 8001446:	4770      	bx	lr
 8001448:	e000ed90 	.word	0xe000ed90

0800144c <arm_mpu_init>:
 */
static int arm_mpu_init(struct device *arg)
{
	u32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
 800144c:	4913      	ldr	r1, [pc, #76]	; (800149c <arm_mpu_init+0x50>)
 800144e:	6808      	ldr	r0, [r1, #0]
 8001450:	2808      	cmp	r0, #8
{
 8001452:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
 8001454:	d81e      	bhi.n	8001494 <arm_mpu_init+0x48>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
 8001456:	f7ff fff1 	bl	800143c <arm_core_mpu_disable>
	MPU->RNR = index;
 800145a:	4c11      	ldr	r4, [pc, #68]	; (80014a0 <arm_mpu_init+0x54>)
 800145c:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
 800145e:	2200      	movs	r2, #0
 8001460:	4290      	cmp	r0, r2
 8001462:	f101 010c 	add.w	r1, r1, #12
 8001466:	d105      	bne.n	8001474 <arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
 8001468:	4b0e      	ldr	r3, [pc, #56]	; (80014a4 <arm_mpu_init+0x58>)
 800146a:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
 800146c:	f7ff ffdc 	bl	8001428 <arm_core_mpu_enable>
	__ASSERT(
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */
	return 0;
 8001470:	2000      	movs	r0, #0
}
 8001472:	bd10      	pop	{r4, pc}
 8001474:	60a2      	str	r2, [r4, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 8001476:	f851 3c0c 	ldr.w	r3, [r1, #-12]
 800147a:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
 800147e:	4313      	orrs	r3, r2
 8001480:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 8001484:	60e3      	str	r3, [r4, #12]
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
 8001486:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800148a:	f043 0301 	orr.w	r3, r3, #1
 800148e:	6123      	str	r3, [r4, #16]
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
 8001490:	3201      	adds	r2, #1
 8001492:	e7e5      	b.n	8001460 <arm_mpu_init+0x14>
		return -1;
 8001494:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001498:	e7eb      	b.n	8001472 <arm_mpu_init+0x26>
 800149a:	bf00      	nop
 800149c:	080036f8 	.word	0x080036f8
 80014a0:	e000ed90 	.word	0xe000ed90
 80014a4:	200002d4 	.word	0x200002d4

080014a8 <arm_core_mpu_configure_static_mpu_regions>:
{
 80014a8:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct k_mem_partition
	*static_regions[], const u8_t regions_num,
	const u32_t background_area_base,
	const u32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
 80014aa:	4c03      	ldr	r4, [pc, #12]	; (80014b8 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
 80014ac:	2301      	movs	r3, #1
 80014ae:	7822      	ldrb	r2, [r4, #0]
 80014b0:	f7ff ff74 	bl	800139c <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
 80014b4:	7020      	strb	r0, [r4, #0]
}
 80014b6:	bd10      	pop	{r4, pc}
 80014b8:	200002d4 	.word	0x200002d4

080014bc <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
 80014bc:	4b01      	ldr	r3, [pc, #4]	; (80014c4 <__stdout_hook_install+0x8>)
 80014be:	6018      	str	r0, [r3, #0]
}
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	20001030 	.word	0x20001030

080014c8 <pinmux_stm32_init>:
	{STM32_PIN_PB13, STM32F4_PINMUX_FUNC_PB13_CAN2_TX},
#endif	/* CONFIG_CAN_2 */
};

static int pinmux_stm32_init(struct device *port)
{
 80014c8:	b508      	push	{r3, lr}
	ARG_UNUSED(port);

	stm32_setup_pins(pinconf, ARRAY_SIZE(pinconf));
 80014ca:	4803      	ldr	r0, [pc, #12]	; (80014d8 <pinmux_stm32_init+0x10>)
 80014cc:	2107      	movs	r1, #7
 80014ce:	f7ff fc31 	bl	8000d34 <stm32_setup_pins>

	return 0;
}
 80014d2:	2000      	movs	r0, #0
 80014d4:	bd08      	pop	{r3, pc}
 80014d6:	bf00      	nop
 80014d8:	08003718 	.word	0x08003718

080014dc <gpio_stm32_pin_interrupt_configure>:
}

static int gpio_stm32_pin_interrupt_configure(struct device *dev,
		gpio_pin_t pin, enum gpio_int_mode mode,
		enum gpio_int_trig trig)
{
 80014dc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80014e0:	461e      	mov	r6, r3
	const struct gpio_stm32_config *cfg = dev->config->config_info;
 80014e2:	6803      	ldr	r3, [r0, #0]
	struct gpio_stm32_data *data = dev->driver_data;
 80014e4:	6887      	ldr	r7, [r0, #8]
	const struct gpio_stm32_config *cfg = dev->config->config_info;
 80014e6:	f8d3 8008 	ldr.w	r8, [r3, #8]
#if defined(CONFIG_STM32H7_DUAL_CORE)
	while (LL_HSEM_1StepLock(HSEM, LL_HSEM_ID_1)) {
	}
#endif /* CONFIG_STM32H7_DUAL_CORE */

	if (mode == GPIO_INT_MODE_DISABLED) {
 80014ea:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
{
 80014ee:	460c      	mov	r4, r1
	if (mode == GPIO_INT_MODE_DISABLED) {
 80014f0:	d12b      	bne.n	800154a <gpio_stm32_pin_interrupt_configure+0x6e>
	return (0xF << ((pin % 4 * 4) + 16)) | (pin / 4);
 80014f2:	f001 0303 	and.w	r3, r1, #3
 80014f6:	3304      	adds	r3, #4
 80014f8:	009a      	lsls	r2, r3, #2
 80014fa:	230f      	movs	r3, #15
 80014fc:	4093      	lsls	r3, r2
 80014fe:	ea43 0391 	orr.w	r3, r3, r1, lsr #2
  *         @arg @ref LL_SYSCFG_EXTI_PORTH
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
{
  return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16)) >> POSITION_VAL(Line >> 16));
 8001502:	b2da      	uxtb	r2, r3
 8001504:	493e      	ldr	r1, [pc, #248]	; (8001600 <gpio_stm32_pin_interrupt_configure+0x124>)
 8001506:	3202      	adds	r2, #2
 8001508:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800150c:	0c19      	lsrs	r1, r3, #16
 800150e:	ea02 4313 	and.w	r3, r2, r3, lsr #16
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001512:	fa91 f2a1 	rbit	r2, r1
   */
  if (value == 0U)
  {
    return 32U;
  }
  return __builtin_clz(value);
 8001516:	fab2 f282 	clz	r2, r2
 800151a:	40d3      	lsrs	r3, r2
		if (gpio_stm32_get_exti_source(pin) == cfg->port) {
 800151c:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8001520:	429a      	cmp	r2, r3
 8001522:	d110      	bne.n	8001546 <gpio_stm32_pin_interrupt_configure+0x6a>
			stm32_exti_disable(pin);
 8001524:	4620      	mov	r0, r4
 8001526:	f7ff faad 	bl	8000a84 <stm32_exti_disable>
			stm32_exti_unset_callback(pin);
 800152a:	4620      	mov	r0, r4
 800152c:	f7ff fafe 	bl	8000b2c <stm32_exti_unset_callback>
			stm32_exti_trigger(pin, STM32_EXTI_TRIG_NONE);
 8001530:	4620      	mov	r0, r4
 8001532:	2100      	movs	r1, #0
 8001534:	f7ff fab4 	bl	8000aa0 <stm32_exti_trigger>
			data->cb_pins &= ~BIT(pin);
 8001538:	2301      	movs	r3, #1
 800153a:	fa03 f404 	lsl.w	r4, r3, r4
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	ea23 0304 	bic.w	r3, r3, r4
 8001544:	607b      	str	r3, [r7, #4]
	int err = 0;
 8001546:	2500      	movs	r5, #0
 8001548:	e04b      	b.n	80015e2 <gpio_stm32_pin_interrupt_configure+0x106>
		/* else: No irq source configured for pin. Nothing to disable */
		goto release_lock;
	}

	/* Level trigger interrupts not supported */
	if (mode == GPIO_INT_MODE_LEVEL) {
 800154a:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 800154e:	d050      	beq.n	80015f2 <gpio_stm32_pin_interrupt_configure+0x116>
		err = -ENOTSUP;
		goto release_lock;
	}

	if (stm32_exti_set_callback(pin, gpio_stm32_isr, dev) != 0) {
 8001550:	4602      	mov	r2, r0
 8001552:	492c      	ldr	r1, [pc, #176]	; (8001604 <gpio_stm32_pin_interrupt_configure+0x128>)
 8001554:	4620      	mov	r0, r4
 8001556:	f7ff fad7 	bl	8000b08 <stm32_exti_set_callback>
 800155a:	4605      	mov	r5, r0
 800155c:	2800      	cmp	r0, #0
 800155e:	d14b      	bne.n	80015f8 <gpio_stm32_pin_interrupt_configure+0x11c>
		err = -EBUSY;
		goto release_lock;
	}

	data->cb_pins |= BIT(pin);
 8001560:	2301      	movs	r3, #1
 8001562:	fa03 f204 	lsl.w	r2, r3, r4
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4313      	orrs	r3, r2
 800156a:	607b      	str	r3, [r7, #4]

	gpio_stm32_enable_int(cfg->port, pin);
 800156c:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8001570:	4825      	ldr	r0, [pc, #148]	; (8001608 <gpio_stm32_pin_interrupt_configure+0x12c>)
 8001572:	f000 fc13 	bl	8001d9c <z_impl_device_get_binding>
	struct stm32_pclken pclken = {
 8001576:	4925      	ldr	r1, [pc, #148]	; (800160c <gpio_stm32_pin_interrupt_configure+0x130>)
 8001578:	4603      	mov	r3, r0
 800157a:	c903      	ldmia	r1, {r0, r1}
 800157c:	466a      	mov	r2, sp
 800157e:	e882 0003 	stmia.w	r2, {r0, r1}
 8001582:	6859      	ldr	r1, [r3, #4]
 8001584:	4618      	mov	r0, r3
 8001586:	f8d1 8000 	ldr.w	r8, [r1]
 800158a:	4611      	mov	r1, r2
 800158c:	47c0      	blx	r8
	return (0xF << ((pin % 4 * 4) + 16)) | (pin / 4);
 800158e:	f004 0103 	and.w	r1, r4, #3
 8001592:	3104      	adds	r1, #4
 8001594:	008b      	lsls	r3, r1, #2
 8001596:	210f      	movs	r1, #15
 8001598:	4099      	lsls	r1, r3
 800159a:	ea41 0194 	orr.w	r1, r1, r4, lsr #2
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 800159e:	b2ca      	uxtb	r2, r1
 80015a0:	0092      	lsls	r2, r2, #2
 80015a2:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80015a6:	f502 329c 	add.w	r2, r2, #79872	; 0x13800
 80015aa:	0c0b      	lsrs	r3, r1, #16
 80015ac:	6890      	ldr	r0, [r2, #8]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015ae:	fa93 f3a3 	rbit	r3, r3
  return __builtin_clz(value);
 80015b2:	fab3 f383 	clz	r3, r3
 80015b6:	ea20 4111 	bic.w	r1, r0, r1, lsr #16
 80015ba:	409f      	lsls	r7, r3
 80015bc:	430f      	orrs	r7, r1

	switch (trig) {
 80015be:	f5b6 2f80 	cmp.w	r6, #262144	; 0x40000
 80015c2:	6097      	str	r7, [r2, #8]
 80015c4:	d011      	beq.n	80015ea <gpio_stm32_pin_interrupt_configure+0x10e>
 80015c6:	f5b6 2fc0 	cmp.w	r6, #393216	; 0x60000
 80015ca:	d010      	beq.n	80015ee <gpio_stm32_pin_interrupt_configure+0x112>
 80015cc:	f5b6 3f00 	cmp.w	r6, #131072	; 0x20000
 80015d0:	bf14      	ite	ne
 80015d2:	2100      	movne	r1, #0
 80015d4:	2102      	moveq	r1, #2
	case GPIO_INT_TRIG_BOTH:
		edge = STM32_EXTI_TRIG_BOTH;
		break;
	}

	stm32_exti_trigger(pin, edge);
 80015d6:	4620      	mov	r0, r4
 80015d8:	f7ff fa62 	bl	8000aa0 <stm32_exti_trigger>

	stm32_exti_enable(pin);
 80015dc:	4620      	mov	r0, r4
 80015de:	f7ff fa43 	bl	8000a68 <stm32_exti_enable>
#if defined(CONFIG_STM32H7_DUAL_CORE)
	LL_HSEM_ReleaseLock(HSEM, LL_HSEM_ID_1, 0);
#endif /* CONFIG_STM32H7_DUAL_CORE */

	return err;
}
 80015e2:	4628      	mov	r0, r5
 80015e4:	b002      	add	sp, #8
 80015e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		edge = STM32_EXTI_TRIG_RISING;
 80015ea:	2101      	movs	r1, #1
 80015ec:	e7f3      	b.n	80015d6 <gpio_stm32_pin_interrupt_configure+0xfa>
		edge = STM32_EXTI_TRIG_BOTH;
 80015ee:	2103      	movs	r1, #3
 80015f0:	e7f1      	b.n	80015d6 <gpio_stm32_pin_interrupt_configure+0xfa>
		err = -ENOTSUP;
 80015f2:	f06f 0522 	mvn.w	r5, #34	; 0x22
 80015f6:	e7f4      	b.n	80015e2 <gpio_stm32_pin_interrupt_configure+0x106>
		err = -EBUSY;
 80015f8:	f06f 050f 	mvn.w	r5, #15
	return err;
 80015fc:	e7f1      	b.n	80015e2 <gpio_stm32_pin_interrupt_configure+0x106>
 80015fe:	bf00      	nop
 8001600:	40013800 	.word	0x40013800
 8001604:	08002c17 	.word	0x08002c17
 8001608:	080038df 	.word	0x080038df
 800160c:	080036c4 	.word	0x080036c4

08001610 <gpio_stm32_init>:
 *
 * @return 0
 */
static int gpio_stm32_init(struct device *device)
{
	const struct gpio_stm32_config *cfg = device->config->config_info;
 8001610:	6803      	ldr	r3, [r0, #0]
{
 8001612:	b510      	push	{r4, lr}
	const struct gpio_stm32_config *cfg = device->config->config_info;
 8001614:	689c      	ldr	r4, [r3, #8]
 8001616:	4806      	ldr	r0, [pc, #24]	; (8001630 <gpio_stm32_init+0x20>)
 8001618:	f000 fbc0 	bl	8001d9c <z_impl_device_get_binding>
 800161c:	6843      	ldr	r3, [r0, #4]
 800161e:	f104 010c 	add.w	r1, r4, #12
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4798      	blx	r3

	/* enable clock for subsystem */
	struct device *clk =
		device_get_binding(STM32_CLOCK_CONTROL_NAME);

	if (clock_control_on(clk,
 8001626:	2800      	cmp	r0, #0
		}
	}
#endif  /* PWR_CR2_IOSV */

	return 0;
}
 8001628:	bf18      	it	ne
 800162a:	f06f 0004 	mvnne.w	r0, #4
 800162e:	bd10      	pop	{r4, pc}
 8001630:	080038df 	.word	0x080038df

08001634 <pwm_stm32_pin_set>:
 * return 0, or negative errno code
 */
static int pwm_stm32_pin_set(struct device *dev, u32_t pwm,
			     u32_t period_cycles, u32_t pulse_cycles,
			     pwm_flags_t flags)
{
 8001634:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001636:	b089      	sub	sp, #36	; 0x24
 8001638:	461f      	mov	r7, r3
	struct pwm_stm32_data *data = DEV_DATA(dev);
 800163a:	6886      	ldr	r6, [r0, #8]
{
 800163c:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
	TIM_HandleTypeDef *TimerHandle = &data->hpwm;
	TIM_OC_InitTypeDef sConfig;
	u32_t channel;
	bool counter_32b;

	if (period_cycles == 0U || pulse_cycles > period_cycles) {
 8001640:	b392      	cbz	r2, 80016a8 <pwm_stm32_pin_set+0x74>
 8001642:	42ba      	cmp	r2, r7
 8001644:	d330      	bcc.n	80016a8 <pwm_stm32_pin_set+0x74>
		return -EINVAL;
	}

	if (flags) {
 8001646:	bb63      	cbnz	r3, 80016a2 <pwm_stm32_pin_set+0x6e>
	}

	/* configure channel */
	channel = (pwm - 1)*CHANNEL_LENGTH;

	if (!IS_TIM_INSTANCE(PWM_STRUCT(dev)) ||
 8001648:	6803      	ldr	r3, [r0, #0]
 800164a:	689b      	ldr	r3, [r3, #8]
	channel = (pwm - 1)*CHANNEL_LENGTH;
 800164c:	3901      	subs	r1, #1
 800164e:	008c      	lsls	r4, r1, #2
	if (!IS_TIM_INSTANCE(PWM_STRUCT(dev)) ||
 8001650:	6819      	ldr	r1, [r3, #0]
 8001652:	4b32      	ldr	r3, [pc, #200]	; (800171c <pwm_stm32_pin_set+0xe8>)
 8001654:	4299      	cmp	r1, r3
 8001656:	d05e      	beq.n	8001716 <pwm_stm32_pin_set+0xe2>
 8001658:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 800165c:	d027      	beq.n	80016ae <pwm_stm32_pin_set+0x7a>
 800165e:	4830      	ldr	r0, [pc, #192]	; (8001720 <pwm_stm32_pin_set+0xec>)
 8001660:	f421 6300 	bic.w	r3, r1, #2048	; 0x800
 8001664:	4283      	cmp	r3, r0
 8001666:	d053      	beq.n	8001710 <pwm_stm32_pin_set+0xdc>
 8001668:	f421 5580 	bic.w	r5, r1, #4096	; 0x1000
 800166c:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8001670:	4285      	cmp	r5, r0
 8001672:	d04d      	beq.n	8001710 <pwm_stm32_pin_set+0xdc>
 8001674:	f421 6580 	bic.w	r5, r1, #1024	; 0x400
 8001678:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 800167c:	4285      	cmp	r5, r0
 800167e:	d047      	beq.n	8001710 <pwm_stm32_pin_set+0xdc>
 8001680:	f421 4580 	bic.w	r5, r1, #16384	; 0x4000
 8001684:	f500 4074 	add.w	r0, r0, #62464	; 0xf400
 8001688:	4285      	cmp	r5, r0
 800168a:	d041      	beq.n	8001710 <pwm_stm32_pin_set+0xdc>
 800168c:	f500 5070 	add.w	r0, r0, #15360	; 0x3c00
 8001690:	4283      	cmp	r3, r0
 8001692:	d03d      	beq.n	8001710 <pwm_stm32_pin_set+0xdc>
 8001694:	4b23      	ldr	r3, [pc, #140]	; (8001724 <pwm_stm32_pin_set+0xf0>)
 8001696:	4299      	cmp	r1, r3
 8001698:	d03d      	beq.n	8001716 <pwm_stm32_pin_set+0xe2>
 800169a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800169e:	4299      	cmp	r1, r3
 80016a0:	d039      	beq.n	8001716 <pwm_stm32_pin_set+0xe2>
		return -ENOTSUP;
 80016a2:	f06f 0022 	mvn.w	r0, #34	; 0x22
 80016a6:	e031      	b.n	800170c <pwm_stm32_pin_set+0xd8>
		return -EINVAL;
 80016a8:	f06f 0015 	mvn.w	r0, #21
 80016ac:	e02e      	b.n	800170c <pwm_stm32_pin_set+0xd8>
	if (!IS_TIM_INSTANCE(PWM_STRUCT(dev)) ||
 80016ae:	b184      	cbz	r4, 80016d2 <pwm_stm32_pin_set+0x9e>
		!IS_TIM_CHANNELS(channel)) {
 80016b0:	f024 0308 	bic.w	r3, r4, #8
 80016b4:	2b04      	cmp	r3, #4
 80016b6:	d003      	beq.n	80016c0 <pwm_stm32_pin_set+0x8c>
 80016b8:	2c08      	cmp	r4, #8
 80016ba:	d001      	beq.n	80016c0 <pwm_stm32_pin_set+0x8c>
 80016bc:	2c3c      	cmp	r4, #60	; 0x3c
 80016be:	d1f0      	bne.n	80016a2 <pwm_stm32_pin_set+0x6e>
	/* FIXME: IS_TIM_32B_COUNTER_INSTANCE not available on
	 * SMT32F1 Cube HAL since all timer counters are 16 bits
	 */
	counter_32b = 0;
#else
	counter_32b = IS_TIM_32B_COUNTER_INSTANCE(PWM_STRUCT(dev));
 80016c0:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 80016c4:	d005      	beq.n	80016d2 <pwm_stm32_pin_set+0x9e>

	/*
	 * The timer counts from 0 up to the value in the ARR register (16-bit).
	 * Thus period_cycles cannot be greater than UINT16_MAX + 1.
	 */
	if (!counter_32b && (period_cycles > 0x10000)) {
 80016c6:	4b18      	ldr	r3, [pc, #96]	; (8001728 <pwm_stm32_pin_set+0xf4>)
 80016c8:	4299      	cmp	r1, r3
 80016ca:	d002      	beq.n	80016d2 <pwm_stm32_pin_set+0x9e>
 80016cc:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80016d0:	d8e7      	bhi.n	80016a2 <pwm_stm32_pin_set+0x6e>
	}

	/* Configure Timer IP */
	TimerHandle->Instance = PWM_STRUCT(dev);
	TimerHandle->Init.Prescaler = data->pwm_prescaler;
	TimerHandle->Init.ClockDivision = 0;
 80016d2:	2500      	movs	r5, #0
	TimerHandle->Init.Prescaler = data->pwm_prescaler;
 80016d4:	6c33      	ldr	r3, [r6, #64]	; 0x40
	TimerHandle->Instance = PWM_STRUCT(dev);
 80016d6:	6031      	str	r1, [r6, #0]
	TimerHandle->Init.CounterMode = TIM_COUNTERMODE_UP;
	TimerHandle->Init.RepetitionCounter = 0;

	/* Set period value */
	TimerHandle->Init.Period = period_cycles - 1;
 80016d8:	3a01      	subs	r2, #1
	TimerHandle->Init.Prescaler = data->pwm_prescaler;
 80016da:	6073      	str	r3, [r6, #4]
	TimerHandle->Init.Period = period_cycles - 1;
 80016dc:	60f2      	str	r2, [r6, #12]
	TimerHandle->Init.ClockDivision = 0;
 80016de:	6135      	str	r5, [r6, #16]
	TimerHandle->Init.CounterMode = TIM_COUNTERMODE_UP;
 80016e0:	60b5      	str	r5, [r6, #8]
	TimerHandle->Init.RepetitionCounter = 0;
 80016e2:	6175      	str	r5, [r6, #20]

	HAL_TIM_PWM_Init(TimerHandle);
 80016e4:	4630      	mov	r0, r6
 80016e6:	f001 fc9a 	bl	800301e <HAL_TIM_PWM_Init>

	/* Configure PWM channel */
	sConfig.OCMode       = TIM_OCMODE_PWM1;
 80016ea:	2360      	movs	r3, #96	; 0x60
	sConfig.OCIdleState  = TIM_OCIDLESTATE_RESET;

	/* Set the pulse value */
	sConfig.Pulse = pulse_cycles;

	HAL_TIM_PWM_ConfigChannel(TimerHandle, &sConfig, channel);
 80016ec:	a901      	add	r1, sp, #4
 80016ee:	4622      	mov	r2, r4
 80016f0:	4630      	mov	r0, r6
	sConfig.OCNPolarity  = TIM_OCNPOLARITY_HIGH;
 80016f2:	e9cd 5504 	strd	r5, r5, [sp, #16]
	sConfig.OCIdleState  = TIM_OCIDLESTATE_RESET;
 80016f6:	e9cd 5506 	strd	r5, r5, [sp, #24]
	sConfig.OCMode       = TIM_OCMODE_PWM1;
 80016fa:	9301      	str	r3, [sp, #4]
	sConfig.OCPolarity   = TIM_OCPOLARITY_HIGH;
 80016fc:	9503      	str	r5, [sp, #12]
	sConfig.Pulse = pulse_cycles;
 80016fe:	9702      	str	r7, [sp, #8]
	HAL_TIM_PWM_ConfigChannel(TimerHandle, &sConfig, channel);
 8001700:	f001 fca7 	bl	8003052 <HAL_TIM_PWM_ConfigChannel>

	return HAL_TIM_PWM_Start(TimerHandle, channel);
 8001704:	4621      	mov	r1, r4
 8001706:	4630      	mov	r0, r6
 8001708:	f001 fd11 	bl	800312e <HAL_TIM_PWM_Start>
}
 800170c:	b009      	add	sp, #36	; 0x24
 800170e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!IS_TIM_INSTANCE(PWM_STRUCT(dev)) ||
 8001710:	2c00      	cmp	r4, #0
 8001712:	d1cd      	bne.n	80016b0 <pwm_stm32_pin_set+0x7c>
 8001714:	e7d7      	b.n	80016c6 <pwm_stm32_pin_set+0x92>
 8001716:	2c00      	cmp	r4, #0
 8001718:	d1ca      	bne.n	80016b0 <pwm_stm32_pin_set+0x7c>
 800171a:	e7d7      	b.n	80016cc <pwm_stm32_pin_set+0x98>
 800171c:	40010000 	.word	0x40010000
 8001720:	40000400 	.word	0x40000400
 8001724:	40001c00 	.word	0x40001c00
 8001728:	40000c00 	.word	0x40000c00

0800172c <pwm_stm32_init>:
	data->clock = clk;
}


static int pwm_stm32_init(struct device *dev)
{
 800172c:	b538      	push	{r3, r4, r5, lr}
	const struct pwm_stm32_config *config = DEV_CFG(dev);
 800172e:	6803      	ldr	r3, [r0, #0]
	struct pwm_stm32_data *data = DEV_DATA(dev);
 8001730:	6885      	ldr	r5, [r0, #8]
	const struct pwm_stm32_config *config = DEV_CFG(dev);
 8001732:	689c      	ldr	r4, [r3, #8]
 8001734:	4806      	ldr	r0, [pc, #24]	; (8001750 <pwm_stm32_init+0x24>)
 8001736:	f000 fb31 	bl	8001d9c <z_impl_device_get_binding>
 800173a:	6843      	ldr	r3, [r0, #4]
	data->clock = clk;
 800173c:	6468      	str	r0, [r5, #68]	; 0x44
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	1d21      	adds	r1, r4, #4
 8001742:	4798      	blx	r3

	__pwm_stm32_get_clock(dev);

	/* enable clock */
	if (clock_control_on(data->clock,
 8001744:	2800      	cmp	r0, #0
			(clock_control_subsys_t *)&config->pclken) != 0) {
		return -EIO;
	}

	return 0;
}
 8001746:	bf18      	it	ne
 8001748:	f06f 0004 	mvnne.w	r0, #4
 800174c:	bd38      	pop	{r3, r4, r5, pc}
 800174e:	bf00      	nop
 8001750:	080038df 	.word	0x080038df

08001754 <uart_stm32_configure>:
	return UART_CFG_FLOW_CTRL_NONE;
}

static int uart_stm32_configure(struct device *dev,
				const struct uart_config *cfg)
{
 8001754:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	struct uart_stm32_data *data = DEV_DATA(dev);
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8001758:	6803      	ldr	r3, [r0, #0]
	const u32_t parity = uart_stm32_cfg2ll_parity(cfg->parity);
 800175a:	790a      	ldrb	r2, [r1, #4]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800175c:	689b      	ldr	r3, [r3, #8]
	struct uart_stm32_data *data = DEV_DATA(dev);
 800175e:	6886      	ldr	r6, [r0, #8]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8001760:	681c      	ldr	r4, [r3, #0]
	switch (parity) {
 8001762:	2a01      	cmp	r2, #1
{
 8001764:	460d      	mov	r5, r1
	switch (parity) {
 8001766:	d075      	beq.n	8001854 <uart_stm32_configure+0x100>
		return LL_USART_PARITY_NONE;
 8001768:	2a02      	cmp	r2, #2
 800176a:	bf0c      	ite	eq
 800176c:	f44f 6180 	moveq.w	r1, #1024	; 0x400
 8001770:	2100      	movne	r1, #0
	const u32_t stopbits = uart_stm32_cfg2ll_stopbits(cfg->stop_bits);
 8001772:	f895 8005 	ldrb.w	r8, [r5, #5]
	const u32_t databits = uart_stm32_cfg2ll_databits(cfg->data_bits);
 8001776:	f895 9006 	ldrb.w	r9, [r5, #6]
	const u32_t flowctrl = uart_stm32_cfg2ll_hwctrl(cfg->flow_ctrl);
 800177a:	79ef      	ldrb	r7, [r5, #7]
 800177c:	f1b8 0f02 	cmp.w	r8, #2
 8001780:	bf96      	itet	ls
 8001782:	4b37      	ldrls	r3, [pc, #220]	; (8001860 <uart_stm32_configure+0x10c>)
	const u32_t stopbits = uart_stm32_cfg2ll_stopbits(cfg->stop_bits);
 8001784:	f44f 5e00 	movhi.w	lr, #8192	; 0x2000
 8001788:	f833 e018 	ldrhls.w	lr, [r3, r8, lsl #1]
		return LL_USART_DATAWIDTH_8B;
 800178c:	f1b9 0f04 	cmp.w	r9, #4
 8001790:	bf0c      	ite	eq
 8001792:	f44f 5380 	moveq.w	r3, #4096	; 0x1000
 8001796:	2300      	movne	r3, #0

	/* Hardware doesn't support mark or space parity */
	if ((UART_CFG_PARITY_MARK == cfg->parity) ||
 8001798:	3a03      	subs	r2, #3
		return LL_USART_HWCONTROL_RTS_CTS;
 800179a:	2f01      	cmp	r7, #1
 800179c:	bf14      	ite	ne
 800179e:	f04f 0c00 	movne.w	ip, #0
 80017a2:	f44f 7c40 	moveq.w	ip, #768	; 0x300
	if ((UART_CFG_PARITY_MARK == cfg->parity) ||
 80017a6:	2a01      	cmp	r2, #1
 80017a8:	d957      	bls.n	800185a <uart_stm32_configure+0x106>
	if (IS_LPUART_INSTANCE(UartInstance) &&
	    UART_CFG_STOP_BITS_0_5 == cfg->stop_bits) {
		return -ENOTSUP;
	}
#else
	if (UART_CFG_STOP_BITS_0_5 == cfg->stop_bits) {
 80017aa:	f018 0ffd 	tst.w	r8, #253	; 0xfd
 80017ae:	d054      	beq.n	800185a <uart_stm32_configure+0x106>
		return -ENOTSUP;
	}
#endif

	/* Driver doesn't support 5 or 6 databits and potentially 7 or 9 */
	if ((UART_CFG_DATA_BITS_5 == cfg->data_bits) ||
 80017b0:	f1b9 0f02 	cmp.w	r9, #2
 80017b4:	d951      	bls.n	800185a <uart_stm32_configure+0x106>
		) {
		return -ENOTSUP;
	}

	/* Driver supports only RTS CTS flow control */
	if (UART_CFG_FLOW_CTRL_NONE != cfg->flow_ctrl) {
 80017b6:	b187      	cbz	r7, 80017da <uart_stm32_configure+0x86>
		if (!IS_UART_HWFLOW_INSTANCE(UartInstance) ||
 80017b8:	4a2a      	ldr	r2, [pc, #168]	; (8001864 <uart_stm32_configure+0x110>)
 80017ba:	4294      	cmp	r4, r2
 80017bc:	d00b      	beq.n	80017d6 <uart_stm32_configure+0x82>
 80017be:	f5a2 424c 	sub.w	r2, r2, #52224	; 0xcc00
 80017c2:	4294      	cmp	r4, r2
 80017c4:	d007      	beq.n	80017d6 <uart_stm32_configure+0x82>
 80017c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80017ca:	4294      	cmp	r4, r2
 80017cc:	d003      	beq.n	80017d6 <uart_stm32_configure+0x82>
 80017ce:	f502 424c 	add.w	r2, r2, #52224	; 0xcc00
 80017d2:	4294      	cmp	r4, r2
 80017d4:	d141      	bne.n	800185a <uart_stm32_configure+0x106>
 80017d6:	2f01      	cmp	r7, #1
 80017d8:	d13f      	bne.n	800185a <uart_stm32_configure+0x106>
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Disable(USART_TypeDef *USARTx)
{
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 80017da:	68e2      	ldr	r2, [r4, #12]
 80017dc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80017e0:	60e2      	str	r2, [r4, #12]
  *         @arg @ref LL_USART_PARITY_EVEN
  *         @arg @ref LL_USART_PARITY_ODD
  */
__STATIC_INLINE uint32_t LL_USART_GetParity(USART_TypeDef *USARTx)
{
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 80017e2:	68e2      	ldr	r2, [r4, #12]
 80017e4:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
		}
	}

	LL_USART_Disable(UartInstance);

	if (parity != uart_stm32_get_parity(dev)) {
 80017e8:	4291      	cmp	r1, r2
  MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE, Parity);
 80017ea:	bf1f      	itttt	ne
 80017ec:	68e7      	ldrne	r7, [r4, #12]
 80017ee:	f427 67c0 	bicne.w	r7, r7, #1536	; 0x600
 80017f2:	430f      	orrne	r7, r1
 80017f4:	60e7      	strne	r7, [r4, #12]
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  */
__STATIC_INLINE uint32_t LL_USART_GetStopBitsLength(USART_TypeDef *USARTx)
{
  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_STOP));
 80017f6:	6922      	ldr	r2, [r4, #16]
 80017f8:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
		uart_stm32_set_parity(dev, parity);
	}

	if (stopbits != uart_stm32_get_stopbits(dev)) {
 80017fc:	4596      	cmp	lr, r2
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80017fe:	bf1f      	itttt	ne
 8001800:	6921      	ldrne	r1, [r4, #16]
 8001802:	f421 5140 	bicne.w	r1, r1, #12288	; 0x3000
 8001806:	ea41 010e 	orrne.w	r1, r1, lr
 800180a:	6121      	strne	r1, [r4, #16]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
 800180c:	68e2      	ldr	r2, [r4, #12]

	if (flowctrl != uart_stm32_get_hwctrl(dev)) {
		uart_stm32_set_hwctrl(dev, flowctrl);
	}

	if (cfg->baudrate != data->baud_rate) {
 800180e:	6829      	ldr	r1, [r5, #0]
 8001810:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
	if (databits != uart_stm32_get_databits(dev)) {
 8001814:	4293      	cmp	r3, r2
  MODIFY_REG(USARTx->CR1, USART_CR1_M, DataWidth);
 8001816:	bf1f      	itttt	ne
 8001818:	68e2      	ldrne	r2, [r4, #12]
 800181a:	f422 5280 	bicne.w	r2, r2, #4096	; 0x1000
 800181e:	431a      	orrne	r2, r3
 8001820:	60e2      	strne	r2, [r4, #12]
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  */
__STATIC_INLINE uint32_t LL_USART_GetHWFlowCtrl(USART_TypeDef *USARTx)
{
  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE));
 8001822:	6963      	ldr	r3, [r4, #20]
 8001824:	f403 7340 	and.w	r3, r3, #768	; 0x300
	if (flowctrl != uart_stm32_get_hwctrl(dev)) {
 8001828:	459c      	cmp	ip, r3
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800182a:	bf1f      	itttt	ne
 800182c:	6963      	ldrne	r3, [r4, #20]
 800182e:	f423 7340 	bicne.w	r3, r3, #768	; 0x300
 8001832:	ea43 030c 	orrne.w	r3, r3, ip
 8001836:	6163      	strne	r3, [r4, #20]
	if (cfg->baudrate != data->baud_rate) {
 8001838:	6833      	ldr	r3, [r6, #0]
 800183a:	4299      	cmp	r1, r3
 800183c:	d003      	beq.n	8001846 <uart_stm32_configure+0xf2>
		uart_stm32_set_baudrate(dev, cfg->baudrate);
 800183e:	f001 fb92 	bl	8002f66 <uart_stm32_set_baudrate>
		data->baud_rate = cfg->baudrate;
 8001842:	682b      	ldr	r3, [r5, #0]
 8001844:	6033      	str	r3, [r6, #0]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001846:	68e3      	ldr	r3, [r4, #12]
 8001848:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800184c:	60e3      	str	r3, [r4, #12]
	}

	LL_USART_Enable(UartInstance);
	return 0;
 800184e:	2000      	movs	r0, #0
};
 8001850:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	switch (parity) {
 8001854:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001858:	e78b      	b.n	8001772 <uart_stm32_configure+0x1e>
		return -ENOTSUP;
 800185a:	f06f 0022 	mvn.w	r0, #34	; 0x22
 800185e:	e7f7      	b.n	8001850 <uart_stm32_configure+0xfc>
 8001860:	080038a4 	.word	0x080038a4
 8001864:	40011000 	.word	0x40011000

08001868 <uart_stm32_init>:
 *
 * @return 0
 */
static int uart_stm32_init(struct device *dev)
{
	const struct uart_stm32_config *config = DEV_CFG(dev);
 8001868:	6803      	ldr	r3, [r0, #0]
{
 800186a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	const struct uart_stm32_config *config = DEV_CFG(dev);
 800186e:	f8d3 8008 	ldr.w	r8, [r3, #8]
	struct uart_stm32_data *data = DEV_DATA(dev);
 8001872:	6887      	ldr	r7, [r0, #8]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8001874:	4646      	mov	r6, r8
{
 8001876:	4605      	mov	r5, r0
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8001878:	f856 4b08 	ldr.w	r4, [r6], #8
 800187c:	4818      	ldr	r0, [pc, #96]	; (80018e0 <uart_stm32_init+0x78>)
 800187e:	f000 fa8d 	bl	8001d9c <z_impl_device_get_binding>
 8001882:	6843      	ldr	r3, [r0, #4]
	data->clock = clk;
 8001884:	6078      	str	r0, [r7, #4]
 8001886:	4631      	mov	r1, r6
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4798      	blx	r3

	__uart_stm32_get_clock(dev);
	/* enable clock */
	if (clock_control_on(data->clock,
 800188c:	4606      	mov	r6, r0
 800188e:	bb20      	cbnz	r0, 80018da <uart_stm32_init+0x72>
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 8001890:	68e3      	ldr	r3, [r4, #12]
 8001892:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001896:	60e3      	str	r3, [r4, #12]
  MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
 8001898:	68e3      	ldr	r3, [r4, #12]
 800189a:	f043 030c 	orr.w	r3, r3, #12
 800189e:	60e3      	str	r3, [r4, #12]
  MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE | USART_CR1_M, Parity | DataWidth);
 80018a0:	68e3      	ldr	r3, [r4, #12]
 80018a2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80018a6:	60e3      	str	r3, [r4, #12]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80018a8:	6923      	ldr	r3, [r4, #16]
 80018aa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80018ae:	6123      	str	r3, [r4, #16]
	LL_USART_ConfigCharacter(UartInstance,
				 LL_USART_DATAWIDTH_8B,
				 LL_USART_PARITY_NONE,
				 LL_USART_STOPBITS_1);

	if (config->hw_flow_control) {
 80018b0:	f898 3010 	ldrb.w	r3, [r8, #16]
 80018b4:	b133      	cbz	r3, 80018c4 <uart_stm32_init+0x5c>
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 80018b6:	682b      	ldr	r3, [r5, #0]
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	681a      	ldr	r2, [r3, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80018bc:	6953      	ldr	r3, [r2, #20]
 80018be:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80018c2:	6153      	str	r3, [r2, #20]
		uart_stm32_set_hwctrl(dev, LL_USART_HWCONTROL_RTS_CTS);
	}

	/* Set the default baudrate */
	uart_stm32_set_baudrate(dev, data->baud_rate);
 80018c4:	6839      	ldr	r1, [r7, #0]
 80018c6:	4628      	mov	r0, r5
 80018c8:	f001 fb4d 	bl	8002f66 <uart_stm32_set_baudrate>
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80018cc:	68e3      	ldr	r3, [r4, #12]
 80018ce:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80018d2:	60e3      	str	r3, [r4, #12]

#ifdef CONFIG_UART_INTERRUPT_DRIVEN
	config->uconf.irq_config_func(dev);
#endif
	return 0;
}
 80018d4:	4630      	mov	r0, r6
 80018d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -EIO;
 80018da:	f06f 0604 	mvn.w	r6, #4
 80018de:	e7f9      	b.n	80018d4 <uart_stm32_init+0x6c>
 80018e0:	080038df 	.word	0x080038df

080018e4 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80018e4:	6a03      	ldr	r3, [r0, #32]
 80018e6:	f023 0301 	bic.w	r3, r3, #1
 80018ea:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80018ec:	6a03      	ldr	r3, [r0, #32]
{
 80018ee:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80018f0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80018f2:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80018f4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80018f6:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80018fa:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80018fc:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80018fe:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001902:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001904:	4d0e      	ldr	r5, [pc, #56]	; (8001940 <TIM_OC1_SetConfig+0x5c>)
 8001906:	42a8      	cmp	r0, r5
 8001908:	d002      	beq.n	8001910 <TIM_OC1_SetConfig+0x2c>
 800190a:	4e0e      	ldr	r6, [pc, #56]	; (8001944 <TIM_OC1_SetConfig+0x60>)
 800190c:	42b0      	cmp	r0, r6
 800190e:	d110      	bne.n	8001932 <TIM_OC1_SetConfig+0x4e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001910:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001912:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001916:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001918:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 800191a:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800191e:	d002      	beq.n	8001926 <TIM_OC1_SetConfig+0x42>
 8001920:	4d08      	ldr	r5, [pc, #32]	; (8001944 <TIM_OC1_SetConfig+0x60>)
 8001922:	42a8      	cmp	r0, r5
 8001924:	d105      	bne.n	8001932 <TIM_OC1_SetConfig+0x4e>
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001926:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800192a:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800192e:	4335      	orrs	r5, r6
 8001930:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001932:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001934:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001936:	684a      	ldr	r2, [r1, #4]
 8001938:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800193a:	6203      	str	r3, [r0, #32]
}
 800193c:	bd70      	pop	{r4, r5, r6, pc}
 800193e:	bf00      	nop
 8001940:	40010000 	.word	0x40010000
 8001944:	40010400 	.word	0x40010400

08001948 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001948:	6a03      	ldr	r3, [r0, #32]
 800194a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800194e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001950:	6a03      	ldr	r3, [r0, #32]
{
 8001952:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001954:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001956:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001958:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800195a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800195e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001960:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8001962:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001966:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800196a:	4d11      	ldr	r5, [pc, #68]	; (80019b0 <TIM_OC3_SetConfig+0x68>)
 800196c:	42a8      	cmp	r0, r5
 800196e:	d003      	beq.n	8001978 <TIM_OC3_SetConfig+0x30>
 8001970:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001974:	42a8      	cmp	r0, r5
 8001976:	d114      	bne.n	80019a2 <TIM_OC3_SetConfig+0x5a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001978:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800197a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800197e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001982:	4d0b      	ldr	r5, [pc, #44]	; (80019b0 <TIM_OC3_SetConfig+0x68>)
 8001984:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 8001986:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800198a:	d003      	beq.n	8001994 <TIM_OC3_SetConfig+0x4c>
 800198c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001990:	42a8      	cmp	r0, r5
 8001992:	d106      	bne.n	80019a2 <TIM_OC3_SetConfig+0x5a>
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001994:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001998:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800199c:	4335      	orrs	r5, r6
 800199e:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80019a2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80019a4:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80019a6:	684a      	ldr	r2, [r1, #4]
 80019a8:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80019aa:	6203      	str	r3, [r0, #32]
}
 80019ac:	bd70      	pop	{r4, r5, r6, pc}
 80019ae:	bf00      	nop
 80019b0:	40010000 	.word	0x40010000

080019b4 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80019b4:	6a03      	ldr	r3, [r0, #32]
 80019b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80019ba:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80019bc:	6a03      	ldr	r3, [r0, #32]
{
 80019be:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80019c0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80019c2:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80019c4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80019c6:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80019ca:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80019ce:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80019d0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80019d4:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80019d8:	4d08      	ldr	r5, [pc, #32]	; (80019fc <TIM_OC4_SetConfig+0x48>)
 80019da:	42a8      	cmp	r0, r5
 80019dc:	d003      	beq.n	80019e6 <TIM_OC4_SetConfig+0x32>
 80019de:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80019e2:	42a8      	cmp	r0, r5
 80019e4:	d104      	bne.n	80019f0 <TIM_OC4_SetConfig+0x3c>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80019e6:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80019e8:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80019ec:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80019f0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80019f2:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80019f4:	684a      	ldr	r2, [r1, #4]
 80019f6:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80019f8:	6203      	str	r3, [r0, #32]
}
 80019fa:	bd30      	pop	{r4, r5, pc}
 80019fc:	40010000 	.word	0x40010000

08001a00 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001a00:	4a30      	ldr	r2, [pc, #192]	; (8001ac4 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8001a02:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001a04:	4290      	cmp	r0, r2
 8001a06:	d012      	beq.n	8001a2e <TIM_Base_SetConfig+0x2e>
 8001a08:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001a0c:	d00f      	beq.n	8001a2e <TIM_Base_SetConfig+0x2e>
 8001a0e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001a12:	4290      	cmp	r0, r2
 8001a14:	d00b      	beq.n	8001a2e <TIM_Base_SetConfig+0x2e>
 8001a16:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a1a:	4290      	cmp	r0, r2
 8001a1c:	d007      	beq.n	8001a2e <TIM_Base_SetConfig+0x2e>
 8001a1e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a22:	4290      	cmp	r0, r2
 8001a24:	d003      	beq.n	8001a2e <TIM_Base_SetConfig+0x2e>
 8001a26:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001a2a:	4290      	cmp	r0, r2
 8001a2c:	d119      	bne.n	8001a62 <TIM_Base_SetConfig+0x62>
    tmpcr1 |= Structure->CounterMode;
 8001a2e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001a30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001a34:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001a36:	4a23      	ldr	r2, [pc, #140]	; (8001ac4 <TIM_Base_SetConfig+0xc4>)
 8001a38:	4290      	cmp	r0, r2
 8001a3a:	d029      	beq.n	8001a90 <TIM_Base_SetConfig+0x90>
 8001a3c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001a40:	d026      	beq.n	8001a90 <TIM_Base_SetConfig+0x90>
 8001a42:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001a46:	4290      	cmp	r0, r2
 8001a48:	d022      	beq.n	8001a90 <TIM_Base_SetConfig+0x90>
 8001a4a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a4e:	4290      	cmp	r0, r2
 8001a50:	d01e      	beq.n	8001a90 <TIM_Base_SetConfig+0x90>
 8001a52:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a56:	4290      	cmp	r0, r2
 8001a58:	d01a      	beq.n	8001a90 <TIM_Base_SetConfig+0x90>
 8001a5a:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001a5e:	4290      	cmp	r0, r2
 8001a60:	d016      	beq.n	8001a90 <TIM_Base_SetConfig+0x90>
 8001a62:	4a19      	ldr	r2, [pc, #100]	; (8001ac8 <TIM_Base_SetConfig+0xc8>)
 8001a64:	4290      	cmp	r0, r2
 8001a66:	d013      	beq.n	8001a90 <TIM_Base_SetConfig+0x90>
 8001a68:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a6c:	4290      	cmp	r0, r2
 8001a6e:	d00f      	beq.n	8001a90 <TIM_Base_SetConfig+0x90>
 8001a70:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a74:	4290      	cmp	r0, r2
 8001a76:	d00b      	beq.n	8001a90 <TIM_Base_SetConfig+0x90>
 8001a78:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8001a7c:	4290      	cmp	r0, r2
 8001a7e:	d007      	beq.n	8001a90 <TIM_Base_SetConfig+0x90>
 8001a80:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a84:	4290      	cmp	r0, r2
 8001a86:	d003      	beq.n	8001a90 <TIM_Base_SetConfig+0x90>
 8001a88:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a8c:	4290      	cmp	r0, r2
 8001a8e:	d103      	bne.n	8001a98 <TIM_Base_SetConfig+0x98>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001a90:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001a92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001a96:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001a98:	694a      	ldr	r2, [r1, #20]
 8001a9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001a9e:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001aa0:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001aa2:	688b      	ldr	r3, [r1, #8]
 8001aa4:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001aa6:	680b      	ldr	r3, [r1, #0]
 8001aa8:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001aaa:	4b06      	ldr	r3, [pc, #24]	; (8001ac4 <TIM_Base_SetConfig+0xc4>)
 8001aac:	4298      	cmp	r0, r3
 8001aae:	d003      	beq.n	8001ab8 <TIM_Base_SetConfig+0xb8>
 8001ab0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001ab4:	4298      	cmp	r0, r3
 8001ab6:	d101      	bne.n	8001abc <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 8001ab8:	690b      	ldr	r3, [r1, #16]
 8001aba:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001abc:	2301      	movs	r3, #1
 8001abe:	6143      	str	r3, [r0, #20]
}
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	40010000 	.word	0x40010000
 8001ac8:	40014000 	.word	0x40014000

08001acc <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001acc:	6a03      	ldr	r3, [r0, #32]
 8001ace:	f023 0310 	bic.w	r3, r3, #16
 8001ad2:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001ad4:	6a03      	ldr	r3, [r0, #32]
{
 8001ad6:	b570      	push	{r4, r5, r6, lr}
  tmpcr2 =  TIMx->CR2;
 8001ad8:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001ada:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001adc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001ade:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001ae2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001ae6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001ae8:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001aec:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001af0:	4d10      	ldr	r5, [pc, #64]	; (8001b34 <TIM_OC2_SetConfig+0x68>)
 8001af2:	42a8      	cmp	r0, r5
 8001af4:	d003      	beq.n	8001afe <TIM_OC2_SetConfig+0x32>
 8001af6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001afa:	42a8      	cmp	r0, r5
 8001afc:	d114      	bne.n	8001b28 <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001afe:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001b00:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001b04:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001b08:	4d0a      	ldr	r5, [pc, #40]	; (8001b34 <TIM_OC2_SetConfig+0x68>)
 8001b0a:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8001b0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001b10:	d003      	beq.n	8001b1a <TIM_OC2_SetConfig+0x4e>
 8001b12:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b16:	42a8      	cmp	r0, r5
 8001b18:	d106      	bne.n	8001b28 <TIM_OC2_SetConfig+0x5c>
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001b1a:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001b1e:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001b22:	4335      	orrs	r5, r6
 8001b24:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8001b28:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001b2a:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001b2c:	684a      	ldr	r2, [r1, #4]
 8001b2e:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001b30:	6203      	str	r3, [r0, #32]
}
 8001b32:	bd70      	pop	{r4, r5, r6, pc}
 8001b34:	40010000 	.word	0x40010000

08001b38 <HAL_TIM_OC_Start>:
{
 8001b38:	b510      	push	{r4, lr}
 8001b3a:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	6800      	ldr	r0, [r0, #0]
 8001b40:	f001 fae7 	bl	8003112 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001b44:	6823      	ldr	r3, [r4, #0]
 8001b46:	4a0b      	ldr	r2, [pc, #44]	; (8001b74 <HAL_TIM_OC_Start+0x3c>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d003      	beq.n	8001b54 <HAL_TIM_OC_Start+0x1c>
 8001b4c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d103      	bne.n	8001b5c <HAL_TIM_OC_Start+0x24>
    __HAL_TIM_MOE_ENABLE(htim);
 8001b54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001b56:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001b5a:	645a      	str	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b5c:	689a      	ldr	r2, [r3, #8]
 8001b5e:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b62:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 8001b64:	bf1e      	ittt	ne
 8001b66:	681a      	ldrne	r2, [r3, #0]
 8001b68:	f042 0201 	orrne.w	r2, r2, #1
 8001b6c:	601a      	strne	r2, [r3, #0]
}
 8001b6e:	2000      	movs	r0, #0
 8001b70:	bd10      	pop	{r4, pc}
 8001b72:	bf00      	nop
 8001b74:	40010000 	.word	0x40010000

08001b78 <UTILS_PLL_IsBusy>:
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001b78:	4b05      	ldr	r3, [pc, #20]	; (8001b90 <UTILS_PLL_IsBusy+0x18>)
 8001b7a:	681a      	ldr	r2, [r3, #0]
  * @rmtoll CR           PLLI2SRDY    LL_RCC_PLLI2S_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLLI2S_IsReady(void)
{
  return (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) == (RCC_CR_PLLI2SRDY));
 8001b7c:	681b      	ldr	r3, [r3, #0]
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001b7e:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
  return (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) == (RCC_CR_PLLI2SRDY));
 8001b82:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
static ErrorStatus UTILS_PLL_IsBusy(void)
{
  ErrorStatus status = SUCCESS;

  /* Check if PLL is busy*/
  if(LL_RCC_PLL_IsReady() != 0U)
 8001b86:	4313      	orrs	r3, r2
    /* PLLI2S configuration cannot be modified */
    status = ERROR;
  }
#endif /*RCC_PLLI2S_SUPPORT*/
  return status;
}
 8001b88:	bf14      	ite	ne
 8001b8a:	2001      	movne	r0, #1
 8001b8c:	2000      	moveq	r0, #0
 8001b8e:	4770      	bx	lr
 8001b90:	40023800 	.word	0x40023800

08001b94 <UTILS_SetFlashLatency.part.0>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  */
__STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void)
{
  return (uint32_t)(READ_BIT(PWR->CR, PWR_CR_VOS));
 8001b94:	4b21      	ldr	r3, [pc, #132]	; (8001c1c <UTILS_SetFlashLatency.part.0+0x88>)
 8001b96:	681b      	ldr	r3, [r3, #0]
    if(LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE1)
 8001b98:	f413 4380 	ands.w	r3, r3, #16384	; 0x4000
 8001b9c:	d01b      	beq.n	8001bd6 <UTILS_SetFlashLatency.part.0+0x42>
      if((HCLK_Frequency > UTILS_SCALE1_LATENCY5_FREQ)&&(latency == LL_FLASH_LATENCY_0))
 8001b9e:	4b20      	ldr	r3, [pc, #128]	; (8001c20 <UTILS_SetFlashLatency.part.0+0x8c>)
 8001ba0:	4298      	cmp	r0, r3
 8001ba2:	d809      	bhi.n	8001bb8 <UTILS_SetFlashLatency.part.0+0x24>
      if((HCLK_Frequency > UTILS_SCALE1_LATENCY4_FREQ)&&(latency == LL_FLASH_LATENCY_0))
 8001ba4:	4b1f      	ldr	r3, [pc, #124]	; (8001c24 <UTILS_SetFlashLatency.part.0+0x90>)
 8001ba6:	4298      	cmp	r0, r3
 8001ba8:	d901      	bls.n	8001bae <UTILS_SetFlashLatency.part.0+0x1a>
        latency = LL_FLASH_LATENCY_4;
 8001baa:	2304      	movs	r3, #4
 8001bac:	e005      	b.n	8001bba <UTILS_SetFlashLatency.part.0+0x26>
      if((HCLK_Frequency > UTILS_SCALE1_LATENCY3_FREQ)&&(latency == LL_FLASH_LATENCY_0))
 8001bae:	4b1e      	ldr	r3, [pc, #120]	; (8001c28 <UTILS_SetFlashLatency.part.0+0x94>)
 8001bb0:	4298      	cmp	r0, r3
 8001bb2:	d906      	bls.n	8001bc2 <UTILS_SetFlashLatency.part.0+0x2e>
        latency = LL_FLASH_LATENCY_3;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	e000      	b.n	8001bba <UTILS_SetFlashLatency.part.0+0x26>
        latency = LL_FLASH_LATENCY_5;
 8001bb8:	2305      	movs	r3, #5
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	bf38      	it	cc
 8001bbe:	2301      	movcc	r3, #1
 8001bc0:	e009      	b.n	8001bd6 <UTILS_SetFlashLatency.part.0+0x42>
      if((HCLK_Frequency > UTILS_SCALE1_LATENCY2_FREQ)&&(latency == LL_FLASH_LATENCY_0))
 8001bc2:	4b1a      	ldr	r3, [pc, #104]	; (8001c2c <UTILS_SetFlashLatency.part.0+0x98>)
 8001bc4:	4298      	cmp	r0, r3
 8001bc6:	d901      	bls.n	8001bcc <UTILS_SetFlashLatency.part.0+0x38>
        latency = LL_FLASH_LATENCY_2;
 8001bc8:	2302      	movs	r3, #2
 8001bca:	e004      	b.n	8001bd6 <UTILS_SetFlashLatency.part.0+0x42>
        if((HCLK_Frequency > UTILS_SCALE1_LATENCY1_FREQ)&&(latency == LL_FLASH_LATENCY_0))
 8001bcc:	4b18      	ldr	r3, [pc, #96]	; (8001c30 <UTILS_SetFlashLatency.part.0+0x9c>)
 8001bce:	4298      	cmp	r0, r3
  uint32_t latency = LL_FLASH_LATENCY_0;  /* default value 0WS */
 8001bd0:	f04f 0300 	mov.w	r3, #0
        if((HCLK_Frequency > UTILS_SCALE1_LATENCY1_FREQ)&&(latency == LL_FLASH_LATENCY_0))
 8001bd4:	d8f1      	bhi.n	8001bba <UTILS_SetFlashLatency.part.0+0x26>
 8001bd6:	4a11      	ldr	r2, [pc, #68]	; (8001c1c <UTILS_SetFlashLatency.part.0+0x88>)
 8001bd8:	6812      	ldr	r2, [r2, #0]
    if(LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE2)
 8001bda:	0452      	lsls	r2, r2, #17
 8001bdc:	d411      	bmi.n	8001c02 <UTILS_SetFlashLatency.part.0+0x6e>
      if((HCLK_Frequency > UTILS_SCALE2_LATENCY4_FREQ)&&(latency == LL_FLASH_LATENCY_0))
 8001bde:	4a15      	ldr	r2, [pc, #84]	; (8001c34 <UTILS_SetFlashLatency.part.0+0xa0>)
 8001be0:	4290      	cmp	r0, r2
 8001be2:	d908      	bls.n	8001bf6 <UTILS_SetFlashLatency.part.0+0x62>
      if((HCLK_Frequency > UTILS_SCALE2_LATENCY3_FREQ)&&(latency == LL_FLASH_LATENCY_0))
 8001be4:	4a10      	ldr	r2, [pc, #64]	; (8001c28 <UTILS_SetFlashLatency.part.0+0x94>)
        latency = LL_FLASH_LATENCY_4;
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	bf08      	it	eq
 8001bea:	2304      	moveq	r3, #4
      if((HCLK_Frequency > UTILS_SCALE2_LATENCY3_FREQ)&&(latency == LL_FLASH_LATENCY_0))
 8001bec:	4290      	cmp	r0, r2
 8001bee:	d805      	bhi.n	8001bfc <UTILS_SetFlashLatency.part.0+0x68>
      if((HCLK_Frequency > UTILS_SCALE2_LATENCY2_FREQ)&&(latency == LL_FLASH_LATENCY_0))
 8001bf0:	4a0e      	ldr	r2, [pc, #56]	; (8001c2c <UTILS_SetFlashLatency.part.0+0x98>)
 8001bf2:	4290      	cmp	r0, r2
 8001bf4:	d802      	bhi.n	8001bfc <UTILS_SetFlashLatency.part.0+0x68>
        if((HCLK_Frequency > UTILS_SCALE2_LATENCY1_FREQ)&&(latency == LL_FLASH_LATENCY_0))
 8001bf6:	4a0e      	ldr	r2, [pc, #56]	; (8001c30 <UTILS_SetFlashLatency.part.0+0x9c>)
 8001bf8:	4290      	cmp	r0, r2
 8001bfa:	d902      	bls.n	8001c02 <UTILS_SetFlashLatency.part.0+0x6e>
 8001bfc:	2b01      	cmp	r3, #1
 8001bfe:	bf38      	it	cc
 8001c00:	2301      	movcc	r3, #1
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001c02:	490d      	ldr	r1, [pc, #52]	; (8001c38 <UTILS_SetFlashLatency.part.0+0xa4>)
 8001c04:	680a      	ldr	r2, [r1, #0]
 8001c06:	f022 020f 	bic.w	r2, r2, #15
 8001c0a:	431a      	orrs	r2, r3
 8001c0c:	600a      	str	r2, [r1, #0]
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001c0e:	6808      	ldr	r0, [r1, #0]
 8001c10:	f000 000f 	and.w	r0, r0, #15
  return status;
 8001c14:	1ac0      	subs	r0, r0, r3
 8001c16:	bf18      	it	ne
 8001c18:	2001      	movne	r0, #1
}
 8001c1a:	4770      	bx	lr
 8001c1c:	40007000 	.word	0x40007000
 8001c20:	08f0d180 	.word	0x08f0d180
 8001c24:	07270e00 	.word	0x07270e00
 8001c28:	055d4a80 	.word	0x055d4a80
 8001c2c:	03938700 	.word	0x03938700
 8001c30:	01c9c380 	.word	0x01c9c380
 8001c34:	00b71b00 	.word	0x00b71b00
 8001c38:	40023c00 	.word	0x40023c00

08001c3c <UTILS_EnablePLLAndSwitchSystem>:
  assert_param(IS_LL_UTILS_SYSCLK_DIV(UTILS_ClkInitStruct->AHBCLKDivider));
  assert_param(IS_LL_UTILS_APB1_DIV(UTILS_ClkInitStruct->APB1CLKDivider));
  assert_param(IS_LL_UTILS_APB2_DIV(UTILS_ClkInitStruct->APB2CLKDivider));

  /* Calculate HCLK frequency */
  hclk_frequency = __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHBCLKDivider);
 8001c3c:	680b      	ldr	r3, [r1, #0]
 8001c3e:	4a24      	ldr	r2, [pc, #144]	; (8001cd0 <UTILS_EnablePLLAndSwitchSystem+0x94>)
 8001c40:	f3c3 1303 	ubfx	r3, r3, #4, #4
{
 8001c44:	b570      	push	{r4, r5, r6, lr}
  hclk_frequency = __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHBCLKDivider);
 8001c46:	5cd3      	ldrb	r3, [r2, r3]

  /* Increasing the number of wait states because of higher CPU frequency */
  if(SystemCoreClock < hclk_frequency)
 8001c48:	4e22      	ldr	r6, [pc, #136]	; (8001cd4 <UTILS_EnablePLLAndSwitchSystem+0x98>)
  hclk_frequency = __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHBCLKDivider);
 8001c4a:	fa20 f403 	lsr.w	r4, r0, r3
  if(SystemCoreClock < hclk_frequency)
 8001c4e:	6833      	ldr	r3, [r6, #0]
 8001c50:	42a3      	cmp	r3, r4
{
 8001c52:	460d      	mov	r5, r1
  if(SystemCoreClock < hclk_frequency)
 8001c54:	d327      	bcc.n	8001ca6 <UTILS_EnablePLLAndSwitchSystem+0x6a>
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001c56:	4b20      	ldr	r3, [pc, #128]	; (8001cd8 <UTILS_EnablePLLAndSwitchSystem+0x9c>)
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001c5e:	601a      	str	r2, [r3, #0]
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001c60:	681a      	ldr	r2, [r3, #0]
  /* Update system clock configuration */
  if(status == SUCCESS)
  {
    /* Enable PLL */
    LL_RCC_PLL_Enable();
    while (LL_RCC_PLL_IsReady() != 1U)
 8001c62:	0192      	lsls	r2, r2, #6
 8001c64:	d5fc      	bpl.n	8001c60 <UTILS_EnablePLLAndSwitchSystem+0x24>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001c66:	689a      	ldr	r2, [r3, #8]
 8001c68:	6829      	ldr	r1, [r5, #0]
 8001c6a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001c6e:	430a      	orrs	r2, r1
 8001c70:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001c72:	689a      	ldr	r2, [r3, #8]
 8001c74:	f022 0203 	bic.w	r2, r2, #3
 8001c78:	f042 0202 	orr.w	r2, r2, #2
 8001c7c:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001c7e:	4b16      	ldr	r3, [pc, #88]	; (8001cd8 <UTILS_EnablePLLAndSwitchSystem+0x9c>)
 8001c80:	689a      	ldr	r2, [r3, #8]
 8001c82:	f002 020c 	and.w	r2, r2, #12
    }

    /* Sysclk activation on the main PLL */
    LL_RCC_SetAHBPrescaler(UTILS_ClkInitStruct->AHBCLKDivider);
    LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
    while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001c86:	2a08      	cmp	r2, #8
 8001c88:	d1fa      	bne.n	8001c80 <UTILS_EnablePLLAndSwitchSystem+0x44>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001c8a:	689a      	ldr	r2, [r3, #8]
 8001c8c:	6869      	ldr	r1, [r5, #4]
 8001c8e:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8001c92:	430a      	orrs	r2, r1
 8001c94:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001c96:	689a      	ldr	r2, [r3, #8]
 8001c98:	68a9      	ldr	r1, [r5, #8]
 8001c9a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001c9e:	430a      	orrs	r2, r1
 8001ca0:	609a      	str	r2, [r3, #8]
}
 8001ca2:	2000      	movs	r0, #0
 8001ca4:	e005      	b.n	8001cb2 <UTILS_EnablePLLAndSwitchSystem+0x76>
  if(HCLK_Frequency == 0U)
 8001ca6:	b174      	cbz	r4, 8001cc6 <UTILS_EnablePLLAndSwitchSystem+0x8a>
 8001ca8:	4620      	mov	r0, r4
 8001caa:	f7ff ff73 	bl	8001b94 <UTILS_SetFlashLatency.part.0>
  if(status == SUCCESS)
 8001cae:	2800      	cmp	r0, #0
 8001cb0:	d0d1      	beq.n	8001c56 <UTILS_EnablePLLAndSwitchSystem+0x1a>
    LL_RCC_SetAPB1Prescaler(UTILS_ClkInitStruct->APB1CLKDivider);
    LL_RCC_SetAPB2Prescaler(UTILS_ClkInitStruct->APB2CLKDivider);
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(SystemCoreClock > hclk_frequency)
 8001cb2:	6833      	ldr	r3, [r6, #0]
 8001cb4:	42a3      	cmp	r3, r4
 8001cb6:	d903      	bls.n	8001cc0 <UTILS_EnablePLLAndSwitchSystem+0x84>
  if(HCLK_Frequency == 0U)
 8001cb8:	b13c      	cbz	r4, 8001cca <UTILS_EnablePLLAndSwitchSystem+0x8e>
 8001cba:	4620      	mov	r0, r4
 8001cbc:	f7ff ff6a 	bl	8001b94 <UTILS_SetFlashLatency.part.0>
    /* Set FLASH latency to lowest latency */
    status = UTILS_SetFlashLatency(hclk_frequency);
  }

  /* Update SystemCoreClock variable */
  if(status == SUCCESS)
 8001cc0:	b900      	cbnz	r0, 8001cc4 <UTILS_EnablePLLAndSwitchSystem+0x88>
  SystemCoreClock = HCLKFrequency;
 8001cc2:	6034      	str	r4, [r6, #0]
  {
    LL_SetSystemCoreClock(hclk_frequency);
  }

  return status;
}
 8001cc4:	bd70      	pop	{r4, r5, r6, pc}
    status = ERROR;
 8001cc6:	2001      	movs	r0, #1
 8001cc8:	e7f3      	b.n	8001cb2 <UTILS_EnablePLLAndSwitchSystem+0x76>
 8001cca:	2001      	movs	r0, #1
 8001ccc:	e7fa      	b.n	8001cc4 <UTILS_EnablePLLAndSwitchSystem+0x88>
 8001cce:	bf00      	nop
 8001cd0:	0800393e 	.word	0x0800393e
 8001cd4:	2000108c 	.word	0x2000108c
 8001cd8:	40023800 	.word	0x40023800

08001cdc <LL_PLL_ConfigSystemClock_HSE>:
{
 8001cdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ce0:	460d      	mov	r5, r1
 8001ce2:	4604      	mov	r4, r0
 8001ce4:	4690      	mov	r8, r2
 8001ce6:	4619      	mov	r1, r3
  if(UTILS_PLL_IsBusy() == SUCCESS)
 8001ce8:	f7ff ff46 	bl	8001b78 <UTILS_PLL_IsBusy>
 8001cec:	2800      	cmp	r0, #0
 8001cee:	d138      	bne.n	8001d62 <LL_PLL_ConfigSystemClock_HSE+0x86>
  pllfreq = PLL_InputFrequency / (UTILS_PLLInitStruct->PLLM & (RCC_PLLCFGR_PLLM >> RCC_PLLCFGR_PLLM_Pos));
 8001cf0:	f8d8 6000 	ldr.w	r6, [r8]
  pllfreq = pllfreq * (UTILS_PLLInitStruct->PLLN & (RCC_PLLCFGR_PLLN >> RCC_PLLCFGR_PLLN_Pos));
 8001cf4:	f8d8 7004 	ldr.w	r7, [r8, #4]
  pllfreq = pllfreq / (((UTILS_PLLInitStruct->PLLP >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001cf8:	f8d8 3008 	ldr.w	r3, [r8, #8]
  pllfreq = PLL_InputFrequency / (UTILS_PLLInitStruct->PLLM & (RCC_PLLCFGR_PLLM >> RCC_PLLCFGR_PLLM_Pos));
 8001cfc:	f006 003f 	and.w	r0, r6, #63	; 0x3f
 8001d00:	fbb4 f4f0 	udiv	r4, r4, r0
  pllfreq = pllfreq * (UTILS_PLLInitStruct->PLLN & (RCC_PLLCFGR_PLLN >> RCC_PLLCFGR_PLLN_Pos));
 8001d04:	f3c7 0008 	ubfx	r0, r7, #0, #9
 8001d08:	4344      	muls	r4, r0
  pllfreq = pllfreq / (((UTILS_PLLInitStruct->PLLP >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001d0a:	0c18      	lsrs	r0, r3, #16
 8001d0c:	3001      	adds	r0, #1
 8001d0e:	0040      	lsls	r0, r0, #1
 8001d10:	fbb4 f0f0 	udiv	r0, r4, r0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8001d14:	4c14      	ldr	r4, [pc, #80]	; (8001d68 <LL_PLL_ConfigSystemClock_HSE+0x8c>)
 8001d16:	6822      	ldr	r2, [r4, #0]
    if(LL_RCC_HSE_IsReady() != 1U)
 8001d18:	0392      	lsls	r2, r2, #14
 8001d1a:	d40f      	bmi.n	8001d3c <LL_PLL_ConfigSystemClock_HSE+0x60>
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 8001d1c:	6822      	ldr	r2, [r4, #0]
      if(HSEBypass == LL_UTILS_HSEBYPASS_ON)
 8001d1e:	2d01      	cmp	r5, #1
 8001d20:	bf0c      	ite	eq
 8001d22:	f442 2280 	orreq.w	r2, r2, #262144	; 0x40000
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8001d26:	f422 2280 	bicne.w	r2, r2, #262144	; 0x40000
 8001d2a:	6022      	str	r2, [r4, #0]
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001d2c:	6822      	ldr	r2, [r4, #0]
 8001d2e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001d32:	6022      	str	r2, [r4, #0]
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8001d34:	4c0c      	ldr	r4, [pc, #48]	; (8001d68 <LL_PLL_ConfigSystemClock_HSE+0x8c>)
 8001d36:	6822      	ldr	r2, [r4, #0]
      while (LL_RCC_HSE_IsReady() != 1U)
 8001d38:	0392      	lsls	r2, r2, #14
 8001d3a:	d5fc      	bpl.n	8001d36 <LL_PLL_ConfigSystemClock_HSE+0x5a>
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 8001d3c:	4c0a      	ldr	r4, [pc, #40]	; (8001d68 <LL_PLL_ConfigSystemClock_HSE+0x8c>)
 8001d3e:	4a0b      	ldr	r2, [pc, #44]	; (8001d6c <LL_PLL_ConfigSystemClock_HSE+0x90>)
 8001d40:	6865      	ldr	r5, [r4, #4]
 8001d42:	402a      	ands	r2, r5
 8001d44:	ea42 1287 	orr.w	r2, r2, r7, lsl #6
 8001d48:	4332      	orrs	r2, r6
 8001d4a:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001d4e:	6062      	str	r2, [r4, #4]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8001d50:	6862      	ldr	r2, [r4, #4]
 8001d52:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001d56:	431a      	orrs	r2, r3
 8001d58:	6062      	str	r2, [r4, #4]
}
 8001d5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct);
 8001d5e:	f7ff bf6d 	b.w	8001c3c <UTILS_EnablePLLAndSwitchSystem>
}
 8001d62:	2001      	movs	r0, #1
 8001d64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001d68:	40023800 	.word	0x40023800
 8001d6c:	ffbf8000 	.word	0xffbf8000

08001d70 <z_sys_device_do_config_level>:
#endif
		/* End marker */
		__device_init_end,
	};

	for (info = config_levels[level]; info < config_levels[level+1];
 8001d70:	4b09      	ldr	r3, [pc, #36]	; (8001d98 <z_sys_device_do_config_level+0x28>)
{
 8001d72:	b570      	push	{r4, r5, r6, lr}
	for (info = config_levels[level]; info < config_levels[level+1];
 8001d74:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
 8001d78:	3001      	adds	r0, #1
		retval = device_conf->init(info);
		if (retval != 0) {
			/* Initialization failed. Clear the API struct so that
			 * device_get_binding() will not succeed for it.
			 */
			info->driver_api = NULL;
 8001d7a:	2600      	movs	r6, #0
	for (info = config_levels[level]; info < config_levels[level+1];
 8001d7c:	f853 5020 	ldr.w	r5, [r3, r0, lsl #2]
 8001d80:	42a5      	cmp	r5, r4
 8001d82:	d800      	bhi.n	8001d86 <z_sys_device_do_config_level+0x16>
		} else {
			z_object_init(info);
		}
	}
}
 8001d84:	bd70      	pop	{r4, r5, r6, pc}
		retval = device_conf->init(info);
 8001d86:	6823      	ldr	r3, [r4, #0]
 8001d88:	4620      	mov	r0, r4
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	4798      	blx	r3
		if (retval != 0) {
 8001d8e:	b100      	cbz	r0, 8001d92 <z_sys_device_do_config_level+0x22>
			info->driver_api = NULL;
 8001d90:	6066      	str	r6, [r4, #4]
								info++) {
 8001d92:	340c      	adds	r4, #12
 8001d94:	e7f4      	b.n	8001d80 <z_sys_device_do_config_level+0x10>
 8001d96:	bf00      	nop
 8001d98:	0800388c 	.word	0x0800388c

08001d9c <z_impl_device_get_binding>:
	/* Split the search into two loops: in the common scenario, where
	 * device names are stored in ROM (and are referenced by the user
	 * with CONFIG_* macros), only cheap pointer comparisons will be
	 * performed.  Reserve string comparisons for a fallback.
	 */
	for (info = __device_init_start; info != __device_init_end; info++) {
 8001d9c:	4b10      	ldr	r3, [pc, #64]	; (8001de0 <z_impl_device_get_binding+0x44>)
{
 8001d9e:	b570      	push	{r4, r5, r6, lr}
	for (info = __device_init_start; info != __device_init_end; info++) {
 8001da0:	4c10      	ldr	r4, [pc, #64]	; (8001de4 <z_impl_device_get_binding+0x48>)
{
 8001da2:	4605      	mov	r5, r0
 8001da4:	461e      	mov	r6, r3
	for (info = __device_init_start; info != __device_init_end; info++) {
 8001da6:	429c      	cmp	r4, r3
 8001da8:	d104      	bne.n	8001db4 <z_impl_device_get_binding+0x18>
		    (info->config->name == name)) {
			return info;
		}
	}

	for (info = __device_init_start; info != __device_init_end; info++) {
 8001daa:	4c0e      	ldr	r4, [pc, #56]	; (8001de4 <z_impl_device_get_binding+0x48>)
 8001dac:	42b4      	cmp	r4, r6
 8001dae:	d109      	bne.n	8001dc4 <z_impl_device_get_binding+0x28>
		if (strcmp(name, info->config->name) == 0) {
			return info;
		}
	}

	return NULL;
 8001db0:	2400      	movs	r4, #0
 8001db2:	e012      	b.n	8001dda <z_impl_device_get_binding+0x3e>
		if ((info->driver_api != NULL) &&
 8001db4:	6862      	ldr	r2, [r4, #4]
 8001db6:	b11a      	cbz	r2, 8001dc0 <z_impl_device_get_binding+0x24>
		    (info->config->name == name)) {
 8001db8:	6822      	ldr	r2, [r4, #0]
		if ((info->driver_api != NULL) &&
 8001dba:	6812      	ldr	r2, [r2, #0]
 8001dbc:	42aa      	cmp	r2, r5
 8001dbe:	d00c      	beq.n	8001dda <z_impl_device_get_binding+0x3e>
	for (info = __device_init_start; info != __device_init_end; info++) {
 8001dc0:	340c      	adds	r4, #12
 8001dc2:	e7f0      	b.n	8001da6 <z_impl_device_get_binding+0xa>
		if (info->driver_api == NULL) {
 8001dc4:	6863      	ldr	r3, [r4, #4]
 8001dc6:	b90b      	cbnz	r3, 8001dcc <z_impl_device_get_binding+0x30>
	for (info = __device_init_start; info != __device_init_end; info++) {
 8001dc8:	340c      	adds	r4, #12
 8001dca:	e7ef      	b.n	8001dac <z_impl_device_get_binding+0x10>
		if (strcmp(name, info->config->name) == 0) {
 8001dcc:	6823      	ldr	r3, [r4, #0]
 8001dce:	4628      	mov	r0, r5
 8001dd0:	6819      	ldr	r1, [r3, #0]
 8001dd2:	f000 fec3 	bl	8002b5c <strcmp>
 8001dd6:	2800      	cmp	r0, #0
 8001dd8:	d1f6      	bne.n	8001dc8 <z_impl_device_get_binding+0x2c>
}
 8001dda:	4620      	mov	r0, r4
 8001ddc:	bd70      	pop	{r4, r5, r6, pc}
 8001dde:	bf00      	nop
 8001de0:	20001194 	.word	0x20001194
 8001de4:	20001098 	.word	0x20001098

08001de8 <z_bss_zero>:
 * This routine clears the BSS region, so all bytes are 0.
 *
 * @return N/A
 */
void z_bss_zero(void)
{
 8001de8:	b508      	push	{r3, lr}
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
 8001dea:	4807      	ldr	r0, [pc, #28]	; (8001e08 <z_bss_zero+0x20>)
 8001dec:	4a07      	ldr	r2, [pc, #28]	; (8001e0c <z_bss_zero+0x24>)
 8001dee:	2100      	movs	r1, #0
 8001df0:	1a12      	subs	r2, r2, r0
 8001df2:	f000 feea 	bl	8002bca <memset>
#ifdef DT_CCM_BASE_ADDRESS
	(void)memset(&__ccm_bss_start, 0,
 8001df6:	4806      	ldr	r0, [pc, #24]	; (8001e10 <z_bss_zero+0x28>)
 8001df8:	4a06      	ldr	r2, [pc, #24]	; (8001e14 <z_bss_zero+0x2c>)
#endif	/* CONFIG_CODE_DATA_RELOCATION */
#ifdef CONFIG_COVERAGE_GCOV
	(void)memset(&__gcov_bss_start, 0,
		 ((u32_t) &__gcov_bss_end - (u32_t) &__gcov_bss_start));
#endif
}
 8001dfa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memset(&__ccm_bss_start, 0,
 8001dfe:	1a12      	subs	r2, r2, r0
 8001e00:	2100      	movs	r1, #0
 8001e02:	f000 bee2 	b.w	8002bca <memset>
 8001e06:	bf00      	nop
 8001e08:	20000000 	.word	0x20000000
 8001e0c:	200002d8 	.word	0x200002d8
 8001e10:	10000000 	.word	0x10000000
 8001e14:	10000000 	.word	0x10000000

08001e18 <z_data_copy>:
 * @return N/A
 */
void z_data_copy(void)
{
	(void)memcpy(&__data_ram_start, &__data_rom_start,
		 __data_ram_end - __data_ram_start);
 8001e18:	4809      	ldr	r0, [pc, #36]	; (8001e40 <z_data_copy+0x28>)
	(void)memcpy(&__data_ram_start, &__data_rom_start,
 8001e1a:	4a0a      	ldr	r2, [pc, #40]	; (8001e44 <z_data_copy+0x2c>)
 8001e1c:	490a      	ldr	r1, [pc, #40]	; (8001e48 <z_data_copy+0x30>)
{
 8001e1e:	b508      	push	{r3, lr}
	(void)memcpy(&__data_ram_start, &__data_rom_start,
 8001e20:	1a12      	subs	r2, r2, r0
 8001e22:	f000 fea7 	bl	8002b74 <memcpy>
#ifdef CONFIG_ARCH_HAS_RAMFUNC_SUPPORT
	(void)memcpy(&_ramfunc_ram_start, &_ramfunc_rom_start,
 8001e26:	4a09      	ldr	r2, [pc, #36]	; (8001e4c <z_data_copy+0x34>)
 8001e28:	4909      	ldr	r1, [pc, #36]	; (8001e50 <z_data_copy+0x38>)
 8001e2a:	480a      	ldr	r0, [pc, #40]	; (8001e54 <z_data_copy+0x3c>)
 8001e2c:	f000 fea2 	bl	8002b74 <memcpy>
		 (uintptr_t) &_ramfunc_ram_size);
#endif /* CONFIG_ARCH_HAS_RAMFUNC_SUPPORT */
#ifdef DT_CCM_BASE_ADDRESS
	(void)memcpy(&__ccm_data_start, &__ccm_data_rom_start,
		 __ccm_data_end - __ccm_data_start);
 8001e30:	4809      	ldr	r0, [pc, #36]	; (8001e58 <z_data_copy+0x40>)
	(void)memcpy(&__ccm_data_start, &__ccm_data_rom_start,
 8001e32:	4a0a      	ldr	r2, [pc, #40]	; (8001e5c <z_data_copy+0x44>)
 8001e34:	490a      	ldr	r1, [pc, #40]	; (8001e60 <z_data_copy+0x48>)
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
 8001e36:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&__ccm_data_start, &__ccm_data_rom_start,
 8001e3a:	1a12      	subs	r2, r2, r0
 8001e3c:	f000 be9a 	b.w	8002b74 <memcpy>
 8001e40:	20001018 	.word	0x20001018
 8001e44:	200011a8 	.word	0x200011a8
 8001e48:	080039a0 	.word	0x080039a0
 8001e4c:	00000000 	.word	0x00000000
 8001e50:	080039a0 	.word	0x080039a0
 8001e54:	20000000 	.word	0x20000000
 8001e58:	10000000 	.word	0x10000000
 8001e5c:	10000000 	.word	0x10000000
 8001e60:	08003b30 	.word	0x08003b30

08001e64 <bg_thread_main>:
 * init functions, then invokes application's main() routine.
 *
 * @return N/A
 */
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
 8001e64:	b508      	push	{r3, lr}
	static const unsigned int boot_delay = CONFIG_BOOT_DELAY;
#else
	static const unsigned int boot_delay;
#endif

	z_sys_post_kernel = true;
 8001e66:	4b0c      	ldr	r3, [pc, #48]	; (8001e98 <bg_thread_main+0x34>)
 8001e68:	2201      	movs	r2, #1

	z_sys_device_do_config_level(_SYS_INIT_LEVEL_POST_KERNEL);
 8001e6a:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
 8001e6c:	701a      	strb	r2, [r3, #0]
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_POST_KERNEL);
 8001e6e:	f7ff ff7f 	bl	8001d70 <z_sys_device_do_config_level>
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
 8001e72:	4a0a      	ldr	r2, [pc, #40]	; (8001e9c <bg_thread_main+0x38>)
 8001e74:	490a      	ldr	r1, [pc, #40]	; (8001ea0 <bg_thread_main+0x3c>)
 8001e76:	480b      	ldr	r0, [pc, #44]	; (8001ea4 <bg_thread_main+0x40>)
 8001e78:	f000 fd23 	bl	80028c2 <printk>
			KERNEL_VERSION_STRING, BOOT_DELAY_BANNER);
#endif
#endif

	/* Final init level before app starts */
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_APPLICATION);
 8001e7c:	2003      	movs	r0, #3
 8001e7e:	f7ff ff77 	bl	8001d70 <z_sys_device_do_config_level>
	extern void __do_init_array_aux(void);
	__do_global_ctors_aux();
	__do_init_array_aux();
#endif

	z_init_static_threads();
 8001e82:	f000 fb81 	bl	8002588 <z_init_static_threads>
	z_timestamp_main = k_cycle_get_32();
#endif

	extern void main(void);

	main();
 8001e86:	f7fe fb6f 	bl	8000568 <main>

	/* Mark nonessenrial since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
 8001e8a:	4a07      	ldr	r2, [pc, #28]	; (8001ea8 <bg_thread_main+0x44>)
 8001e8c:	7b13      	ldrb	r3, [r2, #12]
 8001e8e:	f023 0301 	bic.w	r3, r3, #1
 8001e92:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
 8001e94:	bd08      	pop	{r3, pc}
 8001e96:	bf00      	nop
 8001e98:	200002d5 	.word	0x200002d5
 8001e9c:	08003995 	.word	0x08003995
 8001ea0:	0800394e 	.word	0x0800394e
 8001ea4:	0800396f 	.word	0x0800396f
 8001ea8:	20000224 	.word	0x20000224

08001eac <z_cstart>:
 * cleared/zeroed.
 *
 * @return Does not return
 */
FUNC_NORETURN void z_cstart(void)
{
 8001eac:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	u32_t msp = (u32_t)(Z_THREAD_STACK_BUFFER(z_interrupt_stacks[0])) +
 8001eb0:	f8df a0fc 	ldr.w	sl, [pc, #252]	; 8001fb0 <z_cstart+0x104>
 8001eb4:	b0a5      	sub	sp, #148	; 0x94
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8001eb6:	f38a 8808 	msr	MSP, sl
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
 8001eba:	4d35      	ldr	r5, [pc, #212]	; (8001f90 <z_cstart+0xe4>)
	_kernel.ready_q.cache = &z_main_thread;
 8001ebc:	4e35      	ldr	r6, [pc, #212]	; (8001f94 <z_cstart+0xe8>)
 8001ebe:	696b      	ldr	r3, [r5, #20]
	z_setup_new_thread(&z_main_thread, z_main_stack,
 8001ec0:	f8df b0f0 	ldr.w	fp, [pc, #240]	; 8001fb4 <z_cstart+0x108>
 8001ec4:	f8df 90f0 	ldr.w	r9, [pc, #240]	; 8001fb8 <z_cstart+0x10c>
	z_setup_new_thread(thread, stack,
 8001ec8:	4f33      	ldr	r7, [pc, #204]	; (8001f98 <z_cstart+0xec>)
 8001eca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ece:	2400      	movs	r4, #0
 8001ed0:	616b      	str	r3, [r5, #20]
 8001ed2:	23f0      	movs	r3, #240	; 0xf0
 8001ed4:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
 8001ed8:	77ec      	strb	r4, [r5, #31]
 8001eda:	762c      	strb	r4, [r5, #24]
 8001edc:	766c      	strb	r4, [r5, #25]
 8001ede:	76ac      	strb	r4, [r5, #26]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
 8001ee0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001ee2:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8001ee6:	626b      	str	r3, [r5, #36]	; 0x24

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
 8001ee8:	f7ff f9f4 	bl	80012d4 <z_arm_fault_init>
	z_arm_cpu_idle_init();
 8001eec:	f7ff f8c4 	bl	8001078 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
 8001ef0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001ef4:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
 8001ef6:	62eb      	str	r3, [r5, #44]	; 0x2c

	/* perform any architecture-specific initialization */
	arch_kernel_init();

#ifdef CONFIG_MULTITHREADING
	struct k_thread dummy_thread = {
 8001ef8:	ab07      	add	r3, sp, #28
 8001efa:	2274      	movs	r2, #116	; 0x74
 8001efc:	4621      	mov	r1, r4
 8001efe:	4618      	mov	r0, r3
 8001f00:	f000 fe63 	bl	8002bca <memset>
# ifdef CONFIG_SCHED_CPU_MASK
		 .base.cpu_mask = -1,
# endif
	};

	_current_cpu->current = &dummy_thread;
 8001f04:	4d25      	ldr	r5, [pc, #148]	; (8001f9c <z_cstart+0xf0>)
	struct k_thread dummy_thread = {
 8001f06:	f04f 0801 	mov.w	r8, #1
	_current_cpu->current = &dummy_thread;
 8001f0a:	60a8      	str	r0, [r5, #8]
#endif

	/* perform basic hardware initialization */
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
 8001f0c:	4620      	mov	r0, r4
	struct k_thread dummy_thread = {
 8001f0e:	f88d 8029 	strb.w	r8, [sp, #41]	; 0x29
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
 8001f12:	f7ff ff2d 	bl	8001d70 <z_sys_device_do_config_level>
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
 8001f16:	4640      	mov	r0, r8
 8001f18:	f7ff ff2a 	bl	8001d70 <z_sys_device_do_config_level>
	z_sched_init();
 8001f1c:	f000 fa8e 	bl	800243c <z_sched_init>
	z_setup_new_thread(&z_main_thread, z_main_stack,
 8001f20:	4b1f      	ldr	r3, [pc, #124]	; (8001fa0 <z_cstart+0xf4>)
	_kernel.ready_q.cache = &z_main_thread;
 8001f22:	622e      	str	r6, [r5, #32]
	z_setup_new_thread(&z_main_thread, z_main_stack,
 8001f24:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f28:	4649      	mov	r1, r9
 8001f2a:	e9cd 8304 	strd	r8, r3, [sp, #16]
 8001f2e:	4630      	mov	r0, r6
 8001f30:	465b      	mov	r3, fp
 8001f32:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8001f36:	e9cd 4400 	strd	r4, r4, [sp]
 8001f3a:	f000 faff 	bl	800253c <z_setup_new_thread>
	sys_trace_thread_resume(thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
 8001f3e:	7b73      	ldrb	r3, [r6, #13]
	z_ready_thread(&z_main_thread);
 8001f40:	4630      	mov	r0, r6
 8001f42:	f023 0304 	bic.w	r3, r3, #4
 8001f46:	7373      	strb	r3, [r6, #13]
 8001f48:	f001 f945 	bl	80031d6 <z_ready_thread>
	z_setup_new_thread(thread, stack,
 8001f4c:	4b15      	ldr	r3, [pc, #84]	; (8001fa4 <z_cstart+0xf8>)
 8001f4e:	4916      	ldr	r1, [pc, #88]	; (8001fa8 <z_cstart+0xfc>)
 8001f50:	e9cd 8304 	strd	r8, r3, [sp, #16]
 8001f54:	230f      	movs	r3, #15
 8001f56:	e9cd 4302 	strd	r4, r3, [sp, #8]
 8001f5a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001f5e:	4b13      	ldr	r3, [pc, #76]	; (8001fac <z_cstart+0x100>)
 8001f60:	4638      	mov	r0, r7
 8001f62:	e9cd 4400 	strd	r4, r4, [sp]
 8001f66:	f000 fae9 	bl	800253c <z_setup_new_thread>
 8001f6a:	7b7b      	ldrb	r3, [r7, #13]
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
 8001f6c:	60ef      	str	r7, [r5, #12]
 8001f6e:	f023 0304 	bic.w	r3, r3, #4
 8001f72:	737b      	strb	r3, [r7, #13]
 * @return N/A
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
 8001f74:	f105 0318 	add.w	r3, r5, #24
	list->tail = (sys_dnode_t *)list;
 8001f78:	e9c5 3306 	strd	r3, r3, [r5, #24]
		_kernel.cpus[i].id = i;
 8001f7c:	752c      	strb	r4, [r5, #20]
		_kernel.cpus[i].irq_stack =
 8001f7e:	f8c5 a004 	str.w	sl, [r5, #4]
	arch_switch_to_main_thread(&z_main_thread, z_main_stack,
 8001f82:	465b      	mov	r3, fp
 8001f84:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f88:	4649      	mov	r1, r9
 8001f8a:	4630      	mov	r0, r6
 8001f8c:	f7ff f858 	bl	8001040 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
 8001f90:	e000ed00 	.word	0xe000ed00
 8001f94:	20000224 	.word	0x20000224
 8001f98:	200001b0 	.word	0x200001b0
 8001f9c:	20000298 	.word	0x20000298
 8001fa0:	08003996 	.word	0x08003996
 8001fa4:	0800399b 	.word	0x0800399b
 8001fa8:	200006d8 	.word	0x200006d8
 8001fac:	080032f5 	.word	0x080032f5
 8001fb0:	20001018 	.word	0x20001018
 8001fb4:	08001e65 	.word	0x08001e65
 8001fb8:	200002d8 	.word	0x200002d8

08001fbc <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
 8001fbc:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
 8001fbe:	4c08      	ldr	r4, [pc, #32]	; (8001fe0 <z_reset_time_slice+0x24>)
 8001fc0:	6823      	ldr	r3, [r4, #0]
 8001fc2:	b15b      	cbz	r3, 8001fdc <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + z_clock_elapsed();
 8001fc4:	f7fe ff8e 	bl	8000ee4 <z_clock_elapsed>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	6820      	ldr	r0, [r4, #0]
 8001fcc:	4a05      	ldr	r2, [pc, #20]	; (8001fe4 <z_reset_time_slice+0x28>)
 8001fce:	4403      	add	r3, r0
		z_set_timeout_expiry(slice_time, false);
	}
}
 8001fd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		_current_cpu->slice_ticks = slice_time + z_clock_elapsed();
 8001fd4:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
 8001fd6:	2100      	movs	r1, #0
 8001fd8:	f001 b96e 	b.w	80032b8 <z_set_timeout_expiry>
}
 8001fdc:	bd10      	pop	{r4, pc}
 8001fde:	bf00      	nop
 8001fe0:	200002cc 	.word	0x200002cc
 8001fe4:	20000298 	.word	0x20000298

08001fe8 <k_sched_time_slice_set>:

void k_sched_time_slice_set(s32_t slice, int prio)
{
 8001fe8:	b510      	push	{r4, lr}
 8001fea:	f04f 0310 	mov.w	r3, #16
 8001fee:	f3ef 8411 	mrs	r4, BASEPRI
 8001ff2:	f383 8811 	msr	BASEPRI, r3
 8001ff6:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
 8001ffa:	4b08      	ldr	r3, [pc, #32]	; (800201c <k_sched_time_slice_set+0x34>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	611a      	str	r2, [r3, #16]
		} else {
			return t / (from_hz / to_hz);
		}
	} else if (mul_ratio) {
		if (result32) {
			return ((u32_t)t) * (to_hz / from_hz);
 8002000:	230a      	movs	r3, #10
 8002002:	4358      	muls	r0, r3
		slice_time = k_ms_to_ticks_ceil32(slice);
 8002004:	4b06      	ldr	r3, [pc, #24]	; (8002020 <k_sched_time_slice_set+0x38>)
 8002006:	6018      	str	r0, [r3, #0]
		slice_max_prio = prio;
 8002008:	4b06      	ldr	r3, [pc, #24]	; (8002024 <k_sched_time_slice_set+0x3c>)
 800200a:	6019      	str	r1, [r3, #0]
		z_reset_time_slice();
 800200c:	f7ff ffd6 	bl	8001fbc <z_reset_time_slice>
	__asm__ volatile(
 8002010:	f384 8811 	msr	BASEPRI, r4
 8002014:	f3bf 8f6f 	isb	sy
	}
}
 8002018:	bd10      	pop	{r4, pc}
 800201a:	bf00      	nop
 800201c:	20000298 	.word	0x20000298
 8002020:	200002cc 	.word	0x200002cc
 8002024:	200002c8 	.word	0x200002c8

08002028 <k_sched_lock>:
	__asm__ volatile(
 8002028:	f04f 0310 	mov.w	r3, #16
 800202c:	f3ef 8111 	mrs	r1, BASEPRI
 8002030:	f383 8811 	msr	BASEPRI, r3
 8002034:	f3bf 8f6f 	isb	sy
{
#ifdef CONFIG_PREEMPT_ENABLED
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1, "");

	--_current->base.sched_locked;
 8002038:	4b04      	ldr	r3, [pc, #16]	; (800204c <k_sched_lock+0x24>)
 800203a:	689a      	ldr	r2, [r3, #8]
 800203c:	7bd3      	ldrb	r3, [r2, #15]
 800203e:	3b01      	subs	r3, #1
 8002040:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
 8002042:	f381 8811 	msr	BASEPRI, r1
 8002046:	f3bf 8f6f 	isb	sy
void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
		z_sched_lock();
	}
}
 800204a:	4770      	bx	lr
 800204c:	20000298 	.word	0x20000298

08002050 <z_priq_dumb_remove>:
}

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
#if defined(CONFIG_SWAP_NONATOMIC) && defined(CONFIG_SCHED_DUMB)
	if (pq == &_kernel.ready_q.runq && thread == _current &&
 8002050:	4b09      	ldr	r3, [pc, #36]	; (8002078 <z_priq_dumb_remove+0x28>)
 8002052:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8002056:	4282      	cmp	r2, r0
 8002058:	d105      	bne.n	8002066 <z_priq_dumb_remove+0x16>
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	428b      	cmp	r3, r1
 800205e:	d102      	bne.n	8002066 <z_priq_dumb_remove+0x16>
 8002060:	7b4b      	ldrb	r3, [r1, #13]
 8002062:	06db      	lsls	r3, r3, #27
 8002064:	d106      	bne.n	8002074 <z_priq_dumb_remove+0x24>
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	node->prev->next = node->next;
 8002066:	e9d1 3200 	ldrd	r3, r2, [r1]
 800206a:	6013      	str	r3, [r2, #0]
	node->next->prev = node->prev;
 800206c:	605a      	str	r2, [r3, #4]
	node->next = NULL;
 800206e:	2300      	movs	r3, #0
	node->prev = NULL;
 8002070:	e9c1 3300 	strd	r3, r3, [r1]
#endif

	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
}
 8002074:	4770      	bx	lr
 8002076:	bf00      	nop
 8002078:	20000298 	.word	0x20000298

0800207c <update_cache>:
{
 800207c:	b570      	push	{r4, r5, r6, lr}
	struct k_thread *thread = _priq_run_best(&_kernel.ready_q.runq);
 800207e:	4c10      	ldr	r4, [pc, #64]	; (80020c0 <update_cache+0x44>)
{
 8002080:	4606      	mov	r6, r0
	struct k_thread *thread = _priq_run_best(&_kernel.ready_q.runq);
 8002082:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002086:	f001 f89c 	bl	80031c2 <z_priq_dumb_best>
	if (_current->base.thread_state & _THREAD_ABORTING) {
 800208a:	68a3      	ldr	r3, [r4, #8]
 800208c:	7b59      	ldrb	r1, [r3, #13]
	struct k_thread *thread = _priq_run_best(&_kernel.ready_q.runq);
 800208e:	4605      	mov	r5, r0
	if (_current->base.thread_state & _THREAD_ABORTING) {
 8002090:	0688      	lsls	r0, r1, #26
		_current->base.thread_state |= _THREAD_DEAD;
 8002092:	bf44      	itt	mi
 8002094:	f041 0108 	orrmi.w	r1, r1, #8
 8002098:	7359      	strbmi	r1, [r3, #13]
	return thread ? thread : _current_cpu->idle_thread;
 800209a:	b905      	cbnz	r5, 800209e <update_cache+0x22>
 800209c:	68e5      	ldr	r5, [r4, #12]
	if (preempt_ok != 0) {
 800209e:	b94e      	cbnz	r6, 80020b4 <update_cache+0x38>
	if (z_is_thread_prevented_from_running(_current)) {
 80020a0:	7b5a      	ldrb	r2, [r3, #13]
 80020a2:	06d2      	lsls	r2, r2, #27
 80020a4:	d106      	bne.n	80020b4 <update_cache+0x38>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
 80020a6:	69aa      	ldr	r2, [r5, #24]
 80020a8:	b922      	cbnz	r2, 80020b4 <update_cache+0x38>
	if (is_preempt(_current) || is_metairq(thread)) {
 80020aa:	89da      	ldrh	r2, [r3, #14]
 80020ac:	2a7f      	cmp	r2, #127	; 0x7f
 80020ae:	d901      	bls.n	80020b4 <update_cache+0x38>
		_kernel.ready_q.cache = _current;
 80020b0:	6223      	str	r3, [r4, #32]
}
 80020b2:	bd70      	pop	{r4, r5, r6, pc}
		if (thread != _current) {
 80020b4:	42ab      	cmp	r3, r5
 80020b6:	d001      	beq.n	80020bc <update_cache+0x40>
			z_reset_time_slice();
 80020b8:	f7ff ff80 	bl	8001fbc <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
 80020bc:	6225      	str	r5, [r4, #32]
}
 80020be:	e7f8      	b.n	80020b2 <update_cache+0x36>
 80020c0:	20000298 	.word	0x20000298

080020c4 <k_sched_unlock>:
{
 80020c4:	b510      	push	{r4, lr}
	__asm__ volatile(
 80020c6:	f04f 0310 	mov.w	r3, #16
 80020ca:	f3ef 8411 	mrs	r4, BASEPRI
 80020ce:	f383 8811 	msr	BASEPRI, r3
 80020d2:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
 80020d6:	4b08      	ldr	r3, [pc, #32]	; (80020f8 <k_sched_unlock+0x34>)
 80020d8:	689a      	ldr	r2, [r3, #8]
 80020da:	7bd3      	ldrb	r3, [r2, #15]
 80020dc:	3301      	adds	r3, #1
 80020de:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
 80020e0:	2000      	movs	r0, #0
 80020e2:	f7ff ffcb 	bl	800207c <update_cache>
	__asm__ volatile(
 80020e6:	f384 8811 	msr	BASEPRI, r4
 80020ea:	f3bf 8f6f 	isb	sy
}
 80020ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
 80020f2:	f001 b85c 	b.w	80031ae <z_reschedule_unlocked>
 80020f6:	bf00      	nop
 80020f8:	20000298 	.word	0x20000298

080020fc <ready_thread>:
{
 80020fc:	b470      	push	{r4, r5, r6}
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
 80020fe:	7b43      	ldrb	r3, [r0, #13]
 8002100:	06db      	lsls	r3, r3, #27
 8002102:	d12a      	bne.n	800215a <ready_thread+0x5e>

int z_abort_timeout(struct _timeout *to);

static inline bool z_is_inactive_timeout(struct _timeout *t)
{
	return !sys_dnode_is_linked(&t->node);
 8002104:	6983      	ldr	r3, [r0, #24]
	if (z_is_thread_ready(thread)) {
 8002106:	bb43      	cbnz	r3, 800215a <ready_thread+0x5e>
	return list->head == list;
 8002108:	4a15      	ldr	r2, [pc, #84]	; (8002160 <ready_thread+0x64>)
 800210a:	4611      	mov	r1, r2
 800210c:	f851 4f24 	ldr.w	r4, [r1, #36]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
 8002110:	428c      	cmp	r4, r1
 8002112:	bf18      	it	ne
 8002114:	4623      	movne	r3, r4
 8002116:	2b00      	cmp	r3, #0
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 8002118:	6a94      	ldr	r4, [r2, #40]	; 0x28
 800211a:	bf38      	it	cc
 800211c:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800211e:	b1b3      	cbz	r3, 800214e <ready_thread+0x52>
	if (thread_1->base.prio < thread_2->base.prio) {
 8002120:	f990 600e 	ldrsb.w	r6, [r0, #14]
 8002124:	f993 500e 	ldrsb.w	r5, [r3, #14]
 8002128:	42ae      	cmp	r6, r5
 800212a:	db03      	blt.n	8002134 <ready_thread+0x38>
	return (node == list->tail) ? NULL : node->next;
 800212c:	42a3      	cmp	r3, r4
 800212e:	d00e      	beq.n	800214e <ready_thread+0x52>
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	e7f4      	b.n	800211e <ready_thread+0x22>
	node->prev = successor->prev;
 8002134:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
 8002136:	e9c0 3200 	strd	r3, r2, [r0]
	successor->prev->next = node;
 800213a:	6010      	str	r0, [r2, #0]
	successor->prev = node;
 800213c:	6058      	str	r0, [r3, #4]
	thread->base.thread_state |= states;
 800213e:	7b43      	ldrb	r3, [r0, #13]
 8002140:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002144:	7343      	strb	r3, [r0, #13]
}
 8002146:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
 8002148:	2000      	movs	r0, #0
 800214a:	f7ff bf97 	b.w	800207c <update_cache>
	node->prev = list->tail;
 800214e:	e9c0 1400 	strd	r1, r4, [r0]
	list->tail->next = node;
 8002152:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8002154:	6018      	str	r0, [r3, #0]
	list->tail = node;
 8002156:	6290      	str	r0, [r2, #40]	; 0x28
}
 8002158:	e7f1      	b.n	800213e <ready_thread+0x42>
}
 800215a:	bc70      	pop	{r4, r5, r6}
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	20000298 	.word	0x20000298

08002164 <z_sched_start>:
{
 8002164:	b510      	push	{r4, lr}
	__asm__ volatile(
 8002166:	f04f 0210 	mov.w	r2, #16
 800216a:	f3ef 8411 	mrs	r4, BASEPRI
 800216e:	f382 8811 	msr	BASEPRI, r2
 8002172:	f3bf 8f6f 	isb	sy
	if (z_has_thread_started(thread)) {
 8002176:	7b42      	ldrb	r2, [r0, #13]
 8002178:	0751      	lsls	r1, r2, #29
 800217a:	d404      	bmi.n	8002186 <z_sched_start+0x22>
	__asm__ volatile(
 800217c:	f384 8811 	msr	BASEPRI, r4
 8002180:	f3bf 8f6f 	isb	sy
}
 8002184:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
 8002186:	f022 0204 	bic.w	r2, r2, #4
 800218a:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
 800218c:	f7ff ffb6 	bl	80020fc <ready_thread>
	z_reschedule(&sched_spinlock, key);
 8002190:	4621      	mov	r1, r4
 8002192:	4802      	ldr	r0, [pc, #8]	; (800219c <z_sched_start+0x38>)
}
 8002194:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
 8002198:	f000 bff2 	b.w	8003180 <z_reschedule>
 800219c:	200002d6 	.word	0x200002d6

080021a0 <z_move_thread_to_end_of_prio_q>:
{
 80021a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021a2:	4601      	mov	r1, r0
	__asm__ volatile(
 80021a4:	f04f 0310 	mov.w	r3, #16
 80021a8:	f3ef 8411 	mrs	r4, BASEPRI
 80021ac:	f383 8811 	msr	BASEPRI, r3
 80021b0:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
 80021b4:	f990 300d 	ldrsb.w	r3, [r0, #13]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	da02      	bge.n	80021c2 <z_move_thread_to_end_of_prio_q+0x22>
			_priq_run_remove(&_kernel.ready_q.runq, thread);
 80021bc:	4819      	ldr	r0, [pc, #100]	; (8002224 <z_move_thread_to_end_of_prio_q+0x84>)
 80021be:	f7ff ff47 	bl	8002050 <z_priq_dumb_remove>
	return list->head == list;
 80021c2:	4a19      	ldr	r2, [pc, #100]	; (8002228 <z_move_thread_to_end_of_prio_q+0x88>)
 80021c4:	4610      	mov	r0, r2
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 80021c6:	6a95      	ldr	r5, [r2, #40]	; 0x28
	return list->head == list;
 80021c8:	f850 3f24 	ldr.w	r3, [r0, #36]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
 80021cc:	4283      	cmp	r3, r0
 80021ce:	bf08      	it	eq
 80021d0:	2300      	moveq	r3, #0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	bf38      	it	cc
 80021d6:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 80021d8:	b1eb      	cbz	r3, 8002216 <z_move_thread_to_end_of_prio_q+0x76>
	if (thread_1->base.prio < thread_2->base.prio) {
 80021da:	f991 700e 	ldrsb.w	r7, [r1, #14]
 80021de:	f993 600e 	ldrsb.w	r6, [r3, #14]
 80021e2:	42b7      	cmp	r7, r6
 80021e4:	db03      	blt.n	80021ee <z_move_thread_to_end_of_prio_q+0x4e>
	return (node == list->tail) ? NULL : node->next;
 80021e6:	429d      	cmp	r5, r3
 80021e8:	d015      	beq.n	8002216 <z_move_thread_to_end_of_prio_q+0x76>
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	e7f4      	b.n	80021d8 <z_move_thread_to_end_of_prio_q+0x38>
	node->prev = successor->prev;
 80021ee:	6858      	ldr	r0, [r3, #4]
	node->next = successor;
 80021f0:	e9c1 3000 	strd	r3, r0, [r1]
	successor->prev->next = node;
 80021f4:	6001      	str	r1, [r0, #0]
	successor->prev = node;
 80021f6:	6059      	str	r1, [r3, #4]
	thread->base.thread_state |= states;
 80021f8:	7b4b      	ldrb	r3, [r1, #13]
		update_cache(thread == _current);
 80021fa:	6890      	ldr	r0, [r2, #8]
 80021fc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002200:	734b      	strb	r3, [r1, #13]
 8002202:	1a43      	subs	r3, r0, r1
 8002204:	4258      	negs	r0, r3
 8002206:	4158      	adcs	r0, r3
 8002208:	f7ff ff38 	bl	800207c <update_cache>
	__asm__ volatile(
 800220c:	f384 8811 	msr	BASEPRI, r4
 8002210:	f3bf 8f6f 	isb	sy
}
 8002214:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	node->prev = list->tail;
 8002216:	e9c1 0500 	strd	r0, r5, [r1]
	list->tail->next = node;
 800221a:	6a93      	ldr	r3, [r2, #40]	; 0x28
 800221c:	6019      	str	r1, [r3, #0]
	list->tail = node;
 800221e:	6291      	str	r1, [r2, #40]	; 0x28
}
 8002220:	e7ea      	b.n	80021f8 <z_move_thread_to_end_of_prio_q+0x58>
 8002222:	bf00      	nop
 8002224:	200002bc 	.word	0x200002bc
 8002228:	20000298 	.word	0x20000298

0800222c <z_time_slice>:
{
 800222c:	b538      	push	{r3, r4, r5, lr}
	if (pending_current == _current) {
 800222e:	4a15      	ldr	r2, [pc, #84]	; (8002284 <z_time_slice+0x58>)
 8002230:	4b15      	ldr	r3, [pc, #84]	; (8002288 <z_time_slice+0x5c>)
 8002232:	6814      	ldr	r4, [r2, #0]
{
 8002234:	4601      	mov	r1, r0
	if (pending_current == _current) {
 8002236:	6898      	ldr	r0, [r3, #8]
 8002238:	42a0      	cmp	r0, r4
 800223a:	461c      	mov	r4, r3
 800223c:	d103      	bne.n	8002246 <z_time_slice+0x1a>
}
 800223e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			z_reset_time_slice();
 8002242:	f7ff bebb 	b.w	8001fbc <z_reset_time_slice>
	pending_current = NULL;
 8002246:	2500      	movs	r5, #0
 8002248:	6015      	str	r5, [r2, #0]
	if (slice_time && sliceable(_current)) {
 800224a:	4a10      	ldr	r2, [pc, #64]	; (800228c <z_time_slice+0x60>)
 800224c:	6812      	ldr	r2, [r2, #0]
 800224e:	b1b2      	cbz	r2, 800227e <z_time_slice+0x52>
		&& !z_is_thread_timeout_active(thread);
 8002250:	89c2      	ldrh	r2, [r0, #14]
 8002252:	2a7f      	cmp	r2, #127	; 0x7f
 8002254:	d813      	bhi.n	800227e <z_time_slice+0x52>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
 8002256:	4a0e      	ldr	r2, [pc, #56]	; (8002290 <z_time_slice+0x64>)
 8002258:	f990 500e 	ldrsb.w	r5, [r0, #14]
 800225c:	6812      	ldr	r2, [r2, #0]
 800225e:	4295      	cmp	r5, r2
 8002260:	db0d      	blt.n	800227e <z_time_slice+0x52>
		&& !z_is_idle_thread_object(thread)
 8002262:	4a0c      	ldr	r2, [pc, #48]	; (8002294 <z_time_slice+0x68>)
 8002264:	4290      	cmp	r0, r2
 8002266:	d00a      	beq.n	800227e <z_time_slice+0x52>
		&& !z_is_thread_timeout_active(thread);
 8002268:	6982      	ldr	r2, [r0, #24]
 800226a:	b942      	cbnz	r2, 800227e <z_time_slice+0x52>
		if (ticks >= _current_cpu->slice_ticks) {
 800226c:	691a      	ldr	r2, [r3, #16]
 800226e:	428a      	cmp	r2, r1
 8002270:	dc02      	bgt.n	8002278 <z_time_slice+0x4c>
			z_move_thread_to_end_of_prio_q(_current);
 8002272:	f7ff ff95 	bl	80021a0 <z_move_thread_to_end_of_prio_q>
 8002276:	e7e2      	b.n	800223e <z_time_slice+0x12>
			_current_cpu->slice_ticks -= ticks;
 8002278:	1a52      	subs	r2, r2, r1
 800227a:	611a      	str	r2, [r3, #16]
}
 800227c:	bd38      	pop	{r3, r4, r5, pc}
		_current_cpu->slice_ticks = 0;
 800227e:	2300      	movs	r3, #0
 8002280:	6123      	str	r3, [r4, #16]
 8002282:	e7fb      	b.n	800227c <z_time_slice+0x50>
 8002284:	200002c4 	.word	0x200002c4
 8002288:	20000298 	.word	0x20000298
 800228c:	200002cc 	.word	0x200002cc
 8002290:	200002c8 	.word	0x200002c8
 8002294:	200001b0 	.word	0x200001b0

08002298 <z_impl_k_thread_suspend>:
{
 8002298:	b570      	push	{r4, r5, r6, lr}
 800229a:	4604      	mov	r4, r0
	z_add_timeout(&th->base.timeout, z_thread_timeout, ticks);
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
 800229c:	3018      	adds	r0, #24
 800229e:	f000 ffe5 	bl	800326c <z_abort_timeout>
	__asm__ volatile(
 80022a2:	f04f 0310 	mov.w	r3, #16
 80022a6:	f3ef 8611 	mrs	r6, BASEPRI
 80022aa:	f383 8811 	msr	BASEPRI, r3
 80022ae:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
 80022b2:	f994 300d 	ldrsb.w	r3, [r4, #13]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	da07      	bge.n	80022ca <z_impl_k_thread_suspend+0x32>
			_priq_run_remove(&_kernel.ready_q.runq, thread);
 80022ba:	480f      	ldr	r0, [pc, #60]	; (80022f8 <z_impl_k_thread_suspend+0x60>)
 80022bc:	4621      	mov	r1, r4
 80022be:	f7ff fec7 	bl	8002050 <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
 80022c2:	7b63      	ldrb	r3, [r4, #13]
 80022c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80022c8:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
 80022ca:	4d0c      	ldr	r5, [pc, #48]	; (80022fc <z_impl_k_thread_suspend+0x64>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
 80022cc:	7b63      	ldrb	r3, [r4, #13]
 80022ce:	68a8      	ldr	r0, [r5, #8]
 80022d0:	f043 0310 	orr.w	r3, r3, #16
 80022d4:	7363      	strb	r3, [r4, #13]
 80022d6:	1b03      	subs	r3, r0, r4
 80022d8:	4258      	negs	r0, r3
 80022da:	4158      	adcs	r0, r3
 80022dc:	f7ff fece 	bl	800207c <update_cache>
	__asm__ volatile(
 80022e0:	f386 8811 	msr	BASEPRI, r6
 80022e4:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
 80022e8:	68ab      	ldr	r3, [r5, #8]
 80022ea:	42a3      	cmp	r3, r4
 80022ec:	d103      	bne.n	80022f6 <z_impl_k_thread_suspend+0x5e>
}
 80022ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
 80022f2:	f000 bf5c 	b.w	80031ae <z_reschedule_unlocked>
}
 80022f6:	bd70      	pop	{r4, r5, r6, pc}
 80022f8:	200002bc 	.word	0x200002bc
 80022fc:	20000298 	.word	0x20000298

08002300 <z_thread_single_abort>:
{
 8002300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (thread->fn_abort != NULL) {
 8002302:	6d83      	ldr	r3, [r0, #88]	; 0x58
{
 8002304:	4604      	mov	r4, r0
	if (thread->fn_abort != NULL) {
 8002306:	b103      	cbz	r3, 800230a <z_thread_single_abort+0xa>
		thread->fn_abort();
 8002308:	4798      	blx	r3
 800230a:	f104 0018 	add.w	r0, r4, #24
 800230e:	f000 ffad 	bl	800326c <z_abort_timeout>
	__asm__ volatile(
 8002312:	f04f 0310 	mov.w	r3, #16
 8002316:	f3ef 8511 	mrs	r5, BASEPRI
 800231a:	f383 8811 	msr	BASEPRI, r3
 800231e:	f3bf 8f6f 	isb	sy
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
 8002322:	7b63      	ldrb	r3, [r4, #13]
 8002324:	06d8      	lsls	r0, r3, #27
 8002326:	d122      	bne.n	800236e <z_thread_single_abort+0x6e>
		if (z_is_thread_ready(thread)) {
 8002328:	69a2      	ldr	r2, [r4, #24]
 800232a:	bb02      	cbnz	r2, 800236e <z_thread_single_abort+0x6e>
			if (z_is_thread_queued(thread)) {
 800232c:	0619      	lsls	r1, r3, #24
 800232e:	d507      	bpl.n	8002340 <z_thread_single_abort+0x40>
				_priq_run_remove(&_kernel.ready_q.runq,
 8002330:	481c      	ldr	r0, [pc, #112]	; (80023a4 <z_thread_single_abort+0xa4>)
 8002332:	4621      	mov	r1, r4
 8002334:	f7ff fe8c 	bl	8002050 <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
 8002338:	7b63      	ldrb	r3, [r4, #13]
 800233a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800233e:	7363      	strb	r3, [r4, #13]
			update_cache(thread == _current);
 8002340:	4b19      	ldr	r3, [pc, #100]	; (80023a8 <z_thread_single_abort+0xa8>)
 8002342:	6898      	ldr	r0, [r3, #8]
 8002344:	1b02      	subs	r2, r0, r4
 8002346:	4250      	negs	r0, r2
 8002348:	4150      	adcs	r0, r2
 800234a:	f7ff fe97 	bl	800207c <update_cache>
		thread->base.thread_state |= mask;
 800234e:	7b63      	ldrb	r3, [r4, #13]
 8002350:	f043 0308 	orr.w	r3, r3, #8
 8002354:	7363      	strb	r3, [r4, #13]
	sys_dlist_init(&w->waitq);
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
 8002356:	f104 0728 	add.w	r7, r4, #40	; 0x28
			waiter->base.pended_on = NULL;
 800235a:	2600      	movs	r6, #0
	return list->head == list;
 800235c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800235e:	42b9      	cmp	r1, r7
 8002360:	d000      	beq.n	8002364 <z_thread_single_abort+0x64>
		while ((waiter = z_waitq_head(&thread->base.join_waiters)) !=
 8002362:	b989      	cbnz	r1, 8002388 <z_thread_single_abort+0x88>
	__asm__ volatile(
 8002364:	f385 8811 	msr	BASEPRI, r5
 8002368:	f3bf 8f6f 	isb	sy
}
 800236c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (z_is_thread_pending(thread)) {
 800236e:	079b      	lsls	r3, r3, #30
 8002370:	d5ed      	bpl.n	800234e <z_thread_single_abort+0x4e>
				_priq_wait_remove(&pended_on(thread)->waitq,
 8002372:	68a0      	ldr	r0, [r4, #8]
 8002374:	4621      	mov	r1, r4
 8002376:	f7ff fe6b 	bl	8002050 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
 800237a:	7b63      	ldrb	r3, [r4, #13]
 800237c:	f023 0302 	bic.w	r3, r3, #2
 8002380:	7363      	strb	r3, [r4, #13]
				thread->base.pended_on = NULL;
 8002382:	2300      	movs	r3, #0
 8002384:	60a3      	str	r3, [r4, #8]
 8002386:	e7e2      	b.n	800234e <z_thread_single_abort+0x4e>
			_priq_wait_remove(&pended_on(waiter)->waitq, waiter);
 8002388:	6888      	ldr	r0, [r1, #8]
 800238a:	f7ff fe61 	bl	8002050 <z_priq_dumb_remove>
 800238e:	7b4b      	ldrb	r3, [r1, #13]
			waiter->base.pended_on = NULL;
 8002390:	608e      	str	r6, [r1, #8]
 8002392:	f023 0302 	bic.w	r3, r3, #2
 8002396:	734b      	strb	r3, [r1, #13]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
 8002398:	670e      	str	r6, [r1, #112]	; 0x70
			ready_thread(waiter);
 800239a:	4608      	mov	r0, r1
 800239c:	f7ff feae 	bl	80020fc <ready_thread>
 80023a0:	e7dc      	b.n	800235c <z_thread_single_abort+0x5c>
 80023a2:	bf00      	nop
 80023a4:	200002bc 	.word	0x200002bc
 80023a8:	20000298 	.word	0x20000298

080023ac <unready_thread>:
{
 80023ac:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
 80023ae:	f990 300d 	ldrsb.w	r3, [r0, #13]
 80023b2:	2b00      	cmp	r3, #0
{
 80023b4:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
 80023b6:	da06      	bge.n	80023c6 <unready_thread+0x1a>
		_priq_run_remove(&_kernel.ready_q.runq, thread);
 80023b8:	4807      	ldr	r0, [pc, #28]	; (80023d8 <unready_thread+0x2c>)
 80023ba:	f7ff fe49 	bl	8002050 <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
 80023be:	7b4b      	ldrb	r3, [r1, #13]
 80023c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80023c4:	734b      	strb	r3, [r1, #13]
	update_cache(thread == _current);
 80023c6:	4b05      	ldr	r3, [pc, #20]	; (80023dc <unready_thread+0x30>)
 80023c8:	6898      	ldr	r0, [r3, #8]
 80023ca:	1a43      	subs	r3, r0, r1
 80023cc:	4258      	negs	r0, r3
 80023ce:	4158      	adcs	r0, r3
}
 80023d0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
 80023d4:	f7ff be52 	b.w	800207c <update_cache>
 80023d8:	200002bc 	.word	0x200002bc
 80023dc:	20000298 	.word	0x20000298

080023e0 <z_tick_sleep.part.0>:
	z_impl_k_yield();
}
#include <syscalls/k_yield_mrsh.c>
#endif

static s32_t z_tick_sleep(s32_t ticks)
 80023e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023e2:	4605      	mov	r5, r0
#else
	ticks += _TICK_ALIGN;
	timeout = (k_ticks_t) ticks;
#endif

	expected_wakeup_time = ticks + z_tick_get_32();
 80023e4:	f000 ff82 	bl	80032ec <z_tick_get_32>
 80023e8:	182c      	adds	r4, r5, r0
	__asm__ volatile(
 80023ea:	f04f 0310 	mov.w	r3, #16
 80023ee:	f3ef 8711 	mrs	r7, BASEPRI
 80023f2:	f383 8811 	msr	BASEPRI, r3
 80023f6:	f3bf 8f6f 	isb	sy
	 */
	struct k_spinlock local_lock = {};
	k_spinlock_key_t key = k_spin_lock(&local_lock);

#if defined(CONFIG_TIMESLICING) && defined(CONFIG_SWAP_NONATOMIC)
	pending_current = _current;
 80023fa:	4e0d      	ldr	r6, [pc, #52]	; (8002430 <z_tick_sleep.part.0+0x50>)
 80023fc:	4b0d      	ldr	r3, [pc, #52]	; (8002434 <z_tick_sleep.part.0+0x54>)
 80023fe:	68b0      	ldr	r0, [r6, #8]
 8002400:	6018      	str	r0, [r3, #0]
#endif
	z_remove_thread_from_ready_q(_current);
 8002402:	f000 ff23 	bl	800324c <z_remove_thread_from_ready_q>
	z_add_thread_timeout(_current, timeout);
 8002406:	68b0      	ldr	r0, [r6, #8]
	z_add_timeout(&th->base.timeout, z_thread_timeout, ticks);
 8002408:	490b      	ldr	r1, [pc, #44]	; (8002438 <z_tick_sleep.part.0+0x58>)
 800240a:	462a      	mov	r2, r5
 800240c:	17eb      	asrs	r3, r5, #31
 800240e:	3018      	adds	r0, #24
 8002410:	f000 f93e 	bl	8002690 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
 8002414:	68b2      	ldr	r2, [r6, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
 8002416:	7b53      	ldrb	r3, [r2, #13]
 8002418:	f043 0310 	orr.w	r3, r3, #16
 800241c:	7353      	strb	r3, [r2, #13]
 800241e:	4638      	mov	r0, r7
 8002420:	f7fe fd7e 	bl	8000f20 <arch_swap>

	(void)z_swap(&local_lock, key);

	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");

	ticks = expected_wakeup_time - z_tick_get_32();
 8002424:	f000 ff62 	bl	80032ec <z_tick_get_32>
 8002428:	1a20      	subs	r0, r4, r0
		return ticks;
	}
#endif

	return 0;
}
 800242a:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800242e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002430:	20000298 	.word	0x20000298
 8002434:	200002c4 	.word	0x200002c4
 8002438:	080031f7 	.word	0x080031f7

0800243c <z_sched_init>:
	list->head = (sys_dnode_t *)list;
 800243c:	4b04      	ldr	r3, [pc, #16]	; (8002450 <z_sched_init+0x14>)
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
 800243e:	2100      	movs	r1, #0
 8002440:	f103 0224 	add.w	r2, r3, #36	; 0x24
	list->tail = (sys_dnode_t *)list;
 8002444:	e9c3 2209 	strd	r2, r2, [r3, #36]	; 0x24
 8002448:	4608      	mov	r0, r1
 800244a:	f7ff bdcd 	b.w	8001fe8 <k_sched_time_slice_set>
 800244e:	bf00      	nop
 8002450:	20000298 	.word	0x20000298

08002454 <z_impl_k_yield>:
{
 8002454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (!z_is_idle_thread_object(_current)) {
 8002456:	4c24      	ldr	r4, [pc, #144]	; (80024e8 <z_impl_k_yield+0x94>)
 8002458:	4b24      	ldr	r3, [pc, #144]	; (80024ec <z_impl_k_yield+0x98>)
 800245a:	68a2      	ldr	r2, [r4, #8]
 800245c:	429a      	cmp	r2, r3
 800245e:	d030      	beq.n	80024c2 <z_impl_k_yield+0x6e>
 8002460:	f04f 0310 	mov.w	r3, #16
 8002464:	f3ef 8511 	mrs	r5, BASEPRI
 8002468:	f383 8811 	msr	BASEPRI, r3
 800246c:	f3bf 8f6f 	isb	sy
				_priq_run_remove(&_kernel.ready_q.runq,
 8002470:	68a1      	ldr	r1, [r4, #8]
 8002472:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002476:	f7ff fdeb 	bl	8002050 <z_priq_dumb_remove>
	return list->head == list;
 800247a:	6a63      	ldr	r3, [r4, #36]	; 0x24
			_priq_run_add(&_kernel.ready_q.runq, _current);
 800247c:	68a2      	ldr	r2, [r4, #8]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800247e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
	return sys_dlist_is_empty(list) ? NULL : list->head;
 8002480:	4283      	cmp	r3, r0
 8002482:	bf08      	it	eq
 8002484:	2300      	moveq	r3, #0
 8002486:	2b00      	cmp	r3, #0
 8002488:	bf38      	it	cc
 800248a:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800248c:	b32b      	cbz	r3, 80024da <z_impl_k_yield+0x86>
	if (thread_1->base.prio < thread_2->base.prio) {
 800248e:	f992 700e 	ldrsb.w	r7, [r2, #14]
 8002492:	f993 600e 	ldrsb.w	r6, [r3, #14]
 8002496:	42b7      	cmp	r7, r6
 8002498:	db03      	blt.n	80024a2 <z_impl_k_yield+0x4e>
	return (node == list->tail) ? NULL : node->next;
 800249a:	428b      	cmp	r3, r1
 800249c:	d01d      	beq.n	80024da <z_impl_k_yield+0x86>
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	e7f4      	b.n	800248c <z_impl_k_yield+0x38>
	node->prev = successor->prev;
 80024a2:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
 80024a4:	e9c2 3100 	strd	r3, r1, [r2]
	successor->prev->next = node;
 80024a8:	600a      	str	r2, [r1, #0]
	successor->prev = node;
 80024aa:	605a      	str	r2, [r3, #4]
	thread->base.thread_state |= states;
 80024ac:	7b53      	ldrb	r3, [r2, #13]
 80024ae:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80024b2:	7353      	strb	r3, [r2, #13]
			update_cache(1);
 80024b4:	2001      	movs	r0, #1
 80024b6:	f7ff fde1 	bl	800207c <update_cache>
	__asm__ volatile(
 80024ba:	f385 8811 	msr	BASEPRI, r5
 80024be:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
 80024c2:	f04f 0310 	mov.w	r3, #16
 80024c6:	f3ef 8011 	mrs	r0, BASEPRI
 80024ca:	f383 8811 	msr	BASEPRI, r3
 80024ce:	f3bf 8f6f 	isb	sy
}
 80024d2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80024d6:	f7fe bd23 	b.w	8000f20 <arch_swap>
	node->prev = list->tail;
 80024da:	e9c2 0100 	strd	r0, r1, [r2]
	list->tail->next = node;
 80024de:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80024e0:	601a      	str	r2, [r3, #0]
	list->tail = node;
 80024e2:	62a2      	str	r2, [r4, #40]	; 0x28
}
 80024e4:	e7e2      	b.n	80024ac <z_impl_k_yield+0x58>
 80024e6:	bf00      	nop
 80024e8:	20000298 	.word	0x20000298
 80024ec:	200001b0 	.word	0x200001b0

080024f0 <z_impl_k_sleep>:

s32_t z_impl_k_sleep(k_timeout_t timeout)
{
 80024f0:	460b      	mov	r3, r1
	k_ticks_t ticks;

	__ASSERT(!arch_is_in_isr(), "");

	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 80024f2:	3301      	adds	r3, #1
 80024f4:	bf08      	it	eq
 80024f6:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
{
 80024fa:	b510      	push	{r4, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 80024fc:	d106      	bne.n	800250c <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
 80024fe:	4b0b      	ldr	r3, [pc, #44]	; (800252c <z_impl_k_sleep+0x3c>)
 8002500:	6898      	ldr	r0, [r3, #8]
		arch_syscall_invoke1(*(uintptr_t *)&thread, K_SYSCALL_K_THREAD_SUSPEND);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_thread_suspend(thread);
 8002502:	f7ff fec9 	bl	8002298 <z_impl_k_thread_suspend>
		return (s32_t) K_TICKS_FOREVER;
 8002506:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	ticks = timeout.ticks;
#endif

	ticks = z_tick_sleep(ticks);
	return k_ticks_to_ms_floor64(ticks);
}
 800250a:	bd10      	pop	{r4, pc}
	ticks = z_tick_sleep(ticks);
 800250c:	4604      	mov	r4, r0
	if (ticks == 0) {
 800250e:	b940      	cbnz	r0, 8002522 <z_impl_k_sleep+0x32>
	z_impl_k_yield();
 8002510:	f7ff ffa0 	bl	8002454 <z_impl_k_yield>
			return t / (from_hz / to_hz);
 8002514:	220a      	movs	r2, #10
 8002516:	2300      	movs	r3, #0
 8002518:	4620      	mov	r0, r4
 800251a:	17e1      	asrs	r1, r4, #31
 800251c:	f7fd fe34 	bl	8000188 <__aeabi_uldivmod>
	return k_ticks_to_ms_floor64(ticks);
 8002520:	e7f3      	b.n	800250a <z_impl_k_sleep+0x1a>
 8002522:	f7ff ff5d 	bl	80023e0 <z_tick_sleep.part.0>
 8002526:	4604      	mov	r4, r0
 8002528:	e7f4      	b.n	8002514 <z_impl_k_sleep+0x24>
 800252a:	bf00      	nop
 800252c:	20000298 	.word	0x20000298

08002530 <z_impl_k_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
 8002530:	4b01      	ldr	r3, [pc, #4]	; (8002538 <z_impl_k_current_get+0x8>)
 8002532:	6898      	ldr	r0, [r3, #8]
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	20000298 	.word	0x20000298

0800253c <z_setup_new_thread>:
void z_setup_new_thread(struct k_thread *new_thread,
		       k_thread_stack_t *stack, size_t stack_size,
		       k_thread_entry_t entry,
		       void *p1, void *p2, void *p3,
		       int prio, u32_t options, const char *name)
{
 800253c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800253e:	b087      	sub	sp, #28
 8002540:	e9dd 670f 	ldrd	r6, r7, [sp, #60]	; 0x3c
	sys_dlist_init(&w->waitq);
 8002544:	f100 0528 	add.w	r5, r0, #40	; 0x28
#endif
#endif
	/* Initialize various struct k_thread members */
	z_init_thread_base(&new_thread->base, prio, _THREAD_PRESTART, options);

	arch_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
 8002548:	e9cd 6703 	strd	r6, r7, [sp, #12]
	/* k_q_node is initialized upon first insertion in a list */

	thread_base->user_options = (u8_t)options;
	thread_base->thread_state = (u8_t)initial_state;

	thread_base->prio = priority;
 800254c:	7386      	strb	r6, [r0, #14]
	arch_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
 800254e:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8002550:	9602      	str	r6, [sp, #8]
	list->tail = (sys_dnode_t *)list;
 8002552:	e9c0 550a 	strd	r5, r5, [r0, #40]	; 0x28
 8002556:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8002558:	9601      	str	r6, [sp, #4]
	thread_base->thread_state = (u8_t)initial_state;
 800255a:	2504      	movs	r5, #4
	arch_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
 800255c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
	thread_base->thread_state = (u8_t)initial_state;
 800255e:	7345      	strb	r5, [r0, #13]

	thread_base->sched_locked = 0U;
 8002560:	2500      	movs	r5, #0
	node->prev = NULL;
 8002562:	e9c0 5506 	strd	r5, r5, [r0, #24]
	thread_base->user_options = (u8_t)options;
 8002566:	7307      	strb	r7, [r0, #12]
	thread_base->sched_locked = 0U;
 8002568:	73c5      	strb	r5, [r0, #15]
	arch_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
 800256a:	9600      	str	r6, [sp, #0]
{
 800256c:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
 800256e:	f7fe fd4d 	bl	800100c <arch_new_thread>
	if (!_current) {
 8002572:	4b04      	ldr	r3, [pc, #16]	; (8002584 <z_setup_new_thread+0x48>)
 8002574:	689b      	ldr	r3, [r3, #8]
	new_thread->fn_abort = NULL;
 8002576:	e9c4 5515 	strd	r5, r5, [r4, #84]	; 0x54
	if (!_current) {
 800257a:	b103      	cbz	r3, 800257e <z_setup_new_thread+0x42>
	new_thread->resource_pool = _current->resource_pool;
 800257c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800257e:	66a3      	str	r3, [r4, #104]	; 0x68
}
 8002580:	b007      	add	sp, #28
 8002582:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002584:	20000298 	.word	0x20000298

08002588 <z_init_static_threads>:
{
 8002588:	b5f0      	push	{r4, r5, r6, r7, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
 800258a:	4f21      	ldr	r7, [pc, #132]	; (8002610 <z_init_static_threads+0x88>)
 800258c:	4d21      	ldr	r5, [pc, #132]	; (8002614 <z_init_static_threads+0x8c>)
{
 800258e:	b087      	sub	sp, #28
 8002590:	463e      	mov	r6, r7
	_FOREACH_STATIC_THREAD(thread_data) {
 8002592:	42bd      	cmp	r5, r7
 8002594:	f105 0430 	add.w	r4, r5, #48	; 0x30
 8002598:	d30b      	bcc.n	80025b2 <z_init_static_threads+0x2a>
	k_sched_lock();
 800259a:	f7ff fd45 	bl	8002028 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
 800259e:	4c1d      	ldr	r4, [pc, #116]	; (8002614 <z_init_static_threads+0x8c>)
 80025a0:	4f1d      	ldr	r7, [pc, #116]	; (8002618 <z_init_static_threads+0x90>)
			return ((u32_t)t) * (to_hz / from_hz);
 80025a2:	250a      	movs	r5, #10
 80025a4:	42b4      	cmp	r4, r6
 80025a6:	d321      	bcc.n	80025ec <z_init_static_threads+0x64>
}
 80025a8:	b007      	add	sp, #28
 80025aa:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	k_sched_unlock();
 80025ae:	f7ff bd89 	b.w	80020c4 <k_sched_unlock>
		z_setup_new_thread(
 80025b2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80025b6:	9305      	str	r3, [sp, #20]
 80025b8:	f854 3c10 	ldr.w	r3, [r4, #-16]
 80025bc:	9304      	str	r3, [sp, #16]
 80025be:	f854 3c14 	ldr.w	r3, [r4, #-20]
 80025c2:	9303      	str	r3, [sp, #12]
 80025c4:	f854 3c18 	ldr.w	r3, [r4, #-24]
 80025c8:	9302      	str	r3, [sp, #8]
 80025ca:	f854 3c1c 	ldr.w	r3, [r4, #-28]
 80025ce:	9301      	str	r3, [sp, #4]
 80025d0:	f854 3c20 	ldr.w	r3, [r4, #-32]
 80025d4:	9300      	str	r3, [sp, #0]
 80025d6:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
 80025da:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
 80025de:	f7ff ffad 	bl	800253c <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
 80025e2:	f854 3c30 	ldr.w	r3, [r4, #-48]
 80025e6:	655d      	str	r5, [r3, #84]	; 0x54
 80025e8:	4625      	mov	r5, r4
 80025ea:	e7d2      	b.n	8002592 <z_init_static_threads+0xa>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
 80025ec:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80025ee:	1c53      	adds	r3, r2, #1
 80025f0:	d006      	beq.n	8002600 <z_init_static_threads+0x78>
					    K_MSEC(thread_data->init_delay));
 80025f2:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
 80025f6:	436a      	muls	r2, r5
			schedule_new_thread(thread_data->init_thread,
 80025f8:	6820      	ldr	r0, [r4, #0]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
 80025fa:	d103      	bne.n	8002604 <z_init_static_threads+0x7c>
	z_sched_start(thread);
 80025fc:	f7ff fdb2 	bl	8002164 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
 8002600:	3430      	adds	r4, #48	; 0x30
 8002602:	e7cf      	b.n	80025a4 <z_init_static_threads+0x1c>
 8002604:	2300      	movs	r3, #0
 8002606:	4639      	mov	r1, r7
 8002608:	3018      	adds	r0, #24
 800260a:	f000 f841 	bl	8002690 <z_add_timeout>
 800260e:	e7f7      	b.n	8002600 <z_init_static_threads+0x78>
 8002610:	20001194 	.word	0x20001194
 8002614:	20001194 	.word	0x20001194
 8002618:	080031f7 	.word	0x080031f7

0800261c <elapsed>:
	sys_dlist_remove(&t->node);
}

static s32_t elapsed(void)
{
	return announce_remaining == 0 ? z_clock_elapsed() : 0;
 800261c:	4b03      	ldr	r3, [pc, #12]	; (800262c <elapsed+0x10>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	b90b      	cbnz	r3, 8002626 <elapsed+0xa>
 8002622:	f7fe bc5f 	b.w	8000ee4 <z_clock_elapsed>
}
 8002626:	2000      	movs	r0, #0
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	200002d0 	.word	0x200002d0

08002630 <remove_timeout>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 8002630:	6803      	ldr	r3, [r0, #0]
 8002632:	b140      	cbz	r0, 8002646 <remove_timeout+0x16>
 8002634:	4a07      	ldr	r2, [pc, #28]	; (8002654 <remove_timeout+0x24>)
	return (node == list->tail) ? NULL : node->next;
 8002636:	6852      	ldr	r2, [r2, #4]
 8002638:	4290      	cmp	r0, r2
 800263a:	d004      	beq.n	8002646 <remove_timeout+0x16>
	if (next(t) != NULL) {
 800263c:	b11b      	cbz	r3, 8002646 <remove_timeout+0x16>
		next(t)->dticks += t->dticks;
 800263e:	689a      	ldr	r2, [r3, #8]
 8002640:	6881      	ldr	r1, [r0, #8]
 8002642:	440a      	add	r2, r1
 8002644:	609a      	str	r2, [r3, #8]
	node->prev->next = node->next;
 8002646:	6842      	ldr	r2, [r0, #4]
 8002648:	6013      	str	r3, [r2, #0]
	node->next->prev = node->prev;
 800264a:	605a      	str	r2, [r3, #4]
	node->next = NULL;
 800264c:	2300      	movs	r3, #0
	node->prev = NULL;
 800264e:	e9c0 3300 	strd	r3, r3, [r0]
}
 8002652:	4770      	bx	lr
 8002654:	20001090 	.word	0x20001090

08002658 <next_timeout>:
	return list->head == list;
 8002658:	4b0b      	ldr	r3, [pc, #44]	; (8002688 <next_timeout+0x30>)

static s32_t next_timeout(void)
{
 800265a:	b510      	push	{r4, lr}
 800265c:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800265e:	429c      	cmp	r4, r3
 8002660:	bf08      	it	eq
 8002662:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	s32_t ticks_elapsed = elapsed();
 8002664:	f7ff ffda 	bl	800261c <elapsed>
	s32_t ret = to == NULL ? MAX_WAIT : MAX(0, to->dticks - ticks_elapsed);
 8002668:	b154      	cbz	r4, 8002680 <next_timeout+0x28>
 800266a:	68a3      	ldr	r3, [r4, #8]
 800266c:	1a18      	subs	r0, r3, r0
 800266e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
 8002672:	4b06      	ldr	r3, [pc, #24]	; (800268c <next_timeout+0x34>)
 8002674:	691b      	ldr	r3, [r3, #16]
 8002676:	b113      	cbz	r3, 800267e <next_timeout+0x26>
 8002678:	4298      	cmp	r0, r3
 800267a:	bfa8      	it	ge
 800267c:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
 800267e:	bd10      	pop	{r4, pc}
	s32_t ret = to == NULL ? MAX_WAIT : MAX(0, to->dticks - ticks_elapsed);
 8002680:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8002684:	e7f5      	b.n	8002672 <next_timeout+0x1a>
 8002686:	bf00      	nop
 8002688:	20001090 	.word	0x20001090
 800268c:	20000298 	.word	0x20000298

08002690 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
 8002690:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002694:	9101      	str	r1, [sp, #4]
 8002696:	4619      	mov	r1, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 8002698:	1c4b      	adds	r3, r1, #1
 800269a:	bf08      	it	eq
 800269c:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
 80026a0:	4682      	mov	sl, r0
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 80026a2:	d061      	beq.n	8002768 <z_add_timeout+0xd8>
	}

#ifdef CONFIG_LEGACY_TIMEOUT_API
	k_ticks_t ticks = timeout;
#else
	k_ticks_t ticks = timeout.ticks + 1;
 80026a4:	1c54      	adds	r4, r2, #1

	if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(ticks) >= 0) {
 80026a6:	f06f 0301 	mvn.w	r3, #1
	k_ticks_t ticks = timeout.ticks + 1;
 80026aa:	f141 0500 	adc.w	r5, r1, #0
	if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(ticks) >= 0) {
 80026ae:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 80026b2:	ebb3 0804 	subs.w	r8, r3, r4
 80026b6:	eb6b 0905 	sbc.w	r9, fp, r5
 80026ba:	f1b8 0f00 	cmp.w	r8, #0
 80026be:	f179 0300 	sbcs.w	r3, r9, #0
 80026c2:	db0f      	blt.n	80026e4 <z_add_timeout+0x54>
		ticks = Z_TICK_ABS(ticks) - (curr_tick + elapsed());
 80026c4:	f7ff ffaa 	bl	800261c <elapsed>
 80026c8:	4a2c      	ldr	r2, [pc, #176]	; (800277c <z_add_timeout+0xec>)
 80026ca:	e9d2 1c00 	ldrd	r1, ip, [r2]
 80026ce:	f06f 0301 	mvn.w	r3, #1
 80026d2:	1a5b      	subs	r3, r3, r1
 80026d4:	eb6b 020c 	sbc.w	r2, fp, ip
 80026d8:	1b1e      	subs	r6, r3, r4
 80026da:	eb62 0705 	sbc.w	r7, r2, r5
 80026de:	1a34      	subs	r4, r6, r0
 80026e0:	eb67 75e0 	sbc.w	r5, r7, r0, asr #31
	}
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
 80026e4:	9b01      	ldr	r3, [sp, #4]
 80026e6:	f8ca 300c 	str.w	r3, [sl, #12]
 80026ea:	f04f 0310 	mov.w	r3, #16
 80026ee:	f3ef 8611 	mrs	r6, BASEPRI
 80026f2:	f383 8811 	msr	BASEPRI, r3
 80026f6:	f3bf 8f6f 	isb	sy
	ticks = MAX(1, ticks);

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		to->dticks = ticks + elapsed();
 80026fa:	f7ff ff8f 	bl	800261c <elapsed>
	ticks = MAX(1, ticks);
 80026fe:	2c01      	cmp	r4, #1
 8002700:	f175 0300 	sbcs.w	r3, r5, #0
	return list->head == list;
 8002704:	4b1e      	ldr	r3, [pc, #120]	; (8002780 <z_add_timeout+0xf0>)
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	bfb8      	it	lt
 800270a:	2401      	movlt	r4, #1
		to->dticks = ticks + elapsed();
 800270c:	4404      	add	r4, r0
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800270e:	429a      	cmp	r2, r3
 8002710:	f8ca 4008 	str.w	r4, [sl, #8]
 8002714:	d001      	beq.n	800271a <z_add_timeout+0x8a>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 8002716:	685c      	ldr	r4, [r3, #4]
		for (t = first(); t != NULL; t = next(t)) {
 8002718:	b952      	cbnz	r2, 8002730 <z_add_timeout+0xa0>
	node->prev = list->tail;
 800271a:	685a      	ldr	r2, [r3, #4]
 800271c:	f8ca 2004 	str.w	r2, [sl, #4]
	list->tail->next = node;
 8002720:	685a      	ldr	r2, [r3, #4]
	node->next = list;
 8002722:	f8ca 3000 	str.w	r3, [sl]
	list->tail->next = node;
 8002726:	f8c2 a000 	str.w	sl, [r2]
	list->tail = node;
 800272a:	f8c3 a004 	str.w	sl, [r3, #4]
}
 800272e:	e00d      	b.n	800274c <z_add_timeout+0xbc>
			__ASSERT(t->dticks >= 0, "");

			if (t->dticks > to->dticks) {
 8002730:	6890      	ldr	r0, [r2, #8]
 8002732:	f8da 1008 	ldr.w	r1, [sl, #8]
 8002736:	4288      	cmp	r0, r1
 8002738:	dd19      	ble.n	800276e <z_add_timeout+0xde>
				t->dticks -= to->dticks;
 800273a:	1a41      	subs	r1, r0, r1
 800273c:	6091      	str	r1, [r2, #8]
	node->prev = successor->prev;
 800273e:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
 8002740:	e9ca 2100 	strd	r2, r1, [sl]
	successor->prev->next = node;
 8002744:	f8c1 a000 	str.w	sl, [r1]
	successor->prev = node;
 8002748:	f8c2 a004 	str.w	sl, [r2, #4]
	return list->head == list;
 800274c:	681a      	ldr	r2, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800274e:	429a      	cmp	r2, r3
 8002750:	d006      	beq.n	8002760 <z_add_timeout+0xd0>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
 8002752:	4592      	cmp	sl, r2
 8002754:	d104      	bne.n	8002760 <z_add_timeout+0xd0>
			z_clock_set_timeout(next_timeout(), false);
 8002756:	f7ff ff7f 	bl	8002658 <next_timeout>
 800275a:	2100      	movs	r1, #0
 800275c:	f7fe fb5e 	bl	8000e1c <z_clock_set_timeout>
	__asm__ volatile(
 8002760:	f386 8811 	msr	BASEPRI, r6
 8002764:	f3bf 8f6f 	isb	sy
		}
	}
}
 8002768:	b003      	add	sp, #12
 800276a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			to->dticks -= t->dticks;
 800276e:	1a09      	subs	r1, r1, r0
	return (node == list->tail) ? NULL : node->next;
 8002770:	4294      	cmp	r4, r2
 8002772:	f8ca 1008 	str.w	r1, [sl, #8]
 8002776:	d0d0      	beq.n	800271a <z_add_timeout+0x8a>
 8002778:	6812      	ldr	r2, [r2, #0]
 800277a:	e7cd      	b.n	8002718 <z_add_timeout+0x88>
 800277c:	20000000 	.word	0x20000000
 8002780:	20001090 	.word	0x20001090

08002784 <z_clock_announce>:
		}
	}
}

void z_clock_announce(s32_t ticks)
{
 8002784:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002788:	4606      	mov	r6, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
 800278a:	f7ff fd4f 	bl	800222c <z_time_slice>
	__asm__ volatile(
 800278e:	f04f 0310 	mov.w	r3, #16
 8002792:	f3ef 8411 	mrs	r4, BASEPRI
 8002796:	f383 8811 	msr	BASEPRI, r3
 800279a:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
 800279e:	4d20      	ldr	r5, [pc, #128]	; (8002820 <z_clock_announce+0x9c>)
 80027a0:	f8df 8080 	ldr.w	r8, [pc, #128]	; 8002824 <z_clock_announce+0xa0>
	return list->head == list;
 80027a4:	f8df a080 	ldr.w	sl, [pc, #128]	; 8002828 <z_clock_announce+0xa4>
 80027a8:	602e      	str	r6, [r5, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
 80027aa:	46c1      	mov	r9, r8
 80027ac:	f8da 0000 	ldr.w	r0, [sl]
 80027b0:	682a      	ldr	r2, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 80027b2:	4550      	cmp	r0, sl
 80027b4:	e9d8 6700 	ldrd	r6, r7, [r8]
 80027b8:	d005      	beq.n	80027c6 <z_clock_announce+0x42>
 80027ba:	b120      	cbz	r0, 80027c6 <z_clock_announce+0x42>
 80027bc:	6883      	ldr	r3, [r0, #8]
 80027be:	4293      	cmp	r3, r2
 80027c0:	dd13      	ble.n	80027ea <z_clock_announce+0x66>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
 80027c2:	1a9b      	subs	r3, r3, r2
 80027c4:	6083      	str	r3, [r0, #8]
	}

	curr_tick += announce_remaining;
 80027c6:	18b6      	adds	r6, r6, r2
 80027c8:	eb47 77e2 	adc.w	r7, r7, r2, asr #31
 80027cc:	e9c9 6700 	strd	r6, r7, [r9]
	announce_remaining = 0;
 80027d0:	2600      	movs	r6, #0
 80027d2:	602e      	str	r6, [r5, #0]

	z_clock_set_timeout(next_timeout(), false);
 80027d4:	f7ff ff40 	bl	8002658 <next_timeout>
 80027d8:	4631      	mov	r1, r6
 80027da:	f7fe fb1f 	bl	8000e1c <z_clock_set_timeout>
	__asm__ volatile(
 80027de:	f384 8811 	msr	BASEPRI, r4
 80027e2:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
 80027e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		curr_tick += dt;
 80027ea:	18f6      	adds	r6, r6, r3
 80027ec:	eb47 77e3 	adc.w	r7, r7, r3, asr #31
		announce_remaining -= dt;
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	602b      	str	r3, [r5, #0]
		t->dticks = 0;
 80027f4:	2300      	movs	r3, #0
 80027f6:	6083      	str	r3, [r0, #8]
		curr_tick += dt;
 80027f8:	e9c8 6700 	strd	r6, r7, [r8]
		remove_timeout(t);
 80027fc:	f7ff ff18 	bl	8002630 <remove_timeout>
 8002800:	f384 8811 	msr	BASEPRI, r4
 8002804:	f3bf 8f6f 	isb	sy
		t->fn(t);
 8002808:	68c3      	ldr	r3, [r0, #12]
 800280a:	4798      	blx	r3
	__asm__ volatile(
 800280c:	f04f 0310 	mov.w	r3, #16
 8002810:	f3ef 8411 	mrs	r4, BASEPRI
 8002814:	f383 8811 	msr	BASEPRI, r3
 8002818:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
 800281c:	e7c6      	b.n	80027ac <z_clock_announce+0x28>
 800281e:	bf00      	nop
 8002820:	200002d0 	.word	0x200002d0
 8002824:	20000000 	.word	0x20000000
 8002828:	20001090 	.word	0x20001090

0800282c <z_tick_get>:

s64_t z_tick_get(void)
{
 800282c:	b510      	push	{r4, lr}
 800282e:	f04f 0310 	mov.w	r3, #16
 8002832:	f3ef 8411 	mrs	r4, BASEPRI
 8002836:	f383 8811 	msr	BASEPRI, r3
 800283a:	f3bf 8f6f 	isb	sy
	u64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + z_clock_elapsed();
 800283e:	f7fe fb51 	bl	8000ee4 <z_clock_elapsed>
 8002842:	4b06      	ldr	r3, [pc, #24]	; (800285c <z_tick_get+0x30>)
 8002844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002848:	1812      	adds	r2, r2, r0
 800284a:	f143 0300 	adc.w	r3, r3, #0
	__asm__ volatile(
 800284e:	f384 8811 	msr	BASEPRI, r4
 8002852:	f3bf 8f6f 	isb	sy
	}
	return t;
}
 8002856:	4610      	mov	r0, r2
 8002858:	4619      	mov	r1, r3
 800285a:	bd10      	pop	{r4, pc}
 800285c:	20000000 	.word	0x20000000

08002860 <statics_init>:
	z_waitq_init(&h->wait_q);
	sys_heap_init(&h->heap, mem, bytes);
}

static int statics_init(struct device *unused)
{
 8002860:	b538      	push	{r3, r4, r5, lr}
	ARG_UNUSED(unused);
	Z_STRUCT_SECTION_FOREACH(k_heap, h) {
 8002862:	4c06      	ldr	r4, [pc, #24]	; (800287c <statics_init+0x1c>)
 8002864:	4d06      	ldr	r5, [pc, #24]	; (8002880 <statics_init+0x20>)
 8002866:	42ac      	cmp	r4, r5
 8002868:	d301      	bcc.n	800286e <statics_init+0xe>
		k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
	}
	return 0;
}
 800286a:	2000      	movs	r0, #0
 800286c:	bd38      	pop	{r3, r4, r5, pc}
		k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
 800286e:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
 8002872:	4620      	mov	r0, r4
 8002874:	f000 fd52 	bl	800331c <k_heap_init>
	Z_STRUCT_SECTION_FOREACH(k_heap, h) {
 8002878:	3414      	adds	r4, #20
 800287a:	e7f4      	b.n	8002866 <statics_init+0x6>
 800287c:	20001194 	.word	0x20001194
 8002880:	20001194 	.word	0x20001194

08002884 <gpio_pin_configure>:
 * @retval -EIO I/O error when accessing an external GPIO chip.
 * @retval -EWOULDBLOCK if operation would block.
 */
static inline int gpio_pin_configure(struct device *port, gpio_pin_t pin,
				     gpio_flags_t flags)
{
 8002884:	b538      	push	{r3, r4, r5, lr}
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->driver_api;
	const struct gpio_driver_config *const cfg =
		(const struct gpio_driver_config *)port->config->config_info;
	struct gpio_driver_data *data =
 8002886:	6885      	ldr	r5, [r0, #8]
{
 8002888:	460c      	mov	r4, r1
	return api->pin_configure(port, pin, flags);
 800288a:	6843      	ldr	r3, [r0, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4798      	blx	r3
	(void)cfg;
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
		 "Unsupported pin");

	ret = gpio_config(port, pin, flags);
	if (ret != 0) {
 8002890:	b930      	cbnz	r0, 80028a0 <gpio_pin_configure+0x1c>
	}

	if ((flags & GPIO_ACTIVE_LOW) != 0) {
		data->invert |= (gpio_port_pins_t)BIT(pin);
	} else {
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 8002892:	2301      	movs	r3, #1
 8002894:	fa03 f104 	lsl.w	r1, r3, r4
 8002898:	682b      	ldr	r3, [r5, #0]
 800289a:	ea23 0301 	bic.w	r3, r3, r1
 800289e:	602b      	str	r3, [r5, #0]
		flags &= ~GPIO_INT_DEBOUNCE;
		ret = z_impl_gpio_pin_interrupt_configure(port, pin, flags);
	}

	return ret;
}
 80028a0:	bd38      	pop	{r3, r4, r5, pc}

080028a2 <arch_printk_char_out>:
}
 80028a2:	2000      	movs	r0, #0
 80028a4:	4770      	bx	lr

080028a6 <print_err>:
{
 80028a6:	b570      	push	{r4, r5, r6, lr}
 80028a8:	4604      	mov	r4, r0
 80028aa:	460d      	mov	r5, r1
	out('E', ctx);
 80028ac:	2045      	movs	r0, #69	; 0x45
 80028ae:	47a0      	blx	r4
	out('R', ctx);
 80028b0:	4629      	mov	r1, r5
 80028b2:	2052      	movs	r0, #82	; 0x52
 80028b4:	47a0      	blx	r4
	out('R', ctx);
 80028b6:	4629      	mov	r1, r5
 80028b8:	4623      	mov	r3, r4
 80028ba:	2052      	movs	r0, #82	; 0x52
}
 80028bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	out('R', ctx);
 80028c0:	4718      	bx	r3

080028c2 <printk>:
{
 80028c2:	b40f      	push	{r0, r1, r2, r3}
 80028c4:	b507      	push	{r0, r1, r2, lr}
 80028c6:	a904      	add	r1, sp, #16
 80028c8:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
 80028cc:	9101      	str	r1, [sp, #4]
		vprintk(fmt, ap);
 80028ce:	f7fe f85d 	bl	800098c <vprintk>
}
 80028d2:	b003      	add	sp, #12
 80028d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80028d8:	b004      	add	sp, #16
 80028da:	4770      	bx	lr

080028dc <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
 80028dc:	4604      	mov	r4, r0
 80028de:	b508      	push	{r3, lr}
 80028e0:	4608      	mov	r0, r1
 80028e2:	4611      	mov	r1, r2
	entry(p1, p2, p3);
 80028e4:	461a      	mov	r2, r3
 80028e6:	47a0      	blx	r4
	return z_impl_k_current_get();
 80028e8:	f7ff fe22 	bl	8002530 <z_impl_k_current_get>
	z_impl_k_thread_abort(thread);
 80028ec:	f7fe fd14 	bl	8001318 <z_impl_k_thread_abort>

080028f0 <chunk_field>:
}

static inline size_t chunk_field(struct z_heap *h, chunkid_t c,
				 enum chunk_fields f)
{
	void *cmem = &h->buf[c];
 80028f0:	6803      	ldr	r3, [r0, #0]
 80028f2:	eb03 01c1 	add.w	r1, r3, r1, lsl #3

	if (big_heap(h)) {
 80028f6:	6883      	ldr	r3, [r0, #8]
 80028f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
		return ((u32_t *)cmem)[f];
 80028fc:	bf2c      	ite	cs
 80028fe:	f851 0022 	ldrcs.w	r0, [r1, r2, lsl #2]
	} else {
		return ((u16_t *)cmem)[f];
 8002902:	f831 0012 	ldrhcc.w	r0, [r1, r2, lsl #1]
	}
}
 8002906:	4770      	bx	lr

08002908 <chunk_set>:

static inline void chunk_set(struct z_heap *h, chunkid_t c,
			     enum chunk_fields f, chunkid_t val)
{
 8002908:	b510      	push	{r4, lr}
	CHECK(c >= h->chunk0 && c < h->len);
	CHECK((val & ~((h->size_mask << 1) + 1)) == 0);
	CHECK((val & h->size_mask) < h->len);

	void *cmem = &h->buf[c];
 800290a:	6804      	ldr	r4, [r0, #0]

	if (big_heap(h)) {
 800290c:	6880      	ldr	r0, [r0, #8]
	void *cmem = &h->buf[c];
 800290e:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
	if (big_heap(h)) {
 8002912:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
		((u32_t *)cmem)[f] = (u32_t) val;
 8002916:	bf2c      	ite	cs
 8002918:	f841 3022 	strcs.w	r3, [r1, r2, lsl #2]
	} else {
		((u16_t *)cmem)[f] = (u16_t) val;
 800291c:	f821 3012 	strhcc.w	r3, [r1, r2, lsl #1]
	}
}
 8002920:	bd10      	pop	{r4, pc}

08002922 <free_list_add>:
		chunk_set(h, second, FREE_PREV, first);
	}
}

static void free_list_add(struct z_heap *h, chunkid_t c)
{
 8002922:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return (chunk_field(h, c, SIZE_AND_USED) & ~h->size_mask) != 0;
}

static ALWAYS_INLINE chunkid_t size(struct z_heap *h, chunkid_t c)
{
	return chunk_field(h, c, SIZE_AND_USED) & h->size_mask;
 8002926:	2200      	movs	r2, #0
 8002928:	4604      	mov	r4, r0
 800292a:	460d      	mov	r5, r1
 800292c:	f7ff ffe0 	bl	80028f0 <chunk_field>
 8002930:	68e2      	ldr	r2, [r4, #12]
	return sizeof(size_t) > 4 || h->len > 0x7fff;
 8002932:	68a3      	ldr	r3, [r4, #8]
	return chunk_field(h, c, SIZE_AND_USED) & h->size_mask;
 8002934:	4010      	ands	r0, r2
	return sizeof(size_t) > 4 || h->len > 0x7fff;
 8002936:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
}

static int bucket_idx(struct z_heap *h, size_t sz)
{
	/* A chunk of size 2 is the minimum size on big heaps */
	return 31 - __builtin_clz(sz) - (big_heap(h) ? 1 : 0);
 800293a:	fab0 f280 	clz	r2, r0
	return sizeof(size_t) > 4 || h->len > 0x7fff;
 800293e:	bf34      	ite	cc
 8002940:	2000      	movcc	r0, #0
 8002942:	2001      	movcs	r0, #1
	int b = bucket_idx(h, size(h, c));

	if (h->buckets[b].list_size++ == 0) {
 8002944:	6863      	ldr	r3, [r4, #4]
	return 31 - __builtin_clz(sz) - (big_heap(h) ? 1 : 0);
 8002946:	f1c0 001f 	rsb	r0, r0, #31
 800294a:	1a80      	subs	r0, r0, r2
 800294c:	eb03 01c0 	add.w	r1, r3, r0, lsl #3
 8002950:	684a      	ldr	r2, [r1, #4]
 8002952:	1c56      	adds	r6, r2, #1
 8002954:	604e      	str	r6, [r1, #4]
 8002956:	b9a2      	cbnz	r2, 8002982 <free_list_add+0x60>
		CHECK(h->buckets[b].next == 0);
		CHECK((h->avail_buckets & (1 << b)) == 0);

		/* Empty list, first item */
		h->avail_buckets |= (1 << b);
 8002958:	2201      	movs	r2, #1
 800295a:	fa02 f100 	lsl.w	r1, r2, r0
 800295e:	6962      	ldr	r2, [r4, #20]
 8002960:	430a      	orrs	r2, r1
 8002962:	6162      	str	r2, [r4, #20]
		h->buckets[b].next = c;
		chunk_set(h, c, FREE_PREV, c);
 8002964:	4629      	mov	r1, r5
		h->buckets[b].next = c;
 8002966:	f843 5030 	str.w	r5, [r3, r0, lsl #3]
		chunk_set(h, c, FREE_PREV, c);
 800296a:	2202      	movs	r2, #2
 800296c:	462b      	mov	r3, r5
 800296e:	4620      	mov	r0, r4
 8002970:	f7ff ffca 	bl	8002908 <chunk_set>
		chunk_set(h, c, FREE_NEXT, c);
 8002974:	2203      	movs	r2, #3
 8002976:	4629      	mov	r1, r5
		chunkid_t first = free_prev(h, second);

		chunk_set(h, c, FREE_PREV, first);
		chunk_set(h, c, FREE_NEXT, second);
		chunk_set(h, first, FREE_NEXT, c);
		chunk_set(h, second, FREE_PREV, c);
 8002978:	4620      	mov	r0, r4
	}

	CHECK(h->avail_buckets & (1 << bucket_idx(h, size(h, c))));
}
 800297a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		chunk_set(h, second, FREE_PREV, c);
 800297e:	f7ff bfc3 	b.w	8002908 <chunk_set>
		chunkid_t second = h->buckets[b].next;
 8002982:	f853 7030 	ldr.w	r7, [r3, r0, lsl #3]
	return chunk_field(h, c, FREE_PREV);
 8002986:	2202      	movs	r2, #2
 8002988:	4639      	mov	r1, r7
 800298a:	4620      	mov	r0, r4
 800298c:	f7ff ffb0 	bl	80028f0 <chunk_field>
		chunk_set(h, c, FREE_PREV, first);
 8002990:	2202      	movs	r2, #2
 8002992:	4603      	mov	r3, r0
 8002994:	4606      	mov	r6, r0
 8002996:	4629      	mov	r1, r5
 8002998:	4620      	mov	r0, r4
 800299a:	f7ff ffb5 	bl	8002908 <chunk_set>
		chunk_set(h, c, FREE_NEXT, second);
 800299e:	463b      	mov	r3, r7
 80029a0:	2203      	movs	r2, #3
 80029a2:	4629      	mov	r1, r5
 80029a4:	4620      	mov	r0, r4
 80029a6:	f7ff ffaf 	bl	8002908 <chunk_set>
		chunk_set(h, first, FREE_NEXT, c);
 80029aa:	2203      	movs	r2, #3
 80029ac:	4631      	mov	r1, r6
 80029ae:	462b      	mov	r3, r5
 80029b0:	4620      	mov	r0, r4
 80029b2:	f7ff ffa9 	bl	8002908 <chunk_set>
		chunk_set(h, second, FREE_PREV, c);
 80029b6:	2202      	movs	r2, #2
 80029b8:	4639      	mov	r1, r7
 80029ba:	e7dd      	b.n	8002978 <free_list_add+0x56>

080029bc <sys_heap_init>:

	return NULL;
}

void sys_heap_init(struct sys_heap *heap, void *mem, size_t bytes)
{
 80029bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	CHECK(bytes < 0x800000000ULL);
#endif

	/* Round the start up, the end down */
	size_t addr = ((size_t)mem + CHUNK_UNIT - 1) & ~(CHUNK_UNIT - 1);
	size_t end = ((size_t)mem + bytes) & ~(CHUNK_UNIT - 1);
 80029be:	188b      	adds	r3, r1, r2
	size_t addr = ((size_t)mem + CHUNK_UNIT - 1) & ~(CHUNK_UNIT - 1);
 80029c0:	1dcc      	adds	r4, r1, #7
 80029c2:	f024 0407 	bic.w	r4, r4, #7
	size_t end = ((size_t)mem + bytes) & ~(CHUNK_UNIT - 1);
 80029c6:	f023 0307 	bic.w	r3, r3, #7
	size_t buf_sz = (end - addr) / CHUNK_UNIT;
 80029ca:	1b1b      	subs	r3, r3, r4
 80029cc:	08db      	lsrs	r3, r3, #3

	heap->heap = (struct z_heap *)addr;
	h->buf = (u64_t *)addr;
	h->buckets = (void *)(addr + CHUNK_UNIT * hdr_chunks);
	h->len = buf_sz;
	h->size_mask = (1 << (big_heap(h) ? 31 : 15)) - 1;
 80029ce:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80029d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029d6:	bf2c      	ite	cs
 80029d8:	f06f 4100 	mvncs.w	r1, #2147483648	; 0x80000000
 80029dc:	4611      	movcc	r1, r2
	return sizeof(size_t) > 4 || h->len > 0x7fff;
 80029de:	4293      	cmp	r3, r2
	heap->heap = (struct z_heap *)addr;
 80029e0:	6004      	str	r4, [r0, #0]
	h->size_mask = (1 << (big_heap(h) ? 31 : 15)) - 1;
 80029e2:	60e1      	str	r1, [r4, #12]
 80029e4:	bf94      	ite	ls
 80029e6:	2100      	movls	r1, #0
 80029e8:	2101      	movhi	r1, #1
	return 31 - __builtin_clz(sz) - (big_heap(h) ? 1 : 0);
 80029ea:	fab3 f683 	clz	r6, r3
	h->avail_buckets = 0;

	size_t buckets_bytes = ((bucket_idx(h, buf_sz) + 1)
 80029ee:	f1c1 0120 	rsb	r1, r1, #32
	h->buckets = (void *)(addr + CHUNK_UNIT * hdr_chunks);
 80029f2:	f104 0518 	add.w	r5, r4, #24
	size_t buckets_bytes = ((bucket_idx(h, buf_sz) + 1)
 80029f6:	1b89      	subs	r1, r1, r6
	return (bytes + CHUNK_UNIT - 1) / CHUNK_UNIT;
 80029f8:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
	h->len = buf_sz;
 80029fc:	e9c4 5301 	strd	r5, r3, [r4, #4]
	h->avail_buckets = 0;
 8002a00:	2000      	movs	r0, #0
				* sizeof(struct z_heap_bucket));

	h->chunk0 = hdr_chunks + chunksz(buckets_bytes);
 8002a02:	3103      	adds	r1, #3
	h->buf = (u64_t *)addr;
 8002a04:	6024      	str	r4, [r4, #0]
	h->avail_buckets = 0;
 8002a06:	6160      	str	r0, [r4, #20]
	h->chunk0 = hdr_chunks + chunksz(buckets_bytes);
 8002a08:	6121      	str	r1, [r4, #16]
	return sizeof(size_t) > 4 || h->len > 0x7fff;
 8002a0a:	4617      	mov	r7, r2

	for (int i = 0; i <= bucket_idx(heap->heap, heap->heap->len); i++) {
		heap->heap->buckets[i].list_size = 0;
 8002a0c:	4684      	mov	ip, r0
 8002a0e:	68a2      	ldr	r2, [r4, #8]
 8002a10:	42ba      	cmp	r2, r7
 8002a12:	bf94      	ite	ls
 8002a14:	2200      	movls	r2, #0
 8002a16:	2201      	movhi	r2, #1
	return 31 - __builtin_clz(sz) - (big_heap(h) ? 1 : 0);
 8002a18:	f1c2 021f 	rsb	r2, r2, #31
 8002a1c:	1b92      	subs	r2, r2, r6
	for (int i = 0; i <= bucket_idx(heap->heap, heap->heap->len); i++) {
 8002a1e:	4290      	cmp	r0, r2
 8002a20:	dd0a      	ble.n	8002a38 <sys_heap_init+0x7c>
		heap->heap->buckets[i].next = 0;
	}

	chunk_set(h, h->chunk0, SIZE_AND_USED, buf_sz - h->chunk0);
 8002a22:	1a5b      	subs	r3, r3, r1
 8002a24:	4620      	mov	r0, r4
 8002a26:	2200      	movs	r2, #0
 8002a28:	f7ff ff6e 	bl	8002908 <chunk_set>
	free_list_add(h, h->chunk0);
 8002a2c:	6921      	ldr	r1, [r4, #16]
 8002a2e:	4620      	mov	r0, r4
}
 8002a30:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	free_list_add(h, h->chunk0);
 8002a34:	f7ff bf75 	b.w	8002922 <free_list_add>
		heap->heap->buckets[i].list_size = 0;
 8002a38:	f8c5 c004 	str.w	ip, [r5, #4]
	for (int i = 0; i <= bucket_idx(heap->heap, heap->heap->len); i++) {
 8002a3c:	3001      	adds	r0, #1
		heap->heap->buckets[i].next = 0;
 8002a3e:	f845 cb08 	str.w	ip, [r5], #8
	for (int i = 0; i <= bucket_idx(heap->heap, heap->heap->len); i++) {
 8002a42:	e7e4      	b.n	8002a0e <sys_heap_init+0x52>

08002a44 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM(CONFIG_LEGACY_DEVICETREE_MACROS, 1);
GEN_ABSOLUTE_SYM(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
 8002a44:	4770      	bx	lr

08002a46 <__stm32_exti_isr_0>:
{
 8002a46:	4602      	mov	r2, r0
	__stm32_exti_isr(0, 1, arg);
 8002a48:	2101      	movs	r1, #1
 8002a4a:	2000      	movs	r0, #0
 8002a4c:	f7fd bfec 	b.w	8000a28 <__stm32_exti_isr>

08002a50 <__stm32_exti_isr_1>:
{
 8002a50:	4602      	mov	r2, r0
	__stm32_exti_isr(1, 2, arg);
 8002a52:	2102      	movs	r1, #2
 8002a54:	2001      	movs	r0, #1
 8002a56:	f7fd bfe7 	b.w	8000a28 <__stm32_exti_isr>

08002a5a <__stm32_exti_isr_2>:
{
 8002a5a:	4602      	mov	r2, r0
	__stm32_exti_isr(2, 3, arg);
 8002a5c:	2103      	movs	r1, #3
 8002a5e:	2002      	movs	r0, #2
 8002a60:	f7fd bfe2 	b.w	8000a28 <__stm32_exti_isr>

08002a64 <__stm32_exti_isr_3>:
{
 8002a64:	4602      	mov	r2, r0
	__stm32_exti_isr(3, 4, arg);
 8002a66:	2104      	movs	r1, #4
 8002a68:	2003      	movs	r0, #3
 8002a6a:	f7fd bfdd 	b.w	8000a28 <__stm32_exti_isr>

08002a6e <__stm32_exti_isr_4>:
{
 8002a6e:	4602      	mov	r2, r0
	__stm32_exti_isr(4, 5, arg);
 8002a70:	2105      	movs	r1, #5
 8002a72:	2004      	movs	r0, #4
 8002a74:	f7fd bfd8 	b.w	8000a28 <__stm32_exti_isr>

08002a78 <__stm32_exti_isr_9_5>:
{
 8002a78:	4602      	mov	r2, r0
	__stm32_exti_isr(5, 10, arg);
 8002a7a:	210a      	movs	r1, #10
 8002a7c:	2005      	movs	r0, #5
 8002a7e:	f7fd bfd3 	b.w	8000a28 <__stm32_exti_isr>

08002a82 <__stm32_exti_isr_15_10>:
{
 8002a82:	4602      	mov	r2, r0
	__stm32_exti_isr(10, 16, arg);
 8002a84:	2110      	movs	r1, #16
 8002a86:	200a      	movs	r0, #10
 8002a88:	f7fd bfce 	b.w	8000a28 <__stm32_exti_isr>

08002a8c <__stm32_exti_isr_16>:
{
 8002a8c:	4602      	mov	r2, r0
	__stm32_exti_isr(16, 17, arg);
 8002a8e:	2111      	movs	r1, #17
 8002a90:	2010      	movs	r0, #16
 8002a92:	f7fd bfc9 	b.w	8000a28 <__stm32_exti_isr>

08002a96 <__stm32_exti_isr_18>:
{
 8002a96:	4602      	mov	r2, r0
	__stm32_exti_isr(18, 19, arg);
 8002a98:	2113      	movs	r1, #19
 8002a9a:	2012      	movs	r0, #18
 8002a9c:	f7fd bfc4 	b.w	8000a28 <__stm32_exti_isr>

08002aa0 <__stm32_exti_isr_21>:
{
 8002aa0:	4602      	mov	r2, r0
	__stm32_exti_isr(21, 22, arg);
 8002aa2:	2116      	movs	r1, #22
 8002aa4:	2015      	movs	r0, #21
 8002aa6:	f7fd bfbf 	b.w	8000a28 <__stm32_exti_isr>

08002aaa <__stm32_exti_isr_22>:
{
 8002aaa:	4602      	mov	r2, r0
	__stm32_exti_isr(22, 23, arg);
 8002aac:	2117      	movs	r1, #23
 8002aae:	2016      	movs	r0, #22
 8002ab0:	f7fd bfba 	b.w	8000a28 <__stm32_exti_isr>

08002ab4 <stm32_exti_init>:
	defined(CONFIG_SOC_SERIES_STM32L1X) || \
	defined(CONFIG_SOC_SERIES_STM32L4X) || \
	defined(CONFIG_SOC_SERIES_STM32MP1X) || \
	defined(CONFIG_SOC_SERIES_STM32WBX) || \
	defined(CONFIG_SOC_SERIES_STM32G4X)
	IRQ_CONNECT(EXTI0_IRQn,
 8002ab4:	2200      	movs	r2, #0
{
 8002ab6:	b508      	push	{r3, lr}
	IRQ_CONNECT(EXTI0_IRQn,
 8002ab8:	4611      	mov	r1, r2
 8002aba:	2006      	movs	r0, #6
 8002abc:	f7fe fa8e 	bl	8000fdc <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI0_IRQ_PRI,
		__stm32_exti_isr_0, DEVICE_GET(exti_stm32),
		0);
	IRQ_CONNECT(EXTI1_IRQn,
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	4611      	mov	r1, r2
 8002ac4:	2007      	movs	r0, #7
 8002ac6:	f7fe fa89 	bl	8000fdc <z_arm_irq_priority_set>
	IRQ_CONNECT(EXTI2_TSC_IRQn,
		CONFIG_EXTI_STM32_EXTI2_IRQ_PRI,
		__stm32_exti_isr_2, DEVICE_GET(exti_stm32),
		0);
#else
	IRQ_CONNECT(EXTI2_IRQn,
 8002aca:	2200      	movs	r2, #0
 8002acc:	4611      	mov	r1, r2
 8002ace:	2008      	movs	r0, #8
 8002ad0:	f7fe fa84 	bl	8000fdc <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI2_IRQ_PRI,
		__stm32_exti_isr_2, DEVICE_GET(exti_stm32),
		0);
#endif /* CONFIG_SOC_SERIES_STM32F3X */
	IRQ_CONNECT(EXTI3_IRQn,
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	4611      	mov	r1, r2
 8002ad8:	2009      	movs	r0, #9
 8002ada:	f7fe fa7f 	bl	8000fdc <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI3_IRQ_PRI,
		__stm32_exti_isr_3, DEVICE_GET(exti_stm32),
		0);
	IRQ_CONNECT(EXTI4_IRQn,
 8002ade:	2200      	movs	r2, #0
 8002ae0:	4611      	mov	r1, r2
 8002ae2:	200a      	movs	r0, #10
 8002ae4:	f7fe fa7a 	bl	8000fdc <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI4_IRQ_PRI,
		__stm32_exti_isr_4, DEVICE_GET(exti_stm32),
		0);
#ifndef CONFIG_SOC_SERIES_STM32MP1X
	IRQ_CONNECT(EXTI9_5_IRQn,
 8002ae8:	2200      	movs	r2, #0
 8002aea:	4611      	mov	r1, r2
 8002aec:	2017      	movs	r0, #23
 8002aee:	f7fe fa75 	bl	8000fdc <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI9_5_IRQ_PRI,
		__stm32_exti_isr_9_5, DEVICE_GET(exti_stm32),
		0);
	IRQ_CONNECT(EXTI15_10_IRQn,
 8002af2:	2200      	movs	r2, #0
 8002af4:	4611      	mov	r1, r2
 8002af6:	2028      	movs	r0, #40	; 0x28
 8002af8:	f7fe fa70 	bl	8000fdc <z_arm_irq_priority_set>
#endif /* CONFIG_SOC_SERIES_STM32MP1X */

#if defined(CONFIG_SOC_SERIES_STM32F2X) || \
	defined(CONFIG_SOC_SERIES_STM32F4X) || \
	defined(CONFIG_SOC_SERIES_STM32F7X)
	IRQ_CONNECT(PVD_IRQn,
 8002afc:	2200      	movs	r2, #0
 8002afe:	4611      	mov	r1, r2
 8002b00:	2001      	movs	r0, #1
 8002b02:	f7fe fa6b 	bl	8000fdc <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_PVD_IRQ_PRI,
		__stm32_exti_isr_16, DEVICE_GET(exti_stm32),
		0);
	IRQ_CONNECT(OTG_FS_WKUP_IRQn,
 8002b06:	2200      	movs	r2, #0
 8002b08:	4611      	mov	r1, r2
 8002b0a:	202a      	movs	r0, #42	; 0x2a
 8002b0c:	f7fe fa66 	bl	8000fdc <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_OTG_FS_WKUP_IRQ_PRI,
		__stm32_exti_isr_18, DEVICE_GET(exti_stm32),
		0);
	IRQ_CONNECT(TAMP_STAMP_IRQn,
 8002b10:	2200      	movs	r2, #0
 8002b12:	4611      	mov	r1, r2
 8002b14:	2002      	movs	r0, #2
 8002b16:	f7fe fa61 	bl	8000fdc <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_TAMP_STAMP_IRQ_PRI,
		__stm32_exti_isr_21, DEVICE_GET(exti_stm32),
		0);
	IRQ_CONNECT(RTC_WKUP_IRQn,
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	4611      	mov	r1, r2
 8002b1e:	2003      	movs	r0, #3
 8002b20:	f7fe fa5c 	bl	8000fdc <z_arm_irq_priority_set>
}
 8002b24:	2000      	movs	r0, #0
 8002b26:	bd08      	pop	{r3, pc}

08002b28 <config_pll_init>:
	pllinit->PLLN = CONFIG_CLOCK_STM32_PLL_N_MULTIPLIER;
 8002b28:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002b2c:	2208      	movs	r2, #8
 8002b2e:	e9c0 2300 	strd	r2, r3, [r0]
	pllinit->PLLP = pllp(CONFIG_CLOCK_STM32_PLL_P_DIVISOR);
 8002b32:	2300      	movs	r3, #0
 8002b34:	6083      	str	r3, [r0, #8]
}
 8002b36:	4770      	bx	lr

08002b38 <LL_RCC_MSI_Disable>:
 * @brief Function kept for driver genericity
 */
void LL_RCC_MSI_Disable(void)
{
	/* Do nothing */
}
 8002b38:	4770      	bx	lr

08002b3a <z_irq_spurious>:
 */
void z_irq_spurious(void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
 8002b3a:	2100      	movs	r1, #0
 8002b3c:	2001      	movs	r0, #1
 8002b3e:	f000 b800 	b.w	8002b42 <z_arm_fatal_error>

08002b42 <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
 8002b42:	f000 bb02 	b.w	800314a <z_fatal_error>

08002b46 <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
 8002b46:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
 8002b48:	6800      	ldr	r0, [r0, #0]
 8002b4a:	f000 bafe 	b.w	800314a <z_fatal_error>

08002b4e <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
 8002b4e:	b508      	push	{r3, lr}
	handler();
 8002b50:	f7fe faa6 	bl	80010a0 <z_SysNmiOnReset>
	z_arm_int_exit();
}
 8002b54:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
 8002b58:	f7fe bbc4 	b.w	80012e4 <z_arm_exc_exit>

08002b5c <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
 8002b5c:	1e43      	subs	r3, r0, #1
 8002b5e:	3901      	subs	r1, #1
 8002b60:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8002b64:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8002b68:	4282      	cmp	r2, r0
 8002b6a:	d101      	bne.n	8002b70 <strcmp+0x14>
 8002b6c:	2a00      	cmp	r2, #0
 8002b6e:	d1f7      	bne.n	8002b60 <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
 8002b70:	1a10      	subs	r0, r2, r0
 8002b72:	4770      	bx	lr

08002b74 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *_MLIBC_RESTRICT d, const void *_MLIBC_RESTRICT s, size_t n)
{
 8002b74:	b5f0      	push	{r4, r5, r6, r7, lr}

	unsigned char *d_byte = (unsigned char *)d;
	const unsigned char *s_byte = (const unsigned char *)s;
	const uintptr_t mask = sizeof(mem_word_t) - 1;

	if ((((uintptr_t)d ^ (uintptr_t)s_byte) & mask) == 0) {
 8002b76:	ea81 0400 	eor.w	r4, r1, r0
 8002b7a:	07a5      	lsls	r5, r4, #30
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	d00b      	beq.n	8002b98 <memcpy+0x24>
 8002b80:	3b01      	subs	r3, #1
 8002b82:	440a      	add	r2, r1
		s_byte = (unsigned char *)s_word;
	}

	/* do byte-sized copying until finished */

	while (n > 0) {
 8002b84:	4291      	cmp	r1, r2
 8002b86:	d11b      	bne.n	8002bc0 <memcpy+0x4c>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
 8002b88:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if (n == 0) {
 8002b8a:	2a00      	cmp	r2, #0
 8002b8c:	d0fc      	beq.n	8002b88 <memcpy+0x14>
			*(d_byte++) = *(s_byte++);
 8002b8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002b92:	f803 4b01 	strb.w	r4, [r3], #1
			n--;
 8002b96:	3a01      	subs	r2, #1
		while (((uintptr_t)d_byte) & mask) {
 8002b98:	079c      	lsls	r4, r3, #30
 8002b9a:	d1f6      	bne.n	8002b8a <memcpy+0x16>
 8002b9c:	f022 0403 	bic.w	r4, r2, #3
 8002ba0:	1f1d      	subs	r5, r3, #4
 8002ba2:	0896      	lsrs	r6, r2, #2
 8002ba4:	190f      	adds	r7, r1, r4
		while (n >= sizeof(mem_word_t)) {
 8002ba6:	42b9      	cmp	r1, r7
 8002ba8:	d105      	bne.n	8002bb6 <memcpy+0x42>
 8002baa:	f06f 0503 	mvn.w	r5, #3
 8002bae:	fb05 2206 	mla	r2, r5, r6, r2
 8002bb2:	4423      	add	r3, r4
 8002bb4:	e7e4      	b.n	8002b80 <memcpy+0xc>
			*(d_word++) = *(s_word++);
 8002bb6:	f851 cb04 	ldr.w	ip, [r1], #4
 8002bba:	f845 cf04 	str.w	ip, [r5, #4]!
			n -= sizeof(mem_word_t);
 8002bbe:	e7f2      	b.n	8002ba6 <memcpy+0x32>
		*(d_byte++) = *(s_byte++);
 8002bc0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002bc4:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
 8002bc8:	e7dc      	b.n	8002b84 <memcpy+0x10>

08002bca <memset>:
 *
 * @return pointer to start of buffer
 */

void *memset(void *buf, int c, size_t n)
{
 8002bca:	b570      	push	{r4, r5, r6, lr}
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
 8002bcc:	b2c9      	uxtb	r1, r1
	unsigned char *d_byte = (unsigned char *)buf;
 8002bce:	4603      	mov	r3, r0

	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
 8002bd0:	079c      	lsls	r4, r3, #30
 8002bd2:	d111      	bne.n	8002bf8 <memset+0x2e>
	/* do word-sized initialization as long as possible */

	mem_word_t *d_word = (mem_word_t *)d_byte;
	mem_word_t c_word = (mem_word_t)c_byte;

	c_word |= c_word << 8;
 8002bd4:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
	c_word |= c_word << 16;
 8002bd8:	f022 0603 	bic.w	r6, r2, #3
 8002bdc:	ea44 4504 	orr.w	r5, r4, r4, lsl #16
#if Z_MEM_WORD_T_WIDTH > 32
	c_word |= c_word << 32;
#endif

	while (n >= sizeof(mem_word_t)) {
 8002be0:	441e      	add	r6, r3
 8002be2:	0894      	lsrs	r4, r2, #2
 8002be4:	42b3      	cmp	r3, r6
 8002be6:	d10d      	bne.n	8002c04 <memset+0x3a>
 8002be8:	f06f 0503 	mvn.w	r5, #3
 8002bec:	fb05 2204 	mla	r2, r5, r4, r2
 8002bf0:	441a      	add	r2, r3

	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;

	while (n > 0) {
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d109      	bne.n	8002c0a <memset+0x40>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
 8002bf6:	bd70      	pop	{r4, r5, r6, pc}
		if (n == 0) {
 8002bf8:	2a00      	cmp	r2, #0
 8002bfa:	d0fc      	beq.n	8002bf6 <memset+0x2c>
		*(d_byte++) = c_byte;
 8002bfc:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
 8002c00:	3a01      	subs	r2, #1
 8002c02:	e7e5      	b.n	8002bd0 <memset+0x6>
		*(d_word++) = c_word;
 8002c04:	f843 5b04 	str.w	r5, [r3], #4
		n -= sizeof(mem_word_t);
 8002c08:	e7ec      	b.n	8002be4 <memset+0x1a>
		*(d_byte++) = c_byte;
 8002c0a:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
 8002c0e:	e7f0      	b.n	8002bf2 <memset+0x28>

08002c10 <_stdout_hook_default>:
}
 8002c10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002c14:	4770      	bx	lr

08002c16 <gpio_stm32_isr>:
	struct gpio_stm32_data *data = dev->driver_data;
 8002c16:	688a      	ldr	r2, [r1, #8]
	if ((BIT(line) & data->cb_pins) != 0) {
 8002c18:	6853      	ldr	r3, [r2, #4]
 8002c1a:	40c3      	lsrs	r3, r0
 8002c1c:	07db      	lsls	r3, r3, #31
{
 8002c1e:	b570      	push	{r4, r5, r6, lr}
 8002c20:	460e      	mov	r6, r1
	if ((BIT(line) & data->cb_pins) != 0) {
 8002c22:	d515      	bpl.n	8002c50 <gpio_stm32_isr+0x3a>
					struct device *port,
					u32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
 8002c24:	6891      	ldr	r1, [r2, #8]
 8002c26:	b199      	cbz	r1, 8002c50 <gpio_stm32_isr+0x3a>

#define SYS_SLIST_STATIC_INIT(ptr_to_list) {NULL, NULL}

static inline sys_snode_t *z_snode_next_peek(sys_snode_t *node)
{
	return node->next;
 8002c28:	680c      	ldr	r4, [r1, #0]
		gpio_fire_callbacks(&data->cb, dev, BIT(line));
 8002c2a:	2501      	movs	r5, #1
 8002c2c:	2c00      	cmp	r4, #0
 8002c2e:	bf38      	it	cc
 8002c30:	2400      	movcc	r4, #0
 8002c32:	4085      	lsls	r5, r0
		if (cb->pin_mask & pins) {
 8002c34:	688a      	ldr	r2, [r1, #8]
 8002c36:	402a      	ands	r2, r5
 8002c38:	d002      	beq.n	8002c40 <gpio_stm32_isr+0x2a>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
 8002c3a:	684b      	ldr	r3, [r1, #4]
 8002c3c:	4630      	mov	r0, r6
 8002c3e:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
 8002c40:	b134      	cbz	r4, 8002c50 <gpio_stm32_isr+0x3a>
 8002c42:	6823      	ldr	r3, [r4, #0]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	bf38      	it	cc
 8002c48:	2300      	movcc	r3, #0
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next_no_check(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
 8002c4a:	4621      	mov	r1, r4
 8002c4c:	461c      	mov	r4, r3
 8002c4e:	e7f1      	b.n	8002c34 <gpio_stm32_isr+0x1e>
}
 8002c50:	bd70      	pop	{r4, r5, r6, pc}

08002c52 <gpio_stm32_port_get_raw>:
	const struct gpio_stm32_config *cfg = dev->config->config_info;
 8002c52:	6803      	ldr	r3, [r0, #0]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	685b      	ldr	r3, [r3, #4]
  * @param  GPIOx GPIO Port
  * @retval Input data register value of port
  */
__STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
{
  return (uint32_t)(READ_REG(GPIOx->IDR));
 8002c58:	691b      	ldr	r3, [r3, #16]
	*value = LL_GPIO_ReadInputPort(gpio);
 8002c5a:	600b      	str	r3, [r1, #0]
}
 8002c5c:	2000      	movs	r0, #0
 8002c5e:	4770      	bx	lr

08002c60 <gpio_stm32_port_set_masked_raw>:
	const struct gpio_stm32_config *cfg = dev->config->config_info;
 8002c60:	6803      	ldr	r3, [r0, #0]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	685b      	ldr	r3, [r3, #4]
  * @param  GPIOx GPIO Port
  * @retval Output data register value of port
  */
__STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
{
  return (uint32_t)(READ_REG(GPIOx->ODR));
 8002c66:	6958      	ldr	r0, [r3, #20]
	LL_GPIO_WriteOutputPort(gpio, (port_value & ~mask) | (mask & value));
 8002c68:	4042      	eors	r2, r0
 8002c6a:	400a      	ands	r2, r1
 8002c6c:	4042      	eors	r2, r0
  WRITE_REG(GPIOx->ODR, PortValue);
 8002c6e:	615a      	str	r2, [r3, #20]
}
 8002c70:	2000      	movs	r0, #0
 8002c72:	4770      	bx	lr

08002c74 <gpio_stm32_port_set_bits_raw>:
	const struct gpio_stm32_config *cfg = dev->config->config_info;
 8002c74:	6803      	ldr	r3, [r0, #0]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	685b      	ldr	r3, [r3, #4]
}
 8002c7a:	2000      	movs	r0, #0
	WRITE_REG(gpio->BSRR, pins);
 8002c7c:	6199      	str	r1, [r3, #24]
}
 8002c7e:	4770      	bx	lr

08002c80 <gpio_stm32_port_clear_bits_raw>:
	const struct gpio_stm32_config *cfg = dev->config->config_info;
 8002c80:	6803      	ldr	r3, [r0, #0]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	685b      	ldr	r3, [r3, #4]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8002c86:	0409      	lsls	r1, r1, #16
 8002c88:	6199      	str	r1, [r3, #24]
}
 8002c8a:	2000      	movs	r0, #0
 8002c8c:	4770      	bx	lr

08002c8e <gpio_stm32_port_toggle_bits>:
	const struct gpio_stm32_config *cfg = dev->config->config_info;
 8002c8e:	6803      	ldr	r3, [r0, #0]
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	685a      	ldr	r2, [r3, #4]
	WRITE_REG(gpio->ODR, READ_REG(gpio->ODR) ^ pins);
 8002c94:	6953      	ldr	r3, [r2, #20]
 8002c96:	404b      	eors	r3, r1
 8002c98:	6153      	str	r3, [r2, #20]
}
 8002c9a:	2000      	movs	r0, #0
 8002c9c:	4770      	bx	lr

08002c9e <gpio_stm32_manage_callback>:
	struct gpio_stm32_data *data = dev->driver_data;
 8002c9e:	6883      	ldr	r3, [r0, #8]
Z_GENLIST_IS_EMPTY(slist)
 8002ca0:	6898      	ldr	r0, [r3, #8]
{
 8002ca2:	b530      	push	{r4, r5, lr}
	if (!sys_slist_is_empty(callbacks)) {
 8002ca4:	b158      	cbz	r0, 8002cbe <gpio_stm32_manage_callback+0x20>
 * @return true if node was removed
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

Z_GENLIST_FIND_AND_REMOVE(slist, snode)
 8002ca6:	2400      	movs	r4, #0
 8002ca8:	4281      	cmp	r1, r0
 8002caa:	d113      	bne.n	8002cd4 <gpio_stm32_manage_callback+0x36>
Z_GENLIST_REMOVE(slist, snode)
 8002cac:	6808      	ldr	r0, [r1, #0]
 8002cae:	b95c      	cbnz	r4, 8002cc8 <gpio_stm32_manage_callback+0x2a>
 8002cb0:	68dc      	ldr	r4, [r3, #12]
	list->head = node;
 8002cb2:	6098      	str	r0, [r3, #8]
Z_GENLIST_REMOVE(slist, snode)
 8002cb4:	42a1      	cmp	r1, r4
 8002cb6:	d100      	bne.n	8002cba <gpio_stm32_manage_callback+0x1c>
	list->tail = node;
 8002cb8:	60d8      	str	r0, [r3, #12]
	parent->next = child;
 8002cba:	2000      	movs	r0, #0
 8002cbc:	6008      	str	r0, [r1, #0]
	if (set) {
 8002cbe:	b972      	cbnz	r2, 8002cde <gpio_stm32_manage_callback+0x40>
	return 0;
 8002cc0:	2000      	movs	r0, #0
}
 8002cc2:	bd30      	pop	{r4, r5, pc}
 8002cc4:	4628      	mov	r0, r5
 8002cc6:	e7ef      	b.n	8002ca8 <gpio_stm32_manage_callback+0xa>
 8002cc8:	6020      	str	r0, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
 8002cca:	68d8      	ldr	r0, [r3, #12]
 8002ccc:	4281      	cmp	r1, r0
	list->tail = node;
 8002cce:	bf08      	it	eq
 8002cd0:	60dc      	streq	r4, [r3, #12]
}
 8002cd2:	e7f2      	b.n	8002cba <gpio_stm32_manage_callback+0x1c>
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
 8002cd4:	6805      	ldr	r5, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
 8002cd6:	4604      	mov	r4, r0
 8002cd8:	2d00      	cmp	r5, #0
 8002cda:	d1f3      	bne.n	8002cc4 <gpio_stm32_manage_callback+0x26>
			if (!set) {
 8002cdc:	b13a      	cbz	r2, 8002cee <gpio_stm32_manage_callback+0x50>
Z_GENLIST_PREPEND(slist, snode)
 8002cde:	689a      	ldr	r2, [r3, #8]
	parent->next = child;
 8002ce0:	600a      	str	r2, [r1, #0]
Z_GENLIST_PREPEND(slist, snode)
 8002ce2:	68d8      	ldr	r0, [r3, #12]
	list->head = node;
 8002ce4:	6099      	str	r1, [r3, #8]
Z_GENLIST_PREPEND(slist, snode)
 8002ce6:	2800      	cmp	r0, #0
 8002ce8:	d1ea      	bne.n	8002cc0 <gpio_stm32_manage_callback+0x22>
	list->tail = node;
 8002cea:	60d9      	str	r1, [r3, #12]
}
 8002cec:	e7e9      	b.n	8002cc2 <gpio_stm32_manage_callback+0x24>
				return -EINVAL;
 8002cee:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&data->cb, callback, set);
 8002cf2:	e7e6      	b.n	8002cc2 <gpio_stm32_manage_callback+0x24>

08002cf4 <gpio_stm32_enable_callback>:
	struct gpio_stm32_data *data = dev->driver_data;
 8002cf4:	6882      	ldr	r2, [r0, #8]
	data->cb_pins |= BIT(pin);
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	fa03 f101 	lsl.w	r1, r3, r1
 8002cfc:	6853      	ldr	r3, [r2, #4]
 8002cfe:	430b      	orrs	r3, r1
 8002d00:	6053      	str	r3, [r2, #4]
}
 8002d02:	2000      	movs	r0, #0
 8002d04:	4770      	bx	lr

08002d06 <gpio_stm32_disable_callback>:
	struct gpio_stm32_data *data = dev->driver_data;
 8002d06:	6882      	ldr	r2, [r0, #8]
	data->cb_pins &= ~BIT(pin);
 8002d08:	2301      	movs	r3, #1
 8002d0a:	fa03 f101 	lsl.w	r1, r3, r1
 8002d0e:	6853      	ldr	r3, [r2, #4]
 8002d10:	ea23 0301 	bic.w	r3, r3, r1
 8002d14:	6053      	str	r3, [r2, #4]
}
 8002d16:	2000      	movs	r0, #0
 8002d18:	4770      	bx	lr

08002d1a <gpio_stm32_configure>:
{
 8002d1a:	b5f0      	push	{r4, r5, r6, r7, lr}
	pinval = 1 << pin;
 8002d1c:	2401      	movs	r4, #1
 8002d1e:	408c      	lsls	r4, r1
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d20:	fa94 f7a4 	rbit	r7, r4
  return __builtin_clz(value);
 8002d24:	fab7 f787 	clz	r7, r7
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002d28:	f8d0 c000 	ldr.w	ip, [r0]
 8002d2c:	007f      	lsls	r7, r7, #1
 8002d2e:	f04f 0e03 	mov.w	lr, #3
 8002d32:	fa0e f707 	lsl.w	r7, lr, r7
 8002d36:	ea2c 0c07 	bic.w	ip, ip, r7
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d3a:	fa94 f7a4 	rbit	r7, r4
  return __builtin_clz(value);
 8002d3e:	fab7 f787 	clz	r7, r7
	LL_GPIO_SetPinMode(gpio, pin_ll, mode >> STM32_MODER_SHIFT);
 8002d42:	f3c2 1501 	ubfx	r5, r2, #4, #2
 8002d46:	007f      	lsls	r7, r7, #1
	mode = conf & (STM32_MODER_MASK << STM32_MODER_SHIFT);
 8002d48:	f002 0630 	and.w	r6, r2, #48	; 0x30
 8002d4c:	40bd      	lsls	r5, r7
 8002d4e:	ea45 050c 	orr.w	r5, r5, ip
	if (STM32_MODER_ALT_MODE == mode) {
 8002d52:	2e20      	cmp	r6, #32
 8002d54:	6005      	str	r5, [r0, #0]
 8002d56:	d115      	bne.n	8002d84 <gpio_stm32_configure+0x6a>
		if (pin < 8) {
 8002d58:	2907      	cmp	r1, #7
 8002d5a:	dc48      	bgt.n	8002dee <gpio_stm32_configure+0xd4>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d5c:	fa94 f5a4 	rbit	r5, r4
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8002d60:	6a07      	ldr	r7, [r0, #32]
  if (value == 0U)
 8002d62:	b10d      	cbz	r5, 8002d68 <gpio_stm32_configure+0x4e>
  return __builtin_clz(value);
 8002d64:	fab5 f685 	clz	r6, r5
 8002d68:	250f      	movs	r5, #15
 8002d6a:	00b6      	lsls	r6, r6, #2
 8002d6c:	fa05 f606 	lsl.w	r6, r5, r6
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d70:	fa94 f5a4 	rbit	r5, r4
  return __builtin_clz(value);
 8002d74:	fab5 f585 	clz	r5, r5
 8002d78:	00ad      	lsls	r5, r5, #2
 8002d7a:	ea27 0606 	bic.w	r6, r7, r6
 8002d7e:	40ab      	lsls	r3, r5
 8002d80:	4333      	orrs	r3, r6
 8002d82:	6203      	str	r3, [r0, #32]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002d84:	6845      	ldr	r5, [r0, #4]
	LL_GPIO_SetPinOutputType(gpio, pin_ll, otype >> STM32_OTYPER_SHIFT);
 8002d86:	f3c2 1380 	ubfx	r3, r2, #6, #1
 8002d8a:	fa03 f101 	lsl.w	r1, r3, r1
 8002d8e:	ea25 0304 	bic.w	r3, r5, r4
 8002d92:	4319      	orrs	r1, r3
 8002d94:	6041      	str	r1, [r0, #4]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d96:	fa94 f1a4 	rbit	r1, r4
  return __builtin_clz(value);
 8002d9a:	fab1 f181 	clz	r1, r1
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8002d9e:	6885      	ldr	r5, [r0, #8]
 8002da0:	2603      	movs	r6, #3
 8002da2:	0049      	lsls	r1, r1, #1
 8002da4:	fa06 f101 	lsl.w	r1, r6, r1
 8002da8:	ea25 0501 	bic.w	r5, r5, r1
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dac:	fa94 f1a4 	rbit	r1, r4
  return __builtin_clz(value);
 8002db0:	fab1 f181 	clz	r1, r1
	LL_GPIO_SetPinSpeed(gpio, pin_ll, ospeed >> STM32_OSPEEDR_SHIFT);
 8002db4:	f3c2 13c1 	ubfx	r3, r2, #7, #2
 8002db8:	0049      	lsls	r1, r1, #1
 8002dba:	408b      	lsls	r3, r1
 8002dbc:	432b      	orrs	r3, r5
 8002dbe:	6083      	str	r3, [r0, #8]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dc0:	fa94 f3a4 	rbit	r3, r4
  return __builtin_clz(value);
 8002dc4:	fab3 f383 	clz	r3, r3
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002dc8:	68c1      	ldr	r1, [r0, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dca:	fa94 f4a4 	rbit	r4, r4
 8002dce:	005b      	lsls	r3, r3, #1
  return __builtin_clz(value);
 8002dd0:	fab4 f484 	clz	r4, r4
	LL_GPIO_SetPinPull(gpio, pin_ll, pupd >> STM32_PUPDR_SHIFT);
 8002dd4:	f3c2 2241 	ubfx	r2, r2, #9, #2
 8002dd8:	fa06 f303 	lsl.w	r3, r6, r3
 8002ddc:	0064      	lsls	r4, r4, #1
 8002dde:	ea21 0303 	bic.w	r3, r1, r3
 8002de2:	fa02 f404 	lsl.w	r4, r2, r4
 8002de6:	431c      	orrs	r4, r3
 8002de8:	60c4      	str	r4, [r0, #12]
}
 8002dea:	2000      	movs	r0, #0
 8002dec:	bdf0      	pop	{r4, r5, r6, r7, pc}
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002dee:	0a25      	lsrs	r5, r4, #8
 8002df0:	6a47      	ldr	r7, [r0, #36]	; 0x24
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df2:	fa95 fca5 	rbit	ip, r5
  if (value == 0U)
 8002df6:	f1bc 0f00 	cmp.w	ip, #0
 8002dfa:	d001      	beq.n	8002e00 <gpio_stm32_configure+0xe6>
  return __builtin_clz(value);
 8002dfc:	fabc f68c 	clz	r6, ip
 8002e00:	00b6      	lsls	r6, r6, #2
 8002e02:	f04f 0c0f 	mov.w	ip, #15
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e06:	fa95 f5a5 	rbit	r5, r5
  return __builtin_clz(value);
 8002e0a:	fab5 f585 	clz	r5, r5
 8002e0e:	fa0c f606 	lsl.w	r6, ip, r6
 8002e12:	00ad      	lsls	r5, r5, #2
 8002e14:	ea27 0606 	bic.w	r6, r7, r6
 8002e18:	40ab      	lsls	r3, r5
 8002e1a:	4333      	orrs	r3, r6
 8002e1c:	6243      	str	r3, [r0, #36]	; 0x24
}
 8002e1e:	e7b1      	b.n	8002d84 <gpio_stm32_configure+0x6a>

08002e20 <gpio_stm32_config>:
{
 8002e20:	b538      	push	{r3, r4, r5, lr}
 8002e22:	4613      	mov	r3, r2
	const struct gpio_stm32_config *cfg = dev->config->config_info;
 8002e24:	6802      	ldr	r2, [r0, #0]
 8002e26:	6895      	ldr	r5, [r2, #8]
	if ((flags & GPIO_OUTPUT) != 0) {
 8002e28:	059a      	lsls	r2, r3, #22
{
 8002e2a:	460c      	mov	r4, r1
	if ((flags & GPIO_OUTPUT) != 0) {
 8002e2c:	d516      	bpl.n	8002e5c <gpio_stm32_config+0x3c>
		if ((flags & GPIO_SINGLE_ENDED) != 0) {
 8002e2e:	0799      	lsls	r1, r3, #30
 8002e30:	d50d      	bpl.n	8002e4e <gpio_stm32_config+0x2e>
			if (flags & GPIO_LINE_OPEN_DRAIN) {
 8002e32:	075a      	lsls	r2, r3, #29
 8002e34:	d52e      	bpl.n	8002e94 <gpio_stm32_config+0x74>
				*pincfg |= STM32_PINCFG_OPEN_DRAIN;
 8002e36:	2250      	movs	r2, #80	; 0x50
		if ((flags & GPIO_PULL_UP) != 0) {
 8002e38:	06d9      	lsls	r1, r3, #27
 8002e3a:	d50a      	bpl.n	8002e52 <gpio_stm32_config+0x32>
			*pincfg |= STM32_PINCFG_PULL_UP;
 8002e3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
		if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
 8002e40:	0519      	lsls	r1, r3, #20
 8002e42:	d51b      	bpl.n	8002e7c <gpio_stm32_config+0x5c>
			gpio_stm32_port_set_bits_raw(dev, BIT(pin));
 8002e44:	2101      	movs	r1, #1
 8002e46:	40a1      	lsls	r1, r4
 8002e48:	f7ff ff14 	bl	8002c74 <gpio_stm32_port_set_bits_raw>
 8002e4c:	e00f      	b.n	8002e6e <gpio_stm32_config+0x4e>
		*pincfg = STM32_PINCFG_MODE_OUTPUT;
 8002e4e:	2210      	movs	r2, #16
 8002e50:	e7f2      	b.n	8002e38 <gpio_stm32_config+0x18>
		} else if ((flags & GPIO_PULL_DOWN) != 0) {
 8002e52:	0699      	lsls	r1, r3, #26
 8002e54:	d5f4      	bpl.n	8002e40 <gpio_stm32_config+0x20>
			*pincfg |= STM32_PINCFG_PULL_DOWN;
 8002e56:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
	if (err != 0) {
 8002e5a:	e7f1      	b.n	8002e40 <gpio_stm32_config+0x20>
	} else if  ((flags & GPIO_INPUT) != 0) {
 8002e5c:	05d9      	lsls	r1, r3, #23
 8002e5e:	d514      	bpl.n	8002e8a <gpio_stm32_config+0x6a>
		if ((flags & GPIO_PULL_UP) != 0) {
 8002e60:	06da      	lsls	r2, r3, #27
 8002e62:	d414      	bmi.n	8002e8e <gpio_stm32_config+0x6e>
			*pincfg |= STM32_PINCFG_PULL_DOWN;
 8002e64:	f013 0220 	ands.w	r2, r3, #32
 8002e68:	bf18      	it	ne
 8002e6a:	f44f 6280 	movne.w	r2, #1024	; 0x400
	gpio_stm32_configure(cfg->base, pin, pincfg, 0);
 8002e6e:	6868      	ldr	r0, [r5, #4]
 8002e70:	2300      	movs	r3, #0
 8002e72:	4621      	mov	r1, r4
 8002e74:	f7ff ff51 	bl	8002d1a <gpio_stm32_configure>
 8002e78:	2000      	movs	r0, #0
}
 8002e7a:	bd38      	pop	{r3, r4, r5, pc}
		} else if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
 8002e7c:	055b      	lsls	r3, r3, #21
 8002e7e:	d5f6      	bpl.n	8002e6e <gpio_stm32_config+0x4e>
			gpio_stm32_port_clear_bits_raw(dev, BIT(pin));
 8002e80:	2101      	movs	r1, #1
 8002e82:	40a1      	lsls	r1, r4
 8002e84:	f7ff fefc 	bl	8002c80 <gpio_stm32_port_clear_bits_raw>
 8002e88:	e7f1      	b.n	8002e6e <gpio_stm32_config+0x4e>
		*pincfg = STM32_PINCFG_MODE_ANALOG;
 8002e8a:	2230      	movs	r2, #48	; 0x30
 8002e8c:	e7ef      	b.n	8002e6e <gpio_stm32_config+0x4e>
			*pincfg |= STM32_PINCFG_PULL_UP;
 8002e8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e92:	e7ec      	b.n	8002e6e <gpio_stm32_config+0x4e>
				return -ENOTSUP;
 8002e94:	f06f 0022 	mvn.w	r0, #34	; 0x22
	return err;
 8002e98:	e7ef      	b.n	8002e7a <gpio_stm32_config+0x5a>

08002e9a <pwm_stm32_get_cycles_per_sec>:
	const struct pwm_stm32_config *cfg = DEV_CFG(dev);
 8002e9a:	6803      	ldr	r3, [r0, #0]
{
 8002e9c:	b537      	push	{r0, r1, r2, r4, r5, lr}
	const struct pwm_stm32_config *cfg = DEV_CFG(dev);
 8002e9e:	6899      	ldr	r1, [r3, #8]
	struct pwm_stm32_data *data = DEV_DATA(dev);
 8002ea0:	6885      	ldr	r5, [r0, #8]
	if (cycles == NULL) {
 8002ea2:	4614      	mov	r4, r2
 8002ea4:	b192      	cbz	r2, 8002ecc <pwm_stm32_get_cycles_per_sec+0x32>
	if (clock_control_get_rate(data->clock,
 8002ea6:	6c68      	ldr	r0, [r5, #68]	; 0x44
		(const struct clock_control_driver_api *)dev->driver_api;

	__ASSERT(api->get_rate != NULL, "%s not implemented for device %s",
		__func__, dev->config->name);

	return api->get_rate(dev, sys, rate);
 8002ea8:	6843      	ldr	r3, [r0, #4]
 8002eaa:	aa01      	add	r2, sp, #4
 8002eac:	68db      	ldr	r3, [r3, #12]
 8002eae:	3104      	adds	r1, #4
 8002eb0:	4798      	blx	r3
 8002eb2:	2800      	cmp	r0, #0
 8002eb4:	db0d      	blt.n	8002ed2 <pwm_stm32_get_cycles_per_sec+0x38>
	*cycles = (u64_t)(tim_clk / (data->pwm_prescaler + 1));
 8002eb6:	6c2a      	ldr	r2, [r5, #64]	; 0x40
		tim_clk = bus_clk * 2U;
 8002eb8:	9b01      	ldr	r3, [sp, #4]
	*cycles = (u64_t)(tim_clk / (data->pwm_prescaler + 1));
 8002eba:	2000      	movs	r0, #0
		tim_clk = bus_clk * 2U;
 8002ebc:	005b      	lsls	r3, r3, #1
	*cycles = (u64_t)(tim_clk / (data->pwm_prescaler + 1));
 8002ebe:	3201      	adds	r2, #1
 8002ec0:	fbb3 f3f2 	udiv	r3, r3, r2
 8002ec4:	e9c4 3000 	strd	r3, r0, [r4]
}
 8002ec8:	b003      	add	sp, #12
 8002eca:	bd30      	pop	{r4, r5, pc}
		return -EINVAL;
 8002ecc:	f06f 0015 	mvn.w	r0, #21
 8002ed0:	e7fa      	b.n	8002ec8 <pwm_stm32_get_cycles_per_sec+0x2e>
		return -EIO;
 8002ed2:	f06f 0004 	mvn.w	r0, #4
 8002ed6:	e7f7      	b.n	8002ec8 <pwm_stm32_get_cycles_per_sec+0x2e>

08002ed8 <LL_USART_ClearFlag_FE>:
  * @rmtoll SR           PE            LL_USART_ClearFlag_PE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_PE(USART_TypeDef *USARTx)
{
 8002ed8:	b082      	sub	sp, #8
  __IO uint32_t tmpreg;
  tmpreg = USARTx->SR;
 8002eda:	6803      	ldr	r3, [r0, #0]
 8002edc:	9301      	str	r3, [sp, #4]
  (void) tmpreg;
 8002ede:	9b01      	ldr	r3, [sp, #4]
  tmpreg = USARTx->DR;
 8002ee0:	6843      	ldr	r3, [r0, #4]
 8002ee2:	9301      	str	r3, [sp, #4]
  (void) tmpreg;
 8002ee4:	9b01      	ldr	r3, [sp, #4]
}
 8002ee6:	b002      	add	sp, #8
 8002ee8:	4770      	bx	lr

08002eea <uart_stm32_poll_in>:
{
 8002eea:	b508      	push	{r3, lr}
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8002eec:	6803      	ldr	r3, [r0, #0]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	6818      	ldr	r0, [r3, #0]
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 8002ef2:	6803      	ldr	r3, [r0, #0]
	if (LL_USART_IsActiveFlag_ORE(UartInstance)) {
 8002ef4:	071a      	lsls	r2, r3, #28
 8002ef6:	d501      	bpl.n	8002efc <uart_stm32_poll_in+0x12>
		LL_USART_ClearFlag_ORE(UartInstance);
 8002ef8:	f7ff ffee 	bl	8002ed8 <LL_USART_ClearFlag_FE>
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8002efc:	6803      	ldr	r3, [r0, #0]
	if (!LL_USART_IsActiveFlag_RXNE(UartInstance)) {
 8002efe:	069b      	lsls	r3, r3, #26
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8002f00:	bf43      	ittte	mi
 8002f02:	6843      	ldrmi	r3, [r0, #4]
 8002f04:	700b      	strbmi	r3, [r1, #0]
	return 0;
 8002f06:	2000      	movmi	r0, #0
		return -1;
 8002f08:	f04f 30ff 	movpl.w	r0, #4294967295	; 0xffffffff
}
 8002f0c:	bd08      	pop	{r3, pc}

08002f0e <uart_stm32_poll_out>:
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8002f0e:	6803      	ldr	r3, [r0, #0]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	681b      	ldr	r3, [r3, #0]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8002f14:	681a      	ldr	r2, [r3, #0]
	while (!LL_USART_IsActiveFlag_TXE(UartInstance)) {
 8002f16:	0612      	lsls	r2, r2, #24
 8002f18:	d5fc      	bpl.n	8002f14 <uart_stm32_poll_out+0x6>
  WRITE_REG(USARTx->SR, ~(USART_SR_TC));
 8002f1a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002f1e:	601a      	str	r2, [r3, #0]
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->DR = Value;
 8002f20:	6059      	str	r1, [r3, #4]
}
 8002f22:	4770      	bx	lr

08002f24 <uart_stm32_err_check>:
{
 8002f24:	b508      	push	{r3, lr}
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8002f26:	6803      	ldr	r3, [r0, #0]
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	6818      	ldr	r0, [r3, #0]
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 8002f2c:	6802      	ldr	r2, [r0, #0]
  return (READ_BIT(USARTx->SR, USART_SR_PE) == (USART_SR_PE));
 8002f2e:	6803      	ldr	r3, [r0, #0]
	if (LL_USART_IsActiveFlag_PE(UartInstance)) {
 8002f30:	07db      	lsls	r3, r3, #31
  return (READ_BIT(USARTx->SR, USART_SR_FE) == (USART_SR_FE));
 8002f32:	6803      	ldr	r3, [r0, #0]
	if (LL_USART_IsActiveFlag_ORE(UartInstance)) {
 8002f34:	f3c2 02c0 	ubfx	r2, r2, #3, #1
		err |= UART_ERROR_PARITY;
 8002f38:	bf48      	it	mi
 8002f3a:	f042 0202 	orrmi.w	r2, r2, #2
	if (LL_USART_IsActiveFlag_FE(UartInstance)) {
 8002f3e:	0799      	lsls	r1, r3, #30
		err |= UART_ERROR_FRAMING;
 8002f40:	bf48      	it	mi
 8002f42:	f042 0204 	orrmi.w	r2, r2, #4
	if (err & UART_ERROR_OVERRUN) {
 8002f46:	07d3      	lsls	r3, r2, #31
 8002f48:	d501      	bpl.n	8002f4e <uart_stm32_err_check+0x2a>
		LL_USART_ClearFlag_ORE(UartInstance);
 8002f4a:	f7ff ffc5 	bl	8002ed8 <LL_USART_ClearFlag_FE>
	if (err & UART_ERROR_PARITY) {
 8002f4e:	0791      	lsls	r1, r2, #30
 8002f50:	d501      	bpl.n	8002f56 <uart_stm32_err_check+0x32>
		LL_USART_ClearFlag_PE(UartInstance);
 8002f52:	f7ff ffc1 	bl	8002ed8 <LL_USART_ClearFlag_FE>
	if (err & UART_ERROR_FRAMING) {
 8002f56:	0753      	lsls	r3, r2, #29
 8002f58:	d501      	bpl.n	8002f5e <uart_stm32_err_check+0x3a>
		LL_USART_ClearFlag_FE(UartInstance);
 8002f5a:	f7ff ffbd 	bl	8002ed8 <LL_USART_ClearFlag_FE>
	LL_USART_ClearFlag_NE(UartInstance);
 8002f5e:	f7ff ffbb 	bl	8002ed8 <LL_USART_ClearFlag_FE>
}
 8002f62:	4610      	mov	r0, r2
 8002f64:	bd08      	pop	{r3, pc}

08002f66 <uart_stm32_set_baudrate>:
	const struct uart_stm32_config *config = DEV_CFG(dev);
 8002f66:	6803      	ldr	r3, [r0, #0]
{
 8002f68:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002f6a:	460d      	mov	r5, r1
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8002f6c:	6899      	ldr	r1, [r3, #8]
	if (clock_control_get_rate(data->clock,
 8002f6e:	6883      	ldr	r3, [r0, #8]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8002f70:	f851 4b08 	ldr.w	r4, [r1], #8
	if (clock_control_get_rate(data->clock,
 8002f74:	6858      	ldr	r0, [r3, #4]
 8002f76:	6843      	ldr	r3, [r0, #4]
 8002f78:	aa01      	add	r2, sp, #4
 8002f7a:	68db      	ldr	r3, [r3, #12]
 8002f7c:	4798      	blx	r3
 8002f7e:	2800      	cmp	r0, #0
 8002f80:	db14      	blt.n	8002fac <uart_stm32_set_baudrate+0x46>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8002f82:	9801      	ldr	r0, [sp, #4]
 8002f84:	2119      	movs	r1, #25
 8002f86:	00aa      	lsls	r2, r5, #2
 8002f88:	0fab      	lsrs	r3, r5, #30
 8002f8a:	fba0 0101 	umull	r0, r1, r0, r1
 8002f8e:	f7fd f8fb 	bl	8000188 <__aeabi_uldivmod>
 8002f92:	2264      	movs	r2, #100	; 0x64
 8002f94:	fbb0 f1f2 	udiv	r1, r0, r2
 8002f98:	fb02 0311 	mls	r3, r2, r1, r0
 8002f9c:	011b      	lsls	r3, r3, #4
 8002f9e:	3332      	adds	r3, #50	; 0x32
 8002fa0:	fbb3 f3f2 	udiv	r3, r3, r2
 8002fa4:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8002fa8:	b29b      	uxth	r3, r3
 8002faa:	60a3      	str	r3, [r4, #8]
}
 8002fac:	b003      	add	sp, #12
 8002fae:	bd30      	pop	{r4, r5, pc}

08002fb0 <uart_stm32_config_get>:
	cfg->baudrate = data->baud_rate;
 8002fb0:	6883      	ldr	r3, [r0, #8]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	600b      	str	r3, [r1, #0]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8002fb6:	6803      	ldr	r3, [r0, #0]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	681a      	ldr	r2, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 8002fbc:	68d3      	ldr	r3, [r2, #12]
 8002fbe:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
	switch (parity) {
 8002fc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fc6:	d023      	beq.n	8003010 <uart_stm32_config_get+0x60>
		return UART_CFG_PARITY_NONE;
 8002fc8:	f5a3 60c0 	sub.w	r0, r3, #1536	; 0x600
 8002fcc:	4243      	negs	r3, r0
 8002fce:	4143      	adcs	r3, r0
	cfg->parity = uart_stm32_ll2cfg_parity(uart_stm32_get_parity(dev));
 8002fd0:	710b      	strb	r3, [r1, #4]
  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_STOP));
 8002fd2:	6913      	ldr	r3, [r2, #16]
 8002fd4:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
	switch (sb) {
 8002fd8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fdc:	d01a      	beq.n	8003014 <uart_stm32_config_get+0x64>
 8002fde:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002fe2:	d019      	beq.n	8003018 <uart_stm32_config_get+0x68>
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	bf14      	ite	ne
 8002fe8:	2303      	movne	r3, #3
 8002fea:	2301      	moveq	r3, #1
	cfg->stop_bits = uart_stm32_ll2cfg_stopbits(
 8002fec:	714b      	strb	r3, [r1, #5]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
 8002fee:	68d3      	ldr	r3, [r2, #12]
	switch (db) {
 8002ff0:	f413 5f80 	tst.w	r3, #4096	; 0x1000
		return UART_CFG_DATA_BITS_8;
 8002ff4:	bf14      	ite	ne
 8002ff6:	2304      	movne	r3, #4
 8002ff8:	2303      	moveq	r3, #3
	cfg->data_bits = uart_stm32_ll2cfg_databits(
 8002ffa:	718b      	strb	r3, [r1, #6]
  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE));
 8002ffc:	6953      	ldr	r3, [r2, #20]
 8002ffe:	f403 7340 	and.w	r3, r3, #768	; 0x300
	if (fc == LL_USART_HWCONTROL_RTS_CTS) {
 8003002:	f5a3 7240 	sub.w	r2, r3, #768	; 0x300
 8003006:	4253      	negs	r3, r2
 8003008:	4153      	adcs	r3, r2
 800300a:	71cb      	strb	r3, [r1, #7]
}
 800300c:	2000      	movs	r0, #0
 800300e:	4770      	bx	lr
	switch (parity) {
 8003010:	2302      	movs	r3, #2
 8003012:	e7dd      	b.n	8002fd0 <uart_stm32_config_get+0x20>
		return UART_CFG_STOP_BITS_0_5;
 8003014:	2300      	movs	r3, #0
 8003016:	e7e9      	b.n	8002fec <uart_stm32_config_get+0x3c>
		return UART_CFG_STOP_BITS_1_5;
 8003018:	2302      	movs	r3, #2
 800301a:	e7e7      	b.n	8002fec <uart_stm32_config_get+0x3c>

0800301c <HAL_TIM_PWM_MspInit>:
 800301c:	4770      	bx	lr

0800301e <HAL_TIM_PWM_Init>:
{
 800301e:	b510      	push	{r4, lr}
  if (htim == NULL)
 8003020:	4604      	mov	r4, r0
 8003022:	b1a0      	cbz	r0, 800304e <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003024:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003028:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800302c:	b91b      	cbnz	r3, 8003036 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800302e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003032:	f7ff fff3 	bl	800301c <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003036:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003038:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800303a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800303e:	1d21      	adds	r1, r4, #4
 8003040:	f7fe fcde 	bl	8001a00 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8003044:	2301      	movs	r3, #1
 8003046:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800304a:	2000      	movs	r0, #0
}
 800304c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800304e:	2001      	movs	r0, #1
 8003050:	e7fc      	b.n	800304c <HAL_TIM_PWM_Init+0x2e>

08003052 <HAL_TIM_PWM_ConfigChannel>:
{
 8003052:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8003054:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003058:	2b01      	cmp	r3, #1
{
 800305a:	4604      	mov	r4, r0
 800305c:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8003060:	d010      	beq.n	8003084 <HAL_TIM_PWM_ConfigChannel+0x32>
 8003062:	2301      	movs	r3, #1
  switch (Channel)
 8003064:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 8003066:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800306a:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  switch (Channel)
 800306e:	d03f      	beq.n	80030f0 <HAL_TIM_PWM_ConfigChannel+0x9e>
 8003070:	d809      	bhi.n	8003086 <HAL_TIM_PWM_ConfigChannel+0x34>
 8003072:	b1da      	cbz	r2, 80030ac <HAL_TIM_PWM_ConfigChannel+0x5a>
 8003074:	2a04      	cmp	r2, #4
 8003076:	d02a      	beq.n	80030ce <HAL_TIM_PWM_ConfigChannel+0x7c>
  htim->State = HAL_TIM_STATE_READY;
 8003078:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800307a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800307c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003080:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8003084:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8003086:	2a0c      	cmp	r2, #12
 8003088:	d1f6      	bne.n	8003078 <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800308a:	6820      	ldr	r0, [r4, #0]
 800308c:	f7fe fc92 	bl	80019b4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003090:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003092:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003094:	69da      	ldr	r2, [r3, #28]
 8003096:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800309a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800309c:	69da      	ldr	r2, [r3, #28]
 800309e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030a2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80030a4:	69da      	ldr	r2, [r3, #28]
 80030a6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80030aa:	e030      	b.n	800310e <HAL_TIM_PWM_ConfigChannel+0xbc>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80030ac:	6820      	ldr	r0, [r4, #0]
 80030ae:	f7fe fc19 	bl	80018e4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80030b2:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80030b4:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80030b6:	699a      	ldr	r2, [r3, #24]
 80030b8:	f042 0208 	orr.w	r2, r2, #8
 80030bc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80030be:	699a      	ldr	r2, [r3, #24]
 80030c0:	f022 0204 	bic.w	r2, r2, #4
 80030c4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80030c6:	699a      	ldr	r2, [r3, #24]
 80030c8:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80030ca:	619a      	str	r2, [r3, #24]
      break;
 80030cc:	e7d4      	b.n	8003078 <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80030ce:	6820      	ldr	r0, [r4, #0]
 80030d0:	f7fe fcfc 	bl	8001acc <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80030d4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80030d6:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80030d8:	699a      	ldr	r2, [r3, #24]
 80030da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80030de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80030e0:	699a      	ldr	r2, [r3, #24]
 80030e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80030e8:	699a      	ldr	r2, [r3, #24]
 80030ea:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80030ee:	e7ec      	b.n	80030ca <HAL_TIM_PWM_ConfigChannel+0x78>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80030f0:	6820      	ldr	r0, [r4, #0]
 80030f2:	f7fe fc29 	bl	8001948 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80030f6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80030f8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80030fa:	69da      	ldr	r2, [r3, #28]
 80030fc:	f042 0208 	orr.w	r2, r2, #8
 8003100:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003102:	69da      	ldr	r2, [r3, #28]
 8003104:	f022 0204 	bic.w	r2, r2, #4
 8003108:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800310a:	69da      	ldr	r2, [r3, #28]
 800310c:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800310e:	61da      	str	r2, [r3, #28]
      break;
 8003110:	e7b2      	b.n	8003078 <HAL_TIM_PWM_ConfigChannel+0x26>

08003112 <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003112:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003114:	f001 011f 	and.w	r1, r1, #31
{
 8003118:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800311a:	2401      	movs	r4, #1
 800311c:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 800311e:	ea23 0304 	bic.w	r3, r3, r4
 8003122:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003124:	6a03      	ldr	r3, [r0, #32]
 8003126:	408a      	lsls	r2, r1
 8003128:	431a      	orrs	r2, r3
 800312a:	6202      	str	r2, [r0, #32]
}
 800312c:	bd10      	pop	{r4, pc}

0800312e <HAL_TIM_PWM_Start>:
 800312e:	f7fe bd03 	b.w	8001b38 <HAL_TIM_OC_Start>

08003132 <arch_system_halt>:
	__asm__ volatile(
 8003132:	f04f 0210 	mov.w	r2, #16
 8003136:	f3ef 8311 	mrs	r3, BASEPRI
 800313a:	f382 8811 	msr	BASEPRI, r2
 800313e:	f3bf 8f6f 	isb	sy
	/* TODO: What's the best way to totally halt the system if SMP
	 * is enabled?
	 */

	(void)arch_irq_lock();
	for (;;) {
 8003142:	e7fe      	b.n	8003142 <arch_system_halt+0x10>

08003144 <k_sys_fatal_error_handler>:
/* LCOV_EXCL_STOP */

/* LCOV_EXCL_START */
__weak void k_sys_fatal_error_handler(unsigned int reason,
				      const z_arch_esf_t *esf)
{
 8003144:	b508      	push	{r3, lr}
	ARG_UNUSED(esf);

	LOG_PANIC();
	LOG_ERR("Halting system");
	arch_system_halt(reason);
 8003146:	f7ff fff4 	bl	8003132 <arch_system_halt>

0800314a <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
 800314a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800314c:	4605      	mov	r5, r0
 800314e:	460e      	mov	r6, r1
 8003150:	f04f 0310 	mov.w	r3, #16
 8003154:	f3ef 8711 	mrs	r7, BASEPRI
 8003158:	f383 8811 	msr	BASEPRI, r3
 800315c:	f3bf 8f6f 	isb	sy
	return z_impl_k_current_get();
 8003160:	f7ff f9e6 	bl	8002530 <z_impl_k_current_get>
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	k_sys_fatal_error_handler(reason, esf);
 8003164:	4631      	mov	r1, r6
 8003166:	4604      	mov	r4, r0
 8003168:	4628      	mov	r0, r5
 800316a:	f7ff ffeb 	bl	8003144 <k_sys_fatal_error_handler>
	__asm__ volatile(
 800316e:	f387 8811 	msr	BASEPRI, r7
 8003172:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
 8003176:	4620      	mov	r0, r4
#endif /*CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION */
	}

	arch_irq_unlock(key);
	k_thread_abort(thread);
}
 8003178:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800317c:	f7fe b8cc 	b.w	8001318 <z_impl_k_thread_abort>

08003180 <z_reschedule>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
 8003180:	b921      	cbnz	r1, 800318c <z_reschedule+0xc>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003182:	f3ef 8005 	mrs	r0, IPSR
 8003186:	b908      	cbnz	r0, 800318c <z_reschedule+0xc>
 8003188:	f7fd beca 	b.w	8000f20 <arch_swap>
 800318c:	f381 8811 	msr	BASEPRI, r1
 8003190:	f3bf 8f6f 	isb	sy
}
 8003194:	4770      	bx	lr

08003196 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
 8003196:	4603      	mov	r3, r0
 8003198:	b920      	cbnz	r0, 80031a4 <z_reschedule_irqlock+0xe>
 800319a:	f3ef 8205 	mrs	r2, IPSR
 800319e:	b90a      	cbnz	r2, 80031a4 <z_reschedule_irqlock+0xe>
 80031a0:	f7fd bebe 	b.w	8000f20 <arch_swap>
 80031a4:	f383 8811 	msr	BASEPRI, r3
 80031a8:	f3bf 8f6f 	isb	sy
}
 80031ac:	4770      	bx	lr

080031ae <z_reschedule_unlocked>:
	__asm__ volatile(
 80031ae:	f04f 0310 	mov.w	r3, #16
 80031b2:	f3ef 8011 	mrs	r0, BASEPRI
 80031b6:	f383 8811 	msr	BASEPRI, r3
 80031ba:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
 80031be:	f7ff bfea 	b.w	8003196 <z_reschedule_irqlock>

080031c2 <z_priq_dumb_best>:
{
 80031c2:	4603      	mov	r3, r0
	return list->head == list;
 80031c4:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 80031c6:	4283      	cmp	r3, r0
 80031c8:	d003      	beq.n	80031d2 <z_priq_dumb_best+0x10>
	if (n != NULL) {
 80031ca:	2800      	cmp	r0, #0
 80031cc:	bf38      	it	cc
 80031ce:	2000      	movcc	r0, #0
 80031d0:	4770      	bx	lr
	struct k_thread *thread = NULL;
 80031d2:	2000      	movs	r0, #0
}
 80031d4:	4770      	bx	lr

080031d6 <z_ready_thread>:
{
 80031d6:	b510      	push	{r4, lr}
 80031d8:	f04f 0310 	mov.w	r3, #16
 80031dc:	f3ef 8411 	mrs	r4, BASEPRI
 80031e0:	f383 8811 	msr	BASEPRI, r3
 80031e4:	f3bf 8f6f 	isb	sy
		ready_thread(thread);
 80031e8:	f7fe ff88 	bl	80020fc <ready_thread>
	__asm__ volatile(
 80031ec:	f384 8811 	msr	BASEPRI, r4
 80031f0:	f3bf 8f6f 	isb	sy
}
 80031f4:	bd10      	pop	{r4, pc}

080031f6 <z_thread_timeout>:
{
 80031f6:	b538      	push	{r3, r4, r5, lr}
	if (thread->base.pended_on != NULL) {
 80031f8:	f850 3c10 	ldr.w	r3, [r0, #-16]
{
 80031fc:	4604      	mov	r4, r0
	struct k_thread *thread = CONTAINER_OF(timeout,
 80031fe:	f1a0 0118 	sub.w	r1, r0, #24
	if (thread->base.pended_on != NULL) {
 8003202:	b1c3      	cbz	r3, 8003236 <z_thread_timeout+0x40>
	__asm__ volatile(
 8003204:	f04f 0310 	mov.w	r3, #16
 8003208:	f3ef 8511 	mrs	r5, BASEPRI
 800320c:	f383 8811 	msr	BASEPRI, r3
 8003210:	f3bf 8f6f 	isb	sy
		_priq_wait_remove(&pended_on(thread)->waitq, thread);
 8003214:	f850 0c10 	ldr.w	r0, [r0, #-16]
 8003218:	f7fe ff1a 	bl	8002050 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
 800321c:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
 8003220:	f023 0302 	bic.w	r3, r3, #2
 8003224:	f804 3c0b 	strb.w	r3, [r4, #-11]
		thread->base.pended_on = NULL;
 8003228:	2300      	movs	r3, #0
 800322a:	f844 3c10 	str.w	r3, [r4, #-16]
	__asm__ volatile(
 800322e:	f385 8811 	msr	BASEPRI, r5
 8003232:	f3bf 8f6f 	isb	sy
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
 8003236:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
 800323a:	f023 0314 	bic.w	r3, r3, #20
 800323e:	f804 3c0b 	strb.w	r3, [r4, #-11]
	z_ready_thread(thread);
 8003242:	4608      	mov	r0, r1
}
 8003244:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_ready_thread(thread);
 8003248:	f7ff bfc5 	b.w	80031d6 <z_ready_thread>

0800324c <z_remove_thread_from_ready_q>:
{
 800324c:	b510      	push	{r4, lr}
	__asm__ volatile(
 800324e:	f04f 0310 	mov.w	r3, #16
 8003252:	f3ef 8411 	mrs	r4, BASEPRI
 8003256:	f383 8811 	msr	BASEPRI, r3
 800325a:	f3bf 8f6f 	isb	sy
		unready_thread(thread);
 800325e:	f7ff f8a5 	bl	80023ac <unready_thread>
	__asm__ volatile(
 8003262:	f384 8811 	msr	BASEPRI, r4
 8003266:	f3bf 8f6f 	isb	sy
}
 800326a:	bd10      	pop	{r4, pc}

0800326c <z_abort_timeout>:
{
 800326c:	b510      	push	{r4, lr}
	__asm__ volatile(
 800326e:	f04f 0210 	mov.w	r2, #16
 8003272:	f3ef 8411 	mrs	r4, BASEPRI
 8003276:	f382 8811 	msr	BASEPRI, r2
 800327a:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
 800327e:	6803      	ldr	r3, [r0, #0]
 8003280:	b13b      	cbz	r3, 8003292 <z_abort_timeout+0x26>
			remove_timeout(to);
 8003282:	f7ff f9d5 	bl	8002630 <remove_timeout>
			ret = 0;
 8003286:	2000      	movs	r0, #0
	__asm__ volatile(
 8003288:	f384 8811 	msr	BASEPRI, r4
 800328c:	f3bf 8f6f 	isb	sy
}
 8003290:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
 8003292:	f06f 0015 	mvn.w	r0, #21
 8003296:	e7f7      	b.n	8003288 <z_abort_timeout+0x1c>

08003298 <z_get_next_timeout_expiry>:
{
 8003298:	b510      	push	{r4, lr}
	__asm__ volatile(
 800329a:	f04f 0310 	mov.w	r3, #16
 800329e:	f3ef 8411 	mrs	r4, BASEPRI
 80032a2:	f383 8811 	msr	BASEPRI, r3
 80032a6:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
 80032aa:	f7ff f9d5 	bl	8002658 <next_timeout>
	__asm__ volatile(
 80032ae:	f384 8811 	msr	BASEPRI, r4
 80032b2:	f3bf 8f6f 	isb	sy
}
 80032b6:	bd10      	pop	{r4, pc}

080032b8 <z_set_timeout_expiry>:
{
 80032b8:	b570      	push	{r4, r5, r6, lr}
 80032ba:	4604      	mov	r4, r0
 80032bc:	460d      	mov	r5, r1
	__asm__ volatile(
 80032be:	f04f 0310 	mov.w	r3, #16
 80032c2:	f3ef 8611 	mrs	r6, BASEPRI
 80032c6:	f383 8811 	msr	BASEPRI, r3
 80032ca:	f3bf 8f6f 	isb	sy
		int next = next_timeout();
 80032ce:	f7ff f9c3 	bl	8002658 <next_timeout>
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
 80032d2:	2801      	cmp	r0, #1
 80032d4:	dd05      	ble.n	80032e2 <z_set_timeout_expiry+0x2a>
 80032d6:	42a0      	cmp	r0, r4
 80032d8:	dd03      	ble.n	80032e2 <z_set_timeout_expiry+0x2a>
			z_clock_set_timeout(ticks, idle);
 80032da:	4629      	mov	r1, r5
 80032dc:	4620      	mov	r0, r4
 80032de:	f7fd fd9d 	bl	8000e1c <z_clock_set_timeout>
	__asm__ volatile(
 80032e2:	f386 8811 	msr	BASEPRI, r6
 80032e6:	f3bf 8f6f 	isb	sy
}
 80032ea:	bd70      	pop	{r4, r5, r6, pc}

080032ec <z_tick_get_32>:

u32_t z_tick_get_32(void)
{
 80032ec:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (u32_t)z_tick_get();
 80032ee:	f7ff fa9d 	bl	800282c <z_tick_get>
#else
	return (u32_t)curr_tick;
#endif
}
 80032f2:	bd08      	pop	{r3, pc}

080032f4 <idle>:
#else
#define IDLE_YIELD_IF_COOP() do { } while (false)
#endif

void idle(void *unused1, void *unused2, void *unused3)
{
 80032f4:	b508      	push	{r3, lr}
	__asm__ volatile(
 80032f6:	f04f 0210 	mov.w	r2, #16
 80032fa:	f3ef 8311 	mrs	r3, BASEPRI
 80032fe:	f382 8811 	msr	BASEPRI, r2
 8003302:	f3bf 8f6f 	isb	sy
	s32_t ticks = z_get_next_timeout_expiry();
 8003306:	f7ff ffc7 	bl	8003298 <z_get_next_timeout_expiry>
	z_set_timeout_expiry((ticks < IDLE_THRESH) ? 1 : ticks, true);
 800330a:	2101      	movs	r1, #1
 800330c:	2802      	cmp	r0, #2
 800330e:	bfd8      	it	le
 8003310:	4608      	movle	r0, r1
 8003312:	f7ff ffd1 	bl	80032b8 <z_set_timeout_expiry>
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
 8003316:	f7fd feb5 	bl	8001084 <arch_cpu_idle>
}
 800331a:	e7ec      	b.n	80032f6 <idle+0x2>

0800331c <k_heap_init>:
{
 800331c:	b410      	push	{r4}
 800331e:	f100 040c 	add.w	r4, r0, #12
	list->tail = (sys_dnode_t *)list;
 8003322:	e9c0 4403 	strd	r4, r4, [r0, #12]
}
 8003326:	bc10      	pop	{r4}
	sys_heap_init(&h->heap, mem, bytes);
 8003328:	f7ff bb48 	b.w	80029bc <sys_heap_init>

0800332c <_OffsetAbsSyms>:
#include "offsets_aarch64.c"
#else
#include "offsets_aarch32.c"
#endif

GEN_ABS_SYM_END
 800332c:	4770      	bx	lr
