Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Aug  2 12:50:42 2021
| Host         : ukallakuri-Lenovo-YOGA-910-13IKB running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.682        0.000                      0                 4198        0.114        0.000                      0                 4198        1.100        0.000                       0                  2336  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
CLK_IN1_D_0_clk_p                {0.000 2.500}        5.000           200.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 25.000}       50.000          20.000          
    clk0_bufgin                  {0.000 5.000}        10.000          100.000         
    clkfb_bufgin                 {0.000 25.000}       50.000          20.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_IN1_D_0_clk_p                                                                                                                                                                  1.100        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        3.639        0.000                      0                 1281        0.124        0.000                      0                 1281       15.000        0.000                       0                   961  
    clk0_bufgin                        4.004        0.000                      0                 2909        0.114        0.000                      0                 2909        4.232        0.000                       0                  1368  
    clkfb_bufgin                                                                                                                                                                  48.592        0.000                       0                     3  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk0_bufgin                    clk_out1_design_1_clk_wiz_0_0        0.682        0.000                      0                   40        1.456        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       48.752        0.000                      0                    8        0.401        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_IN1_D_0_clk_p
  To Clock:  CLK_IN1_D_0_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_IN1_D_0_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_IN1_D_0_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        46.292ns  (logic 23.704ns (51.205%)  route 22.588ns (48.795%))
  Logic Levels:           125  (CARRY4=88 DSP48E1=3 LUT2=1 LUT3=20 LUT4=7 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.076ns = ( 48.924 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.811    -1.673    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X137Y2         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y2         FDRE (Prop_fdre_C_Q)         0.223    -1.450 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE_reg[6]/Q
                         net (fo=46, routed)          0.574    -0.876    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE[6]
    SLICE_X130Y4         LUT2 (Prop_lut2_I0_O)        0.043    -0.833 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1_i_1/O
                         net (fo=1, routed)           0.361    -0.472    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1_i_1_n_0
    DSP48_X11Y1          DSP48E1 (Prop_dsp48e1_A[7]_P[24])
                                                      2.737     2.265 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1/P[24]
                         net (fo=19, routed)          0.688     2.953    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1_n_81
    SLICE_X134Y3         LUT4 (Prop_lut4_I2_O)        0.043     2.996 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_347/O
                         net (fo=1, routed)           0.525     3.520    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_347_n_0
    SLICE_X135Y9         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     3.710 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_176/CO[3]
                         net (fo=1, routed)           0.000     3.710    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_176_n_0
    SLICE_X135Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.763 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_173/CO[3]
                         net (fo=1, routed)           0.000     3.763    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_173_n_0
    SLICE_X135Y11        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.902 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_172/CO[0]
                         net (fo=13, routed)          0.554     4.456    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_172_n_3
    SLICE_X131Y17        LUT3 (Prop_lut3_I1_O)        0.131     4.587 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_179/O
                         net (fo=1, routed)           0.000     4.587    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_179_n_0
    SLICE_X131Y17        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.854 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.854    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_102_n_0
    SLICE_X131Y18        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.931 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_101/CO[1]
                         net (fo=13, routed)          0.374     5.305    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_101_n_2
    SLICE_X130Y16        LUT3 (Prop_lut3_I0_O)        0.122     5.427 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_333/O
                         net (fo=1, routed)           0.000     5.427    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_333_n_0
    SLICE_X130Y16        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.683 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_166/CO[3]
                         net (fo=1, routed)           0.000     5.683    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_166_n_0
    SLICE_X130Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.737 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_100/CO[3]
                         net (fo=1, routed)           0.000     5.737    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_100_n_0
    SLICE_X130Y18        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.813 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_35/CO[1]
                         net (fo=18, routed)          0.424     6.237    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_35_n_2
    SLICE_X129Y18        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368     6.605 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_458/CO[3]
                         net (fo=1, routed)           0.000     6.605    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_458_n_0
    SLICE_X129Y19        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.658 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_316/CO[3]
                         net (fo=1, routed)           0.000     6.658    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_316_n_0
    SLICE_X129Y20        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.735 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_155/CO[1]
                         net (fo=17, routed)          0.465     7.200    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_155_n_2
    SLICE_X129Y14        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     7.566 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_463/CO[3]
                         net (fo=1, routed)           0.000     7.566    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_463_n_0
    SLICE_X129Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.619 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_319/CO[3]
                         net (fo=1, routed)           0.000     7.619    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_319_n_0
    SLICE_X129Y16        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     7.696 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_156/CO[1]
                         net (fo=17, routed)          0.494     8.190    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_156_n_2
    SLICE_X130Y13        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     8.566 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_562/CO[3]
                         net (fo=1, routed)           0.000     8.566    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_562_n_0
    SLICE_X130Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.620 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_446/CO[3]
                         net (fo=1, routed)           0.000     8.620    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_446_n_0
    SLICE_X130Y15        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     8.696 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_312/CO[1]
                         net (fo=15, routed)          0.397     9.093    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_312_n_2
    SLICE_X132Y12        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.378     9.471 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_567/CO[3]
                         net (fo=1, routed)           0.000     9.471    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_567_n_0
    SLICE_X132Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.525 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_449/CO[3]
                         net (fo=1, routed)           0.000     9.525    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_449_n_0
    SLICE_X132Y14        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     9.601 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_313/CO[1]
                         net (fo=15, routed)          0.419    10.019    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_313_n_2
    SLICE_X131Y12        LUT3 (Prop_lut3_I0_O)        0.124    10.143 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_687/O
                         net (fo=1, routed)           0.000    10.143    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_687_n_0
    SLICE_X131Y12        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.410 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_572/CO[3]
                         net (fo=1, routed)           0.000    10.410    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_572_n_0
    SLICE_X131Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.463 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_452/CO[3]
                         net (fo=1, routed)           0.000    10.463    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_452_n_0
    SLICE_X131Y14        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    10.540 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_314/CO[1]
                         net (fo=15, routed)          0.388    10.929    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_314_n_2
    SLICE_X133Y12        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    11.295 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_577/CO[3]
                         net (fo=1, routed)           0.000    11.295    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_577_n_0
    SLICE_X133Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.348 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_455/CO[3]
                         net (fo=1, routed)           0.000    11.348    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_455_n_0
    SLICE_X133Y14        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.425 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_315/CO[1]
                         net (fo=15, routed)          0.489    11.914    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_315_n_2
    SLICE_X130Y9         LUT3 (Prop_lut3_I0_O)        0.122    12.036 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_709/O
                         net (fo=1, routed)           0.000    12.036    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_709_n_0
    SLICE_X130Y9         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.292 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_612/CO[3]
                         net (fo=1, routed)           0.000    12.292    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_612_n_0
    SLICE_X130Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.346 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_512/CO[3]
                         net (fo=1, routed)           0.000    12.346    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_512_n_0
    SLICE_X130Y11        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.422 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_391/CO[1]
                         net (fo=15, routed)          0.578    13.001    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_391_n_2
    SLICE_X132Y8         LUT3 (Prop_lut3_I0_O)        0.124    13.125 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_711/O
                         net (fo=1, routed)           0.000    13.125    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_711_n_0
    SLICE_X132Y8         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    13.308 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_617/CO[3]
                         net (fo=1, routed)           0.000    13.308    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_617_n_0
    SLICE_X132Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.362 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_515/CO[3]
                         net (fo=1, routed)           0.000    13.362    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_515_n_0
    SLICE_X132Y10        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    13.438 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_392/CO[1]
                         net (fo=15, routed)          0.360    13.798    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_392_n_2
    SLICE_X133Y8         LUT3 (Prop_lut3_I0_O)        0.124    13.922 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_754/O
                         net (fo=1, routed)           0.000    13.922    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_754_n_0
    SLICE_X133Y8         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.189 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_655/CO[3]
                         net (fo=1, routed)           0.000    14.189    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_655_n_0
    SLICE_X133Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.242 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_541/CO[3]
                         net (fo=1, routed)           0.000    14.242    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_541_n_0
    SLICE_X133Y10        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    14.319 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_430/CO[1]
                         net (fo=15, routed)          0.414    14.732    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_430_n_2
    SLICE_X131Y8         LUT3 (Prop_lut3_I0_O)        0.122    14.854 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_757/O
                         net (fo=1, routed)           0.000    14.854    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_757_n_0
    SLICE_X131Y8         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.121 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_660/CO[3]
                         net (fo=1, routed)           0.000    15.121    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_660_n_0
    SLICE_X131Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.174 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_544/CO[3]
                         net (fo=1, routed)           0.000    15.174    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_544_n_0
    SLICE_X131Y10        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_431/CO[1]
                         net (fo=15, routed)          0.496    15.748    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_431_n_2
    SLICE_X131Y4         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    16.114 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_665/CO[3]
                         net (fo=1, routed)           0.000    16.114    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_665_n_0
    SLICE_X131Y5         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.167 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.167    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_547_n_0
    SLICE_X131Y6         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.244 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_432/CO[1]
                         net (fo=15, routed)          0.350    16.594    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_432_n_2
    SLICE_X130Y5         LUT3 (Prop_lut3_I0_O)        0.122    16.716 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_763/O
                         net (fo=1, routed)           0.000    16.716    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_763_n_0
    SLICE_X130Y5         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.972 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_670/CO[3]
                         net (fo=1, routed)           0.000    16.972    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_670_n_0
    SLICE_X130Y6         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.026 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_550/CO[3]
                         net (fo=1, routed)           0.000    17.026    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_550_n_0
    SLICE_X130Y7         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.102 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_433/CO[1]
                         net (fo=15, routed)          0.576    17.678    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_433_n_2
    SLICE_X132Y4         LUT3 (Prop_lut3_I0_O)        0.124    17.802 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_769/O
                         net (fo=1, routed)           0.000    17.802    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_769_n_0
    SLICE_X132Y4         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.982 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_691/CO[3]
                         net (fo=1, routed)           0.000    17.982    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_691_n_0
    SLICE_X132Y5         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.036 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_596/CO[3]
                         net (fo=1, routed)           0.000    18.036    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_596_n_0
    SLICE_X132Y6         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.112 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_489/CO[1]
                         net (fo=15, routed)          0.370    18.482    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_489_n_2
    SLICE_X133Y4         LUT3 (Prop_lut3_I0_O)        0.124    18.606 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_774/O
                         net (fo=1, routed)           0.000    18.606    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_774_n_0
    SLICE_X133Y4         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.873 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_713/CO[3]
                         net (fo=1, routed)           0.000    18.873    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_713_n_0
    SLICE_X133Y5         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.926 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_622/CO[3]
                         net (fo=1, routed)           0.000    18.926    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_622_n_0
    SLICE_X133Y6         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    19.003 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_518/CO[1]
                         net (fo=15, routed)          0.546    19.549    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_518_n_2
    SLICE_X134Y0         LUT3 (Prop_lut3_I0_O)        0.122    19.671 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_777/O
                         net (fo=1, routed)           0.000    19.671    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_777_n_0
    SLICE_X134Y0         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.927 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_718/CO[3]
                         net (fo=1, routed)           0.000    19.927    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_718_n_0
    SLICE_X134Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.981 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_625/CO[3]
                         net (fo=1, routed)           0.000    19.981    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_625_n_0
    SLICE_X134Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    20.057 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_519/CO[1]
                         net (fo=15, routed)          0.475    20.532    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_519_n_2
    SLICE_X133Y0         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    20.900 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_723/CO[3]
                         net (fo=1, routed)           0.000    20.900    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_723_n_0
    SLICE_X133Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.953 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_628/CO[3]
                         net (fo=1, routed)           0.000    20.953    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_628_n_0
    SLICE_X133Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    21.030 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_520/CO[1]
                         net (fo=15, routed)          0.380    21.410    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_520_n_2
    SLICE_X132Y0         LUT3 (Prop_lut3_I0_O)        0.122    21.532 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_783/O
                         net (fo=1, routed)           0.000    21.532    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_783_n_0
    SLICE_X132Y0         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.788 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_728/CO[3]
                         net (fo=1, routed)           0.000    21.788    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_728_n_0
    SLICE_X132Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.842 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_631/CO[3]
                         net (fo=1, routed)           0.000    21.842    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_631_n_0
    SLICE_X132Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    21.918 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_521/CO[1]
                         net (fo=15, routed)          0.426    22.344    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_521_n_2
    SLICE_X131Y0         LUT3 (Prop_lut3_I0_O)        0.124    22.468 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_792/O
                         net (fo=1, routed)           0.000    22.468    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_792_n_0
    SLICE_X131Y0         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.735 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    22.735    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_743_n_0
    SLICE_X131Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.788 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_650/CO[3]
                         net (fo=1, routed)           0.000    22.788    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_650_n_0
    SLICE_X131Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    22.865 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_539/CO[1]
                         net (fo=15, routed)          0.562    23.428    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_539_n_2
    SLICE_X122Y0         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376    23.804 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_738/CO[3]
                         net (fo=1, routed)           0.000    23.804    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_738_n_0
    SLICE_X122Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.858 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_647/CO[3]
                         net (fo=1, routed)           0.000    23.858    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_647_n_0
    SLICE_X122Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    23.934 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_540/CO[1]
                         net (fo=17, routed)          0.441    24.374    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_540_n_2
    SLICE_X121Y0         LUT3 (Prop_lut3_I0_O)        0.124    24.498 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_786/O
                         net (fo=1, routed)           0.000    24.498    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_786_n_0
    SLICE_X121Y0         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.765 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_737/CO[3]
                         net (fo=1, routed)           0.000    24.765    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_737_n_0
    SLICE_X121Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.818 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_646/CO[3]
                         net (fo=1, routed)           0.000    24.818    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_646_n_0
    SLICE_X121Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.895 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_538/CO[1]
                         net (fo=17, routed)          0.357    25.252    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_538_n_2
    SLICE_X120Y1         LUT3 (Prop_lut3_I0_O)        0.122    25.374 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_795/O
                         net (fo=1, routed)           0.000    25.374    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_795_n_0
    SLICE_X120Y1         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.630 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_764/CO[3]
                         net (fo=1, routed)           0.000    25.630    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_764_n_0
    SLICE_X120Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.684 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_675/CO[3]
                         net (fo=1, routed)           0.000    25.684    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_675_n_0
    SLICE_X120Y3         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.817 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_553/CO[0]
                         net (fo=5, routed)           0.403    26.220    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_553_n_3
    SLICE_X120Y0         LUT6 (Prop_lut6_I0_O)        0.128    26.348 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_481/O
                         net (fo=1, routed)           0.415    26.763    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_481_n_0
    SLICE_X130Y0         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    27.046 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    27.046    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_354_n_0
    SLICE_X130Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.100 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    27.100    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_181_n_0
    SLICE_X130Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.154 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_105/CO[3]
                         net (fo=1, routed)           0.000    27.154    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_105_n_0
    SLICE_X130Y3         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.208 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_36/CO[3]
                         net (fo=56, routed)          0.783    27.991    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_36_n_0
    SLICE_X119Y3         LUT6 (Prop_lut6_I5_O)        0.043    28.034 f  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_407/O
                         net (fo=14, routed)          0.798    28.832    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_407_n_0
    SLICE_X129Y6         LUT3 (Prop_lut3_I0_O)        0.049    28.881 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_293/O
                         net (fo=2, routed)           0.468    29.349    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_293_n_0
    SLICE_X129Y6         LUT4 (Prop_lut4_I3_O)        0.136    29.485 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_297/O
                         net (fo=1, routed)           0.000    29.485    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_297_n_0
    SLICE_X129Y6         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.752 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    29.752    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_141_n_0
    SLICE_X129Y7         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    29.863 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_129/O[2]
                         net (fo=2, routed)           0.695    30.559    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_129_n_5
    SLICE_X126Y4         LUT3 (Prop_lut3_I2_O)        0.125    30.684 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_72/O
                         net (fo=2, routed)           0.368    31.051    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_72_n_0
    SLICE_X126Y4         LUT4 (Prop_lut4_I3_O)        0.132    31.183 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_76/O
                         net (fo=1, routed)           0.000    31.183    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_76_n_0
    SLICE_X126Y4         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    31.363 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.363    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_28_n_0
    SLICE_X126Y5         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.417 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.417    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_26_n_0
    SLICE_X126Y6         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.471 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.471    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_24_n_0
    SLICE_X126Y7         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    31.583 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_22/O[2]
                         net (fo=19, routed)          0.609    32.192    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_22_n_5
    SLICE_X124Y2         LUT3 (Prop_lut3_I2_O)        0.135    32.327 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_507/O
                         net (fo=2, routed)           0.553    32.880    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_507_n_0
    SLICE_X124Y3         LUT4 (Prop_lut4_I0_O)        0.134    33.014 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_511/O
                         net (fo=1, routed)           0.000    33.014    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_511_n_0
    SLICE_X124Y3         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.292    33.306 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_381/O[3]
                         net (fo=3, routed)           0.320    33.626    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_381_n_4
    SLICE_X120Y4         LUT3 (Prop_lut3_I0_O)        0.120    33.746 f  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_383/O
                         net (fo=2, routed)           0.370    34.116    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_383_n_0
    SLICE_X120Y4         LUT5 (Prop_lut5_I4_O)        0.043    34.159 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_193/O
                         net (fo=2, routed)           0.418    34.577    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_193_n_0
    SLICE_X123Y3         LUT6 (Prop_lut6_I0_O)        0.043    34.620 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_197/O
                         net (fo=1, routed)           0.000    34.620    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_197_n_0
    SLICE_X123Y3         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.887 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_111/CO[3]
                         net (fo=1, routed)           0.000    34.887    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_111_n_0
    SLICE_X123Y4         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    35.053 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_37/O[1]
                         net (fo=3, routed)           0.441    35.494    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_37_n_6
    SLICE_X125Y5         LUT4 (Prop_lut4_I1_O)        0.123    35.617 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_87/O
                         net (fo=1, routed)           0.000    35.617    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_87_n_0
    SLICE_X125Y5         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.884 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.884    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_29_n_0
    SLICE_X125Y6         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    35.961 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_17/CO[1]
                         net (fo=16, routed)          0.419    36.380    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_17_n_2
    SLICE_X121Y5         LUT5 (Prop_lut5_I0_O)        0.122    36.502 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_12/O
                         net (fo=2, routed)           0.497    36.999    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_12_n_0
    DSP48_X10Y0          DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      2.737    39.736 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0__0/P[8]
                         net (fo=2, routed)           0.419    40.155    feedback/mmcme2_drp_inst/reg_bank/decimal__0__0_n_97
    DSP48_X10Y1          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[15])
                                                      1.650    41.805 r  feedback/mmcme2_drp_inst/reg_bank/round_frac14/P[15]
                         net (fo=5, routed)           0.789    42.593    feedback/mmcme2_drp_inst/reg_bank/round_frac14_n_90
    SLICE_X133Y11        LUT4 (Prop_lut4_I0_O)        0.043    42.636 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_45/O
                         net (fo=1, routed)           0.575    43.211    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_45_n_0
    SLICE_X134Y10        LUT6 (Prop_lut6_I1_O)        0.043    43.254 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_24/O
                         net (fo=11, routed)          0.455    43.709    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_24_n_0
    SLICE_X141Y10        LUT4 (Prop_lut4_I0_O)        0.043    43.752 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_90/O
                         net (fo=1, routed)           0.000    43.752    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_90_n_0
    SLICE_X141Y10        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    44.019 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_43/CO[3]
                         net (fo=1, routed)           0.000    44.019    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_43_n_0
    SLICE_X141Y11        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    44.185 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_42/O[1]
                         net (fo=1, routed)           0.311    44.496    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_42_n_6
    SLICE_X144Y11        LUT3 (Prop_lut3_I0_O)        0.123    44.619 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_18/O
                         net (fo=1, routed)           0.000    44.619    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4[5]
    SLICE_X144Y11        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.672    48.924    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X144Y11        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][5]/C
                         clock pessimism             -0.644    48.280    
                         clock uncertainty           -0.086    48.194    
    SLICE_X144Y11        FDRE (Setup_fdre_C_D)        0.064    48.258    feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][5]
  -------------------------------------------------------------------
                         required time                         48.258    
                         arrival time                         -44.619    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        46.156ns  (logic 23.650ns (51.239%)  route 22.507ns (48.761%))
  Logic Levels:           125  (CARRY4=88 DSP48E1=3 LUT2=1 LUT3=20 LUT4=7 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.078ns = ( 48.922 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.811    -1.673    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X137Y2         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y2         FDRE (Prop_fdre_C_Q)         0.223    -1.450 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE_reg[6]/Q
                         net (fo=46, routed)          0.574    -0.876    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE[6]
    SLICE_X130Y4         LUT2 (Prop_lut2_I0_O)        0.043    -0.833 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1_i_1/O
                         net (fo=1, routed)           0.361    -0.472    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1_i_1_n_0
    DSP48_X11Y1          DSP48E1 (Prop_dsp48e1_A[7]_P[24])
                                                      2.737     2.265 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1/P[24]
                         net (fo=19, routed)          0.688     2.953    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1_n_81
    SLICE_X134Y3         LUT4 (Prop_lut4_I2_O)        0.043     2.996 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_347/O
                         net (fo=1, routed)           0.525     3.520    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_347_n_0
    SLICE_X135Y9         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     3.710 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_176/CO[3]
                         net (fo=1, routed)           0.000     3.710    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_176_n_0
    SLICE_X135Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.763 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_173/CO[3]
                         net (fo=1, routed)           0.000     3.763    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_173_n_0
    SLICE_X135Y11        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.902 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_172/CO[0]
                         net (fo=13, routed)          0.554     4.456    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_172_n_3
    SLICE_X131Y17        LUT3 (Prop_lut3_I1_O)        0.131     4.587 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_179/O
                         net (fo=1, routed)           0.000     4.587    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_179_n_0
    SLICE_X131Y17        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.854 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.854    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_102_n_0
    SLICE_X131Y18        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.931 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_101/CO[1]
                         net (fo=13, routed)          0.374     5.305    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_101_n_2
    SLICE_X130Y16        LUT3 (Prop_lut3_I0_O)        0.122     5.427 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_333/O
                         net (fo=1, routed)           0.000     5.427    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_333_n_0
    SLICE_X130Y16        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.683 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_166/CO[3]
                         net (fo=1, routed)           0.000     5.683    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_166_n_0
    SLICE_X130Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.737 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_100/CO[3]
                         net (fo=1, routed)           0.000     5.737    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_100_n_0
    SLICE_X130Y18        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.813 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_35/CO[1]
                         net (fo=18, routed)          0.424     6.237    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_35_n_2
    SLICE_X129Y18        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368     6.605 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_458/CO[3]
                         net (fo=1, routed)           0.000     6.605    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_458_n_0
    SLICE_X129Y19        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.658 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_316/CO[3]
                         net (fo=1, routed)           0.000     6.658    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_316_n_0
    SLICE_X129Y20        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.735 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_155/CO[1]
                         net (fo=17, routed)          0.465     7.200    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_155_n_2
    SLICE_X129Y14        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     7.566 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_463/CO[3]
                         net (fo=1, routed)           0.000     7.566    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_463_n_0
    SLICE_X129Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.619 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_319/CO[3]
                         net (fo=1, routed)           0.000     7.619    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_319_n_0
    SLICE_X129Y16        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     7.696 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_156/CO[1]
                         net (fo=17, routed)          0.494     8.190    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_156_n_2
    SLICE_X130Y13        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     8.566 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_562/CO[3]
                         net (fo=1, routed)           0.000     8.566    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_562_n_0
    SLICE_X130Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.620 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_446/CO[3]
                         net (fo=1, routed)           0.000     8.620    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_446_n_0
    SLICE_X130Y15        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     8.696 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_312/CO[1]
                         net (fo=15, routed)          0.397     9.093    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_312_n_2
    SLICE_X132Y12        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.378     9.471 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_567/CO[3]
                         net (fo=1, routed)           0.000     9.471    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_567_n_0
    SLICE_X132Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.525 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_449/CO[3]
                         net (fo=1, routed)           0.000     9.525    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_449_n_0
    SLICE_X132Y14        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     9.601 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_313/CO[1]
                         net (fo=15, routed)          0.419    10.019    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_313_n_2
    SLICE_X131Y12        LUT3 (Prop_lut3_I0_O)        0.124    10.143 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_687/O
                         net (fo=1, routed)           0.000    10.143    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_687_n_0
    SLICE_X131Y12        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.410 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_572/CO[3]
                         net (fo=1, routed)           0.000    10.410    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_572_n_0
    SLICE_X131Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.463 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_452/CO[3]
                         net (fo=1, routed)           0.000    10.463    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_452_n_0
    SLICE_X131Y14        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    10.540 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_314/CO[1]
                         net (fo=15, routed)          0.388    10.929    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_314_n_2
    SLICE_X133Y12        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    11.295 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_577/CO[3]
                         net (fo=1, routed)           0.000    11.295    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_577_n_0
    SLICE_X133Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.348 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_455/CO[3]
                         net (fo=1, routed)           0.000    11.348    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_455_n_0
    SLICE_X133Y14        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.425 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_315/CO[1]
                         net (fo=15, routed)          0.489    11.914    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_315_n_2
    SLICE_X130Y9         LUT3 (Prop_lut3_I0_O)        0.122    12.036 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_709/O
                         net (fo=1, routed)           0.000    12.036    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_709_n_0
    SLICE_X130Y9         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.292 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_612/CO[3]
                         net (fo=1, routed)           0.000    12.292    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_612_n_0
    SLICE_X130Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.346 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_512/CO[3]
                         net (fo=1, routed)           0.000    12.346    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_512_n_0
    SLICE_X130Y11        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.422 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_391/CO[1]
                         net (fo=15, routed)          0.578    13.001    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_391_n_2
    SLICE_X132Y8         LUT3 (Prop_lut3_I0_O)        0.124    13.125 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_711/O
                         net (fo=1, routed)           0.000    13.125    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_711_n_0
    SLICE_X132Y8         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    13.308 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_617/CO[3]
                         net (fo=1, routed)           0.000    13.308    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_617_n_0
    SLICE_X132Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.362 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_515/CO[3]
                         net (fo=1, routed)           0.000    13.362    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_515_n_0
    SLICE_X132Y10        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    13.438 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_392/CO[1]
                         net (fo=15, routed)          0.360    13.798    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_392_n_2
    SLICE_X133Y8         LUT3 (Prop_lut3_I0_O)        0.124    13.922 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_754/O
                         net (fo=1, routed)           0.000    13.922    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_754_n_0
    SLICE_X133Y8         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.189 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_655/CO[3]
                         net (fo=1, routed)           0.000    14.189    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_655_n_0
    SLICE_X133Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.242 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_541/CO[3]
                         net (fo=1, routed)           0.000    14.242    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_541_n_0
    SLICE_X133Y10        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    14.319 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_430/CO[1]
                         net (fo=15, routed)          0.414    14.732    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_430_n_2
    SLICE_X131Y8         LUT3 (Prop_lut3_I0_O)        0.122    14.854 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_757/O
                         net (fo=1, routed)           0.000    14.854    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_757_n_0
    SLICE_X131Y8         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.121 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_660/CO[3]
                         net (fo=1, routed)           0.000    15.121    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_660_n_0
    SLICE_X131Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.174 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_544/CO[3]
                         net (fo=1, routed)           0.000    15.174    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_544_n_0
    SLICE_X131Y10        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_431/CO[1]
                         net (fo=15, routed)          0.496    15.748    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_431_n_2
    SLICE_X131Y4         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    16.114 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_665/CO[3]
                         net (fo=1, routed)           0.000    16.114    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_665_n_0
    SLICE_X131Y5         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.167 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.167    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_547_n_0
    SLICE_X131Y6         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.244 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_432/CO[1]
                         net (fo=15, routed)          0.350    16.594    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_432_n_2
    SLICE_X130Y5         LUT3 (Prop_lut3_I0_O)        0.122    16.716 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_763/O
                         net (fo=1, routed)           0.000    16.716    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_763_n_0
    SLICE_X130Y5         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.972 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_670/CO[3]
                         net (fo=1, routed)           0.000    16.972    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_670_n_0
    SLICE_X130Y6         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.026 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_550/CO[3]
                         net (fo=1, routed)           0.000    17.026    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_550_n_0
    SLICE_X130Y7         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.102 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_433/CO[1]
                         net (fo=15, routed)          0.576    17.678    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_433_n_2
    SLICE_X132Y4         LUT3 (Prop_lut3_I0_O)        0.124    17.802 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_769/O
                         net (fo=1, routed)           0.000    17.802    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_769_n_0
    SLICE_X132Y4         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.982 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_691/CO[3]
                         net (fo=1, routed)           0.000    17.982    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_691_n_0
    SLICE_X132Y5         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.036 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_596/CO[3]
                         net (fo=1, routed)           0.000    18.036    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_596_n_0
    SLICE_X132Y6         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.112 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_489/CO[1]
                         net (fo=15, routed)          0.370    18.482    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_489_n_2
    SLICE_X133Y4         LUT3 (Prop_lut3_I0_O)        0.124    18.606 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_774/O
                         net (fo=1, routed)           0.000    18.606    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_774_n_0
    SLICE_X133Y4         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.873 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_713/CO[3]
                         net (fo=1, routed)           0.000    18.873    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_713_n_0
    SLICE_X133Y5         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.926 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_622/CO[3]
                         net (fo=1, routed)           0.000    18.926    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_622_n_0
    SLICE_X133Y6         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    19.003 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_518/CO[1]
                         net (fo=15, routed)          0.546    19.549    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_518_n_2
    SLICE_X134Y0         LUT3 (Prop_lut3_I0_O)        0.122    19.671 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_777/O
                         net (fo=1, routed)           0.000    19.671    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_777_n_0
    SLICE_X134Y0         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.927 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_718/CO[3]
                         net (fo=1, routed)           0.000    19.927    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_718_n_0
    SLICE_X134Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.981 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_625/CO[3]
                         net (fo=1, routed)           0.000    19.981    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_625_n_0
    SLICE_X134Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    20.057 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_519/CO[1]
                         net (fo=15, routed)          0.475    20.532    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_519_n_2
    SLICE_X133Y0         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    20.900 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_723/CO[3]
                         net (fo=1, routed)           0.000    20.900    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_723_n_0
    SLICE_X133Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.953 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_628/CO[3]
                         net (fo=1, routed)           0.000    20.953    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_628_n_0
    SLICE_X133Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    21.030 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_520/CO[1]
                         net (fo=15, routed)          0.380    21.410    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_520_n_2
    SLICE_X132Y0         LUT3 (Prop_lut3_I0_O)        0.122    21.532 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_783/O
                         net (fo=1, routed)           0.000    21.532    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_783_n_0
    SLICE_X132Y0         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.788 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_728/CO[3]
                         net (fo=1, routed)           0.000    21.788    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_728_n_0
    SLICE_X132Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.842 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_631/CO[3]
                         net (fo=1, routed)           0.000    21.842    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_631_n_0
    SLICE_X132Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    21.918 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_521/CO[1]
                         net (fo=15, routed)          0.426    22.344    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_521_n_2
    SLICE_X131Y0         LUT3 (Prop_lut3_I0_O)        0.124    22.468 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_792/O
                         net (fo=1, routed)           0.000    22.468    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_792_n_0
    SLICE_X131Y0         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.735 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    22.735    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_743_n_0
    SLICE_X131Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.788 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_650/CO[3]
                         net (fo=1, routed)           0.000    22.788    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_650_n_0
    SLICE_X131Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    22.865 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_539/CO[1]
                         net (fo=15, routed)          0.562    23.428    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_539_n_2
    SLICE_X122Y0         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376    23.804 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_738/CO[3]
                         net (fo=1, routed)           0.000    23.804    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_738_n_0
    SLICE_X122Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.858 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_647/CO[3]
                         net (fo=1, routed)           0.000    23.858    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_647_n_0
    SLICE_X122Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    23.934 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_540/CO[1]
                         net (fo=17, routed)          0.441    24.374    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_540_n_2
    SLICE_X121Y0         LUT3 (Prop_lut3_I0_O)        0.124    24.498 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_786/O
                         net (fo=1, routed)           0.000    24.498    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_786_n_0
    SLICE_X121Y0         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.765 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_737/CO[3]
                         net (fo=1, routed)           0.000    24.765    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_737_n_0
    SLICE_X121Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.818 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_646/CO[3]
                         net (fo=1, routed)           0.000    24.818    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_646_n_0
    SLICE_X121Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.895 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_538/CO[1]
                         net (fo=17, routed)          0.357    25.252    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_538_n_2
    SLICE_X120Y1         LUT3 (Prop_lut3_I0_O)        0.122    25.374 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_795/O
                         net (fo=1, routed)           0.000    25.374    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_795_n_0
    SLICE_X120Y1         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.630 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_764/CO[3]
                         net (fo=1, routed)           0.000    25.630    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_764_n_0
    SLICE_X120Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.684 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_675/CO[3]
                         net (fo=1, routed)           0.000    25.684    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_675_n_0
    SLICE_X120Y3         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.817 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_553/CO[0]
                         net (fo=5, routed)           0.403    26.220    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_553_n_3
    SLICE_X120Y0         LUT6 (Prop_lut6_I0_O)        0.128    26.348 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_481/O
                         net (fo=1, routed)           0.415    26.763    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_481_n_0
    SLICE_X130Y0         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    27.046 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    27.046    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_354_n_0
    SLICE_X130Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.100 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    27.100    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_181_n_0
    SLICE_X130Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.154 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_105/CO[3]
                         net (fo=1, routed)           0.000    27.154    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_105_n_0
    SLICE_X130Y3         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.208 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_36/CO[3]
                         net (fo=56, routed)          0.783    27.991    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_36_n_0
    SLICE_X119Y3         LUT6 (Prop_lut6_I5_O)        0.043    28.034 f  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_407/O
                         net (fo=14, routed)          0.798    28.832    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_407_n_0
    SLICE_X129Y6         LUT3 (Prop_lut3_I0_O)        0.049    28.881 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_293/O
                         net (fo=2, routed)           0.468    29.349    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_293_n_0
    SLICE_X129Y6         LUT4 (Prop_lut4_I3_O)        0.136    29.485 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_297/O
                         net (fo=1, routed)           0.000    29.485    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_297_n_0
    SLICE_X129Y6         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.752 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    29.752    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_141_n_0
    SLICE_X129Y7         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    29.863 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_129/O[2]
                         net (fo=2, routed)           0.695    30.559    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_129_n_5
    SLICE_X126Y4         LUT3 (Prop_lut3_I2_O)        0.125    30.684 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_72/O
                         net (fo=2, routed)           0.368    31.051    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_72_n_0
    SLICE_X126Y4         LUT4 (Prop_lut4_I3_O)        0.132    31.183 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_76/O
                         net (fo=1, routed)           0.000    31.183    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_76_n_0
    SLICE_X126Y4         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    31.363 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.363    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_28_n_0
    SLICE_X126Y5         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.417 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.417    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_26_n_0
    SLICE_X126Y6         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.471 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.471    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_24_n_0
    SLICE_X126Y7         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    31.583 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_22/O[2]
                         net (fo=19, routed)          0.609    32.192    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_22_n_5
    SLICE_X124Y2         LUT3 (Prop_lut3_I2_O)        0.135    32.327 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_507/O
                         net (fo=2, routed)           0.553    32.880    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_507_n_0
    SLICE_X124Y3         LUT4 (Prop_lut4_I0_O)        0.134    33.014 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_511/O
                         net (fo=1, routed)           0.000    33.014    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_511_n_0
    SLICE_X124Y3         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.292    33.306 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_381/O[3]
                         net (fo=3, routed)           0.320    33.626    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_381_n_4
    SLICE_X120Y4         LUT3 (Prop_lut3_I0_O)        0.120    33.746 f  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_383/O
                         net (fo=2, routed)           0.370    34.116    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_383_n_0
    SLICE_X120Y4         LUT5 (Prop_lut5_I4_O)        0.043    34.159 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_193/O
                         net (fo=2, routed)           0.418    34.577    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_193_n_0
    SLICE_X123Y3         LUT6 (Prop_lut6_I0_O)        0.043    34.620 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_197/O
                         net (fo=1, routed)           0.000    34.620    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_197_n_0
    SLICE_X123Y3         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.887 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_111/CO[3]
                         net (fo=1, routed)           0.000    34.887    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_111_n_0
    SLICE_X123Y4         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    35.053 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_37/O[1]
                         net (fo=3, routed)           0.441    35.494    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_37_n_6
    SLICE_X125Y5         LUT4 (Prop_lut4_I1_O)        0.123    35.617 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_87/O
                         net (fo=1, routed)           0.000    35.617    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_87_n_0
    SLICE_X125Y5         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.884 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.884    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_29_n_0
    SLICE_X125Y6         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    35.961 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_17/CO[1]
                         net (fo=16, routed)          0.419    36.380    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_17_n_2
    SLICE_X121Y5         LUT5 (Prop_lut5_I0_O)        0.122    36.502 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_12/O
                         net (fo=2, routed)           0.497    36.999    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_12_n_0
    DSP48_X10Y0          DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      2.737    39.736 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0__0/P[8]
                         net (fo=2, routed)           0.419    40.155    feedback/mmcme2_drp_inst/reg_bank/decimal__0__0_n_97
    DSP48_X10Y1          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[15])
                                                      1.650    41.805 r  feedback/mmcme2_drp_inst/reg_bank/round_frac14/P[15]
                         net (fo=5, routed)           0.789    42.593    feedback/mmcme2_drp_inst/reg_bank/round_frac14_n_90
    SLICE_X133Y11        LUT4 (Prop_lut4_I0_O)        0.043    42.636 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_45/O
                         net (fo=1, routed)           0.575    43.211    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_45_n_0
    SLICE_X134Y10        LUT6 (Prop_lut6_I1_O)        0.043    43.254 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_24/O
                         net (fo=11, routed)          0.455    43.709    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_24_n_0
    SLICE_X141Y10        LUT4 (Prop_lut4_I0_O)        0.043    43.752 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_90/O
                         net (fo=1, routed)           0.000    43.752    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_90_n_0
    SLICE_X141Y10        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    44.019 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_43/CO[3]
                         net (fo=1, routed)           0.000    44.019    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_43_n_0
    SLICE_X141Y11        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    44.130 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_42/O[0]
                         net (fo=1, routed)           0.229    44.359    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_42_n_7
    SLICE_X141Y12        LUT3 (Prop_lut3_I0_O)        0.124    44.483 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_19/O
                         net (fo=1, routed)           0.000    44.483    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4[4]
    SLICE_X141Y12        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.670    48.922    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X141Y12        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][4]/C
                         clock pessimism             -0.644    48.278    
                         clock uncertainty           -0.086    48.192    
    SLICE_X141Y12        FDRE (Setup_fdre_C_D)        0.034    48.226    feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][4]
  -------------------------------------------------------------------
                         required time                         48.226    
                         arrival time                         -44.483    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        46.059ns  (logic 23.552ns (51.134%)  route 22.507ns (48.866%))
  Logic Levels:           124  (CARRY4=87 DSP48E1=3 LUT2=1 LUT3=20 LUT4=7 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.076ns = ( 48.924 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.811    -1.673    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X137Y2         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y2         FDRE (Prop_fdre_C_Q)         0.223    -1.450 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE_reg[6]/Q
                         net (fo=46, routed)          0.574    -0.876    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE[6]
    SLICE_X130Y4         LUT2 (Prop_lut2_I0_O)        0.043    -0.833 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1_i_1/O
                         net (fo=1, routed)           0.361    -0.472    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1_i_1_n_0
    DSP48_X11Y1          DSP48E1 (Prop_dsp48e1_A[7]_P[24])
                                                      2.737     2.265 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1/P[24]
                         net (fo=19, routed)          0.688     2.953    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1_n_81
    SLICE_X134Y3         LUT4 (Prop_lut4_I2_O)        0.043     2.996 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_347/O
                         net (fo=1, routed)           0.525     3.520    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_347_n_0
    SLICE_X135Y9         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     3.710 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_176/CO[3]
                         net (fo=1, routed)           0.000     3.710    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_176_n_0
    SLICE_X135Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.763 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_173/CO[3]
                         net (fo=1, routed)           0.000     3.763    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_173_n_0
    SLICE_X135Y11        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.902 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_172/CO[0]
                         net (fo=13, routed)          0.554     4.456    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_172_n_3
    SLICE_X131Y17        LUT3 (Prop_lut3_I1_O)        0.131     4.587 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_179/O
                         net (fo=1, routed)           0.000     4.587    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_179_n_0
    SLICE_X131Y17        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.854 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.854    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_102_n_0
    SLICE_X131Y18        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.931 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_101/CO[1]
                         net (fo=13, routed)          0.374     5.305    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_101_n_2
    SLICE_X130Y16        LUT3 (Prop_lut3_I0_O)        0.122     5.427 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_333/O
                         net (fo=1, routed)           0.000     5.427    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_333_n_0
    SLICE_X130Y16        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.683 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_166/CO[3]
                         net (fo=1, routed)           0.000     5.683    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_166_n_0
    SLICE_X130Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.737 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_100/CO[3]
                         net (fo=1, routed)           0.000     5.737    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_100_n_0
    SLICE_X130Y18        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.813 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_35/CO[1]
                         net (fo=18, routed)          0.424     6.237    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_35_n_2
    SLICE_X129Y18        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368     6.605 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_458/CO[3]
                         net (fo=1, routed)           0.000     6.605    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_458_n_0
    SLICE_X129Y19        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.658 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_316/CO[3]
                         net (fo=1, routed)           0.000     6.658    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_316_n_0
    SLICE_X129Y20        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.735 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_155/CO[1]
                         net (fo=17, routed)          0.465     7.200    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_155_n_2
    SLICE_X129Y14        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     7.566 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_463/CO[3]
                         net (fo=1, routed)           0.000     7.566    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_463_n_0
    SLICE_X129Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.619 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_319/CO[3]
                         net (fo=1, routed)           0.000     7.619    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_319_n_0
    SLICE_X129Y16        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     7.696 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_156/CO[1]
                         net (fo=17, routed)          0.494     8.190    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_156_n_2
    SLICE_X130Y13        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     8.566 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_562/CO[3]
                         net (fo=1, routed)           0.000     8.566    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_562_n_0
    SLICE_X130Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.620 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_446/CO[3]
                         net (fo=1, routed)           0.000     8.620    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_446_n_0
    SLICE_X130Y15        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     8.696 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_312/CO[1]
                         net (fo=15, routed)          0.397     9.093    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_312_n_2
    SLICE_X132Y12        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.378     9.471 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_567/CO[3]
                         net (fo=1, routed)           0.000     9.471    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_567_n_0
    SLICE_X132Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.525 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_449/CO[3]
                         net (fo=1, routed)           0.000     9.525    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_449_n_0
    SLICE_X132Y14        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     9.601 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_313/CO[1]
                         net (fo=15, routed)          0.419    10.019    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_313_n_2
    SLICE_X131Y12        LUT3 (Prop_lut3_I0_O)        0.124    10.143 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_687/O
                         net (fo=1, routed)           0.000    10.143    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_687_n_0
    SLICE_X131Y12        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.410 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_572/CO[3]
                         net (fo=1, routed)           0.000    10.410    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_572_n_0
    SLICE_X131Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.463 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_452/CO[3]
                         net (fo=1, routed)           0.000    10.463    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_452_n_0
    SLICE_X131Y14        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    10.540 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_314/CO[1]
                         net (fo=15, routed)          0.388    10.929    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_314_n_2
    SLICE_X133Y12        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    11.295 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_577/CO[3]
                         net (fo=1, routed)           0.000    11.295    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_577_n_0
    SLICE_X133Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.348 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_455/CO[3]
                         net (fo=1, routed)           0.000    11.348    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_455_n_0
    SLICE_X133Y14        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.425 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_315/CO[1]
                         net (fo=15, routed)          0.489    11.914    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_315_n_2
    SLICE_X130Y9         LUT3 (Prop_lut3_I0_O)        0.122    12.036 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_709/O
                         net (fo=1, routed)           0.000    12.036    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_709_n_0
    SLICE_X130Y9         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.292 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_612/CO[3]
                         net (fo=1, routed)           0.000    12.292    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_612_n_0
    SLICE_X130Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.346 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_512/CO[3]
                         net (fo=1, routed)           0.000    12.346    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_512_n_0
    SLICE_X130Y11        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.422 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_391/CO[1]
                         net (fo=15, routed)          0.578    13.001    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_391_n_2
    SLICE_X132Y8         LUT3 (Prop_lut3_I0_O)        0.124    13.125 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_711/O
                         net (fo=1, routed)           0.000    13.125    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_711_n_0
    SLICE_X132Y8         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    13.308 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_617/CO[3]
                         net (fo=1, routed)           0.000    13.308    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_617_n_0
    SLICE_X132Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.362 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_515/CO[3]
                         net (fo=1, routed)           0.000    13.362    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_515_n_0
    SLICE_X132Y10        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    13.438 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_392/CO[1]
                         net (fo=15, routed)          0.360    13.798    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_392_n_2
    SLICE_X133Y8         LUT3 (Prop_lut3_I0_O)        0.124    13.922 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_754/O
                         net (fo=1, routed)           0.000    13.922    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_754_n_0
    SLICE_X133Y8         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.189 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_655/CO[3]
                         net (fo=1, routed)           0.000    14.189    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_655_n_0
    SLICE_X133Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.242 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_541/CO[3]
                         net (fo=1, routed)           0.000    14.242    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_541_n_0
    SLICE_X133Y10        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    14.319 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_430/CO[1]
                         net (fo=15, routed)          0.414    14.732    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_430_n_2
    SLICE_X131Y8         LUT3 (Prop_lut3_I0_O)        0.122    14.854 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_757/O
                         net (fo=1, routed)           0.000    14.854    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_757_n_0
    SLICE_X131Y8         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.121 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_660/CO[3]
                         net (fo=1, routed)           0.000    15.121    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_660_n_0
    SLICE_X131Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.174 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_544/CO[3]
                         net (fo=1, routed)           0.000    15.174    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_544_n_0
    SLICE_X131Y10        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_431/CO[1]
                         net (fo=15, routed)          0.496    15.748    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_431_n_2
    SLICE_X131Y4         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    16.114 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_665/CO[3]
                         net (fo=1, routed)           0.000    16.114    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_665_n_0
    SLICE_X131Y5         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.167 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.167    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_547_n_0
    SLICE_X131Y6         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.244 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_432/CO[1]
                         net (fo=15, routed)          0.350    16.594    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_432_n_2
    SLICE_X130Y5         LUT3 (Prop_lut3_I0_O)        0.122    16.716 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_763/O
                         net (fo=1, routed)           0.000    16.716    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_763_n_0
    SLICE_X130Y5         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.972 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_670/CO[3]
                         net (fo=1, routed)           0.000    16.972    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_670_n_0
    SLICE_X130Y6         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.026 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_550/CO[3]
                         net (fo=1, routed)           0.000    17.026    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_550_n_0
    SLICE_X130Y7         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.102 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_433/CO[1]
                         net (fo=15, routed)          0.576    17.678    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_433_n_2
    SLICE_X132Y4         LUT3 (Prop_lut3_I0_O)        0.124    17.802 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_769/O
                         net (fo=1, routed)           0.000    17.802    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_769_n_0
    SLICE_X132Y4         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.982 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_691/CO[3]
                         net (fo=1, routed)           0.000    17.982    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_691_n_0
    SLICE_X132Y5         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.036 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_596/CO[3]
                         net (fo=1, routed)           0.000    18.036    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_596_n_0
    SLICE_X132Y6         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.112 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_489/CO[1]
                         net (fo=15, routed)          0.370    18.482    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_489_n_2
    SLICE_X133Y4         LUT3 (Prop_lut3_I0_O)        0.124    18.606 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_774/O
                         net (fo=1, routed)           0.000    18.606    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_774_n_0
    SLICE_X133Y4         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.873 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_713/CO[3]
                         net (fo=1, routed)           0.000    18.873    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_713_n_0
    SLICE_X133Y5         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.926 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_622/CO[3]
                         net (fo=1, routed)           0.000    18.926    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_622_n_0
    SLICE_X133Y6         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    19.003 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_518/CO[1]
                         net (fo=15, routed)          0.546    19.549    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_518_n_2
    SLICE_X134Y0         LUT3 (Prop_lut3_I0_O)        0.122    19.671 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_777/O
                         net (fo=1, routed)           0.000    19.671    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_777_n_0
    SLICE_X134Y0         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.927 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_718/CO[3]
                         net (fo=1, routed)           0.000    19.927    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_718_n_0
    SLICE_X134Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.981 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_625/CO[3]
                         net (fo=1, routed)           0.000    19.981    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_625_n_0
    SLICE_X134Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    20.057 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_519/CO[1]
                         net (fo=15, routed)          0.475    20.532    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_519_n_2
    SLICE_X133Y0         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    20.900 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_723/CO[3]
                         net (fo=1, routed)           0.000    20.900    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_723_n_0
    SLICE_X133Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.953 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_628/CO[3]
                         net (fo=1, routed)           0.000    20.953    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_628_n_0
    SLICE_X133Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    21.030 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_520/CO[1]
                         net (fo=15, routed)          0.380    21.410    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_520_n_2
    SLICE_X132Y0         LUT3 (Prop_lut3_I0_O)        0.122    21.532 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_783/O
                         net (fo=1, routed)           0.000    21.532    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_783_n_0
    SLICE_X132Y0         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.788 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_728/CO[3]
                         net (fo=1, routed)           0.000    21.788    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_728_n_0
    SLICE_X132Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.842 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_631/CO[3]
                         net (fo=1, routed)           0.000    21.842    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_631_n_0
    SLICE_X132Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    21.918 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_521/CO[1]
                         net (fo=15, routed)          0.426    22.344    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_521_n_2
    SLICE_X131Y0         LUT3 (Prop_lut3_I0_O)        0.124    22.468 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_792/O
                         net (fo=1, routed)           0.000    22.468    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_792_n_0
    SLICE_X131Y0         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.735 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    22.735    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_743_n_0
    SLICE_X131Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.788 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_650/CO[3]
                         net (fo=1, routed)           0.000    22.788    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_650_n_0
    SLICE_X131Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    22.865 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_539/CO[1]
                         net (fo=15, routed)          0.562    23.428    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_539_n_2
    SLICE_X122Y0         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376    23.804 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_738/CO[3]
                         net (fo=1, routed)           0.000    23.804    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_738_n_0
    SLICE_X122Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.858 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_647/CO[3]
                         net (fo=1, routed)           0.000    23.858    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_647_n_0
    SLICE_X122Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    23.934 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_540/CO[1]
                         net (fo=17, routed)          0.441    24.374    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_540_n_2
    SLICE_X121Y0         LUT3 (Prop_lut3_I0_O)        0.124    24.498 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_786/O
                         net (fo=1, routed)           0.000    24.498    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_786_n_0
    SLICE_X121Y0         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.765 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_737/CO[3]
                         net (fo=1, routed)           0.000    24.765    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_737_n_0
    SLICE_X121Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.818 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_646/CO[3]
                         net (fo=1, routed)           0.000    24.818    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_646_n_0
    SLICE_X121Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.895 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_538/CO[1]
                         net (fo=17, routed)          0.357    25.252    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_538_n_2
    SLICE_X120Y1         LUT3 (Prop_lut3_I0_O)        0.122    25.374 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_795/O
                         net (fo=1, routed)           0.000    25.374    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_795_n_0
    SLICE_X120Y1         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.630 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_764/CO[3]
                         net (fo=1, routed)           0.000    25.630    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_764_n_0
    SLICE_X120Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.684 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_675/CO[3]
                         net (fo=1, routed)           0.000    25.684    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_675_n_0
    SLICE_X120Y3         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.817 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_553/CO[0]
                         net (fo=5, routed)           0.403    26.220    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_553_n_3
    SLICE_X120Y0         LUT6 (Prop_lut6_I0_O)        0.128    26.348 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_481/O
                         net (fo=1, routed)           0.415    26.763    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_481_n_0
    SLICE_X130Y0         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    27.046 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    27.046    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_354_n_0
    SLICE_X130Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.100 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    27.100    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_181_n_0
    SLICE_X130Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.154 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_105/CO[3]
                         net (fo=1, routed)           0.000    27.154    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_105_n_0
    SLICE_X130Y3         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.208 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_36/CO[3]
                         net (fo=56, routed)          0.783    27.991    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_36_n_0
    SLICE_X119Y3         LUT6 (Prop_lut6_I5_O)        0.043    28.034 f  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_407/O
                         net (fo=14, routed)          0.798    28.832    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_407_n_0
    SLICE_X129Y6         LUT3 (Prop_lut3_I0_O)        0.049    28.881 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_293/O
                         net (fo=2, routed)           0.468    29.349    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_293_n_0
    SLICE_X129Y6         LUT4 (Prop_lut4_I3_O)        0.136    29.485 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_297/O
                         net (fo=1, routed)           0.000    29.485    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_297_n_0
    SLICE_X129Y6         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.752 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    29.752    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_141_n_0
    SLICE_X129Y7         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    29.863 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_129/O[2]
                         net (fo=2, routed)           0.695    30.559    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_129_n_5
    SLICE_X126Y4         LUT3 (Prop_lut3_I2_O)        0.125    30.684 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_72/O
                         net (fo=2, routed)           0.368    31.051    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_72_n_0
    SLICE_X126Y4         LUT4 (Prop_lut4_I3_O)        0.132    31.183 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_76/O
                         net (fo=1, routed)           0.000    31.183    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_76_n_0
    SLICE_X126Y4         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    31.363 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.363    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_28_n_0
    SLICE_X126Y5         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.417 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.417    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_26_n_0
    SLICE_X126Y6         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.471 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.471    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_24_n_0
    SLICE_X126Y7         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    31.583 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_22/O[2]
                         net (fo=19, routed)          0.609    32.192    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_22_n_5
    SLICE_X124Y2         LUT3 (Prop_lut3_I2_O)        0.135    32.327 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_507/O
                         net (fo=2, routed)           0.553    32.880    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_507_n_0
    SLICE_X124Y3         LUT4 (Prop_lut4_I0_O)        0.134    33.014 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_511/O
                         net (fo=1, routed)           0.000    33.014    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_511_n_0
    SLICE_X124Y3         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.292    33.306 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_381/O[3]
                         net (fo=3, routed)           0.320    33.626    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_381_n_4
    SLICE_X120Y4         LUT3 (Prop_lut3_I0_O)        0.120    33.746 f  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_383/O
                         net (fo=2, routed)           0.370    34.116    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_383_n_0
    SLICE_X120Y4         LUT5 (Prop_lut5_I4_O)        0.043    34.159 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_193/O
                         net (fo=2, routed)           0.418    34.577    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_193_n_0
    SLICE_X123Y3         LUT6 (Prop_lut6_I0_O)        0.043    34.620 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_197/O
                         net (fo=1, routed)           0.000    34.620    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_197_n_0
    SLICE_X123Y3         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.887 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_111/CO[3]
                         net (fo=1, routed)           0.000    34.887    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_111_n_0
    SLICE_X123Y4         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    35.053 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_37/O[1]
                         net (fo=3, routed)           0.441    35.494    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_37_n_6
    SLICE_X125Y5         LUT4 (Prop_lut4_I1_O)        0.123    35.617 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_87/O
                         net (fo=1, routed)           0.000    35.617    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_87_n_0
    SLICE_X125Y5         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.884 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.884    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_29_n_0
    SLICE_X125Y6         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    35.961 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_17/CO[1]
                         net (fo=16, routed)          0.419    36.380    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_17_n_2
    SLICE_X121Y5         LUT5 (Prop_lut5_I0_O)        0.122    36.502 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_12/O
                         net (fo=2, routed)           0.497    36.999    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_12_n_0
    DSP48_X10Y0          DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      2.737    39.736 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0__0/P[8]
                         net (fo=2, routed)           0.419    40.155    feedback/mmcme2_drp_inst/reg_bank/decimal__0__0_n_97
    DSP48_X10Y1          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[15])
                                                      1.650    41.805 r  feedback/mmcme2_drp_inst/reg_bank/round_frac14/P[15]
                         net (fo=5, routed)           0.789    42.593    feedback/mmcme2_drp_inst/reg_bank/round_frac14_n_90
    SLICE_X133Y11        LUT4 (Prop_lut4_I0_O)        0.043    42.636 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_45/O
                         net (fo=1, routed)           0.575    43.211    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_45_n_0
    SLICE_X134Y10        LUT6 (Prop_lut6_I1_O)        0.043    43.254 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_24/O
                         net (fo=11, routed)          0.455    43.709    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_24_n_0
    SLICE_X141Y10        LUT4 (Prop_lut4_I0_O)        0.043    43.752 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_90/O
                         net (fo=1, routed)           0.000    43.752    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_90_n_0
    SLICE_X141Y10        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    44.034 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_43/O[2]
                         net (fo=1, routed)           0.230    44.264    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_43_n_5
    SLICE_X141Y9         LUT3 (Prop_lut3_I0_O)        0.122    44.386 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_21/O
                         net (fo=1, routed)           0.000    44.386    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4[2]
    SLICE_X141Y9         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.672    48.924    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X141Y9         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][2]/C
                         clock pessimism             -0.644    48.280    
                         clock uncertainty           -0.086    48.194    
    SLICE_X141Y9         FDRE (Setup_fdre_C_D)        0.033    48.227    feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][2]
  -------------------------------------------------------------------
                         required time                         48.227    
                         arrival time                         -44.386    
  -------------------------------------------------------------------
                         slack                                  3.841    

Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        46.042ns  (logic 23.580ns (51.214%)  route 22.462ns (48.786%))
  Logic Levels:           124  (CARRY4=87 DSP48E1=3 LUT2=1 LUT3=20 LUT4=7 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.076ns = ( 48.924 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.811    -1.673    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X137Y2         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y2         FDRE (Prop_fdre_C_Q)         0.223    -1.450 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE_reg[6]/Q
                         net (fo=46, routed)          0.574    -0.876    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE[6]
    SLICE_X130Y4         LUT2 (Prop_lut2_I0_O)        0.043    -0.833 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1_i_1/O
                         net (fo=1, routed)           0.361    -0.472    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1_i_1_n_0
    DSP48_X11Y1          DSP48E1 (Prop_dsp48e1_A[7]_P[24])
                                                      2.737     2.265 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1/P[24]
                         net (fo=19, routed)          0.688     2.953    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1_n_81
    SLICE_X134Y3         LUT4 (Prop_lut4_I2_O)        0.043     2.996 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_347/O
                         net (fo=1, routed)           0.525     3.520    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_347_n_0
    SLICE_X135Y9         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     3.710 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_176/CO[3]
                         net (fo=1, routed)           0.000     3.710    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_176_n_0
    SLICE_X135Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.763 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_173/CO[3]
                         net (fo=1, routed)           0.000     3.763    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_173_n_0
    SLICE_X135Y11        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.902 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_172/CO[0]
                         net (fo=13, routed)          0.554     4.456    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_172_n_3
    SLICE_X131Y17        LUT3 (Prop_lut3_I1_O)        0.131     4.587 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_179/O
                         net (fo=1, routed)           0.000     4.587    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_179_n_0
    SLICE_X131Y17        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.854 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.854    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_102_n_0
    SLICE_X131Y18        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.931 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_101/CO[1]
                         net (fo=13, routed)          0.374     5.305    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_101_n_2
    SLICE_X130Y16        LUT3 (Prop_lut3_I0_O)        0.122     5.427 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_333/O
                         net (fo=1, routed)           0.000     5.427    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_333_n_0
    SLICE_X130Y16        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.683 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_166/CO[3]
                         net (fo=1, routed)           0.000     5.683    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_166_n_0
    SLICE_X130Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.737 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_100/CO[3]
                         net (fo=1, routed)           0.000     5.737    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_100_n_0
    SLICE_X130Y18        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.813 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_35/CO[1]
                         net (fo=18, routed)          0.424     6.237    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_35_n_2
    SLICE_X129Y18        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368     6.605 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_458/CO[3]
                         net (fo=1, routed)           0.000     6.605    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_458_n_0
    SLICE_X129Y19        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.658 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_316/CO[3]
                         net (fo=1, routed)           0.000     6.658    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_316_n_0
    SLICE_X129Y20        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.735 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_155/CO[1]
                         net (fo=17, routed)          0.465     7.200    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_155_n_2
    SLICE_X129Y14        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     7.566 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_463/CO[3]
                         net (fo=1, routed)           0.000     7.566    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_463_n_0
    SLICE_X129Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.619 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_319/CO[3]
                         net (fo=1, routed)           0.000     7.619    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_319_n_0
    SLICE_X129Y16        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     7.696 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_156/CO[1]
                         net (fo=17, routed)          0.494     8.190    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_156_n_2
    SLICE_X130Y13        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     8.566 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_562/CO[3]
                         net (fo=1, routed)           0.000     8.566    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_562_n_0
    SLICE_X130Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.620 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_446/CO[3]
                         net (fo=1, routed)           0.000     8.620    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_446_n_0
    SLICE_X130Y15        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     8.696 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_312/CO[1]
                         net (fo=15, routed)          0.397     9.093    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_312_n_2
    SLICE_X132Y12        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.378     9.471 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_567/CO[3]
                         net (fo=1, routed)           0.000     9.471    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_567_n_0
    SLICE_X132Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.525 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_449/CO[3]
                         net (fo=1, routed)           0.000     9.525    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_449_n_0
    SLICE_X132Y14        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     9.601 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_313/CO[1]
                         net (fo=15, routed)          0.419    10.019    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_313_n_2
    SLICE_X131Y12        LUT3 (Prop_lut3_I0_O)        0.124    10.143 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_687/O
                         net (fo=1, routed)           0.000    10.143    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_687_n_0
    SLICE_X131Y12        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.410 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_572/CO[3]
                         net (fo=1, routed)           0.000    10.410    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_572_n_0
    SLICE_X131Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.463 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_452/CO[3]
                         net (fo=1, routed)           0.000    10.463    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_452_n_0
    SLICE_X131Y14        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    10.540 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_314/CO[1]
                         net (fo=15, routed)          0.388    10.929    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_314_n_2
    SLICE_X133Y12        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    11.295 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_577/CO[3]
                         net (fo=1, routed)           0.000    11.295    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_577_n_0
    SLICE_X133Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.348 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_455/CO[3]
                         net (fo=1, routed)           0.000    11.348    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_455_n_0
    SLICE_X133Y14        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.425 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_315/CO[1]
                         net (fo=15, routed)          0.489    11.914    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_315_n_2
    SLICE_X130Y9         LUT3 (Prop_lut3_I0_O)        0.122    12.036 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_709/O
                         net (fo=1, routed)           0.000    12.036    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_709_n_0
    SLICE_X130Y9         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.292 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_612/CO[3]
                         net (fo=1, routed)           0.000    12.292    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_612_n_0
    SLICE_X130Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.346 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_512/CO[3]
                         net (fo=1, routed)           0.000    12.346    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_512_n_0
    SLICE_X130Y11        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.422 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_391/CO[1]
                         net (fo=15, routed)          0.578    13.001    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_391_n_2
    SLICE_X132Y8         LUT3 (Prop_lut3_I0_O)        0.124    13.125 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_711/O
                         net (fo=1, routed)           0.000    13.125    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_711_n_0
    SLICE_X132Y8         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    13.308 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_617/CO[3]
                         net (fo=1, routed)           0.000    13.308    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_617_n_0
    SLICE_X132Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.362 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_515/CO[3]
                         net (fo=1, routed)           0.000    13.362    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_515_n_0
    SLICE_X132Y10        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    13.438 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_392/CO[1]
                         net (fo=15, routed)          0.360    13.798    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_392_n_2
    SLICE_X133Y8         LUT3 (Prop_lut3_I0_O)        0.124    13.922 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_754/O
                         net (fo=1, routed)           0.000    13.922    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_754_n_0
    SLICE_X133Y8         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.189 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_655/CO[3]
                         net (fo=1, routed)           0.000    14.189    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_655_n_0
    SLICE_X133Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.242 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_541/CO[3]
                         net (fo=1, routed)           0.000    14.242    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_541_n_0
    SLICE_X133Y10        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    14.319 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_430/CO[1]
                         net (fo=15, routed)          0.414    14.732    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_430_n_2
    SLICE_X131Y8         LUT3 (Prop_lut3_I0_O)        0.122    14.854 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_757/O
                         net (fo=1, routed)           0.000    14.854    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_757_n_0
    SLICE_X131Y8         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.121 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_660/CO[3]
                         net (fo=1, routed)           0.000    15.121    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_660_n_0
    SLICE_X131Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.174 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_544/CO[3]
                         net (fo=1, routed)           0.000    15.174    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_544_n_0
    SLICE_X131Y10        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_431/CO[1]
                         net (fo=15, routed)          0.496    15.748    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_431_n_2
    SLICE_X131Y4         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    16.114 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_665/CO[3]
                         net (fo=1, routed)           0.000    16.114    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_665_n_0
    SLICE_X131Y5         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.167 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.167    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_547_n_0
    SLICE_X131Y6         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.244 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_432/CO[1]
                         net (fo=15, routed)          0.350    16.594    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_432_n_2
    SLICE_X130Y5         LUT3 (Prop_lut3_I0_O)        0.122    16.716 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_763/O
                         net (fo=1, routed)           0.000    16.716    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_763_n_0
    SLICE_X130Y5         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.972 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_670/CO[3]
                         net (fo=1, routed)           0.000    16.972    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_670_n_0
    SLICE_X130Y6         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.026 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_550/CO[3]
                         net (fo=1, routed)           0.000    17.026    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_550_n_0
    SLICE_X130Y7         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.102 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_433/CO[1]
                         net (fo=15, routed)          0.576    17.678    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_433_n_2
    SLICE_X132Y4         LUT3 (Prop_lut3_I0_O)        0.124    17.802 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_769/O
                         net (fo=1, routed)           0.000    17.802    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_769_n_0
    SLICE_X132Y4         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.982 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_691/CO[3]
                         net (fo=1, routed)           0.000    17.982    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_691_n_0
    SLICE_X132Y5         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.036 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_596/CO[3]
                         net (fo=1, routed)           0.000    18.036    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_596_n_0
    SLICE_X132Y6         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.112 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_489/CO[1]
                         net (fo=15, routed)          0.370    18.482    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_489_n_2
    SLICE_X133Y4         LUT3 (Prop_lut3_I0_O)        0.124    18.606 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_774/O
                         net (fo=1, routed)           0.000    18.606    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_774_n_0
    SLICE_X133Y4         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.873 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_713/CO[3]
                         net (fo=1, routed)           0.000    18.873    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_713_n_0
    SLICE_X133Y5         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.926 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_622/CO[3]
                         net (fo=1, routed)           0.000    18.926    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_622_n_0
    SLICE_X133Y6         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    19.003 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_518/CO[1]
                         net (fo=15, routed)          0.546    19.549    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_518_n_2
    SLICE_X134Y0         LUT3 (Prop_lut3_I0_O)        0.122    19.671 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_777/O
                         net (fo=1, routed)           0.000    19.671    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_777_n_0
    SLICE_X134Y0         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.927 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_718/CO[3]
                         net (fo=1, routed)           0.000    19.927    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_718_n_0
    SLICE_X134Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.981 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_625/CO[3]
                         net (fo=1, routed)           0.000    19.981    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_625_n_0
    SLICE_X134Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    20.057 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_519/CO[1]
                         net (fo=15, routed)          0.475    20.532    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_519_n_2
    SLICE_X133Y0         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    20.900 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_723/CO[3]
                         net (fo=1, routed)           0.000    20.900    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_723_n_0
    SLICE_X133Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.953 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_628/CO[3]
                         net (fo=1, routed)           0.000    20.953    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_628_n_0
    SLICE_X133Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    21.030 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_520/CO[1]
                         net (fo=15, routed)          0.380    21.410    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_520_n_2
    SLICE_X132Y0         LUT3 (Prop_lut3_I0_O)        0.122    21.532 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_783/O
                         net (fo=1, routed)           0.000    21.532    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_783_n_0
    SLICE_X132Y0         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.788 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_728/CO[3]
                         net (fo=1, routed)           0.000    21.788    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_728_n_0
    SLICE_X132Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.842 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_631/CO[3]
                         net (fo=1, routed)           0.000    21.842    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_631_n_0
    SLICE_X132Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    21.918 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_521/CO[1]
                         net (fo=15, routed)          0.426    22.344    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_521_n_2
    SLICE_X131Y0         LUT3 (Prop_lut3_I0_O)        0.124    22.468 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_792/O
                         net (fo=1, routed)           0.000    22.468    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_792_n_0
    SLICE_X131Y0         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.735 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    22.735    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_743_n_0
    SLICE_X131Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.788 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_650/CO[3]
                         net (fo=1, routed)           0.000    22.788    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_650_n_0
    SLICE_X131Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    22.865 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_539/CO[1]
                         net (fo=15, routed)          0.562    23.428    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_539_n_2
    SLICE_X122Y0         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376    23.804 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_738/CO[3]
                         net (fo=1, routed)           0.000    23.804    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_738_n_0
    SLICE_X122Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.858 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_647/CO[3]
                         net (fo=1, routed)           0.000    23.858    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_647_n_0
    SLICE_X122Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    23.934 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_540/CO[1]
                         net (fo=17, routed)          0.441    24.374    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_540_n_2
    SLICE_X121Y0         LUT3 (Prop_lut3_I0_O)        0.124    24.498 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_786/O
                         net (fo=1, routed)           0.000    24.498    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_786_n_0
    SLICE_X121Y0         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.765 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_737/CO[3]
                         net (fo=1, routed)           0.000    24.765    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_737_n_0
    SLICE_X121Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.818 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_646/CO[3]
                         net (fo=1, routed)           0.000    24.818    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_646_n_0
    SLICE_X121Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.895 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_538/CO[1]
                         net (fo=17, routed)          0.357    25.252    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_538_n_2
    SLICE_X120Y1         LUT3 (Prop_lut3_I0_O)        0.122    25.374 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_795/O
                         net (fo=1, routed)           0.000    25.374    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_795_n_0
    SLICE_X120Y1         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.630 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_764/CO[3]
                         net (fo=1, routed)           0.000    25.630    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_764_n_0
    SLICE_X120Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.684 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_675/CO[3]
                         net (fo=1, routed)           0.000    25.684    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_675_n_0
    SLICE_X120Y3         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.817 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_553/CO[0]
                         net (fo=5, routed)           0.403    26.220    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_553_n_3
    SLICE_X120Y0         LUT6 (Prop_lut6_I0_O)        0.128    26.348 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_481/O
                         net (fo=1, routed)           0.415    26.763    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_481_n_0
    SLICE_X130Y0         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    27.046 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    27.046    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_354_n_0
    SLICE_X130Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.100 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    27.100    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_181_n_0
    SLICE_X130Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.154 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_105/CO[3]
                         net (fo=1, routed)           0.000    27.154    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_105_n_0
    SLICE_X130Y3         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.208 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_36/CO[3]
                         net (fo=56, routed)          0.783    27.991    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_36_n_0
    SLICE_X119Y3         LUT6 (Prop_lut6_I5_O)        0.043    28.034 f  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_407/O
                         net (fo=14, routed)          0.798    28.832    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_407_n_0
    SLICE_X129Y6         LUT3 (Prop_lut3_I0_O)        0.049    28.881 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_293/O
                         net (fo=2, routed)           0.468    29.349    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_293_n_0
    SLICE_X129Y6         LUT4 (Prop_lut4_I3_O)        0.136    29.485 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_297/O
                         net (fo=1, routed)           0.000    29.485    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_297_n_0
    SLICE_X129Y6         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.752 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    29.752    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_141_n_0
    SLICE_X129Y7         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    29.863 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_129/O[2]
                         net (fo=2, routed)           0.695    30.559    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_129_n_5
    SLICE_X126Y4         LUT3 (Prop_lut3_I2_O)        0.125    30.684 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_72/O
                         net (fo=2, routed)           0.368    31.051    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_72_n_0
    SLICE_X126Y4         LUT4 (Prop_lut4_I3_O)        0.132    31.183 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_76/O
                         net (fo=1, routed)           0.000    31.183    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_76_n_0
    SLICE_X126Y4         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    31.363 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.363    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_28_n_0
    SLICE_X126Y5         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.417 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.417    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_26_n_0
    SLICE_X126Y6         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.471 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.471    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_24_n_0
    SLICE_X126Y7         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    31.583 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_22/O[2]
                         net (fo=19, routed)          0.609    32.192    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_22_n_5
    SLICE_X124Y2         LUT3 (Prop_lut3_I2_O)        0.135    32.327 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_507/O
                         net (fo=2, routed)           0.553    32.880    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_507_n_0
    SLICE_X124Y3         LUT4 (Prop_lut4_I0_O)        0.134    33.014 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_511/O
                         net (fo=1, routed)           0.000    33.014    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_511_n_0
    SLICE_X124Y3         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.292    33.306 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_381/O[3]
                         net (fo=3, routed)           0.320    33.626    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_381_n_4
    SLICE_X120Y4         LUT3 (Prop_lut3_I0_O)        0.120    33.746 f  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_383/O
                         net (fo=2, routed)           0.370    34.116    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_383_n_0
    SLICE_X120Y4         LUT5 (Prop_lut5_I4_O)        0.043    34.159 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_193/O
                         net (fo=2, routed)           0.418    34.577    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_193_n_0
    SLICE_X123Y3         LUT6 (Prop_lut6_I0_O)        0.043    34.620 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_197/O
                         net (fo=1, routed)           0.000    34.620    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_197_n_0
    SLICE_X123Y3         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.887 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_111/CO[3]
                         net (fo=1, routed)           0.000    34.887    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_111_n_0
    SLICE_X123Y4         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    35.053 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_37/O[1]
                         net (fo=3, routed)           0.441    35.494    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_37_n_6
    SLICE_X125Y5         LUT4 (Prop_lut4_I1_O)        0.123    35.617 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_87/O
                         net (fo=1, routed)           0.000    35.617    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_87_n_0
    SLICE_X125Y5         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.884 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.884    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_29_n_0
    SLICE_X125Y6         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    35.961 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_17/CO[1]
                         net (fo=16, routed)          0.419    36.380    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_17_n_2
    SLICE_X121Y5         LUT5 (Prop_lut5_I0_O)        0.122    36.502 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_12/O
                         net (fo=2, routed)           0.497    36.999    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_12_n_0
    DSP48_X10Y0          DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      2.737    39.736 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0__0/P[8]
                         net (fo=2, routed)           0.419    40.155    feedback/mmcme2_drp_inst/reg_bank/decimal__0__0_n_97
    DSP48_X10Y1          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[15])
                                                      1.650    41.805 r  feedback/mmcme2_drp_inst/reg_bank/round_frac14/P[15]
                         net (fo=5, routed)           0.789    42.593    feedback/mmcme2_drp_inst/reg_bank/round_frac14_n_90
    SLICE_X133Y11        LUT4 (Prop_lut4_I0_O)        0.043    42.636 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_45/O
                         net (fo=1, routed)           0.575    43.211    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_45_n_0
    SLICE_X134Y10        LUT6 (Prop_lut6_I1_O)        0.043    43.254 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_24/O
                         net (fo=11, routed)          0.455    43.709    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_24_n_0
    SLICE_X141Y10        LUT4 (Prop_lut4_I0_O)        0.043    43.752 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_90/O
                         net (fo=1, routed)           0.000    43.752    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_90_n_0
    SLICE_X141Y10        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    44.064 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_43/O[3]
                         net (fo=1, routed)           0.184    44.249    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_43_n_4
    SLICE_X141Y9         LUT3 (Prop_lut3_I0_O)        0.120    44.369 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_20/O
                         net (fo=1, routed)           0.000    44.369    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4[3]
    SLICE_X141Y9         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.672    48.924    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X141Y9         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][3]/C
                         clock pessimism             -0.644    48.280    
                         clock uncertainty           -0.086    48.194    
    SLICE_X141Y9         FDRE (Setup_fdre_C_D)        0.034    48.228    feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][3]
  -------------------------------------------------------------------
                         required time                         48.228    
                         arrival time                         -44.369    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        45.932ns  (logic 23.380ns (50.901%)  route 22.552ns (49.099%))
  Logic Levels:           124  (CARRY4=87 DSP48E1=3 LUT2=1 LUT3=20 LUT4=7 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.074ns = ( 48.926 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.811    -1.673    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X137Y2         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y2         FDRE (Prop_fdre_C_Q)         0.223    -1.450 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE_reg[6]/Q
                         net (fo=46, routed)          0.574    -0.876    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE[6]
    SLICE_X130Y4         LUT2 (Prop_lut2_I0_O)        0.043    -0.833 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1_i_1/O
                         net (fo=1, routed)           0.361    -0.472    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1_i_1_n_0
    DSP48_X11Y1          DSP48E1 (Prop_dsp48e1_A[7]_P[24])
                                                      2.737     2.265 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1/P[24]
                         net (fo=19, routed)          0.688     2.953    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1_n_81
    SLICE_X134Y3         LUT4 (Prop_lut4_I2_O)        0.043     2.996 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_347/O
                         net (fo=1, routed)           0.525     3.520    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_347_n_0
    SLICE_X135Y9         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     3.710 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_176/CO[3]
                         net (fo=1, routed)           0.000     3.710    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_176_n_0
    SLICE_X135Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.763 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_173/CO[3]
                         net (fo=1, routed)           0.000     3.763    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_173_n_0
    SLICE_X135Y11        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.902 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_172/CO[0]
                         net (fo=13, routed)          0.554     4.456    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_172_n_3
    SLICE_X131Y17        LUT3 (Prop_lut3_I1_O)        0.131     4.587 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_179/O
                         net (fo=1, routed)           0.000     4.587    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_179_n_0
    SLICE_X131Y17        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.854 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.854    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_102_n_0
    SLICE_X131Y18        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.931 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_101/CO[1]
                         net (fo=13, routed)          0.374     5.305    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_101_n_2
    SLICE_X130Y16        LUT3 (Prop_lut3_I0_O)        0.122     5.427 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_333/O
                         net (fo=1, routed)           0.000     5.427    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_333_n_0
    SLICE_X130Y16        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.683 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_166/CO[3]
                         net (fo=1, routed)           0.000     5.683    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_166_n_0
    SLICE_X130Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.737 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_100/CO[3]
                         net (fo=1, routed)           0.000     5.737    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_100_n_0
    SLICE_X130Y18        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.813 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_35/CO[1]
                         net (fo=18, routed)          0.424     6.237    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_35_n_2
    SLICE_X129Y18        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368     6.605 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_458/CO[3]
                         net (fo=1, routed)           0.000     6.605    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_458_n_0
    SLICE_X129Y19        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.658 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_316/CO[3]
                         net (fo=1, routed)           0.000     6.658    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_316_n_0
    SLICE_X129Y20        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.735 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_155/CO[1]
                         net (fo=17, routed)          0.465     7.200    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_155_n_2
    SLICE_X129Y14        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     7.566 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_463/CO[3]
                         net (fo=1, routed)           0.000     7.566    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_463_n_0
    SLICE_X129Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.619 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_319/CO[3]
                         net (fo=1, routed)           0.000     7.619    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_319_n_0
    SLICE_X129Y16        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     7.696 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_156/CO[1]
                         net (fo=17, routed)          0.494     8.190    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_156_n_2
    SLICE_X130Y13        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     8.566 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_562/CO[3]
                         net (fo=1, routed)           0.000     8.566    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_562_n_0
    SLICE_X130Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.620 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_446/CO[3]
                         net (fo=1, routed)           0.000     8.620    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_446_n_0
    SLICE_X130Y15        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     8.696 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_312/CO[1]
                         net (fo=15, routed)          0.397     9.093    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_312_n_2
    SLICE_X132Y12        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.378     9.471 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_567/CO[3]
                         net (fo=1, routed)           0.000     9.471    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_567_n_0
    SLICE_X132Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.525 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_449/CO[3]
                         net (fo=1, routed)           0.000     9.525    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_449_n_0
    SLICE_X132Y14        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     9.601 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_313/CO[1]
                         net (fo=15, routed)          0.419    10.019    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_313_n_2
    SLICE_X131Y12        LUT3 (Prop_lut3_I0_O)        0.124    10.143 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_687/O
                         net (fo=1, routed)           0.000    10.143    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_687_n_0
    SLICE_X131Y12        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.410 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_572/CO[3]
                         net (fo=1, routed)           0.000    10.410    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_572_n_0
    SLICE_X131Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.463 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_452/CO[3]
                         net (fo=1, routed)           0.000    10.463    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_452_n_0
    SLICE_X131Y14        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    10.540 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_314/CO[1]
                         net (fo=15, routed)          0.388    10.929    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_314_n_2
    SLICE_X133Y12        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    11.295 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_577/CO[3]
                         net (fo=1, routed)           0.000    11.295    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_577_n_0
    SLICE_X133Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.348 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_455/CO[3]
                         net (fo=1, routed)           0.000    11.348    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_455_n_0
    SLICE_X133Y14        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.425 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_315/CO[1]
                         net (fo=15, routed)          0.489    11.914    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_315_n_2
    SLICE_X130Y9         LUT3 (Prop_lut3_I0_O)        0.122    12.036 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_709/O
                         net (fo=1, routed)           0.000    12.036    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_709_n_0
    SLICE_X130Y9         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.292 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_612/CO[3]
                         net (fo=1, routed)           0.000    12.292    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_612_n_0
    SLICE_X130Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.346 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_512/CO[3]
                         net (fo=1, routed)           0.000    12.346    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_512_n_0
    SLICE_X130Y11        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.422 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_391/CO[1]
                         net (fo=15, routed)          0.578    13.001    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_391_n_2
    SLICE_X132Y8         LUT3 (Prop_lut3_I0_O)        0.124    13.125 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_711/O
                         net (fo=1, routed)           0.000    13.125    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_711_n_0
    SLICE_X132Y8         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    13.308 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_617/CO[3]
                         net (fo=1, routed)           0.000    13.308    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_617_n_0
    SLICE_X132Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.362 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_515/CO[3]
                         net (fo=1, routed)           0.000    13.362    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_515_n_0
    SLICE_X132Y10        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    13.438 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_392/CO[1]
                         net (fo=15, routed)          0.360    13.798    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_392_n_2
    SLICE_X133Y8         LUT3 (Prop_lut3_I0_O)        0.124    13.922 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_754/O
                         net (fo=1, routed)           0.000    13.922    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_754_n_0
    SLICE_X133Y8         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.189 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_655/CO[3]
                         net (fo=1, routed)           0.000    14.189    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_655_n_0
    SLICE_X133Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.242 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_541/CO[3]
                         net (fo=1, routed)           0.000    14.242    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_541_n_0
    SLICE_X133Y10        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    14.319 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_430/CO[1]
                         net (fo=15, routed)          0.414    14.732    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_430_n_2
    SLICE_X131Y8         LUT3 (Prop_lut3_I0_O)        0.122    14.854 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_757/O
                         net (fo=1, routed)           0.000    14.854    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_757_n_0
    SLICE_X131Y8         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.121 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_660/CO[3]
                         net (fo=1, routed)           0.000    15.121    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_660_n_0
    SLICE_X131Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.174 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_544/CO[3]
                         net (fo=1, routed)           0.000    15.174    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_544_n_0
    SLICE_X131Y10        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_431/CO[1]
                         net (fo=15, routed)          0.496    15.748    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_431_n_2
    SLICE_X131Y4         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    16.114 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_665/CO[3]
                         net (fo=1, routed)           0.000    16.114    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_665_n_0
    SLICE_X131Y5         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.167 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.167    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_547_n_0
    SLICE_X131Y6         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.244 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_432/CO[1]
                         net (fo=15, routed)          0.350    16.594    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_432_n_2
    SLICE_X130Y5         LUT3 (Prop_lut3_I0_O)        0.122    16.716 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_763/O
                         net (fo=1, routed)           0.000    16.716    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_763_n_0
    SLICE_X130Y5         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.972 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_670/CO[3]
                         net (fo=1, routed)           0.000    16.972    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_670_n_0
    SLICE_X130Y6         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.026 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_550/CO[3]
                         net (fo=1, routed)           0.000    17.026    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_550_n_0
    SLICE_X130Y7         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.102 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_433/CO[1]
                         net (fo=15, routed)          0.576    17.678    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_433_n_2
    SLICE_X132Y4         LUT3 (Prop_lut3_I0_O)        0.124    17.802 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_769/O
                         net (fo=1, routed)           0.000    17.802    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_769_n_0
    SLICE_X132Y4         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.982 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_691/CO[3]
                         net (fo=1, routed)           0.000    17.982    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_691_n_0
    SLICE_X132Y5         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.036 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_596/CO[3]
                         net (fo=1, routed)           0.000    18.036    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_596_n_0
    SLICE_X132Y6         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.112 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_489/CO[1]
                         net (fo=15, routed)          0.370    18.482    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_489_n_2
    SLICE_X133Y4         LUT3 (Prop_lut3_I0_O)        0.124    18.606 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_774/O
                         net (fo=1, routed)           0.000    18.606    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_774_n_0
    SLICE_X133Y4         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.873 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_713/CO[3]
                         net (fo=1, routed)           0.000    18.873    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_713_n_0
    SLICE_X133Y5         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.926 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_622/CO[3]
                         net (fo=1, routed)           0.000    18.926    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_622_n_0
    SLICE_X133Y6         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    19.003 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_518/CO[1]
                         net (fo=15, routed)          0.546    19.549    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_518_n_2
    SLICE_X134Y0         LUT3 (Prop_lut3_I0_O)        0.122    19.671 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_777/O
                         net (fo=1, routed)           0.000    19.671    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_777_n_0
    SLICE_X134Y0         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.927 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_718/CO[3]
                         net (fo=1, routed)           0.000    19.927    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_718_n_0
    SLICE_X134Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.981 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_625/CO[3]
                         net (fo=1, routed)           0.000    19.981    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_625_n_0
    SLICE_X134Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    20.057 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_519/CO[1]
                         net (fo=15, routed)          0.475    20.532    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_519_n_2
    SLICE_X133Y0         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    20.900 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_723/CO[3]
                         net (fo=1, routed)           0.000    20.900    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_723_n_0
    SLICE_X133Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.953 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_628/CO[3]
                         net (fo=1, routed)           0.000    20.953    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_628_n_0
    SLICE_X133Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    21.030 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_520/CO[1]
                         net (fo=15, routed)          0.380    21.410    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_520_n_2
    SLICE_X132Y0         LUT3 (Prop_lut3_I0_O)        0.122    21.532 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_783/O
                         net (fo=1, routed)           0.000    21.532    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_783_n_0
    SLICE_X132Y0         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.788 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_728/CO[3]
                         net (fo=1, routed)           0.000    21.788    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_728_n_0
    SLICE_X132Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.842 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_631/CO[3]
                         net (fo=1, routed)           0.000    21.842    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_631_n_0
    SLICE_X132Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    21.918 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_521/CO[1]
                         net (fo=15, routed)          0.426    22.344    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_521_n_2
    SLICE_X131Y0         LUT3 (Prop_lut3_I0_O)        0.124    22.468 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_792/O
                         net (fo=1, routed)           0.000    22.468    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_792_n_0
    SLICE_X131Y0         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.735 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    22.735    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_743_n_0
    SLICE_X131Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.788 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_650/CO[3]
                         net (fo=1, routed)           0.000    22.788    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_650_n_0
    SLICE_X131Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    22.865 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_539/CO[1]
                         net (fo=15, routed)          0.562    23.428    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_539_n_2
    SLICE_X122Y0         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376    23.804 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_738/CO[3]
                         net (fo=1, routed)           0.000    23.804    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_738_n_0
    SLICE_X122Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.858 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_647/CO[3]
                         net (fo=1, routed)           0.000    23.858    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_647_n_0
    SLICE_X122Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    23.934 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_540/CO[1]
                         net (fo=17, routed)          0.441    24.374    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_540_n_2
    SLICE_X121Y0         LUT3 (Prop_lut3_I0_O)        0.124    24.498 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_786/O
                         net (fo=1, routed)           0.000    24.498    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_786_n_0
    SLICE_X121Y0         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.765 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_737/CO[3]
                         net (fo=1, routed)           0.000    24.765    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_737_n_0
    SLICE_X121Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.818 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_646/CO[3]
                         net (fo=1, routed)           0.000    24.818    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_646_n_0
    SLICE_X121Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.895 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_538/CO[1]
                         net (fo=17, routed)          0.357    25.252    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_538_n_2
    SLICE_X120Y1         LUT3 (Prop_lut3_I0_O)        0.122    25.374 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_795/O
                         net (fo=1, routed)           0.000    25.374    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_795_n_0
    SLICE_X120Y1         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.630 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_764/CO[3]
                         net (fo=1, routed)           0.000    25.630    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_764_n_0
    SLICE_X120Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.684 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_675/CO[3]
                         net (fo=1, routed)           0.000    25.684    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_675_n_0
    SLICE_X120Y3         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.817 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_553/CO[0]
                         net (fo=5, routed)           0.403    26.220    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_553_n_3
    SLICE_X120Y0         LUT6 (Prop_lut6_I0_O)        0.128    26.348 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_481/O
                         net (fo=1, routed)           0.415    26.763    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_481_n_0
    SLICE_X130Y0         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    27.046 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    27.046    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_354_n_0
    SLICE_X130Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.100 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    27.100    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_181_n_0
    SLICE_X130Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.154 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_105/CO[3]
                         net (fo=1, routed)           0.000    27.154    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_105_n_0
    SLICE_X130Y3         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.208 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_36/CO[3]
                         net (fo=56, routed)          0.783    27.991    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_36_n_0
    SLICE_X119Y3         LUT6 (Prop_lut6_I5_O)        0.043    28.034 f  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_407/O
                         net (fo=14, routed)          0.798    28.832    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_407_n_0
    SLICE_X129Y6         LUT3 (Prop_lut3_I0_O)        0.049    28.881 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_293/O
                         net (fo=2, routed)           0.468    29.349    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_293_n_0
    SLICE_X129Y6         LUT4 (Prop_lut4_I3_O)        0.136    29.485 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_297/O
                         net (fo=1, routed)           0.000    29.485    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_297_n_0
    SLICE_X129Y6         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.752 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    29.752    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_141_n_0
    SLICE_X129Y7         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    29.863 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_129/O[2]
                         net (fo=2, routed)           0.695    30.559    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_129_n_5
    SLICE_X126Y4         LUT3 (Prop_lut3_I2_O)        0.125    30.684 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_72/O
                         net (fo=2, routed)           0.368    31.051    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_72_n_0
    SLICE_X126Y4         LUT4 (Prop_lut4_I3_O)        0.132    31.183 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_76/O
                         net (fo=1, routed)           0.000    31.183    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_76_n_0
    SLICE_X126Y4         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    31.363 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.363    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_28_n_0
    SLICE_X126Y5         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.417 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.417    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_26_n_0
    SLICE_X126Y6         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.471 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.471    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_24_n_0
    SLICE_X126Y7         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    31.583 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_22/O[2]
                         net (fo=19, routed)          0.609    32.192    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_22_n_5
    SLICE_X124Y2         LUT3 (Prop_lut3_I2_O)        0.135    32.327 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_507/O
                         net (fo=2, routed)           0.553    32.880    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_507_n_0
    SLICE_X124Y3         LUT4 (Prop_lut4_I0_O)        0.134    33.014 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_511/O
                         net (fo=1, routed)           0.000    33.014    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_511_n_0
    SLICE_X124Y3         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.292    33.306 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_381/O[3]
                         net (fo=3, routed)           0.320    33.626    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_381_n_4
    SLICE_X120Y4         LUT3 (Prop_lut3_I0_O)        0.120    33.746 f  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_383/O
                         net (fo=2, routed)           0.370    34.116    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_383_n_0
    SLICE_X120Y4         LUT5 (Prop_lut5_I4_O)        0.043    34.159 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_193/O
                         net (fo=2, routed)           0.418    34.577    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_193_n_0
    SLICE_X123Y3         LUT6 (Prop_lut6_I0_O)        0.043    34.620 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_197/O
                         net (fo=1, routed)           0.000    34.620    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_197_n_0
    SLICE_X123Y3         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.887 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_111/CO[3]
                         net (fo=1, routed)           0.000    34.887    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_111_n_0
    SLICE_X123Y4         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    35.053 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_37/O[1]
                         net (fo=3, routed)           0.441    35.494    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_37_n_6
    SLICE_X125Y5         LUT4 (Prop_lut4_I1_O)        0.123    35.617 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_87/O
                         net (fo=1, routed)           0.000    35.617    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_87_n_0
    SLICE_X125Y5         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.884 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.884    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_29_n_0
    SLICE_X125Y6         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    35.961 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_17/CO[1]
                         net (fo=16, routed)          0.419    36.380    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_17_n_2
    SLICE_X121Y5         LUT5 (Prop_lut5_I0_O)        0.122    36.502 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_12/O
                         net (fo=2, routed)           0.497    36.999    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_12_n_0
    DSP48_X10Y0          DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      2.737    39.736 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0__0/P[8]
                         net (fo=2, routed)           0.419    40.155    feedback/mmcme2_drp_inst/reg_bank/decimal__0__0_n_97
    DSP48_X10Y1          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[15])
                                                      1.650    41.805 r  feedback/mmcme2_drp_inst/reg_bank/round_frac14/P[15]
                         net (fo=5, routed)           0.789    42.593    feedback/mmcme2_drp_inst/reg_bank/round_frac14_n_90
    SLICE_X133Y11        LUT4 (Prop_lut4_I0_O)        0.043    42.636 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_45/O
                         net (fo=1, routed)           0.575    43.211    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_45_n_0
    SLICE_X134Y10        LUT6 (Prop_lut6_I1_O)        0.043    43.254 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_24/O
                         net (fo=11, routed)          0.455    43.709    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_24_n_0
    SLICE_X141Y10        LUT4 (Prop_lut4_I0_O)        0.043    43.752 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_90/O
                         net (fo=1, routed)           0.000    43.752    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_90_n_0
    SLICE_X141Y10        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109    43.861 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_43/O[1]
                         net (fo=1, routed)           0.275    44.136    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_43_n_6
    SLICE_X142Y9         LUT3 (Prop_lut3_I0_O)        0.123    44.259 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_22/O
                         net (fo=1, routed)           0.000    44.259    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4[1]
    SLICE_X142Y9         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.674    48.926    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X142Y9         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][1]/C
                         clock pessimism             -0.644    48.282    
                         clock uncertainty           -0.086    48.196    
    SLICE_X142Y9         FDRE (Setup_fdre_C_D)        0.064    48.260    feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][1]
  -------------------------------------------------------------------
                         required time                         48.260    
                         arrival time                         -44.259    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DIVIDE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/ram_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        45.778ns  (logic 23.476ns (51.283%)  route 22.302ns (48.717%))
  Logic Levels:           122  (CARRY4=83 DSP48E1=3 LUT2=3 LUT3=22 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.078ns = ( 48.922 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.734ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.750    -1.734    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X132Y39        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DIVIDE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y39        FDRE (Prop_fdre_C_Q)         0.259    -1.475 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DIVIDE_reg[6]/Q
                         net (fo=53, routed)          1.108    -0.368    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DIVIDE[6]
    SLICE_X110Y50        LUT2 (Prop_lut2_I0_O)        0.043    -0.325 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3_i_1/O
                         net (fo=1, routed)           0.411     0.086    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3_i_1_n_0
    DSP48_X8Y20          DSP48E1 (Prop_dsp48e1_A[7]_P[24])
                                                      2.737     2.823 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3/P[24]
                         net (fo=6, routed)           0.326     3.150    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3_n_81
    SLICE_X105Y51        LUT6 (Prop_lut6_I1_O)        0.043     3.193 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_344/O
                         net (fo=4, routed)           0.370     3.563    feedback/mmcme2_drp_inst/reg_bank/decimal_i_344_n_0
    SLICE_X107Y52        LUT4 (Prop_lut4_I3_O)        0.043     3.606 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_176/O
                         net (fo=16, routed)          0.385     3.990    feedback/mmcme2_drp_inst/reg_bank/decimal_i_309_n_0
    SLICE_X107Y52        LUT2 (Prop_lut2_I1_O)        0.052     4.042 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_320/O
                         net (fo=1, routed)           0.297     4.340    feedback/mmcme2_drp_inst/reg_bank/decimal_i_320_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.282     4.622 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_162/CO[3]
                         net (fo=1, routed)           0.000     4.622    feedback/mmcme2_drp_inst/reg_bank/decimal_i_162_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.676 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_159/CO[3]
                         net (fo=1, routed)           0.000     4.676    feedback/mmcme2_drp_inst/reg_bank/decimal_i_159_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.809 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_158/CO[0]
                         net (fo=13, routed)          0.400     5.209    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[23]
    SLICE_X107Y49        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     5.581 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_153/CO[3]
                         net (fo=1, routed)           0.001     5.582    feedback/mmcme2_drp_inst/reg_bank/decimal_i_153_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.635 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_92/CO[3]
                         net (fo=1, routed)           0.000     5.635    feedback/mmcme2_drp_inst/reg_bank/decimal_i_92_n_0
    SLICE_X107Y51        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.712 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_91/CO[1]
                         net (fo=13, routed)          0.447     6.158    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[22]
    SLICE_X108Y49        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     6.534 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_152/CO[3]
                         net (fo=1, routed)           0.001     6.535    feedback/mmcme2_drp_inst/reg_bank/decimal_i_152_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.589 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.589    feedback/mmcme2_drp_inst/reg_bank/decimal_i_90_n_0
    SLICE_X108Y51        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     6.665 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_30/CO[1]
                         net (fo=17, routed)          0.359     7.024    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[21]
    SLICE_X109Y50        LUT3 (Prop_lut3_I0_O)        0.124     7.148 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_583/O
                         net (fo=1, routed)           0.000     7.148    feedback/mmcme2_drp_inst/reg_bank/decimal_i_583_n_0
    SLICE_X109Y50        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.415 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_483/CO[3]
                         net (fo=1, routed)           0.000     7.415    feedback/mmcme2_drp_inst/reg_bank/decimal_i_483_n_0
    SLICE_X109Y51        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.581 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_374/O[1]
                         net (fo=2, routed)           0.376     7.956    feedback/mmcme2_drp_inst/reg_bank/decimal_i_374_n_6
    SLICE_X108Y53        LUT3 (Prop_lut3_I2_O)        0.123     8.079 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_490/O
                         net (fo=1, routed)           0.000     8.079    feedback/mmcme2_drp_inst/reg_bank/decimal_i_490_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.262 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_377/CO[3]
                         net (fo=1, routed)           0.000     8.262    feedback/mmcme2_drp_inst/reg_bank/decimal_i_377_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     8.338 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_204/CO[1]
                         net (fo=16, routed)          0.382     8.721    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[19]
    SLICE_X109Y55        LUT3 (Prop_lut3_I0_O)        0.124     8.845 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_543/O
                         net (fo=1, routed)           0.000     8.845    feedback/mmcme2_drp_inst/reg_bank/decimal_i_543_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.112 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_443/CO[3]
                         net (fo=1, routed)           0.000     9.112    feedback/mmcme2_drp_inst/reg_bank/decimal_i_443_n_0
    SLICE_X109Y56        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     9.189 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_338/CO[1]
                         net (fo=14, routed)          0.369     9.558    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[18]
    SLICE_X106Y55        LUT3 (Prop_lut3_I0_O)        0.122     9.680 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_664/O
                         net (fo=1, routed)           0.000     9.680    feedback/mmcme2_drp_inst/reg_bank/decimal_i_664_n_0
    SLICE_X106Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.936 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_546/CO[3]
                         net (fo=1, routed)           0.000     9.936    feedback/mmcme2_drp_inst/reg_bank/decimal_i_546_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.990 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_447/CO[3]
                         net (fo=1, routed)           0.000     9.990    feedback/mmcme2_drp_inst/reg_bank/decimal_i_447_n_0
    SLICE_X106Y57        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    10.066 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_342/CO[1]
                         net (fo=14, routed)          0.465    10.531    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[17]
    SLICE_X103Y55        LUT3 (Prop_lut3_I0_O)        0.124    10.655 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_661/O
                         net (fo=1, routed)           0.000    10.655    feedback/mmcme2_drp_inst/reg_bank/decimal_i_661_n_0
    SLICE_X103Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.922 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_545/CO[3]
                         net (fo=1, routed)           0.000    10.922    feedback/mmcme2_drp_inst/reg_bank/decimal_i_545_n_0
    SLICE_X103Y56        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.033 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_446/O[0]
                         net (fo=2, routed)           0.496    11.529    feedback/mmcme2_drp_inst/reg_bank/decimal_i_446_n_7
    SLICE_X103Y60        LUT3 (Prop_lut3_I2_O)        0.124    11.653 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_579/O
                         net (fo=1, routed)           0.000    11.653    feedback/mmcme2_drp_inst/reg_bank/decimal_i_579_n_0
    SLICE_X103Y60        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.920 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_480/CO[3]
                         net (fo=1, routed)           0.000    11.920    feedback/mmcme2_drp_inst/reg_bank/decimal_i_480_n_0
    SLICE_X103Y61        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.997 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_373/CO[1]
                         net (fo=14, routed)          0.375    12.372    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[15]
    SLICE_X102Y59        LUT3 (Prop_lut3_I0_O)        0.122    12.494 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_683/O
                         net (fo=1, routed)           0.000    12.494    feedback/mmcme2_drp_inst/reg_bank/decimal_i_683_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.750 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_587/CO[3]
                         net (fo=1, routed)           0.000    12.750    feedback/mmcme2_drp_inst/reg_bank/decimal_i_587_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.804 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_493/CO[3]
                         net (fo=1, routed)           0.000    12.804    feedback/mmcme2_drp_inst/reg_bank/decimal_i_493_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.880 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_381/CO[1]
                         net (fo=14, routed)          0.490    13.370    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[14]
    SLICE_X104Y57        LUT3 (Prop_lut3_I0_O)        0.124    13.494 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_686/O
                         net (fo=1, routed)           0.000    13.494    feedback/mmcme2_drp_inst/reg_bank/decimal_i_686_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.750 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_592/CO[3]
                         net (fo=1, routed)           0.000    13.750    feedback/mmcme2_drp_inst/reg_bank/decimal_i_592_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.804 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_496/CO[3]
                         net (fo=1, routed)           0.000    13.804    feedback/mmcme2_drp_inst/reg_bank/decimal_i_496_n_0
    SLICE_X104Y59        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    13.880 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_382/CO[1]
                         net (fo=14, routed)          0.626    14.506    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[13]
    SLICE_X104Y54        LUT3 (Prop_lut3_I0_O)        0.124    14.630 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_632/O
                         net (fo=1, routed)           0.000    14.630    feedback/mmcme2_drp_inst/reg_bank/decimal_i_632_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.886 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_520/CO[3]
                         net (fo=1, routed)           0.000    14.886    feedback/mmcme2_drp_inst/reg_bank/decimal_i_520_n_0
    SLICE_X104Y55        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.962 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_415/CO[1]
                         net (fo=14, routed)          0.456    15.418    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[12]
    SLICE_X101Y55        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    15.786 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_634/CO[3]
                         net (fo=1, routed)           0.000    15.786    feedback/mmcme2_drp_inst/reg_bank/decimal_i_634_n_0
    SLICE_X101Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.839 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_523/CO[3]
                         net (fo=1, routed)           0.000    15.839    feedback/mmcme2_drp_inst/reg_bank/decimal_i_523_n_0
    SLICE_X101Y57        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.916 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_416/CO[1]
                         net (fo=14, routed)          0.375    16.290    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[11]
    SLICE_X100Y55        LUT3 (Prop_lut3_I0_O)        0.122    16.412 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_734/O
                         net (fo=1, routed)           0.000    16.412    feedback/mmcme2_drp_inst/reg_bank/decimal_i_734_n_0
    SLICE_X100Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.668 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_639/CO[3]
                         net (fo=1, routed)           0.000    16.668    feedback/mmcme2_drp_inst/reg_bank/decimal_i_639_n_0
    SLICE_X100Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.722 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_526/CO[3]
                         net (fo=1, routed)           0.000    16.722    feedback/mmcme2_drp_inst/reg_bank/decimal_i_526_n_0
    SLICE_X100Y57        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    16.798 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_417/CO[1]
                         net (fo=14, routed)          0.482    17.281    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[10]
    SLICE_X105Y55        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    17.649 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_644/CO[3]
                         net (fo=1, routed)           0.000    17.649    feedback/mmcme2_drp_inst/reg_bank/decimal_i_644_n_0
    SLICE_X105Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.702 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_529/CO[3]
                         net (fo=1, routed)           0.000    17.702    feedback/mmcme2_drp_inst/reg_bank/decimal_i_529_n_0
    SLICE_X105Y57        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    17.779 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_418/CO[1]
                         net (fo=14, routed)          0.568    18.346    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[9]
    SLICE_X110Y55        LUT3 (Prop_lut3_I0_O)        0.122    18.468 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_745/O
                         net (fo=1, routed)           0.000    18.468    feedback/mmcme2_drp_inst/reg_bank/decimal_i_745_n_0
    SLICE_X110Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.724 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_651/CO[3]
                         net (fo=1, routed)           0.000    18.724    feedback/mmcme2_drp_inst/reg_bank/decimal_i_651_n_0
    SLICE_X110Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.778 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_537/CO[3]
                         net (fo=1, routed)           0.000    18.778    feedback/mmcme2_drp_inst/reg_bank/decimal_i_537_n_0
    SLICE_X110Y57        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.854 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_441/CO[1]
                         net (fo=14, routed)          0.457    19.311    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[8]
    SLICE_X111Y54        LUT3 (Prop_lut3_I0_O)        0.124    19.435 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_748/O
                         net (fo=1, routed)           0.000    19.435    feedback/mmcme2_drp_inst/reg_bank/decimal_i_748_n_0
    SLICE_X111Y54        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.702 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_687/CO[3]
                         net (fo=1, routed)           0.000    19.702    feedback/mmcme2_drp_inst/reg_bank/decimal_i_687_n_0
    SLICE_X111Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.755 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_597/CO[3]
                         net (fo=1, routed)           0.000    19.755    feedback/mmcme2_drp_inst/reg_bank/decimal_i_597_n_0
    SLICE_X111Y56        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    19.832 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_499/CO[1]
                         net (fo=14, routed)          0.510    20.342    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[7]
    SLICE_X112Y52        LUT3 (Prop_lut3_I0_O)        0.122    20.464 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_695/O
                         net (fo=1, routed)           0.000    20.464    feedback/mmcme2_drp_inst/reg_bank/decimal_i_695_n_0
    SLICE_X112Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.720 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_600/CO[3]
                         net (fo=1, routed)           0.000    20.720    feedback/mmcme2_drp_inst/reg_bank/decimal_i_600_n_0
    SLICE_X112Y53        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    20.796 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_500/CO[1]
                         net (fo=14, routed)          0.366    21.162    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[6]
    SLICE_X113Y52        LUT3 (Prop_lut3_I0_O)        0.124    21.286 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_754/O
                         net (fo=1, routed)           0.000    21.286    feedback/mmcme2_drp_inst/reg_bank/decimal_i_754_n_0
    SLICE_X113Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    21.553 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_697/CO[3]
                         net (fo=1, routed)           0.000    21.553    feedback/mmcme2_drp_inst/reg_bank/decimal_i_697_n_0
    SLICE_X113Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.606 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_603/CO[3]
                         net (fo=1, routed)           0.000    21.606    feedback/mmcme2_drp_inst/reg_bank/decimal_i_603_n_0
    SLICE_X113Y54        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    21.683 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_501/CO[1]
                         net (fo=14, routed)          0.418    22.101    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[5]
    SLICE_X110Y51        LUT3 (Prop_lut3_I0_O)        0.122    22.223 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_757/O
                         net (fo=1, routed)           0.000    22.223    feedback/mmcme2_drp_inst/reg_bank/decimal_i_757_n_0
    SLICE_X110Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.479 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_702/CO[3]
                         net (fo=1, routed)           0.000    22.479    feedback/mmcme2_drp_inst/reg_bank/decimal_i_702_n_0
    SLICE_X110Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.533 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_606/CO[3]
                         net (fo=1, routed)           0.000    22.533    feedback/mmcme2_drp_inst/reg_bank/decimal_i_606_n_0
    SLICE_X110Y53        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    22.609 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_502/CO[1]
                         net (fo=14, routed)          0.448    23.057    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[4]
    SLICE_X111Y50        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    23.425 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_717/CO[3]
                         net (fo=1, routed)           0.000    23.425    feedback/mmcme2_drp_inst/reg_bank/decimal_i_717_n_0
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.478 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_624/CO[3]
                         net (fo=1, routed)           0.000    23.478    feedback/mmcme2_drp_inst/reg_bank/decimal_i_624_n_0
    SLICE_X111Y52        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    23.555 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_518/CO[1]
                         net (fo=14, routed)          0.495    24.050    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[3]
    SLICE_X115Y50        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    24.416 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_712/CO[3]
                         net (fo=1, routed)           0.000    24.416    feedback/mmcme2_drp_inst/reg_bank/decimal_i_712_n_0
    SLICE_X115Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.469 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_621/CO[3]
                         net (fo=1, routed)           0.000    24.469    feedback/mmcme2_drp_inst/reg_bank/decimal_i_621_n_0
    SLICE_X115Y52        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.546 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_519/CO[1]
                         net (fo=16, routed)          0.414    24.959    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[2]
    SLICE_X116Y50        LUT3 (Prop_lut3_I0_O)        0.122    25.081 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_760/O
                         net (fo=1, routed)           0.000    25.081    feedback/mmcme2_drp_inst/reg_bank/decimal_i_760_n_0
    SLICE_X116Y50        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.337 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_711/CO[3]
                         net (fo=1, routed)           0.000    25.337    feedback/mmcme2_drp_inst/reg_bank/decimal_i_711_n_0
    SLICE_X116Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.391 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_620/CO[3]
                         net (fo=1, routed)           0.000    25.391    feedback/mmcme2_drp_inst/reg_bank/decimal_i_620_n_0
    SLICE_X116Y52        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    25.467 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_517/CO[1]
                         net (fo=16, routed)          0.392    25.859    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[1]
    SLICE_X117Y50        LUT3 (Prop_lut3_I0_O)        0.124    25.983 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_769/O
                         net (fo=1, routed)           0.000    25.983    feedback/mmcme2_drp_inst/reg_bank/decimal_i_769_n_0
    SLICE_X117Y50        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.250 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_738/CO[3]
                         net (fo=1, routed)           0.000    26.250    feedback/mmcme2_drp_inst/reg_bank/decimal_i_738_n_0
    SLICE_X117Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.303 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_649/CO[3]
                         net (fo=1, routed)           0.000    26.303    feedback/mmcme2_drp_inst/reg_bank/decimal_i_649_n_0
    SLICE_X117Y52        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.442 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_532/CO[0]
                         net (fo=4, routed)           0.578    27.020    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[0]
    SLICE_X108Y55        LUT6 (Prop_lut6_I0_O)        0.131    27.151 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_433/O
                         net (fo=1, routed)           0.303    27.454    feedback/mmcme2_drp_inst/reg_bank/decimal_i_433_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    27.737 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_327/CO[3]
                         net (fo=1, routed)           0.000    27.737    feedback/mmcme2_drp_inst/reg_bank/decimal_i_327_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.791 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_167/CO[3]
                         net (fo=1, routed)           0.000    27.791    feedback/mmcme2_drp_inst/reg_bank/decimal_i_167_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.845 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_95/CO[3]
                         net (fo=1, routed)           0.000    27.845    feedback/mmcme2_drp_inst/reg_bank/decimal_i_95_n_0
    SLICE_X108Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.899 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_32/CO[3]
                         net (fo=34, routed)          0.683    28.582    feedback/mmcme2_drp_inst/reg_bank/duty_cycle1
    SLICE_X115Y54        LUT6 (Prop_lut6_I5_O)        0.043    28.625 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_397/O
                         net (fo=18, routed)          0.401    29.026    feedback/mmcme2_drp_inst/reg_bank/decimal1[11]
    SLICE_X112Y54        LUT3 (Prop_lut3_I1_O)        0.043    29.069 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_288/O
                         net (fo=1, routed)           0.398    29.466    feedback/mmcme2_drp_inst/reg_bank/decimal_i_288_n_0
    SLICE_X113Y57        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    29.716 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_142/CO[3]
                         net (fo=1, routed)           0.000    29.716    feedback/mmcme2_drp_inst/reg_bank/decimal_i_142_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    29.882 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_130/O[1]
                         net (fo=3, routed)           0.481    30.363    feedback/mmcme2_drp_inst/reg_bank/decimal_i_130_n_6
    SLICE_X114Y60        LUT3 (Prop_lut3_I2_O)        0.123    30.486 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_74/O
                         net (fo=1, routed)           0.378    30.864    feedback/mmcme2_drp_inst/reg_bank/decimal_i_74_n_0
    SLICE_X115Y58        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    31.061 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.061    feedback/mmcme2_drp_inst/reg_bank/decimal_i_28_n_0
    SLICE_X115Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.114 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.114    feedback/mmcme2_drp_inst/reg_bank/decimal_i_26_n_0
    SLICE_X115Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.167 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.167    feedback/mmcme2_drp_inst/reg_bank/decimal_i_24_n_0
    SLICE_X115Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    31.278 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_22/O[0]
                         net (fo=22, routed)          0.583    31.861    feedback/mmcme2_drp_inst/reg_bank/decimal_i_22_n_7
    SLICE_X118Y63        LUT3 (Prop_lut3_I1_O)        0.124    31.985 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_466/O
                         net (fo=1, routed)           0.372    32.357    feedback/mmcme2_drp_inst/reg_bank/decimal_i_466_n_0
    SLICE_X118Y61        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    32.640 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_357/CO[3]
                         net (fo=1, routed)           0.000    32.640    feedback/mmcme2_drp_inst/reg_bank/decimal_i_357_n_0
    SLICE_X118Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    32.805 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_186/O[1]
                         net (fo=3, routed)           0.420    33.225    feedback/mmcme2_drp_inst/reg_bank/decimal_i_186_n_6
    SLICE_X120Y62        LUT3 (Prop_lut3_I2_O)        0.125    33.350 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_354/O
                         net (fo=3, routed)           0.168    33.517    feedback/mmcme2_drp_inst/reg_bank/decimal_i_354_n_0
    SLICE_X120Y62        LUT5 (Prop_lut5_I3_O)        0.043    33.560 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_178/O
                         net (fo=1, routed)           0.290    33.850    feedback/mmcme2_drp_inst/reg_bank/decimal_i_178_n_0
    SLICE_X119Y61        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    34.040 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_101/CO[3]
                         net (fo=1, routed)           0.000    34.040    feedback/mmcme2_drp_inst/reg_bank/decimal_i_101_n_0
    SLICE_X119Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    34.206 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_33/O[1]
                         net (fo=3, routed)           0.598    34.804    feedback/mmcme2_drp_inst/reg_bank/decimal_i_33_n_6
    SLICE_X116Y60        LUT4 (Prop_lut4_I1_O)        0.123    34.927 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_117/O
                         net (fo=1, routed)           0.000    34.927    feedback/mmcme2_drp_inst/reg_bank/decimal_i_117_n_0
    SLICE_X116Y60        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.183 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.183    feedback/mmcme2_drp_inst/reg_bank/decimal_i_39_n_0
    SLICE_X116Y61        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    35.259 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_19/CO[1]
                         net (fo=16, routed)          0.620    35.879    feedback/mmcme2_drp_inst/reg_bank/decimal_i_19_n_2
    SLICE_X121Y56        LUT5 (Prop_lut5_I2_O)        0.124    36.003 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_10/O
                         net (fo=2, routed)           0.319    36.322    feedback/mmcme2_drp_inst/reg_bank/A[6]
    DSP48_X10Y22         DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      2.737    39.059 r  feedback/mmcme2_drp_inst/reg_bank/decimal/P[8]
                         net (fo=2, routed)           0.419    39.478    feedback/mmcme2_drp_inst/reg_bank/decimal__0__1[8]
    DSP48_X10Y23         DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[15])
                                                      1.650    41.128 r  feedback/mmcme2_drp_inst/reg_bank/round_frac4/P[15]
                         net (fo=4, routed)           0.651    41.780    feedback/mmcme2_drp_inst/reg_bank/round_frac4_return[15]
    SLICE_X127Y50        LUT4 (Prop_lut4_I0_O)        0.043    41.823 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_63/O
                         net (fo=1, routed)           0.232    42.055    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_63_n_0
    SLICE_X127Y50        LUT6 (Prop_lut6_I0_O)        0.043    42.098 f  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_42/O
                         net (fo=3, routed)           0.389    42.487    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_42_n_0
    SLICE_X132Y50        LUT4 (Prop_lut4_I0_O)        0.043    42.530 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_25/O
                         net (fo=11, routed)          0.447    42.977    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_25_n_0
    SLICE_X132Y48        LUT6 (Prop_lut6_I4_O)        0.043    43.020 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_67/O
                         net (fo=1, routed)           0.000    43.020    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_67_n_0
    SLICE_X132Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    43.200 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.200    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_44_n_0
    SLICE_X132Y49        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    43.365 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_43/O[1]
                         net (fo=1, routed)           0.185    43.550    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_43_n_6
    SLICE_X133Y49        LUT2 (Prop_lut2_I0_O)        0.125    43.675 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_18/O
                         net (fo=1, routed)           0.325    44.000    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0[5]
    SLICE_X134Y48        LUT3 (Prop_lut3_I2_O)        0.043    44.043 r  feedback/mmcme2_drp_inst/reg_bank/ram[2][5]_i_1/O
                         net (fo=1, routed)           0.000    44.043    feedback/mmcme2_drp_inst/reg_bank/ram[2][5]_i_1_n_0
    SLICE_X134Y48        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.670    48.922    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X134Y48        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[2][5]/C
                         clock pessimism             -0.644    48.278    
                         clock uncertainty           -0.086    48.192    
    SLICE_X134Y48        FDRE (Setup_fdre_C_D)        0.065    48.257    feedback/mmcme2_drp_inst/reg_bank/ram_reg[2][5]
  -------------------------------------------------------------------
                         required time                         48.257    
                         arrival time                         -44.043    
  -------------------------------------------------------------------
                         slack                                  4.214    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DIVIDE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/ram_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        45.719ns  (logic 23.434ns (51.256%)  route 22.285ns (48.744%))
  Logic Levels:           121  (CARRY4=82 DSP48E1=3 LUT2=3 LUT3=22 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.077ns = ( 48.923 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.734ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.750    -1.734    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X132Y39        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DIVIDE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y39        FDRE (Prop_fdre_C_Q)         0.259    -1.475 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DIVIDE_reg[6]/Q
                         net (fo=53, routed)          1.108    -0.368    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DIVIDE[6]
    SLICE_X110Y50        LUT2 (Prop_lut2_I0_O)        0.043    -0.325 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3_i_1/O
                         net (fo=1, routed)           0.411     0.086    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3_i_1_n_0
    DSP48_X8Y20          DSP48E1 (Prop_dsp48e1_A[7]_P[24])
                                                      2.737     2.823 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3/P[24]
                         net (fo=6, routed)           0.326     3.150    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3_n_81
    SLICE_X105Y51        LUT6 (Prop_lut6_I1_O)        0.043     3.193 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_344/O
                         net (fo=4, routed)           0.370     3.563    feedback/mmcme2_drp_inst/reg_bank/decimal_i_344_n_0
    SLICE_X107Y52        LUT4 (Prop_lut4_I3_O)        0.043     3.606 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_176/O
                         net (fo=16, routed)          0.385     3.990    feedback/mmcme2_drp_inst/reg_bank/decimal_i_309_n_0
    SLICE_X107Y52        LUT2 (Prop_lut2_I1_O)        0.052     4.042 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_320/O
                         net (fo=1, routed)           0.297     4.340    feedback/mmcme2_drp_inst/reg_bank/decimal_i_320_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.282     4.622 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_162/CO[3]
                         net (fo=1, routed)           0.000     4.622    feedback/mmcme2_drp_inst/reg_bank/decimal_i_162_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.676 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_159/CO[3]
                         net (fo=1, routed)           0.000     4.676    feedback/mmcme2_drp_inst/reg_bank/decimal_i_159_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.809 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_158/CO[0]
                         net (fo=13, routed)          0.400     5.209    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[23]
    SLICE_X107Y49        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     5.581 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_153/CO[3]
                         net (fo=1, routed)           0.001     5.582    feedback/mmcme2_drp_inst/reg_bank/decimal_i_153_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.635 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_92/CO[3]
                         net (fo=1, routed)           0.000     5.635    feedback/mmcme2_drp_inst/reg_bank/decimal_i_92_n_0
    SLICE_X107Y51        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.712 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_91/CO[1]
                         net (fo=13, routed)          0.447     6.158    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[22]
    SLICE_X108Y49        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     6.534 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_152/CO[3]
                         net (fo=1, routed)           0.001     6.535    feedback/mmcme2_drp_inst/reg_bank/decimal_i_152_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.589 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.589    feedback/mmcme2_drp_inst/reg_bank/decimal_i_90_n_0
    SLICE_X108Y51        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     6.665 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_30/CO[1]
                         net (fo=17, routed)          0.359     7.024    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[21]
    SLICE_X109Y50        LUT3 (Prop_lut3_I0_O)        0.124     7.148 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_583/O
                         net (fo=1, routed)           0.000     7.148    feedback/mmcme2_drp_inst/reg_bank/decimal_i_583_n_0
    SLICE_X109Y50        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.415 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_483/CO[3]
                         net (fo=1, routed)           0.000     7.415    feedback/mmcme2_drp_inst/reg_bank/decimal_i_483_n_0
    SLICE_X109Y51        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.581 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_374/O[1]
                         net (fo=2, routed)           0.376     7.956    feedback/mmcme2_drp_inst/reg_bank/decimal_i_374_n_6
    SLICE_X108Y53        LUT3 (Prop_lut3_I2_O)        0.123     8.079 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_490/O
                         net (fo=1, routed)           0.000     8.079    feedback/mmcme2_drp_inst/reg_bank/decimal_i_490_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.262 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_377/CO[3]
                         net (fo=1, routed)           0.000     8.262    feedback/mmcme2_drp_inst/reg_bank/decimal_i_377_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     8.338 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_204/CO[1]
                         net (fo=16, routed)          0.382     8.721    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[19]
    SLICE_X109Y55        LUT3 (Prop_lut3_I0_O)        0.124     8.845 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_543/O
                         net (fo=1, routed)           0.000     8.845    feedback/mmcme2_drp_inst/reg_bank/decimal_i_543_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.112 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_443/CO[3]
                         net (fo=1, routed)           0.000     9.112    feedback/mmcme2_drp_inst/reg_bank/decimal_i_443_n_0
    SLICE_X109Y56        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     9.189 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_338/CO[1]
                         net (fo=14, routed)          0.369     9.558    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[18]
    SLICE_X106Y55        LUT3 (Prop_lut3_I0_O)        0.122     9.680 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_664/O
                         net (fo=1, routed)           0.000     9.680    feedback/mmcme2_drp_inst/reg_bank/decimal_i_664_n_0
    SLICE_X106Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.936 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_546/CO[3]
                         net (fo=1, routed)           0.000     9.936    feedback/mmcme2_drp_inst/reg_bank/decimal_i_546_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.990 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_447/CO[3]
                         net (fo=1, routed)           0.000     9.990    feedback/mmcme2_drp_inst/reg_bank/decimal_i_447_n_0
    SLICE_X106Y57        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    10.066 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_342/CO[1]
                         net (fo=14, routed)          0.465    10.531    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[17]
    SLICE_X103Y55        LUT3 (Prop_lut3_I0_O)        0.124    10.655 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_661/O
                         net (fo=1, routed)           0.000    10.655    feedback/mmcme2_drp_inst/reg_bank/decimal_i_661_n_0
    SLICE_X103Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.922 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_545/CO[3]
                         net (fo=1, routed)           0.000    10.922    feedback/mmcme2_drp_inst/reg_bank/decimal_i_545_n_0
    SLICE_X103Y56        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.033 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_446/O[0]
                         net (fo=2, routed)           0.496    11.529    feedback/mmcme2_drp_inst/reg_bank/decimal_i_446_n_7
    SLICE_X103Y60        LUT3 (Prop_lut3_I2_O)        0.124    11.653 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_579/O
                         net (fo=1, routed)           0.000    11.653    feedback/mmcme2_drp_inst/reg_bank/decimal_i_579_n_0
    SLICE_X103Y60        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.920 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_480/CO[3]
                         net (fo=1, routed)           0.000    11.920    feedback/mmcme2_drp_inst/reg_bank/decimal_i_480_n_0
    SLICE_X103Y61        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.997 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_373/CO[1]
                         net (fo=14, routed)          0.375    12.372    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[15]
    SLICE_X102Y59        LUT3 (Prop_lut3_I0_O)        0.122    12.494 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_683/O
                         net (fo=1, routed)           0.000    12.494    feedback/mmcme2_drp_inst/reg_bank/decimal_i_683_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.750 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_587/CO[3]
                         net (fo=1, routed)           0.000    12.750    feedback/mmcme2_drp_inst/reg_bank/decimal_i_587_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.804 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_493/CO[3]
                         net (fo=1, routed)           0.000    12.804    feedback/mmcme2_drp_inst/reg_bank/decimal_i_493_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.880 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_381/CO[1]
                         net (fo=14, routed)          0.490    13.370    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[14]
    SLICE_X104Y57        LUT3 (Prop_lut3_I0_O)        0.124    13.494 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_686/O
                         net (fo=1, routed)           0.000    13.494    feedback/mmcme2_drp_inst/reg_bank/decimal_i_686_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.750 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_592/CO[3]
                         net (fo=1, routed)           0.000    13.750    feedback/mmcme2_drp_inst/reg_bank/decimal_i_592_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.804 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_496/CO[3]
                         net (fo=1, routed)           0.000    13.804    feedback/mmcme2_drp_inst/reg_bank/decimal_i_496_n_0
    SLICE_X104Y59        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    13.880 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_382/CO[1]
                         net (fo=14, routed)          0.626    14.506    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[13]
    SLICE_X104Y54        LUT3 (Prop_lut3_I0_O)        0.124    14.630 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_632/O
                         net (fo=1, routed)           0.000    14.630    feedback/mmcme2_drp_inst/reg_bank/decimal_i_632_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.886 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_520/CO[3]
                         net (fo=1, routed)           0.000    14.886    feedback/mmcme2_drp_inst/reg_bank/decimal_i_520_n_0
    SLICE_X104Y55        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.962 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_415/CO[1]
                         net (fo=14, routed)          0.456    15.418    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[12]
    SLICE_X101Y55        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    15.786 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_634/CO[3]
                         net (fo=1, routed)           0.000    15.786    feedback/mmcme2_drp_inst/reg_bank/decimal_i_634_n_0
    SLICE_X101Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.839 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_523/CO[3]
                         net (fo=1, routed)           0.000    15.839    feedback/mmcme2_drp_inst/reg_bank/decimal_i_523_n_0
    SLICE_X101Y57        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.916 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_416/CO[1]
                         net (fo=14, routed)          0.375    16.290    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[11]
    SLICE_X100Y55        LUT3 (Prop_lut3_I0_O)        0.122    16.412 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_734/O
                         net (fo=1, routed)           0.000    16.412    feedback/mmcme2_drp_inst/reg_bank/decimal_i_734_n_0
    SLICE_X100Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.668 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_639/CO[3]
                         net (fo=1, routed)           0.000    16.668    feedback/mmcme2_drp_inst/reg_bank/decimal_i_639_n_0
    SLICE_X100Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.722 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_526/CO[3]
                         net (fo=1, routed)           0.000    16.722    feedback/mmcme2_drp_inst/reg_bank/decimal_i_526_n_0
    SLICE_X100Y57        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    16.798 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_417/CO[1]
                         net (fo=14, routed)          0.482    17.281    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[10]
    SLICE_X105Y55        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    17.649 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_644/CO[3]
                         net (fo=1, routed)           0.000    17.649    feedback/mmcme2_drp_inst/reg_bank/decimal_i_644_n_0
    SLICE_X105Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.702 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_529/CO[3]
                         net (fo=1, routed)           0.000    17.702    feedback/mmcme2_drp_inst/reg_bank/decimal_i_529_n_0
    SLICE_X105Y57        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    17.779 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_418/CO[1]
                         net (fo=14, routed)          0.568    18.346    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[9]
    SLICE_X110Y55        LUT3 (Prop_lut3_I0_O)        0.122    18.468 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_745/O
                         net (fo=1, routed)           0.000    18.468    feedback/mmcme2_drp_inst/reg_bank/decimal_i_745_n_0
    SLICE_X110Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.724 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_651/CO[3]
                         net (fo=1, routed)           0.000    18.724    feedback/mmcme2_drp_inst/reg_bank/decimal_i_651_n_0
    SLICE_X110Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.778 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_537/CO[3]
                         net (fo=1, routed)           0.000    18.778    feedback/mmcme2_drp_inst/reg_bank/decimal_i_537_n_0
    SLICE_X110Y57        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.854 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_441/CO[1]
                         net (fo=14, routed)          0.457    19.311    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[8]
    SLICE_X111Y54        LUT3 (Prop_lut3_I0_O)        0.124    19.435 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_748/O
                         net (fo=1, routed)           0.000    19.435    feedback/mmcme2_drp_inst/reg_bank/decimal_i_748_n_0
    SLICE_X111Y54        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.702 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_687/CO[3]
                         net (fo=1, routed)           0.000    19.702    feedback/mmcme2_drp_inst/reg_bank/decimal_i_687_n_0
    SLICE_X111Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.755 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_597/CO[3]
                         net (fo=1, routed)           0.000    19.755    feedback/mmcme2_drp_inst/reg_bank/decimal_i_597_n_0
    SLICE_X111Y56        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    19.832 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_499/CO[1]
                         net (fo=14, routed)          0.510    20.342    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[7]
    SLICE_X112Y52        LUT3 (Prop_lut3_I0_O)        0.122    20.464 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_695/O
                         net (fo=1, routed)           0.000    20.464    feedback/mmcme2_drp_inst/reg_bank/decimal_i_695_n_0
    SLICE_X112Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.720 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_600/CO[3]
                         net (fo=1, routed)           0.000    20.720    feedback/mmcme2_drp_inst/reg_bank/decimal_i_600_n_0
    SLICE_X112Y53        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    20.796 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_500/CO[1]
                         net (fo=14, routed)          0.366    21.162    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[6]
    SLICE_X113Y52        LUT3 (Prop_lut3_I0_O)        0.124    21.286 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_754/O
                         net (fo=1, routed)           0.000    21.286    feedback/mmcme2_drp_inst/reg_bank/decimal_i_754_n_0
    SLICE_X113Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    21.553 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_697/CO[3]
                         net (fo=1, routed)           0.000    21.553    feedback/mmcme2_drp_inst/reg_bank/decimal_i_697_n_0
    SLICE_X113Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.606 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_603/CO[3]
                         net (fo=1, routed)           0.000    21.606    feedback/mmcme2_drp_inst/reg_bank/decimal_i_603_n_0
    SLICE_X113Y54        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    21.683 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_501/CO[1]
                         net (fo=14, routed)          0.418    22.101    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[5]
    SLICE_X110Y51        LUT3 (Prop_lut3_I0_O)        0.122    22.223 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_757/O
                         net (fo=1, routed)           0.000    22.223    feedback/mmcme2_drp_inst/reg_bank/decimal_i_757_n_0
    SLICE_X110Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.479 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_702/CO[3]
                         net (fo=1, routed)           0.000    22.479    feedback/mmcme2_drp_inst/reg_bank/decimal_i_702_n_0
    SLICE_X110Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.533 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_606/CO[3]
                         net (fo=1, routed)           0.000    22.533    feedback/mmcme2_drp_inst/reg_bank/decimal_i_606_n_0
    SLICE_X110Y53        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    22.609 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_502/CO[1]
                         net (fo=14, routed)          0.448    23.057    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[4]
    SLICE_X111Y50        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    23.425 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_717/CO[3]
                         net (fo=1, routed)           0.000    23.425    feedback/mmcme2_drp_inst/reg_bank/decimal_i_717_n_0
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.478 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_624/CO[3]
                         net (fo=1, routed)           0.000    23.478    feedback/mmcme2_drp_inst/reg_bank/decimal_i_624_n_0
    SLICE_X111Y52        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    23.555 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_518/CO[1]
                         net (fo=14, routed)          0.495    24.050    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[3]
    SLICE_X115Y50        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    24.416 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_712/CO[3]
                         net (fo=1, routed)           0.000    24.416    feedback/mmcme2_drp_inst/reg_bank/decimal_i_712_n_0
    SLICE_X115Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.469 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_621/CO[3]
                         net (fo=1, routed)           0.000    24.469    feedback/mmcme2_drp_inst/reg_bank/decimal_i_621_n_0
    SLICE_X115Y52        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.546 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_519/CO[1]
                         net (fo=16, routed)          0.414    24.959    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[2]
    SLICE_X116Y50        LUT3 (Prop_lut3_I0_O)        0.122    25.081 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_760/O
                         net (fo=1, routed)           0.000    25.081    feedback/mmcme2_drp_inst/reg_bank/decimal_i_760_n_0
    SLICE_X116Y50        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.337 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_711/CO[3]
                         net (fo=1, routed)           0.000    25.337    feedback/mmcme2_drp_inst/reg_bank/decimal_i_711_n_0
    SLICE_X116Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.391 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_620/CO[3]
                         net (fo=1, routed)           0.000    25.391    feedback/mmcme2_drp_inst/reg_bank/decimal_i_620_n_0
    SLICE_X116Y52        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    25.467 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_517/CO[1]
                         net (fo=16, routed)          0.392    25.859    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[1]
    SLICE_X117Y50        LUT3 (Prop_lut3_I0_O)        0.124    25.983 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_769/O
                         net (fo=1, routed)           0.000    25.983    feedback/mmcme2_drp_inst/reg_bank/decimal_i_769_n_0
    SLICE_X117Y50        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.250 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_738/CO[3]
                         net (fo=1, routed)           0.000    26.250    feedback/mmcme2_drp_inst/reg_bank/decimal_i_738_n_0
    SLICE_X117Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.303 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_649/CO[3]
                         net (fo=1, routed)           0.000    26.303    feedback/mmcme2_drp_inst/reg_bank/decimal_i_649_n_0
    SLICE_X117Y52        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.442 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_532/CO[0]
                         net (fo=4, routed)           0.578    27.020    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[0]
    SLICE_X108Y55        LUT6 (Prop_lut6_I0_O)        0.131    27.151 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_433/O
                         net (fo=1, routed)           0.303    27.454    feedback/mmcme2_drp_inst/reg_bank/decimal_i_433_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    27.737 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_327/CO[3]
                         net (fo=1, routed)           0.000    27.737    feedback/mmcme2_drp_inst/reg_bank/decimal_i_327_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.791 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_167/CO[3]
                         net (fo=1, routed)           0.000    27.791    feedback/mmcme2_drp_inst/reg_bank/decimal_i_167_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.845 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_95/CO[3]
                         net (fo=1, routed)           0.000    27.845    feedback/mmcme2_drp_inst/reg_bank/decimal_i_95_n_0
    SLICE_X108Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.899 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_32/CO[3]
                         net (fo=34, routed)          0.683    28.582    feedback/mmcme2_drp_inst/reg_bank/duty_cycle1
    SLICE_X115Y54        LUT6 (Prop_lut6_I5_O)        0.043    28.625 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_397/O
                         net (fo=18, routed)          0.401    29.026    feedback/mmcme2_drp_inst/reg_bank/decimal1[11]
    SLICE_X112Y54        LUT3 (Prop_lut3_I1_O)        0.043    29.069 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_288/O
                         net (fo=1, routed)           0.398    29.466    feedback/mmcme2_drp_inst/reg_bank/decimal_i_288_n_0
    SLICE_X113Y57        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    29.716 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_142/CO[3]
                         net (fo=1, routed)           0.000    29.716    feedback/mmcme2_drp_inst/reg_bank/decimal_i_142_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    29.882 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_130/O[1]
                         net (fo=3, routed)           0.481    30.363    feedback/mmcme2_drp_inst/reg_bank/decimal_i_130_n_6
    SLICE_X114Y60        LUT3 (Prop_lut3_I2_O)        0.123    30.486 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_74/O
                         net (fo=1, routed)           0.378    30.864    feedback/mmcme2_drp_inst/reg_bank/decimal_i_74_n_0
    SLICE_X115Y58        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    31.061 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.061    feedback/mmcme2_drp_inst/reg_bank/decimal_i_28_n_0
    SLICE_X115Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.114 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.114    feedback/mmcme2_drp_inst/reg_bank/decimal_i_26_n_0
    SLICE_X115Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.167 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.167    feedback/mmcme2_drp_inst/reg_bank/decimal_i_24_n_0
    SLICE_X115Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    31.278 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_22/O[0]
                         net (fo=22, routed)          0.583    31.861    feedback/mmcme2_drp_inst/reg_bank/decimal_i_22_n_7
    SLICE_X118Y63        LUT3 (Prop_lut3_I1_O)        0.124    31.985 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_466/O
                         net (fo=1, routed)           0.372    32.357    feedback/mmcme2_drp_inst/reg_bank/decimal_i_466_n_0
    SLICE_X118Y61        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    32.640 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_357/CO[3]
                         net (fo=1, routed)           0.000    32.640    feedback/mmcme2_drp_inst/reg_bank/decimal_i_357_n_0
    SLICE_X118Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    32.805 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_186/O[1]
                         net (fo=3, routed)           0.420    33.225    feedback/mmcme2_drp_inst/reg_bank/decimal_i_186_n_6
    SLICE_X120Y62        LUT3 (Prop_lut3_I2_O)        0.125    33.350 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_354/O
                         net (fo=3, routed)           0.168    33.517    feedback/mmcme2_drp_inst/reg_bank/decimal_i_354_n_0
    SLICE_X120Y62        LUT5 (Prop_lut5_I3_O)        0.043    33.560 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_178/O
                         net (fo=1, routed)           0.290    33.850    feedback/mmcme2_drp_inst/reg_bank/decimal_i_178_n_0
    SLICE_X119Y61        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    34.040 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_101/CO[3]
                         net (fo=1, routed)           0.000    34.040    feedback/mmcme2_drp_inst/reg_bank/decimal_i_101_n_0
    SLICE_X119Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    34.206 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_33/O[1]
                         net (fo=3, routed)           0.598    34.804    feedback/mmcme2_drp_inst/reg_bank/decimal_i_33_n_6
    SLICE_X116Y60        LUT4 (Prop_lut4_I1_O)        0.123    34.927 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_117/O
                         net (fo=1, routed)           0.000    34.927    feedback/mmcme2_drp_inst/reg_bank/decimal_i_117_n_0
    SLICE_X116Y60        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.183 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.183    feedback/mmcme2_drp_inst/reg_bank/decimal_i_39_n_0
    SLICE_X116Y61        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    35.259 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_19/CO[1]
                         net (fo=16, routed)          0.620    35.879    feedback/mmcme2_drp_inst/reg_bank/decimal_i_19_n_2
    SLICE_X121Y56        LUT5 (Prop_lut5_I2_O)        0.124    36.003 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_10/O
                         net (fo=2, routed)           0.319    36.322    feedback/mmcme2_drp_inst/reg_bank/A[6]
    DSP48_X10Y22         DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      2.737    39.059 r  feedback/mmcme2_drp_inst/reg_bank/decimal/P[8]
                         net (fo=2, routed)           0.419    39.478    feedback/mmcme2_drp_inst/reg_bank/decimal__0__1[8]
    DSP48_X10Y23         DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[15])
                                                      1.650    41.128 r  feedback/mmcme2_drp_inst/reg_bank/round_frac4/P[15]
                         net (fo=4, routed)           0.651    41.780    feedback/mmcme2_drp_inst/reg_bank/round_frac4_return[15]
    SLICE_X127Y50        LUT4 (Prop_lut4_I0_O)        0.043    41.823 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_63/O
                         net (fo=1, routed)           0.232    42.055    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_63_n_0
    SLICE_X127Y50        LUT6 (Prop_lut6_I0_O)        0.043    42.098 f  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_42/O
                         net (fo=3, routed)           0.389    42.487    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_42_n_0
    SLICE_X132Y50        LUT4 (Prop_lut4_I0_O)        0.043    42.530 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_25/O
                         net (fo=11, routed)          0.289    42.819    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_25_n_0
    SLICE_X132Y48        LUT4 (Prop_lut4_I0_O)        0.043    42.862 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_69/O
                         net (fo=1, routed)           0.000    42.862    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_69_n_0
    SLICE_X132Y48        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308    43.170 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_44/O[3]
                         net (fo=1, routed)           0.420    43.590    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_44_n_4
    SLICE_X137Y48        LUT2 (Prop_lut2_I0_O)        0.120    43.710 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_20/O
                         net (fo=1, routed)           0.231    43.942    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0[3]
    SLICE_X137Y48        LUT3 (Prop_lut3_I2_O)        0.043    43.985 r  feedback/mmcme2_drp_inst/reg_bank/ram[2][3]_i_1/O
                         net (fo=1, routed)           0.000    43.985    feedback/mmcme2_drp_inst/reg_bank/ram[2][3]_i_1_n_0
    SLICE_X137Y48        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.671    48.923    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X137Y48        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[2][3]/C
                         clock pessimism             -0.644    48.279    
                         clock uncertainty           -0.086    48.193    
    SLICE_X137Y48        FDRE (Setup_fdre_C_D)        0.034    48.227    feedback/mmcme2_drp_inst/reg_bank/ram_reg[2][3]
  -------------------------------------------------------------------
                         required time                         48.227    
                         arrival time                         -43.985    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DIVIDE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/ram_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        45.654ns  (logic 23.417ns (51.293%)  route 22.237ns (48.708%))
  Logic Levels:           122  (CARRY4=83 DSP48E1=3 LUT2=3 LUT3=22 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.078ns = ( 48.922 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.734ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.750    -1.734    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X132Y39        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DIVIDE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y39        FDRE (Prop_fdre_C_Q)         0.259    -1.475 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DIVIDE_reg[6]/Q
                         net (fo=53, routed)          1.108    -0.368    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DIVIDE[6]
    SLICE_X110Y50        LUT2 (Prop_lut2_I0_O)        0.043    -0.325 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3_i_1/O
                         net (fo=1, routed)           0.411     0.086    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3_i_1_n_0
    DSP48_X8Y20          DSP48E1 (Prop_dsp48e1_A[7]_P[24])
                                                      2.737     2.823 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3/P[24]
                         net (fo=6, routed)           0.326     3.150    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3_n_81
    SLICE_X105Y51        LUT6 (Prop_lut6_I1_O)        0.043     3.193 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_344/O
                         net (fo=4, routed)           0.370     3.563    feedback/mmcme2_drp_inst/reg_bank/decimal_i_344_n_0
    SLICE_X107Y52        LUT4 (Prop_lut4_I3_O)        0.043     3.606 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_176/O
                         net (fo=16, routed)          0.385     3.990    feedback/mmcme2_drp_inst/reg_bank/decimal_i_309_n_0
    SLICE_X107Y52        LUT2 (Prop_lut2_I1_O)        0.052     4.042 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_320/O
                         net (fo=1, routed)           0.297     4.340    feedback/mmcme2_drp_inst/reg_bank/decimal_i_320_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.282     4.622 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_162/CO[3]
                         net (fo=1, routed)           0.000     4.622    feedback/mmcme2_drp_inst/reg_bank/decimal_i_162_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.676 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_159/CO[3]
                         net (fo=1, routed)           0.000     4.676    feedback/mmcme2_drp_inst/reg_bank/decimal_i_159_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.809 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_158/CO[0]
                         net (fo=13, routed)          0.400     5.209    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[23]
    SLICE_X107Y49        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     5.581 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_153/CO[3]
                         net (fo=1, routed)           0.001     5.582    feedback/mmcme2_drp_inst/reg_bank/decimal_i_153_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.635 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_92/CO[3]
                         net (fo=1, routed)           0.000     5.635    feedback/mmcme2_drp_inst/reg_bank/decimal_i_92_n_0
    SLICE_X107Y51        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.712 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_91/CO[1]
                         net (fo=13, routed)          0.447     6.158    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[22]
    SLICE_X108Y49        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     6.534 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_152/CO[3]
                         net (fo=1, routed)           0.001     6.535    feedback/mmcme2_drp_inst/reg_bank/decimal_i_152_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.589 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.589    feedback/mmcme2_drp_inst/reg_bank/decimal_i_90_n_0
    SLICE_X108Y51        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     6.665 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_30/CO[1]
                         net (fo=17, routed)          0.359     7.024    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[21]
    SLICE_X109Y50        LUT3 (Prop_lut3_I0_O)        0.124     7.148 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_583/O
                         net (fo=1, routed)           0.000     7.148    feedback/mmcme2_drp_inst/reg_bank/decimal_i_583_n_0
    SLICE_X109Y50        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.415 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_483/CO[3]
                         net (fo=1, routed)           0.000     7.415    feedback/mmcme2_drp_inst/reg_bank/decimal_i_483_n_0
    SLICE_X109Y51        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.581 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_374/O[1]
                         net (fo=2, routed)           0.376     7.956    feedback/mmcme2_drp_inst/reg_bank/decimal_i_374_n_6
    SLICE_X108Y53        LUT3 (Prop_lut3_I2_O)        0.123     8.079 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_490/O
                         net (fo=1, routed)           0.000     8.079    feedback/mmcme2_drp_inst/reg_bank/decimal_i_490_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.262 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_377/CO[3]
                         net (fo=1, routed)           0.000     8.262    feedback/mmcme2_drp_inst/reg_bank/decimal_i_377_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     8.338 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_204/CO[1]
                         net (fo=16, routed)          0.382     8.721    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[19]
    SLICE_X109Y55        LUT3 (Prop_lut3_I0_O)        0.124     8.845 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_543/O
                         net (fo=1, routed)           0.000     8.845    feedback/mmcme2_drp_inst/reg_bank/decimal_i_543_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.112 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_443/CO[3]
                         net (fo=1, routed)           0.000     9.112    feedback/mmcme2_drp_inst/reg_bank/decimal_i_443_n_0
    SLICE_X109Y56        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     9.189 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_338/CO[1]
                         net (fo=14, routed)          0.369     9.558    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[18]
    SLICE_X106Y55        LUT3 (Prop_lut3_I0_O)        0.122     9.680 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_664/O
                         net (fo=1, routed)           0.000     9.680    feedback/mmcme2_drp_inst/reg_bank/decimal_i_664_n_0
    SLICE_X106Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.936 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_546/CO[3]
                         net (fo=1, routed)           0.000     9.936    feedback/mmcme2_drp_inst/reg_bank/decimal_i_546_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.990 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_447/CO[3]
                         net (fo=1, routed)           0.000     9.990    feedback/mmcme2_drp_inst/reg_bank/decimal_i_447_n_0
    SLICE_X106Y57        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    10.066 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_342/CO[1]
                         net (fo=14, routed)          0.465    10.531    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[17]
    SLICE_X103Y55        LUT3 (Prop_lut3_I0_O)        0.124    10.655 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_661/O
                         net (fo=1, routed)           0.000    10.655    feedback/mmcme2_drp_inst/reg_bank/decimal_i_661_n_0
    SLICE_X103Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.922 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_545/CO[3]
                         net (fo=1, routed)           0.000    10.922    feedback/mmcme2_drp_inst/reg_bank/decimal_i_545_n_0
    SLICE_X103Y56        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.033 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_446/O[0]
                         net (fo=2, routed)           0.496    11.529    feedback/mmcme2_drp_inst/reg_bank/decimal_i_446_n_7
    SLICE_X103Y60        LUT3 (Prop_lut3_I2_O)        0.124    11.653 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_579/O
                         net (fo=1, routed)           0.000    11.653    feedback/mmcme2_drp_inst/reg_bank/decimal_i_579_n_0
    SLICE_X103Y60        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.920 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_480/CO[3]
                         net (fo=1, routed)           0.000    11.920    feedback/mmcme2_drp_inst/reg_bank/decimal_i_480_n_0
    SLICE_X103Y61        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.997 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_373/CO[1]
                         net (fo=14, routed)          0.375    12.372    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[15]
    SLICE_X102Y59        LUT3 (Prop_lut3_I0_O)        0.122    12.494 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_683/O
                         net (fo=1, routed)           0.000    12.494    feedback/mmcme2_drp_inst/reg_bank/decimal_i_683_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.750 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_587/CO[3]
                         net (fo=1, routed)           0.000    12.750    feedback/mmcme2_drp_inst/reg_bank/decimal_i_587_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.804 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_493/CO[3]
                         net (fo=1, routed)           0.000    12.804    feedback/mmcme2_drp_inst/reg_bank/decimal_i_493_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.880 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_381/CO[1]
                         net (fo=14, routed)          0.490    13.370    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[14]
    SLICE_X104Y57        LUT3 (Prop_lut3_I0_O)        0.124    13.494 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_686/O
                         net (fo=1, routed)           0.000    13.494    feedback/mmcme2_drp_inst/reg_bank/decimal_i_686_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.750 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_592/CO[3]
                         net (fo=1, routed)           0.000    13.750    feedback/mmcme2_drp_inst/reg_bank/decimal_i_592_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.804 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_496/CO[3]
                         net (fo=1, routed)           0.000    13.804    feedback/mmcme2_drp_inst/reg_bank/decimal_i_496_n_0
    SLICE_X104Y59        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    13.880 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_382/CO[1]
                         net (fo=14, routed)          0.626    14.506    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[13]
    SLICE_X104Y54        LUT3 (Prop_lut3_I0_O)        0.124    14.630 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_632/O
                         net (fo=1, routed)           0.000    14.630    feedback/mmcme2_drp_inst/reg_bank/decimal_i_632_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.886 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_520/CO[3]
                         net (fo=1, routed)           0.000    14.886    feedback/mmcme2_drp_inst/reg_bank/decimal_i_520_n_0
    SLICE_X104Y55        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.962 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_415/CO[1]
                         net (fo=14, routed)          0.456    15.418    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[12]
    SLICE_X101Y55        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    15.786 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_634/CO[3]
                         net (fo=1, routed)           0.000    15.786    feedback/mmcme2_drp_inst/reg_bank/decimal_i_634_n_0
    SLICE_X101Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.839 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_523/CO[3]
                         net (fo=1, routed)           0.000    15.839    feedback/mmcme2_drp_inst/reg_bank/decimal_i_523_n_0
    SLICE_X101Y57        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.916 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_416/CO[1]
                         net (fo=14, routed)          0.375    16.290    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[11]
    SLICE_X100Y55        LUT3 (Prop_lut3_I0_O)        0.122    16.412 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_734/O
                         net (fo=1, routed)           0.000    16.412    feedback/mmcme2_drp_inst/reg_bank/decimal_i_734_n_0
    SLICE_X100Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.668 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_639/CO[3]
                         net (fo=1, routed)           0.000    16.668    feedback/mmcme2_drp_inst/reg_bank/decimal_i_639_n_0
    SLICE_X100Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.722 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_526/CO[3]
                         net (fo=1, routed)           0.000    16.722    feedback/mmcme2_drp_inst/reg_bank/decimal_i_526_n_0
    SLICE_X100Y57        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    16.798 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_417/CO[1]
                         net (fo=14, routed)          0.482    17.281    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[10]
    SLICE_X105Y55        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    17.649 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_644/CO[3]
                         net (fo=1, routed)           0.000    17.649    feedback/mmcme2_drp_inst/reg_bank/decimal_i_644_n_0
    SLICE_X105Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.702 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_529/CO[3]
                         net (fo=1, routed)           0.000    17.702    feedback/mmcme2_drp_inst/reg_bank/decimal_i_529_n_0
    SLICE_X105Y57        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    17.779 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_418/CO[1]
                         net (fo=14, routed)          0.568    18.346    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[9]
    SLICE_X110Y55        LUT3 (Prop_lut3_I0_O)        0.122    18.468 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_745/O
                         net (fo=1, routed)           0.000    18.468    feedback/mmcme2_drp_inst/reg_bank/decimal_i_745_n_0
    SLICE_X110Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.724 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_651/CO[3]
                         net (fo=1, routed)           0.000    18.724    feedback/mmcme2_drp_inst/reg_bank/decimal_i_651_n_0
    SLICE_X110Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.778 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_537/CO[3]
                         net (fo=1, routed)           0.000    18.778    feedback/mmcme2_drp_inst/reg_bank/decimal_i_537_n_0
    SLICE_X110Y57        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.854 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_441/CO[1]
                         net (fo=14, routed)          0.457    19.311    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[8]
    SLICE_X111Y54        LUT3 (Prop_lut3_I0_O)        0.124    19.435 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_748/O
                         net (fo=1, routed)           0.000    19.435    feedback/mmcme2_drp_inst/reg_bank/decimal_i_748_n_0
    SLICE_X111Y54        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.702 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_687/CO[3]
                         net (fo=1, routed)           0.000    19.702    feedback/mmcme2_drp_inst/reg_bank/decimal_i_687_n_0
    SLICE_X111Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.755 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_597/CO[3]
                         net (fo=1, routed)           0.000    19.755    feedback/mmcme2_drp_inst/reg_bank/decimal_i_597_n_0
    SLICE_X111Y56        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    19.832 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_499/CO[1]
                         net (fo=14, routed)          0.510    20.342    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[7]
    SLICE_X112Y52        LUT3 (Prop_lut3_I0_O)        0.122    20.464 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_695/O
                         net (fo=1, routed)           0.000    20.464    feedback/mmcme2_drp_inst/reg_bank/decimal_i_695_n_0
    SLICE_X112Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.720 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_600/CO[3]
                         net (fo=1, routed)           0.000    20.720    feedback/mmcme2_drp_inst/reg_bank/decimal_i_600_n_0
    SLICE_X112Y53        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    20.796 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_500/CO[1]
                         net (fo=14, routed)          0.366    21.162    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[6]
    SLICE_X113Y52        LUT3 (Prop_lut3_I0_O)        0.124    21.286 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_754/O
                         net (fo=1, routed)           0.000    21.286    feedback/mmcme2_drp_inst/reg_bank/decimal_i_754_n_0
    SLICE_X113Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    21.553 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_697/CO[3]
                         net (fo=1, routed)           0.000    21.553    feedback/mmcme2_drp_inst/reg_bank/decimal_i_697_n_0
    SLICE_X113Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.606 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_603/CO[3]
                         net (fo=1, routed)           0.000    21.606    feedback/mmcme2_drp_inst/reg_bank/decimal_i_603_n_0
    SLICE_X113Y54        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    21.683 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_501/CO[1]
                         net (fo=14, routed)          0.418    22.101    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[5]
    SLICE_X110Y51        LUT3 (Prop_lut3_I0_O)        0.122    22.223 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_757/O
                         net (fo=1, routed)           0.000    22.223    feedback/mmcme2_drp_inst/reg_bank/decimal_i_757_n_0
    SLICE_X110Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.479 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_702/CO[3]
                         net (fo=1, routed)           0.000    22.479    feedback/mmcme2_drp_inst/reg_bank/decimal_i_702_n_0
    SLICE_X110Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.533 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_606/CO[3]
                         net (fo=1, routed)           0.000    22.533    feedback/mmcme2_drp_inst/reg_bank/decimal_i_606_n_0
    SLICE_X110Y53        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    22.609 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_502/CO[1]
                         net (fo=14, routed)          0.448    23.057    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[4]
    SLICE_X111Y50        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    23.425 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_717/CO[3]
                         net (fo=1, routed)           0.000    23.425    feedback/mmcme2_drp_inst/reg_bank/decimal_i_717_n_0
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.478 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_624/CO[3]
                         net (fo=1, routed)           0.000    23.478    feedback/mmcme2_drp_inst/reg_bank/decimal_i_624_n_0
    SLICE_X111Y52        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    23.555 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_518/CO[1]
                         net (fo=14, routed)          0.495    24.050    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[3]
    SLICE_X115Y50        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    24.416 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_712/CO[3]
                         net (fo=1, routed)           0.000    24.416    feedback/mmcme2_drp_inst/reg_bank/decimal_i_712_n_0
    SLICE_X115Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.469 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_621/CO[3]
                         net (fo=1, routed)           0.000    24.469    feedback/mmcme2_drp_inst/reg_bank/decimal_i_621_n_0
    SLICE_X115Y52        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.546 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_519/CO[1]
                         net (fo=16, routed)          0.414    24.959    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[2]
    SLICE_X116Y50        LUT3 (Prop_lut3_I0_O)        0.122    25.081 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_760/O
                         net (fo=1, routed)           0.000    25.081    feedback/mmcme2_drp_inst/reg_bank/decimal_i_760_n_0
    SLICE_X116Y50        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.337 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_711/CO[3]
                         net (fo=1, routed)           0.000    25.337    feedback/mmcme2_drp_inst/reg_bank/decimal_i_711_n_0
    SLICE_X116Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.391 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_620/CO[3]
                         net (fo=1, routed)           0.000    25.391    feedback/mmcme2_drp_inst/reg_bank/decimal_i_620_n_0
    SLICE_X116Y52        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    25.467 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_517/CO[1]
                         net (fo=16, routed)          0.392    25.859    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[1]
    SLICE_X117Y50        LUT3 (Prop_lut3_I0_O)        0.124    25.983 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_769/O
                         net (fo=1, routed)           0.000    25.983    feedback/mmcme2_drp_inst/reg_bank/decimal_i_769_n_0
    SLICE_X117Y50        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.250 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_738/CO[3]
                         net (fo=1, routed)           0.000    26.250    feedback/mmcme2_drp_inst/reg_bank/decimal_i_738_n_0
    SLICE_X117Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.303 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_649/CO[3]
                         net (fo=1, routed)           0.000    26.303    feedback/mmcme2_drp_inst/reg_bank/decimal_i_649_n_0
    SLICE_X117Y52        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.442 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_532/CO[0]
                         net (fo=4, routed)           0.578    27.020    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[0]
    SLICE_X108Y55        LUT6 (Prop_lut6_I0_O)        0.131    27.151 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_433/O
                         net (fo=1, routed)           0.303    27.454    feedback/mmcme2_drp_inst/reg_bank/decimal_i_433_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    27.737 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_327/CO[3]
                         net (fo=1, routed)           0.000    27.737    feedback/mmcme2_drp_inst/reg_bank/decimal_i_327_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.791 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_167/CO[3]
                         net (fo=1, routed)           0.000    27.791    feedback/mmcme2_drp_inst/reg_bank/decimal_i_167_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.845 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_95/CO[3]
                         net (fo=1, routed)           0.000    27.845    feedback/mmcme2_drp_inst/reg_bank/decimal_i_95_n_0
    SLICE_X108Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.899 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_32/CO[3]
                         net (fo=34, routed)          0.683    28.582    feedback/mmcme2_drp_inst/reg_bank/duty_cycle1
    SLICE_X115Y54        LUT6 (Prop_lut6_I5_O)        0.043    28.625 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_397/O
                         net (fo=18, routed)          0.401    29.026    feedback/mmcme2_drp_inst/reg_bank/decimal1[11]
    SLICE_X112Y54        LUT3 (Prop_lut3_I1_O)        0.043    29.069 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_288/O
                         net (fo=1, routed)           0.398    29.466    feedback/mmcme2_drp_inst/reg_bank/decimal_i_288_n_0
    SLICE_X113Y57        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    29.716 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_142/CO[3]
                         net (fo=1, routed)           0.000    29.716    feedback/mmcme2_drp_inst/reg_bank/decimal_i_142_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    29.882 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_130/O[1]
                         net (fo=3, routed)           0.481    30.363    feedback/mmcme2_drp_inst/reg_bank/decimal_i_130_n_6
    SLICE_X114Y60        LUT3 (Prop_lut3_I2_O)        0.123    30.486 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_74/O
                         net (fo=1, routed)           0.378    30.864    feedback/mmcme2_drp_inst/reg_bank/decimal_i_74_n_0
    SLICE_X115Y58        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    31.061 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.061    feedback/mmcme2_drp_inst/reg_bank/decimal_i_28_n_0
    SLICE_X115Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.114 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.114    feedback/mmcme2_drp_inst/reg_bank/decimal_i_26_n_0
    SLICE_X115Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.167 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.167    feedback/mmcme2_drp_inst/reg_bank/decimal_i_24_n_0
    SLICE_X115Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    31.278 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_22/O[0]
                         net (fo=22, routed)          0.583    31.861    feedback/mmcme2_drp_inst/reg_bank/decimal_i_22_n_7
    SLICE_X118Y63        LUT3 (Prop_lut3_I1_O)        0.124    31.985 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_466/O
                         net (fo=1, routed)           0.372    32.357    feedback/mmcme2_drp_inst/reg_bank/decimal_i_466_n_0
    SLICE_X118Y61        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    32.640 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_357/CO[3]
                         net (fo=1, routed)           0.000    32.640    feedback/mmcme2_drp_inst/reg_bank/decimal_i_357_n_0
    SLICE_X118Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    32.805 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_186/O[1]
                         net (fo=3, routed)           0.420    33.225    feedback/mmcme2_drp_inst/reg_bank/decimal_i_186_n_6
    SLICE_X120Y62        LUT3 (Prop_lut3_I2_O)        0.125    33.350 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_354/O
                         net (fo=3, routed)           0.168    33.517    feedback/mmcme2_drp_inst/reg_bank/decimal_i_354_n_0
    SLICE_X120Y62        LUT5 (Prop_lut5_I3_O)        0.043    33.560 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_178/O
                         net (fo=1, routed)           0.290    33.850    feedback/mmcme2_drp_inst/reg_bank/decimal_i_178_n_0
    SLICE_X119Y61        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    34.040 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_101/CO[3]
                         net (fo=1, routed)           0.000    34.040    feedback/mmcme2_drp_inst/reg_bank/decimal_i_101_n_0
    SLICE_X119Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    34.206 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_33/O[1]
                         net (fo=3, routed)           0.598    34.804    feedback/mmcme2_drp_inst/reg_bank/decimal_i_33_n_6
    SLICE_X116Y60        LUT4 (Prop_lut4_I1_O)        0.123    34.927 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_117/O
                         net (fo=1, routed)           0.000    34.927    feedback/mmcme2_drp_inst/reg_bank/decimal_i_117_n_0
    SLICE_X116Y60        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.183 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.183    feedback/mmcme2_drp_inst/reg_bank/decimal_i_39_n_0
    SLICE_X116Y61        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    35.259 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_19/CO[1]
                         net (fo=16, routed)          0.620    35.879    feedback/mmcme2_drp_inst/reg_bank/decimal_i_19_n_2
    SLICE_X121Y56        LUT5 (Prop_lut5_I2_O)        0.124    36.003 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_10/O
                         net (fo=2, routed)           0.319    36.322    feedback/mmcme2_drp_inst/reg_bank/A[6]
    DSP48_X10Y22         DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      2.737    39.059 r  feedback/mmcme2_drp_inst/reg_bank/decimal/P[8]
                         net (fo=2, routed)           0.419    39.478    feedback/mmcme2_drp_inst/reg_bank/decimal__0__1[8]
    DSP48_X10Y23         DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[15])
                                                      1.650    41.128 r  feedback/mmcme2_drp_inst/reg_bank/round_frac4/P[15]
                         net (fo=4, routed)           0.651    41.780    feedback/mmcme2_drp_inst/reg_bank/round_frac4_return[15]
    SLICE_X127Y50        LUT4 (Prop_lut4_I0_O)        0.043    41.823 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_63/O
                         net (fo=1, routed)           0.232    42.055    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_63_n_0
    SLICE_X127Y50        LUT6 (Prop_lut6_I0_O)        0.043    42.098 f  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_42/O
                         net (fo=3, routed)           0.389    42.487    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_42_n_0
    SLICE_X132Y50        LUT4 (Prop_lut4_I0_O)        0.043    42.530 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_25/O
                         net (fo=11, routed)          0.447    42.977    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_25_n_0
    SLICE_X132Y48        LUT6 (Prop_lut6_I4_O)        0.043    43.020 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_67/O
                         net (fo=1, routed)           0.000    43.020    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_67_n_0
    SLICE_X132Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    43.200 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.200    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_44_n_0
    SLICE_X132Y49        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    43.308 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_43/O[0]
                         net (fo=1, routed)           0.347    43.655    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_43_n_7
    SLICE_X135Y49        LUT2 (Prop_lut2_I0_O)        0.123    43.778 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_19/O
                         net (fo=1, routed)           0.099    43.877    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0[4]
    SLICE_X135Y49        LUT3 (Prop_lut3_I2_O)        0.043    43.920 r  feedback/mmcme2_drp_inst/reg_bank/ram[2][4]_i_1/O
                         net (fo=1, routed)           0.000    43.920    feedback/mmcme2_drp_inst/reg_bank/ram[2][4]_i_1_n_0
    SLICE_X135Y49        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.670    48.922    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X135Y49        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[2][4]/C
                         clock pessimism             -0.644    48.278    
                         clock uncertainty           -0.086    48.192    
    SLICE_X135Y49        FDRE (Setup_fdre_C_D)        0.033    48.225    feedback/mmcme2_drp_inst/reg_bank/ram_reg[2][4]
  -------------------------------------------------------------------
                         required time                         48.225    
                         arrival time                         -43.920    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DIVIDE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/ram_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        45.624ns  (logic 23.411ns (51.313%)  route 22.213ns (48.687%))
  Logic Levels:           121  (CARRY4=82 DSP48E1=3 LUT2=3 LUT3=22 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.078ns = ( 48.922 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.734ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.750    -1.734    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X132Y39        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DIVIDE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y39        FDRE (Prop_fdre_C_Q)         0.259    -1.475 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DIVIDE_reg[6]/Q
                         net (fo=53, routed)          1.108    -0.368    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DIVIDE[6]
    SLICE_X110Y50        LUT2 (Prop_lut2_I0_O)        0.043    -0.325 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3_i_1/O
                         net (fo=1, routed)           0.411     0.086    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3_i_1_n_0
    DSP48_X8Y20          DSP48E1 (Prop_dsp48e1_A[7]_P[24])
                                                      2.737     2.823 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3/P[24]
                         net (fo=6, routed)           0.326     3.150    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3_n_81
    SLICE_X105Y51        LUT6 (Prop_lut6_I1_O)        0.043     3.193 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_344/O
                         net (fo=4, routed)           0.370     3.563    feedback/mmcme2_drp_inst/reg_bank/decimal_i_344_n_0
    SLICE_X107Y52        LUT4 (Prop_lut4_I3_O)        0.043     3.606 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_176/O
                         net (fo=16, routed)          0.385     3.990    feedback/mmcme2_drp_inst/reg_bank/decimal_i_309_n_0
    SLICE_X107Y52        LUT2 (Prop_lut2_I1_O)        0.052     4.042 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_320/O
                         net (fo=1, routed)           0.297     4.340    feedback/mmcme2_drp_inst/reg_bank/decimal_i_320_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.282     4.622 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_162/CO[3]
                         net (fo=1, routed)           0.000     4.622    feedback/mmcme2_drp_inst/reg_bank/decimal_i_162_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.676 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_159/CO[3]
                         net (fo=1, routed)           0.000     4.676    feedback/mmcme2_drp_inst/reg_bank/decimal_i_159_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.809 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_158/CO[0]
                         net (fo=13, routed)          0.400     5.209    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[23]
    SLICE_X107Y49        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     5.581 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_153/CO[3]
                         net (fo=1, routed)           0.001     5.582    feedback/mmcme2_drp_inst/reg_bank/decimal_i_153_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.635 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_92/CO[3]
                         net (fo=1, routed)           0.000     5.635    feedback/mmcme2_drp_inst/reg_bank/decimal_i_92_n_0
    SLICE_X107Y51        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.712 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_91/CO[1]
                         net (fo=13, routed)          0.447     6.158    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[22]
    SLICE_X108Y49        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     6.534 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_152/CO[3]
                         net (fo=1, routed)           0.001     6.535    feedback/mmcme2_drp_inst/reg_bank/decimal_i_152_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.589 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.589    feedback/mmcme2_drp_inst/reg_bank/decimal_i_90_n_0
    SLICE_X108Y51        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     6.665 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_30/CO[1]
                         net (fo=17, routed)          0.359     7.024    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[21]
    SLICE_X109Y50        LUT3 (Prop_lut3_I0_O)        0.124     7.148 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_583/O
                         net (fo=1, routed)           0.000     7.148    feedback/mmcme2_drp_inst/reg_bank/decimal_i_583_n_0
    SLICE_X109Y50        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.415 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_483/CO[3]
                         net (fo=1, routed)           0.000     7.415    feedback/mmcme2_drp_inst/reg_bank/decimal_i_483_n_0
    SLICE_X109Y51        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.581 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_374/O[1]
                         net (fo=2, routed)           0.376     7.956    feedback/mmcme2_drp_inst/reg_bank/decimal_i_374_n_6
    SLICE_X108Y53        LUT3 (Prop_lut3_I2_O)        0.123     8.079 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_490/O
                         net (fo=1, routed)           0.000     8.079    feedback/mmcme2_drp_inst/reg_bank/decimal_i_490_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.262 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_377/CO[3]
                         net (fo=1, routed)           0.000     8.262    feedback/mmcme2_drp_inst/reg_bank/decimal_i_377_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     8.338 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_204/CO[1]
                         net (fo=16, routed)          0.382     8.721    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[19]
    SLICE_X109Y55        LUT3 (Prop_lut3_I0_O)        0.124     8.845 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_543/O
                         net (fo=1, routed)           0.000     8.845    feedback/mmcme2_drp_inst/reg_bank/decimal_i_543_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.112 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_443/CO[3]
                         net (fo=1, routed)           0.000     9.112    feedback/mmcme2_drp_inst/reg_bank/decimal_i_443_n_0
    SLICE_X109Y56        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     9.189 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_338/CO[1]
                         net (fo=14, routed)          0.369     9.558    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[18]
    SLICE_X106Y55        LUT3 (Prop_lut3_I0_O)        0.122     9.680 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_664/O
                         net (fo=1, routed)           0.000     9.680    feedback/mmcme2_drp_inst/reg_bank/decimal_i_664_n_0
    SLICE_X106Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.936 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_546/CO[3]
                         net (fo=1, routed)           0.000     9.936    feedback/mmcme2_drp_inst/reg_bank/decimal_i_546_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.990 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_447/CO[3]
                         net (fo=1, routed)           0.000     9.990    feedback/mmcme2_drp_inst/reg_bank/decimal_i_447_n_0
    SLICE_X106Y57        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    10.066 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_342/CO[1]
                         net (fo=14, routed)          0.465    10.531    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[17]
    SLICE_X103Y55        LUT3 (Prop_lut3_I0_O)        0.124    10.655 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_661/O
                         net (fo=1, routed)           0.000    10.655    feedback/mmcme2_drp_inst/reg_bank/decimal_i_661_n_0
    SLICE_X103Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.922 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_545/CO[3]
                         net (fo=1, routed)           0.000    10.922    feedback/mmcme2_drp_inst/reg_bank/decimal_i_545_n_0
    SLICE_X103Y56        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.033 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_446/O[0]
                         net (fo=2, routed)           0.496    11.529    feedback/mmcme2_drp_inst/reg_bank/decimal_i_446_n_7
    SLICE_X103Y60        LUT3 (Prop_lut3_I2_O)        0.124    11.653 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_579/O
                         net (fo=1, routed)           0.000    11.653    feedback/mmcme2_drp_inst/reg_bank/decimal_i_579_n_0
    SLICE_X103Y60        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.920 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_480/CO[3]
                         net (fo=1, routed)           0.000    11.920    feedback/mmcme2_drp_inst/reg_bank/decimal_i_480_n_0
    SLICE_X103Y61        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.997 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_373/CO[1]
                         net (fo=14, routed)          0.375    12.372    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[15]
    SLICE_X102Y59        LUT3 (Prop_lut3_I0_O)        0.122    12.494 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_683/O
                         net (fo=1, routed)           0.000    12.494    feedback/mmcme2_drp_inst/reg_bank/decimal_i_683_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.750 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_587/CO[3]
                         net (fo=1, routed)           0.000    12.750    feedback/mmcme2_drp_inst/reg_bank/decimal_i_587_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.804 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_493/CO[3]
                         net (fo=1, routed)           0.000    12.804    feedback/mmcme2_drp_inst/reg_bank/decimal_i_493_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.880 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_381/CO[1]
                         net (fo=14, routed)          0.490    13.370    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[14]
    SLICE_X104Y57        LUT3 (Prop_lut3_I0_O)        0.124    13.494 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_686/O
                         net (fo=1, routed)           0.000    13.494    feedback/mmcme2_drp_inst/reg_bank/decimal_i_686_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.750 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_592/CO[3]
                         net (fo=1, routed)           0.000    13.750    feedback/mmcme2_drp_inst/reg_bank/decimal_i_592_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.804 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_496/CO[3]
                         net (fo=1, routed)           0.000    13.804    feedback/mmcme2_drp_inst/reg_bank/decimal_i_496_n_0
    SLICE_X104Y59        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    13.880 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_382/CO[1]
                         net (fo=14, routed)          0.626    14.506    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[13]
    SLICE_X104Y54        LUT3 (Prop_lut3_I0_O)        0.124    14.630 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_632/O
                         net (fo=1, routed)           0.000    14.630    feedback/mmcme2_drp_inst/reg_bank/decimal_i_632_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.886 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_520/CO[3]
                         net (fo=1, routed)           0.000    14.886    feedback/mmcme2_drp_inst/reg_bank/decimal_i_520_n_0
    SLICE_X104Y55        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    14.962 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_415/CO[1]
                         net (fo=14, routed)          0.456    15.418    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[12]
    SLICE_X101Y55        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    15.786 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_634/CO[3]
                         net (fo=1, routed)           0.000    15.786    feedback/mmcme2_drp_inst/reg_bank/decimal_i_634_n_0
    SLICE_X101Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.839 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_523/CO[3]
                         net (fo=1, routed)           0.000    15.839    feedback/mmcme2_drp_inst/reg_bank/decimal_i_523_n_0
    SLICE_X101Y57        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.916 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_416/CO[1]
                         net (fo=14, routed)          0.375    16.290    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[11]
    SLICE_X100Y55        LUT3 (Prop_lut3_I0_O)        0.122    16.412 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_734/O
                         net (fo=1, routed)           0.000    16.412    feedback/mmcme2_drp_inst/reg_bank/decimal_i_734_n_0
    SLICE_X100Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.668 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_639/CO[3]
                         net (fo=1, routed)           0.000    16.668    feedback/mmcme2_drp_inst/reg_bank/decimal_i_639_n_0
    SLICE_X100Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.722 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_526/CO[3]
                         net (fo=1, routed)           0.000    16.722    feedback/mmcme2_drp_inst/reg_bank/decimal_i_526_n_0
    SLICE_X100Y57        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    16.798 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_417/CO[1]
                         net (fo=14, routed)          0.482    17.281    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[10]
    SLICE_X105Y55        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    17.649 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_644/CO[3]
                         net (fo=1, routed)           0.000    17.649    feedback/mmcme2_drp_inst/reg_bank/decimal_i_644_n_0
    SLICE_X105Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.702 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_529/CO[3]
                         net (fo=1, routed)           0.000    17.702    feedback/mmcme2_drp_inst/reg_bank/decimal_i_529_n_0
    SLICE_X105Y57        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    17.779 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_418/CO[1]
                         net (fo=14, routed)          0.568    18.346    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[9]
    SLICE_X110Y55        LUT3 (Prop_lut3_I0_O)        0.122    18.468 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_745/O
                         net (fo=1, routed)           0.000    18.468    feedback/mmcme2_drp_inst/reg_bank/decimal_i_745_n_0
    SLICE_X110Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.724 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_651/CO[3]
                         net (fo=1, routed)           0.000    18.724    feedback/mmcme2_drp_inst/reg_bank/decimal_i_651_n_0
    SLICE_X110Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.778 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_537/CO[3]
                         net (fo=1, routed)           0.000    18.778    feedback/mmcme2_drp_inst/reg_bank/decimal_i_537_n_0
    SLICE_X110Y57        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.854 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_441/CO[1]
                         net (fo=14, routed)          0.457    19.311    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[8]
    SLICE_X111Y54        LUT3 (Prop_lut3_I0_O)        0.124    19.435 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_748/O
                         net (fo=1, routed)           0.000    19.435    feedback/mmcme2_drp_inst/reg_bank/decimal_i_748_n_0
    SLICE_X111Y54        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.702 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_687/CO[3]
                         net (fo=1, routed)           0.000    19.702    feedback/mmcme2_drp_inst/reg_bank/decimal_i_687_n_0
    SLICE_X111Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.755 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_597/CO[3]
                         net (fo=1, routed)           0.000    19.755    feedback/mmcme2_drp_inst/reg_bank/decimal_i_597_n_0
    SLICE_X111Y56        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    19.832 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_499/CO[1]
                         net (fo=14, routed)          0.510    20.342    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[7]
    SLICE_X112Y52        LUT3 (Prop_lut3_I0_O)        0.122    20.464 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_695/O
                         net (fo=1, routed)           0.000    20.464    feedback/mmcme2_drp_inst/reg_bank/decimal_i_695_n_0
    SLICE_X112Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.720 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_600/CO[3]
                         net (fo=1, routed)           0.000    20.720    feedback/mmcme2_drp_inst/reg_bank/decimal_i_600_n_0
    SLICE_X112Y53        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    20.796 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_500/CO[1]
                         net (fo=14, routed)          0.366    21.162    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[6]
    SLICE_X113Y52        LUT3 (Prop_lut3_I0_O)        0.124    21.286 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_754/O
                         net (fo=1, routed)           0.000    21.286    feedback/mmcme2_drp_inst/reg_bank/decimal_i_754_n_0
    SLICE_X113Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    21.553 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_697/CO[3]
                         net (fo=1, routed)           0.000    21.553    feedback/mmcme2_drp_inst/reg_bank/decimal_i_697_n_0
    SLICE_X113Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.606 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_603/CO[3]
                         net (fo=1, routed)           0.000    21.606    feedback/mmcme2_drp_inst/reg_bank/decimal_i_603_n_0
    SLICE_X113Y54        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    21.683 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_501/CO[1]
                         net (fo=14, routed)          0.418    22.101    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[5]
    SLICE_X110Y51        LUT3 (Prop_lut3_I0_O)        0.122    22.223 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_757/O
                         net (fo=1, routed)           0.000    22.223    feedback/mmcme2_drp_inst/reg_bank/decimal_i_757_n_0
    SLICE_X110Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.479 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_702/CO[3]
                         net (fo=1, routed)           0.000    22.479    feedback/mmcme2_drp_inst/reg_bank/decimal_i_702_n_0
    SLICE_X110Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.533 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_606/CO[3]
                         net (fo=1, routed)           0.000    22.533    feedback/mmcme2_drp_inst/reg_bank/decimal_i_606_n_0
    SLICE_X110Y53        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    22.609 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_502/CO[1]
                         net (fo=14, routed)          0.448    23.057    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[4]
    SLICE_X111Y50        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    23.425 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_717/CO[3]
                         net (fo=1, routed)           0.000    23.425    feedback/mmcme2_drp_inst/reg_bank/decimal_i_717_n_0
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.478 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_624/CO[3]
                         net (fo=1, routed)           0.000    23.478    feedback/mmcme2_drp_inst/reg_bank/decimal_i_624_n_0
    SLICE_X111Y52        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    23.555 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_518/CO[1]
                         net (fo=14, routed)          0.495    24.050    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[3]
    SLICE_X115Y50        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    24.416 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_712/CO[3]
                         net (fo=1, routed)           0.000    24.416    feedback/mmcme2_drp_inst/reg_bank/decimal_i_712_n_0
    SLICE_X115Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.469 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_621/CO[3]
                         net (fo=1, routed)           0.000    24.469    feedback/mmcme2_drp_inst/reg_bank/decimal_i_621_n_0
    SLICE_X115Y52        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.546 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_519/CO[1]
                         net (fo=16, routed)          0.414    24.959    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[2]
    SLICE_X116Y50        LUT3 (Prop_lut3_I0_O)        0.122    25.081 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_760/O
                         net (fo=1, routed)           0.000    25.081    feedback/mmcme2_drp_inst/reg_bank/decimal_i_760_n_0
    SLICE_X116Y50        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.337 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_711/CO[3]
                         net (fo=1, routed)           0.000    25.337    feedback/mmcme2_drp_inst/reg_bank/decimal_i_711_n_0
    SLICE_X116Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.391 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_620/CO[3]
                         net (fo=1, routed)           0.000    25.391    feedback/mmcme2_drp_inst/reg_bank/decimal_i_620_n_0
    SLICE_X116Y52        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    25.467 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_517/CO[1]
                         net (fo=16, routed)          0.392    25.859    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[1]
    SLICE_X117Y50        LUT3 (Prop_lut3_I0_O)        0.124    25.983 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_769/O
                         net (fo=1, routed)           0.000    25.983    feedback/mmcme2_drp_inst/reg_bank/decimal_i_769_n_0
    SLICE_X117Y50        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.250 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_738/CO[3]
                         net (fo=1, routed)           0.000    26.250    feedback/mmcme2_drp_inst/reg_bank/decimal_i_738_n_0
    SLICE_X117Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.303 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_649/CO[3]
                         net (fo=1, routed)           0.000    26.303    feedback/mmcme2_drp_inst/reg_bank/decimal_i_649_n_0
    SLICE_X117Y52        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.442 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_532/CO[0]
                         net (fo=4, routed)           0.578    27.020    feedback/mmcme2_drp_inst/reg_bank/duty_cycle2__0__1[0]
    SLICE_X108Y55        LUT6 (Prop_lut6_I0_O)        0.131    27.151 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_433/O
                         net (fo=1, routed)           0.303    27.454    feedback/mmcme2_drp_inst/reg_bank/decimal_i_433_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    27.737 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_327/CO[3]
                         net (fo=1, routed)           0.000    27.737    feedback/mmcme2_drp_inst/reg_bank/decimal_i_327_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.791 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_167/CO[3]
                         net (fo=1, routed)           0.000    27.791    feedback/mmcme2_drp_inst/reg_bank/decimal_i_167_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.845 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_95/CO[3]
                         net (fo=1, routed)           0.000    27.845    feedback/mmcme2_drp_inst/reg_bank/decimal_i_95_n_0
    SLICE_X108Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.899 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_32/CO[3]
                         net (fo=34, routed)          0.683    28.582    feedback/mmcme2_drp_inst/reg_bank/duty_cycle1
    SLICE_X115Y54        LUT6 (Prop_lut6_I5_O)        0.043    28.625 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_397/O
                         net (fo=18, routed)          0.401    29.026    feedback/mmcme2_drp_inst/reg_bank/decimal1[11]
    SLICE_X112Y54        LUT3 (Prop_lut3_I1_O)        0.043    29.069 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_288/O
                         net (fo=1, routed)           0.398    29.466    feedback/mmcme2_drp_inst/reg_bank/decimal_i_288_n_0
    SLICE_X113Y57        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    29.716 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_142/CO[3]
                         net (fo=1, routed)           0.000    29.716    feedback/mmcme2_drp_inst/reg_bank/decimal_i_142_n_0
    SLICE_X113Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    29.882 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_130/O[1]
                         net (fo=3, routed)           0.481    30.363    feedback/mmcme2_drp_inst/reg_bank/decimal_i_130_n_6
    SLICE_X114Y60        LUT3 (Prop_lut3_I2_O)        0.123    30.486 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_74/O
                         net (fo=1, routed)           0.378    30.864    feedback/mmcme2_drp_inst/reg_bank/decimal_i_74_n_0
    SLICE_X115Y58        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    31.061 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.061    feedback/mmcme2_drp_inst/reg_bank/decimal_i_28_n_0
    SLICE_X115Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.114 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.114    feedback/mmcme2_drp_inst/reg_bank/decimal_i_26_n_0
    SLICE_X115Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.167 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.167    feedback/mmcme2_drp_inst/reg_bank/decimal_i_24_n_0
    SLICE_X115Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    31.278 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_22/O[0]
                         net (fo=22, routed)          0.583    31.861    feedback/mmcme2_drp_inst/reg_bank/decimal_i_22_n_7
    SLICE_X118Y63        LUT3 (Prop_lut3_I1_O)        0.124    31.985 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_466/O
                         net (fo=1, routed)           0.372    32.357    feedback/mmcme2_drp_inst/reg_bank/decimal_i_466_n_0
    SLICE_X118Y61        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    32.640 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_357/CO[3]
                         net (fo=1, routed)           0.000    32.640    feedback/mmcme2_drp_inst/reg_bank/decimal_i_357_n_0
    SLICE_X118Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    32.805 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_186/O[1]
                         net (fo=3, routed)           0.420    33.225    feedback/mmcme2_drp_inst/reg_bank/decimal_i_186_n_6
    SLICE_X120Y62        LUT3 (Prop_lut3_I2_O)        0.125    33.350 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_354/O
                         net (fo=3, routed)           0.168    33.517    feedback/mmcme2_drp_inst/reg_bank/decimal_i_354_n_0
    SLICE_X120Y62        LUT5 (Prop_lut5_I3_O)        0.043    33.560 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_178/O
                         net (fo=1, routed)           0.290    33.850    feedback/mmcme2_drp_inst/reg_bank/decimal_i_178_n_0
    SLICE_X119Y61        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    34.040 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_101/CO[3]
                         net (fo=1, routed)           0.000    34.040    feedback/mmcme2_drp_inst/reg_bank/decimal_i_101_n_0
    SLICE_X119Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    34.206 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_33/O[1]
                         net (fo=3, routed)           0.598    34.804    feedback/mmcme2_drp_inst/reg_bank/decimal_i_33_n_6
    SLICE_X116Y60        LUT4 (Prop_lut4_I1_O)        0.123    34.927 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_117/O
                         net (fo=1, routed)           0.000    34.927    feedback/mmcme2_drp_inst/reg_bank/decimal_i_117_n_0
    SLICE_X116Y60        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    35.183 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.183    feedback/mmcme2_drp_inst/reg_bank/decimal_i_39_n_0
    SLICE_X116Y61        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    35.259 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_19/CO[1]
                         net (fo=16, routed)          0.620    35.879    feedback/mmcme2_drp_inst/reg_bank/decimal_i_19_n_2
    SLICE_X121Y56        LUT5 (Prop_lut5_I2_O)        0.124    36.003 r  feedback/mmcme2_drp_inst/reg_bank/decimal_i_10/O
                         net (fo=2, routed)           0.319    36.322    feedback/mmcme2_drp_inst/reg_bank/A[6]
    DSP48_X10Y22         DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      2.737    39.059 r  feedback/mmcme2_drp_inst/reg_bank/decimal/P[8]
                         net (fo=2, routed)           0.419    39.478    feedback/mmcme2_drp_inst/reg_bank/decimal__0__1[8]
    DSP48_X10Y23         DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[15])
                                                      1.650    41.128 r  feedback/mmcme2_drp_inst/reg_bank/round_frac4/P[15]
                         net (fo=4, routed)           0.651    41.780    feedback/mmcme2_drp_inst/reg_bank/round_frac4_return[15]
    SLICE_X127Y50        LUT4 (Prop_lut4_I0_O)        0.043    41.823 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_63/O
                         net (fo=1, routed)           0.232    42.055    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_63_n_0
    SLICE_X127Y50        LUT6 (Prop_lut6_I0_O)        0.043    42.098 f  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_42/O
                         net (fo=3, routed)           0.389    42.487    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_42_n_0
    SLICE_X132Y50        LUT4 (Prop_lut4_I0_O)        0.043    42.530 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_25/O
                         net (fo=11, routed)          0.289    42.819    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_25_n_0
    SLICE_X132Y48        LUT4 (Prop_lut4_I0_O)        0.043    42.862 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_69/O
                         net (fo=1, routed)           0.000    42.862    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_69_n_0
    SLICE_X132Y48        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    43.140 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_44/O[2]
                         net (fo=1, routed)           0.229    43.369    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_44_n_5
    SLICE_X133Y48        LUT2 (Prop_lut2_I0_O)        0.127    43.496 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_inferred_i_21/O
                         net (fo=1, routed)           0.350    43.846    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0[2]
    SLICE_X135Y48        LUT3 (Prop_lut3_I2_O)        0.043    43.889 r  feedback/mmcme2_drp_inst/reg_bank/ram[2][2]_i_1/O
                         net (fo=1, routed)           0.000    43.889    feedback/mmcme2_drp_inst/reg_bank/ram[2][2]_i_1_n_0
    SLICE_X135Y48        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.670    48.922    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X135Y48        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[2][2]/C
                         clock pessimism             -0.644    48.278    
                         clock uncertainty           -0.086    48.192    
    SLICE_X135Y48        FDRE (Setup_fdre_C_D)        0.034    48.226    feedback/mmcme2_drp_inst/reg_bank/ram_reg[2][2]
  -------------------------------------------------------------------
                         required time                         48.226    
                         arrival time                         -43.889    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        45.592ns  (logic 23.353ns (51.222%)  route 22.239ns (48.778%))
  Logic Levels:           123  (CARRY4=87 DSP48E1=3 LUT2=1 LUT3=20 LUT4=6 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.076ns = ( 48.924 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.811    -1.673    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X137Y2         FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y2         FDRE (Prop_fdre_C_Q)         0.223    -1.450 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE_reg[6]/Q
                         net (fo=46, routed)          0.574    -0.876    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_DIVIDE[6]
    SLICE_X130Y4         LUT2 (Prop_lut2_I0_O)        0.043    -0.833 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1_i_1/O
                         net (fo=1, routed)           0.361    -0.472    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1_i_1_n_0
    DSP48_X11Y1          DSP48E1 (Prop_dsp48e1_A[7]_P[24])
                                                      2.737     2.265 r  feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1/P[24]
                         net (fo=19, routed)          0.688     2.953    feedback/mmcme2_drp_inst/reg_bank/duty_cycle3__1_n_81
    SLICE_X134Y3         LUT4 (Prop_lut4_I2_O)        0.043     2.996 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_347/O
                         net (fo=1, routed)           0.525     3.520    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_347_n_0
    SLICE_X135Y9         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     3.710 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_176/CO[3]
                         net (fo=1, routed)           0.000     3.710    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_176_n_0
    SLICE_X135Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.763 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_173/CO[3]
                         net (fo=1, routed)           0.000     3.763    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_173_n_0
    SLICE_X135Y11        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     3.902 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_172/CO[0]
                         net (fo=13, routed)          0.554     4.456    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_172_n_3
    SLICE_X131Y17        LUT3 (Prop_lut3_I1_O)        0.131     4.587 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_179/O
                         net (fo=1, routed)           0.000     4.587    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_179_n_0
    SLICE_X131Y17        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.854 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.854    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_102_n_0
    SLICE_X131Y18        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.931 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_101/CO[1]
                         net (fo=13, routed)          0.374     5.305    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_101_n_2
    SLICE_X130Y16        LUT3 (Prop_lut3_I0_O)        0.122     5.427 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_333/O
                         net (fo=1, routed)           0.000     5.427    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_333_n_0
    SLICE_X130Y16        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.683 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_166/CO[3]
                         net (fo=1, routed)           0.000     5.683    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_166_n_0
    SLICE_X130Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.737 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_100/CO[3]
                         net (fo=1, routed)           0.000     5.737    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_100_n_0
    SLICE_X130Y18        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.813 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_35/CO[1]
                         net (fo=18, routed)          0.424     6.237    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_35_n_2
    SLICE_X129Y18        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368     6.605 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_458/CO[3]
                         net (fo=1, routed)           0.000     6.605    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_458_n_0
    SLICE_X129Y19        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.658 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_316/CO[3]
                         net (fo=1, routed)           0.000     6.658    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_316_n_0
    SLICE_X129Y20        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.735 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_155/CO[1]
                         net (fo=17, routed)          0.465     7.200    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_155_n_2
    SLICE_X129Y14        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     7.566 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_463/CO[3]
                         net (fo=1, routed)           0.000     7.566    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_463_n_0
    SLICE_X129Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.619 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_319/CO[3]
                         net (fo=1, routed)           0.000     7.619    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_319_n_0
    SLICE_X129Y16        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     7.696 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_156/CO[1]
                         net (fo=17, routed)          0.494     8.190    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_156_n_2
    SLICE_X130Y13        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     8.566 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_562/CO[3]
                         net (fo=1, routed)           0.000     8.566    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_562_n_0
    SLICE_X130Y14        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.620 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_446/CO[3]
                         net (fo=1, routed)           0.000     8.620    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_446_n_0
    SLICE_X130Y15        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     8.696 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_312/CO[1]
                         net (fo=15, routed)          0.397     9.093    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_312_n_2
    SLICE_X132Y12        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.378     9.471 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_567/CO[3]
                         net (fo=1, routed)           0.000     9.471    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_567_n_0
    SLICE_X132Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.525 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_449/CO[3]
                         net (fo=1, routed)           0.000     9.525    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_449_n_0
    SLICE_X132Y14        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     9.601 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_313/CO[1]
                         net (fo=15, routed)          0.419    10.019    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_313_n_2
    SLICE_X131Y12        LUT3 (Prop_lut3_I0_O)        0.124    10.143 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_687/O
                         net (fo=1, routed)           0.000    10.143    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_687_n_0
    SLICE_X131Y12        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.410 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_572/CO[3]
                         net (fo=1, routed)           0.000    10.410    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_572_n_0
    SLICE_X131Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.463 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_452/CO[3]
                         net (fo=1, routed)           0.000    10.463    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_452_n_0
    SLICE_X131Y14        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    10.540 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_314/CO[1]
                         net (fo=15, routed)          0.388    10.929    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_314_n_2
    SLICE_X133Y12        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    11.295 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_577/CO[3]
                         net (fo=1, routed)           0.000    11.295    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_577_n_0
    SLICE_X133Y13        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.348 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_455/CO[3]
                         net (fo=1, routed)           0.000    11.348    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_455_n_0
    SLICE_X133Y14        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.425 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_315/CO[1]
                         net (fo=15, routed)          0.489    11.914    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_315_n_2
    SLICE_X130Y9         LUT3 (Prop_lut3_I0_O)        0.122    12.036 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_709/O
                         net (fo=1, routed)           0.000    12.036    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_709_n_0
    SLICE_X130Y9         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.292 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_612/CO[3]
                         net (fo=1, routed)           0.000    12.292    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_612_n_0
    SLICE_X130Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.346 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_512/CO[3]
                         net (fo=1, routed)           0.000    12.346    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_512_n_0
    SLICE_X130Y11        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    12.422 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_391/CO[1]
                         net (fo=15, routed)          0.578    13.001    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_391_n_2
    SLICE_X132Y8         LUT3 (Prop_lut3_I0_O)        0.124    13.125 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_711/O
                         net (fo=1, routed)           0.000    13.125    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_711_n_0
    SLICE_X132Y8         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    13.308 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_617/CO[3]
                         net (fo=1, routed)           0.000    13.308    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_617_n_0
    SLICE_X132Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.362 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_515/CO[3]
                         net (fo=1, routed)           0.000    13.362    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_515_n_0
    SLICE_X132Y10        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    13.438 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_392/CO[1]
                         net (fo=15, routed)          0.360    13.798    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_392_n_2
    SLICE_X133Y8         LUT3 (Prop_lut3_I0_O)        0.124    13.922 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_754/O
                         net (fo=1, routed)           0.000    13.922    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_754_n_0
    SLICE_X133Y8         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.189 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_655/CO[3]
                         net (fo=1, routed)           0.000    14.189    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_655_n_0
    SLICE_X133Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.242 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_541/CO[3]
                         net (fo=1, routed)           0.000    14.242    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_541_n_0
    SLICE_X133Y10        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    14.319 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_430/CO[1]
                         net (fo=15, routed)          0.414    14.732    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_430_n_2
    SLICE_X131Y8         LUT3 (Prop_lut3_I0_O)        0.122    14.854 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_757/O
                         net (fo=1, routed)           0.000    14.854    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_757_n_0
    SLICE_X131Y8         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.121 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_660/CO[3]
                         net (fo=1, routed)           0.000    15.121    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_660_n_0
    SLICE_X131Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.174 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_544/CO[3]
                         net (fo=1, routed)           0.000    15.174    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_544_n_0
    SLICE_X131Y10        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    15.251 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_431/CO[1]
                         net (fo=15, routed)          0.496    15.748    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_431_n_2
    SLICE_X131Y4         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    16.114 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_665/CO[3]
                         net (fo=1, routed)           0.000    16.114    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_665_n_0
    SLICE_X131Y5         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.167 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.167    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_547_n_0
    SLICE_X131Y6         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.244 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_432/CO[1]
                         net (fo=15, routed)          0.350    16.594    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_432_n_2
    SLICE_X130Y5         LUT3 (Prop_lut3_I0_O)        0.122    16.716 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_763/O
                         net (fo=1, routed)           0.000    16.716    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_763_n_0
    SLICE_X130Y5         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.972 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_670/CO[3]
                         net (fo=1, routed)           0.000    16.972    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_670_n_0
    SLICE_X130Y6         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.026 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_550/CO[3]
                         net (fo=1, routed)           0.000    17.026    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_550_n_0
    SLICE_X130Y7         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    17.102 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_433/CO[1]
                         net (fo=15, routed)          0.576    17.678    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_433_n_2
    SLICE_X132Y4         LUT3 (Prop_lut3_I0_O)        0.124    17.802 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_769/O
                         net (fo=1, routed)           0.000    17.802    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_769_n_0
    SLICE_X132Y4         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    17.982 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_691/CO[3]
                         net (fo=1, routed)           0.000    17.982    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_691_n_0
    SLICE_X132Y5         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.036 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_596/CO[3]
                         net (fo=1, routed)           0.000    18.036    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_596_n_0
    SLICE_X132Y6         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.112 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_489/CO[1]
                         net (fo=15, routed)          0.370    18.482    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_489_n_2
    SLICE_X133Y4         LUT3 (Prop_lut3_I0_O)        0.124    18.606 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_774/O
                         net (fo=1, routed)           0.000    18.606    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_774_n_0
    SLICE_X133Y4         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.873 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_713/CO[3]
                         net (fo=1, routed)           0.000    18.873    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_713_n_0
    SLICE_X133Y5         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.926 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_622/CO[3]
                         net (fo=1, routed)           0.000    18.926    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_622_n_0
    SLICE_X133Y6         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    19.003 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_518/CO[1]
                         net (fo=15, routed)          0.546    19.549    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_518_n_2
    SLICE_X134Y0         LUT3 (Prop_lut3_I0_O)        0.122    19.671 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_777/O
                         net (fo=1, routed)           0.000    19.671    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_777_n_0
    SLICE_X134Y0         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.927 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_718/CO[3]
                         net (fo=1, routed)           0.000    19.927    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_718_n_0
    SLICE_X134Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.981 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_625/CO[3]
                         net (fo=1, routed)           0.000    19.981    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_625_n_0
    SLICE_X134Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    20.057 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_519/CO[1]
                         net (fo=15, routed)          0.475    20.532    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_519_n_2
    SLICE_X133Y0         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    20.900 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_723/CO[3]
                         net (fo=1, routed)           0.000    20.900    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_723_n_0
    SLICE_X133Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.953 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_628/CO[3]
                         net (fo=1, routed)           0.000    20.953    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_628_n_0
    SLICE_X133Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    21.030 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_520/CO[1]
                         net (fo=15, routed)          0.380    21.410    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_520_n_2
    SLICE_X132Y0         LUT3 (Prop_lut3_I0_O)        0.122    21.532 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_783/O
                         net (fo=1, routed)           0.000    21.532    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_783_n_0
    SLICE_X132Y0         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.788 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_728/CO[3]
                         net (fo=1, routed)           0.000    21.788    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_728_n_0
    SLICE_X132Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.842 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_631/CO[3]
                         net (fo=1, routed)           0.000    21.842    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_631_n_0
    SLICE_X132Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    21.918 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_521/CO[1]
                         net (fo=15, routed)          0.426    22.344    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_521_n_2
    SLICE_X131Y0         LUT3 (Prop_lut3_I0_O)        0.124    22.468 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_792/O
                         net (fo=1, routed)           0.000    22.468    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_792_n_0
    SLICE_X131Y0         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.735 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    22.735    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_743_n_0
    SLICE_X131Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.788 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_650/CO[3]
                         net (fo=1, routed)           0.000    22.788    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_650_n_0
    SLICE_X131Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    22.865 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_539/CO[1]
                         net (fo=15, routed)          0.562    23.428    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_539_n_2
    SLICE_X122Y0         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376    23.804 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_738/CO[3]
                         net (fo=1, routed)           0.000    23.804    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_738_n_0
    SLICE_X122Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.858 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_647/CO[3]
                         net (fo=1, routed)           0.000    23.858    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_647_n_0
    SLICE_X122Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    23.934 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_540/CO[1]
                         net (fo=17, routed)          0.441    24.374    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_540_n_2
    SLICE_X121Y0         LUT3 (Prop_lut3_I0_O)        0.124    24.498 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_786/O
                         net (fo=1, routed)           0.000    24.498    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_786_n_0
    SLICE_X121Y0         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.765 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_737/CO[3]
                         net (fo=1, routed)           0.000    24.765    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_737_n_0
    SLICE_X121Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.818 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_646/CO[3]
                         net (fo=1, routed)           0.000    24.818    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_646_n_0
    SLICE_X121Y2         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.895 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_538/CO[1]
                         net (fo=17, routed)          0.357    25.252    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_538_n_2
    SLICE_X120Y1         LUT3 (Prop_lut3_I0_O)        0.122    25.374 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_795/O
                         net (fo=1, routed)           0.000    25.374    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_795_n_0
    SLICE_X120Y1         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.630 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_764/CO[3]
                         net (fo=1, routed)           0.000    25.630    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_764_n_0
    SLICE_X120Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.684 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_675/CO[3]
                         net (fo=1, routed)           0.000    25.684    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_675_n_0
    SLICE_X120Y3         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.817 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_553/CO[0]
                         net (fo=5, routed)           0.403    26.220    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_553_n_3
    SLICE_X120Y0         LUT6 (Prop_lut6_I0_O)        0.128    26.348 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_481/O
                         net (fo=1, routed)           0.415    26.763    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_481_n_0
    SLICE_X130Y0         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    27.046 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    27.046    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_354_n_0
    SLICE_X130Y1         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.100 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    27.100    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_181_n_0
    SLICE_X130Y2         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.154 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_105/CO[3]
                         net (fo=1, routed)           0.000    27.154    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_105_n_0
    SLICE_X130Y3         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.208 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_36/CO[3]
                         net (fo=56, routed)          0.783    27.991    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_36_n_0
    SLICE_X119Y3         LUT6 (Prop_lut6_I5_O)        0.043    28.034 f  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_407/O
                         net (fo=14, routed)          0.798    28.832    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_407_n_0
    SLICE_X129Y6         LUT3 (Prop_lut3_I0_O)        0.049    28.881 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_293/O
                         net (fo=2, routed)           0.468    29.349    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_293_n_0
    SLICE_X129Y6         LUT4 (Prop_lut4_I3_O)        0.136    29.485 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_297/O
                         net (fo=1, routed)           0.000    29.485    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_297_n_0
    SLICE_X129Y6         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.752 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    29.752    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_141_n_0
    SLICE_X129Y7         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    29.863 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_129/O[2]
                         net (fo=2, routed)           0.695    30.559    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_129_n_5
    SLICE_X126Y4         LUT3 (Prop_lut3_I2_O)        0.125    30.684 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_72/O
                         net (fo=2, routed)           0.368    31.051    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_72_n_0
    SLICE_X126Y4         LUT4 (Prop_lut4_I3_O)        0.132    31.183 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_76/O
                         net (fo=1, routed)           0.000    31.183    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_76_n_0
    SLICE_X126Y4         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    31.363 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.363    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_28_n_0
    SLICE_X126Y5         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.417 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.417    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_26_n_0
    SLICE_X126Y6         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.471 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.471    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_24_n_0
    SLICE_X126Y7         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    31.583 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_22/O[2]
                         net (fo=19, routed)          0.609    32.192    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_22_n_5
    SLICE_X124Y2         LUT3 (Prop_lut3_I2_O)        0.135    32.327 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_507/O
                         net (fo=2, routed)           0.553    32.880    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_507_n_0
    SLICE_X124Y3         LUT4 (Prop_lut4_I0_O)        0.134    33.014 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_511/O
                         net (fo=1, routed)           0.000    33.014    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_511_n_0
    SLICE_X124Y3         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.292    33.306 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_381/O[3]
                         net (fo=3, routed)           0.320    33.626    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_381_n_4
    SLICE_X120Y4         LUT3 (Prop_lut3_I0_O)        0.120    33.746 f  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_383/O
                         net (fo=2, routed)           0.370    34.116    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_383_n_0
    SLICE_X120Y4         LUT5 (Prop_lut5_I4_O)        0.043    34.159 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_193/O
                         net (fo=2, routed)           0.418    34.577    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_193_n_0
    SLICE_X123Y3         LUT6 (Prop_lut6_I0_O)        0.043    34.620 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_197/O
                         net (fo=1, routed)           0.000    34.620    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_197_n_0
    SLICE_X123Y3         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.887 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_111/CO[3]
                         net (fo=1, routed)           0.000    34.887    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_111_n_0
    SLICE_X123Y4         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    35.053 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_37/O[1]
                         net (fo=3, routed)           0.441    35.494    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_37_n_6
    SLICE_X125Y5         LUT4 (Prop_lut4_I1_O)        0.123    35.617 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_87/O
                         net (fo=1, routed)           0.000    35.617    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_87_n_0
    SLICE_X125Y5         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    35.884 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.884    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_29_n_0
    SLICE_X125Y6         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    35.961 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_17/CO[1]
                         net (fo=16, routed)          0.419    36.380    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_17_n_2
    SLICE_X121Y5         LUT5 (Prop_lut5_I0_O)        0.122    36.502 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_12/O
                         net (fo=2, routed)           0.497    36.999    feedback/mmcme2_drp_inst/reg_bank/decimal__0_i_12_n_0
    DSP48_X10Y0          DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      2.737    39.736 r  feedback/mmcme2_drp_inst/reg_bank/decimal__0__0/P[8]
                         net (fo=2, routed)           0.419    40.155    feedback/mmcme2_drp_inst/reg_bank/decimal__0__0_n_97
    DSP48_X10Y1          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[11])
                                                      1.650    41.805 f  feedback/mmcme2_drp_inst/reg_bank/round_frac14/P[11]
                         net (fo=4, routed)           0.795    42.600    feedback/mmcme2_drp_inst/reg_bank/round_frac14_n_94
    SLICE_X126Y9         LUT6 (Prop_lut6_I2_O)        0.043    42.643 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_25/O
                         net (fo=4, routed)           0.701    43.344    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_25_n_0
    SLICE_X141Y10        LUT4 (Prop_lut4_I0_O)        0.043    43.387 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_91/O
                         net (fo=1, routed)           0.000    43.387    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_91_n_0
    SLICE_X141Y10        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    43.511 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_43/O[0]
                         net (fo=1, routed)           0.284    43.794    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_43_n_7
    SLICE_X144Y11        LUT3 (Prop_lut3_I0_O)        0.124    43.918 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT4_inferred_i_23/O
                         net (fo=1, routed)           0.000    43.918    feedback/mmcme2_drp_inst/reg_bank/CLKOUT4[0]
    SLICE_X144Y11        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.672    48.924    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X144Y11        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][0]/C
                         clock pessimism             -0.644    48.280    
                         clock uncertainty           -0.086    48.194    
    SLICE_X144Y11        FDRE (Setup_fdre_C_D)        0.065    48.259    feedback/mmcme2_drp_inst/reg_bank/ram_reg[9][0]
  -------------------------------------------------------------------
                         required time                         48.259    
                         arrival time                         -43.918    
  -------------------------------------------------------------------
                         slack                                  4.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.661%)  route 0.062ns (38.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.480ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.646    -0.479    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X109Y59        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDRE (Prop_fdre_C_Q)         0.100    -0.379 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[28]/Q
                         net (fo=4, routed)           0.062    -0.317    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY[28]
    SLICE_X109Y59        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.886    -0.480    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X109Y59        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[28]/C
                         clock pessimism              0.001    -0.479    
    SLICE_X109Y59        FDRE (Hold_fdre_C_D)         0.038    -0.441    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[28]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.615%)  route 0.062ns (38.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.645    -0.480    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X109Y60        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDRE (Prop_fdre_C_Q)         0.100    -0.380 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[23]/Q
                         net (fo=5, routed)           0.062    -0.318    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY[23]
    SLICE_X109Y60        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.885    -0.481    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X109Y60        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[23]/C
                         clock pessimism              0.001    -0.480    
    SLICE_X109Y60        FDRE (Hold_fdre_C_D)         0.038    -0.442    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[23]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.478ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.648    -0.477    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X107Y58        FDSE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y58        FDSE (Prop_fdse_C_Q)         0.100    -0.377 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[8]/Q
                         net (fo=5, routed)           0.062    -0.314    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY[8]
    SLICE_X107Y58        FDSE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.888    -0.478    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X107Y58        FDSE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[8]/C
                         clock pessimism              0.001    -0.477    
    SLICE_X107Y58        FDSE (Hold_fdse_C_D)         0.038    -0.439    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[8]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.100ns (58.795%)  route 0.070ns (41.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.480ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.646    -0.479    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X109Y58        FDSE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y58        FDSE (Prop_fdse_C_Q)         0.100    -0.379 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[9]/Q
                         net (fo=6, routed)           0.070    -0.309    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY[9]
    SLICE_X109Y58        FDSE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.886    -0.480    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X109Y58        FDSE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[9]/C
                         clock pessimism              0.001    -0.479    
    SLICE_X109Y58        FDSE (Hold_fdse_C_D)         0.043    -0.436    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.100ns (58.120%)  route 0.072ns (41.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.480ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.646    -0.479    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X109Y59        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDRE (Prop_fdre_C_Q)         0.100    -0.379 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[31]/Q
                         net (fo=4, routed)           0.072    -0.307    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY[31]
    SLICE_X109Y59        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.886    -0.480    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X109Y59        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[31]/C
                         clock pessimism              0.001    -0.479    
    SLICE_X109Y59        FDRE (Hold_fdre_C_D)         0.043    -0.436    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[31]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.100ns (58.795%)  route 0.070ns (41.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.645    -0.480    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X109Y60        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDRE (Prop_fdre_C_Q)         0.100    -0.380 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[29]/Q
                         net (fo=4, routed)           0.070    -0.310    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY[29]
    SLICE_X109Y60        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.885    -0.481    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X109Y60        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[29]/C
                         clock pessimism              0.001    -0.480    
    SLICE_X109Y60        FDRE (Hold_fdre_C_D)         0.041    -0.439    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[29]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.100ns (58.239%)  route 0.072ns (41.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.480ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.646    -0.479    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X109Y59        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDRE (Prop_fdre_C_Q)         0.100    -0.379 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[30]/Q
                         net (fo=4, routed)           0.072    -0.307    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY[30]
    SLICE_X109Y59        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.886    -0.480    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X109Y59        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[30]/C
                         clock pessimism              0.001    -0.479    
    SLICE_X109Y59        FDRE (Hold_fdre_C_D)         0.041    -0.438    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[30]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.100ns (58.239%)  route 0.072ns (41.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.478ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.648    -0.477    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X107Y57        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.100    -0.377 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[13]/Q
                         net (fo=6, routed)           0.072    -0.305    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY[13]
    SLICE_X107Y57        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.888    -0.478    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X107Y57        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[13]/C
                         clock pessimism              0.001    -0.477    
    SLICE_X107Y57        FDRE (Hold_fdre_C_D)         0.040    -0.437    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[13]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.100ns (58.239%)  route 0.072ns (41.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.480ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.646    -0.479    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X109Y59        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDRE (Prop_fdre_C_Q)         0.100    -0.379 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[27]/Q
                         net (fo=4, routed)           0.072    -0.307    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY[27]
    SLICE_X109Y59        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.886    -0.480    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X109Y59        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[27]/C
                         clock pessimism              0.001    -0.479    
    SLICE_X109Y59        FDRE (Hold_fdre_C_D)         0.040    -0.439    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[27]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.100ns (58.198%)  route 0.072ns (41.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.478ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.648    -0.477    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X107Y58        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y58        FDRE (Prop_fdre_C_Q)         0.100    -0.377 r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[12]/Q
                         net (fo=5, routed)           0.072    -0.305    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY[12]
    SLICE_X107Y58        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.888    -0.478    feedback/mmcme2_drp_inst/reg_bank/clk
    SLICE_X107Y58        FDRE                                         r  feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[12]/C
                         clock pessimism              0.001    -0.477    
    SLICE_X107Y58        FDRE (Hold_fdre_C_D)         0.040    -0.437    feedback/mmcme2_drp_inst/reg_bank/CLKOUT0_DUTY_reg[12]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         50.000      45.001     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/DCLK
Min Period        n/a     MMCME2_ADV/PSCLK    n/a            1.999         50.000      48.001     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/PSCLK
Min Period        n/a     BUFG/I              n/a            1.409         50.000      48.592     BUFGCTRL_X0Y16   top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y5  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            0.750         50.000      49.250     SLICE_X190Y8     feedback/mmcme2_drp_inst/state_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X139Y46    feedback/mmcme2_drp_inst/reg_bank/ram_reg[0][8]/C
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X195Y1     feedback/mmcme2_drp_inst/reg_bank/ram_reg[14][30]/C
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X188Y8     feedback/mmcme2_drp_inst/reg_bank/ram_reg[14][33]/C
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X164Y26    feedback/mmcme2_drp_inst/reg_bank/ram_reg[15][12]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y5  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         25.000      22.501     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         25.000      22.501     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            1.000         25.000      24.000     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/PSCLK
Low Pulse Width   Fast    MMCME2_ADV/PSCLK    n/a            1.000         25.000      24.001     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/PSCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         25.000      24.600     SLICE_X149Y21    feedback/mmcme2_drp_inst/reg_bank/CLKOUT2_PHASE_reg[21]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         25.000      24.600     SLICE_X190Y8     feedback/mmcme2_drp_inst/state_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         25.000      24.600     SLICE_X139Y46    feedback/mmcme2_drp_inst/reg_bank/ram_reg[0][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         25.000      24.600     SLICE_X195Y1     feedback/mmcme2_drp_inst/reg_bank/ram_reg[14][30]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         25.000      22.500     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         25.000      22.500     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK    n/a            1.000         25.000      24.000     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/PSCLK
High Pulse Width  Fast    MMCME2_ADV/PSCLK    n/a            1.000         25.000      24.000     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/PSCLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         25.000      24.650     SLICE_X175Y9     clk_param_in_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         25.000      24.650     SLICE_X175Y9     clk_param_in_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         25.000      24.650     SLICE_X146Y23    clk_param_in_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         25.000      24.650     SLICE_X146Y23    clk_param_in_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk0_bufgin
  To Clock:  clk0_bufgin

Setup :            0  Failing Endpoints,  Worst Slack        4.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 top_sub1/rx_m/rx_m/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/rx_m/rx_m/parallel_dout_internal_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0_bufgin rise@10.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 0.345ns (6.123%)  route 5.290ns (93.877%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.543ns = ( 10.543 - 10.000 ) 
    Source Clock Delay      (SCD):    0.292ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.012ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    -1.532    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -6.052 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -3.575    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.482 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    -1.893    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    -1.334    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.533     0.292    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X50Y105        FDRE                                         r  top_sub1/rx_m/rx_m/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.259     0.551 r  top_sub1/rx_m/rx_m/cntr_reg[1]/Q
                         net (fo=6, routed)           0.514     1.065    top_sub1/rx_m/rx_m/cntr[1]
    SLICE_X50Y105        LUT4 (Prop_lut4_I2_O)        0.043     1.108 r  top_sub1/rx_m/rx_m/sample_5_inferred_i_1/O
                         net (fo=71, routed)          2.508     3.616    top_sub1/rx_m/rx_m/sample_5
    SLICE_X50Y136        LUT6 (Prop_lut6_I2_O)        0.043     3.659 r  top_sub1/rx_m/rx_m/parallel_dout_internal[63]_i_1/O
                         net (fo=64, routed)          2.268     5.927    top_sub1/rx_m/rx_m/parallel_dout_internal[63]_i_1_n_0
    SLICE_X63Y128        FDRE                                         r  top_sub1/rx_m/rx_m/parallel_dout_internal_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.791     9.043    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     4.827 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.344     7.171    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.254 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.401     8.655    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036     8.691 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.448     9.139    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.222 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.321    10.543    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X63Y128        FDRE                                         r  top_sub1/rx_m/rx_m/parallel_dout_internal_reg[43]/C
                         clock pessimism             -0.374    10.168    
                         clock uncertainty           -0.036    10.132    
    SLICE_X63Y128        FDRE (Setup_fdre_C_CE)      -0.201     9.931    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[43]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 top_sub1/rx_m/rx_m/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/rx_m/rx_m/parallel_dout_internal_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0_bufgin rise@10.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 0.345ns (6.123%)  route 5.290ns (93.877%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.543ns = ( 10.543 - 10.000 ) 
    Source Clock Delay      (SCD):    0.292ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.012ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    -1.532    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -6.052 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -3.575    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.482 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    -1.893    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    -1.334    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.533     0.292    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X50Y105        FDRE                                         r  top_sub1/rx_m/rx_m/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.259     0.551 r  top_sub1/rx_m/rx_m/cntr_reg[1]/Q
                         net (fo=6, routed)           0.514     1.065    top_sub1/rx_m/rx_m/cntr[1]
    SLICE_X50Y105        LUT4 (Prop_lut4_I2_O)        0.043     1.108 r  top_sub1/rx_m/rx_m/sample_5_inferred_i_1/O
                         net (fo=71, routed)          2.508     3.616    top_sub1/rx_m/rx_m/sample_5
    SLICE_X50Y136        LUT6 (Prop_lut6_I2_O)        0.043     3.659 r  top_sub1/rx_m/rx_m/parallel_dout_internal[63]_i_1/O
                         net (fo=64, routed)          2.268     5.927    top_sub1/rx_m/rx_m/parallel_dout_internal[63]_i_1_n_0
    SLICE_X63Y128        FDRE                                         r  top_sub1/rx_m/rx_m/parallel_dout_internal_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.791     9.043    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     4.827 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.344     7.171    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.254 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.401     8.655    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036     8.691 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.448     9.139    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.222 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.321    10.543    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X63Y128        FDRE                                         r  top_sub1/rx_m/rx_m/parallel_dout_internal_reg[44]/C
                         clock pessimism             -0.374    10.168    
                         clock uncertainty           -0.036    10.132    
    SLICE_X63Y128        FDRE (Setup_fdre_C_CE)      -0.201     9.931    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[44]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 top_sub1/rx_m/rx_m/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/rx_m/rx_m/parallel_dout_internal_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0_bufgin rise@10.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 0.345ns (6.123%)  route 5.290ns (93.877%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.543ns = ( 10.543 - 10.000 ) 
    Source Clock Delay      (SCD):    0.292ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.012ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    -1.532    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -6.052 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -3.575    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.482 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    -1.893    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    -1.334    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.533     0.292    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X50Y105        FDRE                                         r  top_sub1/rx_m/rx_m/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.259     0.551 r  top_sub1/rx_m/rx_m/cntr_reg[1]/Q
                         net (fo=6, routed)           0.514     1.065    top_sub1/rx_m/rx_m/cntr[1]
    SLICE_X50Y105        LUT4 (Prop_lut4_I2_O)        0.043     1.108 r  top_sub1/rx_m/rx_m/sample_5_inferred_i_1/O
                         net (fo=71, routed)          2.508     3.616    top_sub1/rx_m/rx_m/sample_5
    SLICE_X50Y136        LUT6 (Prop_lut6_I2_O)        0.043     3.659 r  top_sub1/rx_m/rx_m/parallel_dout_internal[63]_i_1/O
                         net (fo=64, routed)          2.268     5.927    top_sub1/rx_m/rx_m/parallel_dout_internal[63]_i_1_n_0
    SLICE_X63Y128        FDRE                                         r  top_sub1/rx_m/rx_m/parallel_dout_internal_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.791     9.043    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     4.827 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.344     7.171    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.254 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.401     8.655    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036     8.691 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.448     9.139    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.222 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.321    10.543    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X63Y128        FDRE                                         r  top_sub1/rx_m/rx_m/parallel_dout_internal_reg[45]/C
                         clock pessimism             -0.374    10.168    
                         clock uncertainty           -0.036    10.132    
    SLICE_X63Y128        FDRE (Setup_fdre_C_CE)      -0.201     9.931    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[45]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 top_sub1/rx_m/rx_m/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/rx_m/rx_m/parallel_dout_internal_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0_bufgin rise@10.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 0.345ns (6.123%)  route 5.290ns (93.877%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.543ns = ( 10.543 - 10.000 ) 
    Source Clock Delay      (SCD):    0.292ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.012ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    -1.532    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -6.052 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -3.575    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.482 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    -1.893    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    -1.334    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.533     0.292    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X50Y105        FDRE                                         r  top_sub1/rx_m/rx_m/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.259     0.551 r  top_sub1/rx_m/rx_m/cntr_reg[1]/Q
                         net (fo=6, routed)           0.514     1.065    top_sub1/rx_m/rx_m/cntr[1]
    SLICE_X50Y105        LUT4 (Prop_lut4_I2_O)        0.043     1.108 r  top_sub1/rx_m/rx_m/sample_5_inferred_i_1/O
                         net (fo=71, routed)          2.508     3.616    top_sub1/rx_m/rx_m/sample_5
    SLICE_X50Y136        LUT6 (Prop_lut6_I2_O)        0.043     3.659 r  top_sub1/rx_m/rx_m/parallel_dout_internal[63]_i_1/O
                         net (fo=64, routed)          2.268     5.927    top_sub1/rx_m/rx_m/parallel_dout_internal[63]_i_1_n_0
    SLICE_X63Y128        FDRE                                         r  top_sub1/rx_m/rx_m/parallel_dout_internal_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.791     9.043    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     4.827 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.344     7.171    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.254 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.401     8.655    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036     8.691 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.448     9.139    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.222 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.321    10.543    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X63Y128        FDRE                                         r  top_sub1/rx_m/rx_m/parallel_dout_internal_reg[46]/C
                         clock pessimism             -0.374    10.168    
                         clock uncertainty           -0.036    10.132    
    SLICE_X63Y128        FDRE (Setup_fdre_C_CE)      -0.201     9.931    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[46]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 top_sub1/rx_m/rx_m/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/rx_m/rx_m/parallel_dout_internal_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0_bufgin rise@10.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 0.345ns (6.123%)  route 5.290ns (93.877%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.543ns = ( 10.543 - 10.000 ) 
    Source Clock Delay      (SCD):    0.292ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.012ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    -1.532    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -6.052 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -3.575    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.482 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    -1.893    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    -1.334    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.533     0.292    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X50Y105        FDRE                                         r  top_sub1/rx_m/rx_m/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.259     0.551 r  top_sub1/rx_m/rx_m/cntr_reg[1]/Q
                         net (fo=6, routed)           0.514     1.065    top_sub1/rx_m/rx_m/cntr[1]
    SLICE_X50Y105        LUT4 (Prop_lut4_I2_O)        0.043     1.108 r  top_sub1/rx_m/rx_m/sample_5_inferred_i_1/O
                         net (fo=71, routed)          2.508     3.616    top_sub1/rx_m/rx_m/sample_5
    SLICE_X50Y136        LUT6 (Prop_lut6_I2_O)        0.043     3.659 r  top_sub1/rx_m/rx_m/parallel_dout_internal[63]_i_1/O
                         net (fo=64, routed)          2.268     5.927    top_sub1/rx_m/rx_m/parallel_dout_internal[63]_i_1_n_0
    SLICE_X63Y128        FDRE                                         r  top_sub1/rx_m/rx_m/parallel_dout_internal_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.791     9.043    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     4.827 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.344     7.171    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.254 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.401     8.655    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036     8.691 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.448     9.139    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.222 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.321    10.543    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X63Y128        FDRE                                         r  top_sub1/rx_m/rx_m/parallel_dout_internal_reg[47]/C
                         clock pessimism             -0.374    10.168    
                         clock uncertainty           -0.036    10.132    
    SLICE_X63Y128        FDRE (Setup_fdre_C_CE)      -0.201     9.931    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[47]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 top_sub1/rx_m/rx_m/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/rx_m/rx_m/parallel_dout_internal_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0_bufgin rise@10.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 0.345ns (6.123%)  route 5.290ns (93.877%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.543ns = ( 10.543 - 10.000 ) 
    Source Clock Delay      (SCD):    0.292ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.012ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    -1.532    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -6.052 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -3.575    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.482 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    -1.893    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    -1.334    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.533     0.292    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X50Y105        FDRE                                         r  top_sub1/rx_m/rx_m/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.259     0.551 r  top_sub1/rx_m/rx_m/cntr_reg[1]/Q
                         net (fo=6, routed)           0.514     1.065    top_sub1/rx_m/rx_m/cntr[1]
    SLICE_X50Y105        LUT4 (Prop_lut4_I2_O)        0.043     1.108 r  top_sub1/rx_m/rx_m/sample_5_inferred_i_1/O
                         net (fo=71, routed)          2.508     3.616    top_sub1/rx_m/rx_m/sample_5
    SLICE_X50Y136        LUT6 (Prop_lut6_I2_O)        0.043     3.659 r  top_sub1/rx_m/rx_m/parallel_dout_internal[63]_i_1/O
                         net (fo=64, routed)          2.268     5.927    top_sub1/rx_m/rx_m/parallel_dout_internal[63]_i_1_n_0
    SLICE_X63Y128        FDRE                                         r  top_sub1/rx_m/rx_m/parallel_dout_internal_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.791     9.043    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     4.827 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.344     7.171    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.254 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.401     8.655    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036     8.691 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.448     9.139    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.222 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.321    10.543    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X63Y128        FDRE                                         r  top_sub1/rx_m/rx_m/parallel_dout_internal_reg[48]/C
                         clock pessimism             -0.374    10.168    
                         clock uncertainty           -0.036    10.132    
    SLICE_X63Y128        FDRE (Setup_fdre_C_CE)      -0.201     9.931    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[48]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 top_sub1/rx_m/rx_m/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/rx_m/rx_m/parallel_dout_internal_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0_bufgin rise@10.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 0.345ns (6.123%)  route 5.290ns (93.877%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.543ns = ( 10.543 - 10.000 ) 
    Source Clock Delay      (SCD):    0.292ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.012ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    -1.532    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -6.052 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -3.575    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.482 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    -1.893    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    -1.334    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.533     0.292    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X50Y105        FDRE                                         r  top_sub1/rx_m/rx_m/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.259     0.551 r  top_sub1/rx_m/rx_m/cntr_reg[1]/Q
                         net (fo=6, routed)           0.514     1.065    top_sub1/rx_m/rx_m/cntr[1]
    SLICE_X50Y105        LUT4 (Prop_lut4_I2_O)        0.043     1.108 r  top_sub1/rx_m/rx_m/sample_5_inferred_i_1/O
                         net (fo=71, routed)          2.508     3.616    top_sub1/rx_m/rx_m/sample_5
    SLICE_X50Y136        LUT6 (Prop_lut6_I2_O)        0.043     3.659 r  top_sub1/rx_m/rx_m/parallel_dout_internal[63]_i_1/O
                         net (fo=64, routed)          2.268     5.927    top_sub1/rx_m/rx_m/parallel_dout_internal[63]_i_1_n_0
    SLICE_X63Y128        FDRE                                         r  top_sub1/rx_m/rx_m/parallel_dout_internal_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.791     9.043    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     4.827 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.344     7.171    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.254 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.401     8.655    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036     8.691 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.448     9.139    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.222 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.321    10.543    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X63Y128        FDRE                                         r  top_sub1/rx_m/rx_m/parallel_dout_internal_reg[49]/C
                         clock pessimism             -0.374    10.168    
                         clock uncertainty           -0.036    10.132    
    SLICE_X63Y128        FDRE (Setup_fdre_C_CE)      -0.201     9.931    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[49]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 top_sub1/rx_m/rx_m/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/rx_m/rx_m/parallel_dout_internal_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0_bufgin rise@10.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 0.345ns (6.123%)  route 5.290ns (93.877%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.543ns = ( 10.543 - 10.000 ) 
    Source Clock Delay      (SCD):    0.292ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.012ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    -1.532    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -6.052 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -3.575    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.482 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    -1.893    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    -1.334    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.533     0.292    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X50Y105        FDRE                                         r  top_sub1/rx_m/rx_m/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.259     0.551 r  top_sub1/rx_m/rx_m/cntr_reg[1]/Q
                         net (fo=6, routed)           0.514     1.065    top_sub1/rx_m/rx_m/cntr[1]
    SLICE_X50Y105        LUT4 (Prop_lut4_I2_O)        0.043     1.108 r  top_sub1/rx_m/rx_m/sample_5_inferred_i_1/O
                         net (fo=71, routed)          2.508     3.616    top_sub1/rx_m/rx_m/sample_5
    SLICE_X50Y136        LUT6 (Prop_lut6_I2_O)        0.043     3.659 r  top_sub1/rx_m/rx_m/parallel_dout_internal[63]_i_1/O
                         net (fo=64, routed)          2.268     5.927    top_sub1/rx_m/rx_m/parallel_dout_internal[63]_i_1_n_0
    SLICE_X63Y128        FDRE                                         r  top_sub1/rx_m/rx_m/parallel_dout_internal_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.791     9.043    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     4.827 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.344     7.171    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.254 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.401     8.655    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036     8.691 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.448     9.139    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.222 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.321    10.543    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X63Y128        FDRE                                         r  top_sub1/rx_m/rx_m/parallel_dout_internal_reg[50]/C
                         clock pessimism             -0.374    10.168    
                         clock uncertainty           -0.036    10.132    
    SLICE_X63Y128        FDRE (Setup_fdre_C_CE)      -0.201     9.931    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[50]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 top_sub1/rx_m/rx_m/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/rx_m/rx_m/parallel_dout_internal_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0_bufgin rise@10.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 0.345ns (6.499%)  route 4.963ns (93.501%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.545ns = ( 10.545 - 10.000 ) 
    Source Clock Delay      (SCD):    0.292ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.012ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    -1.532    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -6.052 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -3.575    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.482 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    -1.893    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    -1.334    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.533     0.292    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X50Y105        FDRE                                         r  top_sub1/rx_m/rx_m/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.259     0.551 r  top_sub1/rx_m/rx_m/cntr_reg[1]/Q
                         net (fo=6, routed)           0.514     1.065    top_sub1/rx_m/rx_m/cntr[1]
    SLICE_X50Y105        LUT4 (Prop_lut4_I2_O)        0.043     1.108 r  top_sub1/rx_m/rx_m/sample_5_inferred_i_1/O
                         net (fo=71, routed)          2.508     3.616    top_sub1/rx_m/rx_m/sample_5
    SLICE_X50Y136        LUT6 (Prop_lut6_I2_O)        0.043     3.659 r  top_sub1/rx_m/rx_m/parallel_dout_internal[63]_i_1/O
                         net (fo=64, routed)          1.941     5.600    top_sub1/rx_m/rx_m/parallel_dout_internal[63]_i_1_n_0
    SLICE_X65Y120        FDRE                                         r  top_sub1/rx_m/rx_m/parallel_dout_internal_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.791     9.043    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     4.827 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.344     7.171    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.254 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.401     8.655    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036     8.691 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.448     9.139    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.222 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.323    10.545    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X65Y120        FDRE                                         r  top_sub1/rx_m/rx_m/parallel_dout_internal_reg[30]/C
                         clock pessimism             -0.374    10.170    
                         clock uncertainty           -0.036    10.134    
    SLICE_X65Y120        FDRE (Setup_fdre_C_CE)      -0.201     9.933    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[30]
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -5.600    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 top_sub1/rx_m/rx_m/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/rx_m/rx_m/parallel_dout_internal_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0_bufgin rise@10.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 0.345ns (6.499%)  route 4.963ns (93.501%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.545ns = ( 10.545 - 10.000 ) 
    Source Clock Delay      (SCD):    0.292ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.012ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    -1.532    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -6.052 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -3.575    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.482 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    -1.893    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    -1.850 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    -1.334    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.241 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.533     0.292    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X50Y105        FDRE                                         r  top_sub1/rx_m/rx_m/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.259     0.551 r  top_sub1/rx_m/rx_m/cntr_reg[1]/Q
                         net (fo=6, routed)           0.514     1.065    top_sub1/rx_m/rx_m/cntr[1]
    SLICE_X50Y105        LUT4 (Prop_lut4_I2_O)        0.043     1.108 r  top_sub1/rx_m/rx_m/sample_5_inferred_i_1/O
                         net (fo=71, routed)          2.508     3.616    top_sub1/rx_m/rx_m/sample_5
    SLICE_X50Y136        LUT6 (Prop_lut6_I2_O)        0.043     3.659 r  top_sub1/rx_m/rx_m/parallel_dout_internal[63]_i_1/O
                         net (fo=64, routed)          1.941     5.600    top_sub1/rx_m/rx_m/parallel_dout_internal[63]_i_1_n_0
    SLICE_X65Y120        FDRE                                         r  top_sub1/rx_m/rx_m/parallel_dout_internal_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.791     9.043    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     4.827 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.344     7.171    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.254 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.401     8.655    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.036     8.691 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.448     9.139    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.222 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.323    10.545    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X65Y120        FDRE                                         r  top_sub1/rx_m/rx_m/parallel_dout_internal_reg[32]/C
                         clock pessimism             -0.374    10.170    
                         clock uncertainty           -0.036    10.134    
    SLICE_X65Y120        FDRE (Setup_fdre_C_CE)      -0.201     9.933    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[32]
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -5.600    
  -------------------------------------------------------------------
                         slack                                  4.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 re_prog_on4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re_prog_on4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.650     0.548    design_clk
    SLICE_X105Y52        FDRE                                         r  re_prog_on4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y52        FDRE (Prop_fdre_C_Q)         0.100     0.648 r  re_prog_on4_reg/Q
                         net (fo=2, routed)           0.055     0.702    re_prog_on4
    SLICE_X105Y52        FDRE                                         r  re_prog_on4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.038    -0.328    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -2.595 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -1.394    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.364 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.975    -0.390    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    -0.355 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.276    -0.079    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.891     0.842    design_clk
    SLICE_X105Y52        FDRE                                         r  re_prog_on4_reg/C
                         clock pessimism             -0.295     0.548    
    SLICE_X105Y52        FDRE (Hold_fdre_C_D)         0.041     0.589    re_prog_on4_reg
  -------------------------------------------------------------------
                         required time                         -0.589    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 top_sub1/rx_m/rx_m/rx_shift_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/rx_m/rx_m/rx_shift_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.639     0.537    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X57Y109        FDRE                                         r  top_sub1/rx_m/rx_m/rx_shift_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y109        FDRE (Prop_fdre_C_Q)         0.100     0.637 r  top_sub1/rx_m/rx_m/rx_shift_reg_reg[10]/Q
                         net (fo=2, routed)           0.062     0.699    top_sub1/rx_m/rx_m/rx_shift_reg[10]
    SLICE_X57Y109        FDRE                                         r  top_sub1/rx_m/rx_m/rx_shift_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.038    -0.328    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -2.595 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -1.394    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.364 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.975    -0.390    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    -0.355 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.276    -0.079    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.861     0.812    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X57Y109        FDRE                                         r  top_sub1/rx_m/rx_m/rx_shift_reg_reg[9]/C
                         clock pessimism             -0.276     0.537    
    SLICE_X57Y109        FDRE (Hold_fdre_C_D)         0.047     0.584    top_sub1/rx_m/rx_m/rx_shift_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 top_sub1/ts_gen/cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/ts_gen/tmp_cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.638     0.536    top_sub1/ts_gen/CLK
    SLICE_X61Y111        FDRE                                         r  top_sub1/ts_gen/cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.100     0.636 r  top_sub1/ts_gen/cntr_reg[0]/Q
                         net (fo=5, routed)           0.088     0.724    top_sub1/ts_gen/cntr[0]
    SLICE_X60Y111        LUT4 (Prop_lut4_I0_O)        0.028     0.752 r  top_sub1/ts_gen/cntr_internal_inferred_i_64/O
                         net (fo=3, routed)           0.000     0.752    top_sub1/ts_gen/cntr_internal[0]
    SLICE_X60Y111        FDRE                                         r  top_sub1/ts_gen/tmp_cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.038    -0.328    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -2.595 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -1.394    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.364 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.975    -0.390    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    -0.355 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.276    -0.079    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.859     0.810    top_sub1/ts_gen/CLK
    SLICE_X60Y111        FDRE                                         r  top_sub1/ts_gen/tmp_cntr_reg[0]/C
                         clock pessimism             -0.264     0.547    
    SLICE_X60Y111        FDRE (Hold_fdre_C_D)         0.087     0.634    top_sub1/ts_gen/tmp_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 top_sub1/dbuff/compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/re_prog_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.100ns (58.239%)  route 0.072ns (41.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.630     0.528    top_sub1/dbuff/out
    SLICE_X61Y128        FDRE                                         r  top_sub1/dbuff/compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.100     0.628 r  top_sub1/dbuff/compute_done_reg/Q
                         net (fo=5, routed)           0.072     0.699    top_sub1/compute_done
    SLICE_X61Y128        FDRE                                         r  top_sub1/re_prog_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.038    -0.328    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -2.595 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -1.394    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.364 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.975    -0.390    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    -0.355 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.276    -0.079    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.849     0.800    top_sub1/clk100M
    SLICE_X61Y128        FDRE                                         r  top_sub1/re_prog_on_reg/C
                         clock pessimism             -0.273     0.528    
    SLICE_X61Y128        FDRE (Hold_fdre_C_D)         0.047     0.575    top_sub1/re_prog_on_reg
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 top_sub1/uart/tx/tx_reg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/uart/tx/tx_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.146ns (70.853%)  route 0.060ns (29.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.668     0.566    top_sub1/uart/tx/ready_internal_reg_1
    SLICE_X48Y129        FDRE                                         r  top_sub1/uart/tx/tx_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y129        FDRE (Prop_fdre_C_Q)         0.118     0.684 r  top_sub1/uart/tx/tx_reg_reg[52]/Q
                         net (fo=2, routed)           0.060     0.744    top_sub1/uart/tx/tx_reg[52]
    SLICE_X49Y129        LUT6 (Prop_lut6_I3_O)        0.028     0.772 r  top_sub1/uart/tx/tx_reg[51]_i_1/O
                         net (fo=1, routed)           0.000     0.772    top_sub1/uart/tx/tx_reg[51]_i_1_n_0
    SLICE_X49Y129        FDRE                                         r  top_sub1/uart/tx/tx_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.038    -0.328    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -2.595 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -1.394    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.364 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.975    -0.390    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    -0.355 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.276    -0.079    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.887     0.838    top_sub1/uart/tx/ready_internal_reg_1
    SLICE_X49Y129        FDRE                                         r  top_sub1/uart/tx/tx_reg_reg[51]/C
                         clock pessimism             -0.262     0.577    
    SLICE_X49Y129        FDRE (Hold_fdre_C_D)         0.061     0.638    top_sub1/uart/tx/tx_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 top_sub1/uart/tx/tx_reg_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/uart/tx/tx_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.121%)  route 0.104ns (44.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.668     0.566    top_sub1/uart/tx/ready_internal_reg_1
    SLICE_X49Y129        FDRE                                         r  top_sub1/uart/tx/tx_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.100     0.666 r  top_sub1/uart/tx/tx_reg_reg[50]/Q
                         net (fo=2, routed)           0.104     0.770    top_sub1/uart/tx/tx_reg[50]
    SLICE_X48Y128        LUT6 (Prop_lut6_I3_O)        0.028     0.798 r  top_sub1/uart/tx/tx_reg[49]_i_1/O
                         net (fo=1, routed)           0.000     0.798    top_sub1/uart/tx/tx_reg[49]_i_1_n_0
    SLICE_X48Y128        FDRE                                         r  top_sub1/uart/tx/tx_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.038    -0.328    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -2.595 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -1.394    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.364 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.975    -0.390    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    -0.355 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.276    -0.079    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.886     0.837    top_sub1/uart/tx/ready_internal_reg_1
    SLICE_X48Y128        FDRE                                         r  top_sub1/uart/tx/tx_reg_reg[49]/C
                         clock pessimism             -0.261     0.577    
    SLICE_X48Y128        FDRE (Hold_fdre_C_D)         0.087     0.664    top_sub1/uart/tx/tx_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 top_sub1/rx_m/rx_m/rx_shift_reg_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/rx_m/rx_m/parallel_dout_internal_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.808%)  route 0.114ns (53.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.666     0.564    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X55Y132        FDRE                                         r  top_sub1/rx_m/rx_m/rx_shift_reg_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDRE (Prop_fdre_C_Q)         0.100     0.664 r  top_sub1/rx_m/rx_m/rx_shift_reg_reg[55]/Q
                         net (fo=2, routed)           0.114     0.777    top_sub1/rx_m/rx_m/rx_shift_reg[55]
    SLICE_X53Y131        FDRE                                         r  top_sub1/rx_m/rx_m/parallel_dout_internal_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.038    -0.328    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -2.595 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -1.394    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.364 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.975    -0.390    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    -0.355 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.276    -0.079    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.886     0.837    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X53Y131        FDRE                                         r  top_sub1/rx_m/rx_m/parallel_dout_internal_reg[55]/C
                         clock pessimism             -0.242     0.596    
    SLICE_X53Y131        FDRE (Hold_fdre_C_D)         0.047     0.643    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 top_sub1/dbuff/dbuff/data_out_internal_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/dbuff/referesh_cntr_0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.415%)  route 0.115ns (53.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.668     0.566    top_sub1/dbuff/dbuff/out
    SLICE_X55Y115        FDRE                                         r  top_sub1/dbuff/dbuff/data_out_internal_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y115        FDRE (Prop_fdre_C_Q)         0.100     0.666 r  top_sub1/dbuff/dbuff/data_out_internal_reg[21]/Q
                         net (fo=5, routed)           0.115     0.781    top_sub1/dbuff/mem_out_0[21]
    SLICE_X53Y115        FDRE                                         r  top_sub1/dbuff/referesh_cntr_0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.038    -0.328    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -2.595 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -1.394    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.364 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.975    -0.390    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    -0.355 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.276    -0.079    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.889     0.840    top_sub1/dbuff/out
    SLICE_X53Y115        FDRE                                         r  top_sub1/dbuff/referesh_cntr_0_reg[21]/C
                         clock pessimism             -0.242     0.599    
    SLICE_X53Y115        FDRE (Hold_fdre_C_D)         0.047     0.646    top_sub1/dbuff/referesh_cntr_0_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 top_sub1/rx_m/rx_m/parallel_dout_internal_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/rx_m/parallel_dout_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.558%)  route 0.106ns (51.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.804ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.634     0.532    top_sub1/rx_m/rx_m/parallel_dout_internal_reg[0]_0
    SLICE_X65Y116        FDRE                                         r  top_sub1/rx_m/rx_m/parallel_dout_internal_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y116        FDRE (Prop_fdre_C_Q)         0.100     0.632 r  top_sub1/rx_m/rx_m/parallel_dout_internal_reg[25]/Q
                         net (fo=1, routed)           0.106     0.737    top_sub1/rx_m/parallel_dout_rx[25]
    SLICE_X64Y116        FDRE                                         r  top_sub1/rx_m/parallel_dout_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.038    -0.328    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -2.595 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -1.394    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.364 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.975    -0.390    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    -0.355 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.276    -0.079    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.853     0.804    top_sub1/rx_m/parallel_dout_internal_reg[0]
    SLICE_X64Y116        FDRE                                         r  top_sub1/rx_m/parallel_dout_reg_reg[25]/C
                         clock pessimism             -0.262     0.543    
    SLICE_X64Y116        FDRE (Hold_fdre_C_D)         0.059     0.602    top_sub1/rx_m/parallel_dout_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.602    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 top_sub1/uart/tx/tx_reg_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_sub1/uart/tx/tx_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.146ns (70.054%)  route 0.062ns (29.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.670     0.568    top_sub1/uart/tx/ready_internal_reg_1
    SLICE_X48Y131        FDRE                                         r  top_sub1/uart/tx/tx_reg_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y131        FDRE (Prop_fdre_C_Q)         0.118     0.686 r  top_sub1/uart/tx/tx_reg_reg[63]/Q
                         net (fo=2, routed)           0.062     0.748    top_sub1/uart/tx/tx_reg[63]
    SLICE_X49Y131        LUT6 (Prop_lut6_I3_O)        0.028     0.776 r  top_sub1/uart/tx/tx_reg[62]_i_1/O
                         net (fo=1, routed)           0.000     0.776    top_sub1/uart/tx/tx_reg[62]_i_1_n_0
    SLICE_X49Y131        FDRE                                         r  top_sub1/uart/tx/tx_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.038    -0.328    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -2.595 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -1.394    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.364 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.975    -0.390    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.035    -0.355 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.276    -0.079    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.889     0.840    top_sub1/uart/tx/ready_internal_reg_1
    SLICE_X49Y131        FDRE                                         r  top_sub1/uart/tx/tx_reg_reg[62]/C
                         clock pessimism             -0.262     0.579    
    SLICE_X49Y131        FDRE (Hold_fdre_C_D)         0.061     0.640    top_sub1/uart/tx/tx_reg_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0_bufgin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { feedback/mmcme2_test_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0    design_Clk_buf/I
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y1    feedback/BUFG_CLK0/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         10.000      8.930      OLOGIC_X0Y74     ODDR_CLKOUT/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X67Y117    dbl_uart/ff1_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X48Y111    top_sub1/dbuff/num0_reg[20]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X48Y111    top_sub1/dbuff/num0_reg[21]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X48Y115    top_sub1/dbuff/num0_reg[23]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X48Y115    top_sub1/dbuff/num0_reg[27]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X48Y116    top_sub1/dbuff/num0_reg[29]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y113    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_17_17/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y113    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_18_18/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y113    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_19_19/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y113    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X58Y114    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_20_20/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X58Y114    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_21_21/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X58Y114    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_22_22/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X58Y114    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_23_23/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y121    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_39_39/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y121    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X52Y111    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X52Y111    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X52Y111    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X52Y111    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y114    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y114    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_14_14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y114    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_15_15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y114    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_16_16/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y113    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_17_17/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y113    top_sub1/dbuff/dbuff/ram_sp_reg_0_15_18_18/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_bufgin
  To Clock:  clkfb_bufgin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_bufgin
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { feedback/mmcme2_test_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         50.000      48.592     BUFGCTRL_X0Y2    feedback/BUFG_FB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  feedback/mmcme2_test_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y17   top_sub0/design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk0_bufgin
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.456ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 top_sub1/re_prog_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_param_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk0_bufgin rise@40.000ns)
  Data Path Delay:        7.227ns  (logic 0.373ns (5.161%)  route 6.854ns (94.839%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 49.009 - 50.000 ) 
    Source Clock Delay      (SCD):    0.213ns = ( 40.213 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    40.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    40.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    42.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    34.726 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    36.423    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    36.516 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    38.468    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    33.948 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    36.425    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    36.518 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    38.107    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    38.150 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    38.666    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.759 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.454    40.213    top_sub1/clk100M
    SLICE_X61Y128        FDRE                                         r  top_sub1/re_prog_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.204    40.417 r  top_sub1/re_prog_on_reg/Q
                         net (fo=79, routed)          3.601    44.018    re_prog_on
    SLICE_X105Y52        LUT6 (Prop_lut6_I0_O)        0.126    44.144 r  re_prog_on_internal_inferred_i_1/O
                         net (fo=40, routed)          3.253    47.398    re_prog_on_internal
    SLICE_X175Y9         LUT4 (Prop_lut4_I2_O)        0.043    47.441 r  clk_param_in[10]_i_1/O
                         net (fo=1, routed)           0.000    47.441    clk_param_in[10]_i_1_n_0
    SLICE_X175Y9         FDRE                                         r  clk_param_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.757    49.009    clk100M_0
    SLICE_X175Y9         FDRE                                         r  clk_param_in_reg[10]/C
                         clock pessimism             -0.736    48.273    
                         clock uncertainty           -0.185    48.088    
    SLICE_X175Y9         FDRE (Setup_fdre_C_D)        0.034    48.122    clk_param_in_reg[10]
  -------------------------------------------------------------------
                         required time                         48.122    
                         arrival time                         -47.441    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 top_sub1/re_prog_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk0_bufgin rise@40.000ns)
  Data Path Delay:        7.117ns  (logic 0.373ns (5.241%)  route 6.744ns (94.759%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 49.009 - 50.000 ) 
    Source Clock Delay      (SCD):    0.213ns = ( 40.213 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    40.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    40.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    42.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    34.726 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    36.423    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    36.516 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    38.468    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    33.948 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    36.425    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    36.518 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    38.107    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    38.150 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    38.666    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.759 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.454    40.213    top_sub1/clk100M
    SLICE_X61Y128        FDRE                                         r  top_sub1/re_prog_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.204    40.417 r  top_sub1/re_prog_on_reg/Q
                         net (fo=79, routed)          3.601    44.018    re_prog_on
    SLICE_X105Y52        LUT6 (Prop_lut6_I0_O)        0.126    44.144 r  re_prog_on_internal_inferred_i_1/O
                         net (fo=40, routed)          3.143    47.287    re_prog_on_internal
    SLICE_X175Y9         LUT5 (Prop_lut5_I3_O)        0.043    47.330 r  state[0]_i_1__3/O
                         net (fo=1, routed)           0.000    47.330    p_0_in__0[0]
    SLICE_X175Y9         FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.757    49.009    clk100M_0
    SLICE_X175Y9         FDRE                                         r  state_reg[0]/C
                         clock pessimism             -0.736    48.273    
                         clock uncertainty           -0.185    48.088    
    SLICE_X175Y9         FDRE (Setup_fdre_C_D)        0.034    48.122    state_reg[0]
  -------------------------------------------------------------------
                         required time                         48.122    
                         arrival time                         -47.331    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 top_sub1/re_prog_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_param_wen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk0_bufgin rise@40.000ns)
  Data Path Delay:        6.658ns  (logic 0.373ns (5.602%)  route 6.285ns (94.398%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 48.995 - 50.000 ) 
    Source Clock Delay      (SCD):    0.213ns = ( 40.213 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    40.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    40.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    42.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    34.726 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    36.423    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    36.516 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    38.468    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    33.948 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    36.425    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    36.518 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    38.107    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    38.150 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    38.666    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.759 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.454    40.213    top_sub1/clk100M
    SLICE_X61Y128        FDRE                                         r  top_sub1/re_prog_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.204    40.417 r  top_sub1/re_prog_on_reg/Q
                         net (fo=79, routed)          3.601    44.018    re_prog_on
    SLICE_X105Y52        LUT6 (Prop_lut6_I0_O)        0.126    44.144 r  re_prog_on_internal_inferred_i_1/O
                         net (fo=40, routed)          2.684    46.828    re_prog_on_internal
    SLICE_X173Y41        LUT4 (Prop_lut4_I0_O)        0.043    46.871 r  clk_param_wen_i_1/O
                         net (fo=1, routed)           0.000    46.871    clk_param_wen_i_1_n_0
    SLICE_X173Y41        FDRE                                         r  clk_param_wen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.743    48.995    clk100M_0
    SLICE_X173Y41        FDRE                                         r  clk_param_wen_reg/C
                         clock pessimism             -0.736    48.259    
                         clock uncertainty           -0.185    48.074    
    SLICE_X173Y41        FDRE (Setup_fdre_C_D)        0.033    48.107    clk_param_wen_reg
  -------------------------------------------------------------------
                         required time                         48.107    
                         arrival time                         -46.871    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 top_sub1/re_prog_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_param_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk0_bufgin rise@40.000ns)
  Data Path Delay:        6.529ns  (logic 0.373ns (5.713%)  route 6.156ns (94.287%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.081ns = ( 48.919 - 50.000 ) 
    Source Clock Delay      (SCD):    0.213ns = ( 40.213 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    40.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    40.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    42.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    34.726 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    36.423    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    36.516 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    38.468    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    33.948 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    36.425    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    36.518 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    38.107    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    38.150 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    38.666    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.759 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.454    40.213    top_sub1/clk100M
    SLICE_X61Y128        FDRE                                         r  top_sub1/re_prog_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.204    40.417 r  top_sub1/re_prog_on_reg/Q
                         net (fo=79, routed)          3.601    44.018    re_prog_on
    SLICE_X105Y52        LUT6 (Prop_lut6_I0_O)        0.126    44.144 r  re_prog_on_internal_inferred_i_1/O
                         net (fo=40, routed)          2.555    46.699    re_prog_on_internal
    SLICE_X137Y13        LUT4 (Prop_lut4_I2_O)        0.043    46.742 r  clk_param_in[25]_i_1/O
                         net (fo=1, routed)           0.000    46.742    clk_param_in[25]_i_1_n_0
    SLICE_X137Y13        FDRE                                         r  clk_param_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.667    48.919    clk100M_0
    SLICE_X137Y13        FDRE                                         r  clk_param_in_reg[25]/C
                         clock pessimism             -0.736    48.183    
                         clock uncertainty           -0.185    47.998    
    SLICE_X137Y13        FDRE (Setup_fdre_C_D)        0.034    48.032    clk_param_in_reg[25]
  -------------------------------------------------------------------
                         required time                         48.032    
                         arrival time                         -46.742    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.316ns  (required time - arrival time)
  Source:                 top_sub1/re_prog_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_param_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk0_bufgin rise@40.000ns)
  Data Path Delay:        6.548ns  (logic 0.373ns (5.696%)  route 6.175ns (94.304%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.066ns = ( 48.934 - 50.000 ) 
    Source Clock Delay      (SCD):    0.213ns = ( 40.213 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    40.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    40.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    42.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    34.726 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    36.423    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    36.516 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    38.468    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    33.948 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    36.425    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    36.518 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    38.107    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    38.150 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    38.666    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.759 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.454    40.213    top_sub1/clk100M
    SLICE_X61Y128        FDRE                                         r  top_sub1/re_prog_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.204    40.417 r  top_sub1/re_prog_on_reg/Q
                         net (fo=79, routed)          3.601    44.018    re_prog_on
    SLICE_X105Y52        LUT6 (Prop_lut6_I0_O)        0.126    44.144 r  re_prog_on_internal_inferred_i_1/O
                         net (fo=40, routed)          2.574    46.718    re_prog_on_internal
    SLICE_X154Y9         LUT4 (Prop_lut4_I2_O)        0.043    46.761 r  clk_param_in[8]_i_1/O
                         net (fo=1, routed)           0.000    46.761    clk_param_in[8]_i_1_n_0
    SLICE_X154Y9         FDRE                                         r  clk_param_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.682    48.934    clk100M_0
    SLICE_X154Y9         FDRE                                         r  clk_param_in_reg[8]/C
                         clock pessimism             -0.736    48.198    
                         clock uncertainty           -0.185    48.013    
    SLICE_X154Y9         FDRE (Setup_fdre_C_D)        0.064    48.077    clk_param_in_reg[8]
  -------------------------------------------------------------------
                         required time                         48.077    
                         arrival time                         -46.761    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 top_sub1/re_prog_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_param_sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk0_bufgin rise@40.000ns)
  Data Path Delay:        6.484ns  (logic 0.373ns (5.753%)  route 6.111ns (94.247%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.083ns = ( 48.917 - 50.000 ) 
    Source Clock Delay      (SCD):    0.213ns = ( 40.213 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    40.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    40.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    42.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    34.726 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    36.423    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    36.516 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    38.468    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    33.948 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    36.425    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    36.518 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    38.107    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    38.150 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    38.666    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.759 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.454    40.213    top_sub1/clk100M
    SLICE_X61Y128        FDRE                                         r  top_sub1/re_prog_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.204    40.417 r  top_sub1/re_prog_on_reg/Q
                         net (fo=79, routed)          3.601    44.018    re_prog_on
    SLICE_X105Y52        LUT6 (Prop_lut6_I0_O)        0.126    44.144 r  re_prog_on_internal_inferred_i_1/O
                         net (fo=40, routed)          2.509    46.654    re_prog_on_internal
    SLICE_X149Y25        LUT4 (Prop_lut4_I2_O)        0.043    46.697 r  clk_param_sel[2]_i_1/O
                         net (fo=1, routed)           0.000    46.697    clk_param_sel[2]_i_1_n_0
    SLICE_X149Y25        FDRE                                         r  clk_param_sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.665    48.917    clk100M_0
    SLICE_X149Y25        FDRE                                         r  clk_param_sel_reg[2]/C
                         clock pessimism             -0.736    48.181    
                         clock uncertainty           -0.185    47.996    
    SLICE_X149Y25        FDRE (Setup_fdre_C_D)        0.034    48.030    clk_param_sel_reg[2]
  -------------------------------------------------------------------
                         required time                         48.030    
                         arrival time                         -46.697    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 top_sub1/re_prog_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_param_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk0_bufgin rise@40.000ns)
  Data Path Delay:        6.477ns  (logic 0.373ns (5.759%)  route 6.104ns (94.241%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.083ns = ( 48.917 - 50.000 ) 
    Source Clock Delay      (SCD):    0.213ns = ( 40.213 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    40.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    40.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    42.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    34.726 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    36.423    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    36.516 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    38.468    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    33.948 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    36.425    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    36.518 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    38.107    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    38.150 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    38.666    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.759 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.454    40.213    top_sub1/clk100M
    SLICE_X61Y128        FDRE                                         r  top_sub1/re_prog_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.204    40.417 r  top_sub1/re_prog_on_reg/Q
                         net (fo=79, routed)          3.601    44.018    re_prog_on
    SLICE_X105Y52        LUT6 (Prop_lut6_I0_O)        0.126    44.144 r  re_prog_on_internal_inferred_i_1/O
                         net (fo=40, routed)          2.502    46.647    re_prog_on_internal
    SLICE_X149Y25        LUT4 (Prop_lut4_I2_O)        0.043    46.690 r  clk_param_in[4]_i_1/O
                         net (fo=1, routed)           0.000    46.690    clk_param_in[4]_i_1_n_0
    SLICE_X149Y25        FDRE                                         r  clk_param_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.665    48.917    clk100M_0
    SLICE_X149Y25        FDRE                                         r  clk_param_in_reg[4]/C
                         clock pessimism             -0.736    48.181    
                         clock uncertainty           -0.185    47.996    
    SLICE_X149Y25        FDRE (Setup_fdre_C_D)        0.034    48.030    clk_param_in_reg[4]
  -------------------------------------------------------------------
                         required time                         48.030    
                         arrival time                         -46.690    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 top_sub1/re_prog_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_param_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk0_bufgin rise@40.000ns)
  Data Path Delay:        6.540ns  (logic 0.373ns (5.703%)  route 6.167ns (94.297%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 48.995 - 50.000 ) 
    Source Clock Delay      (SCD):    0.213ns = ( 40.213 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    40.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    40.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    42.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    34.726 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    36.423    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    36.516 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    38.468    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    33.948 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    36.425    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    36.518 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    38.107    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    38.150 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    38.666    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.759 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.454    40.213    top_sub1/clk100M
    SLICE_X61Y128        FDRE                                         r  top_sub1/re_prog_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.204    40.417 r  top_sub1/re_prog_on_reg/Q
                         net (fo=79, routed)          3.601    44.018    re_prog_on
    SLICE_X105Y52        LUT6 (Prop_lut6_I0_O)        0.126    44.144 r  re_prog_on_internal_inferred_i_1/O
                         net (fo=40, routed)          2.566    46.710    re_prog_on_internal
    SLICE_X173Y41        LUT4 (Prop_lut4_I0_O)        0.043    46.753 r  clk_param_en_i_1/O
                         net (fo=1, routed)           0.000    46.753    clk_param_en_i_1_n_0
    SLICE_X173Y41        FDRE                                         r  clk_param_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.743    48.995    clk100M_0
    SLICE_X173Y41        FDRE                                         r  clk_param_en_reg/C
                         clock pessimism             -0.736    48.259    
                         clock uncertainty           -0.185    48.074    
    SLICE_X173Y41        FDRE (Setup_fdre_C_D)        0.034    48.108    clk_param_en_reg
  -------------------------------------------------------------------
                         required time                         48.108    
                         arrival time                         -46.753    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 top_sub1/re_prog_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_param_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk0_bufgin rise@40.000ns)
  Data Path Delay:        6.446ns  (logic 0.373ns (5.787%)  route 6.073ns (94.213%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.081ns = ( 48.919 - 50.000 ) 
    Source Clock Delay      (SCD):    0.213ns = ( 40.213 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    40.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    40.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    42.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    34.726 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    36.423    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    36.516 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    38.468    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    33.948 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    36.425    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    36.518 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    38.107    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    38.150 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    38.666    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.759 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.454    40.213    top_sub1/clk100M
    SLICE_X61Y128        FDRE                                         r  top_sub1/re_prog_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.204    40.417 r  top_sub1/re_prog_on_reg/Q
                         net (fo=79, routed)          3.601    44.018    re_prog_on
    SLICE_X105Y52        LUT6 (Prop_lut6_I0_O)        0.126    44.144 r  re_prog_on_internal_inferred_i_1/O
                         net (fo=40, routed)          2.472    46.616    re_prog_on_internal
    SLICE_X137Y13        LUT4 (Prop_lut4_I2_O)        0.043    46.659 r  clk_param_in[26]_i_1/O
                         net (fo=1, routed)           0.000    46.659    clk_param_in[26]_i_1_n_0
    SLICE_X137Y13        FDRE                                         r  clk_param_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.667    48.919    clk100M_0
    SLICE_X137Y13        FDRE                                         r  clk_param_in_reg[26]/C
                         clock pessimism             -0.736    48.183    
                         clock uncertainty           -0.185    47.998    
    SLICE_X137Y13        FDRE (Setup_fdre_C_D)        0.033    48.031    clk_param_in_reg[26]
  -------------------------------------------------------------------
                         required time                         48.031    
                         arrival time                         -46.659    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 top_sub1/re_prog_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_param_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk0_bufgin rise@40.000ns)
  Data Path Delay:        6.463ns  (logic 0.373ns (5.771%)  route 6.090ns (94.229%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.076ns = ( 48.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.213ns = ( 40.213 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    40.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    40.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    42.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    34.726 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    36.423    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    36.516 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.952    38.468    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    33.948 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           2.477    36.425    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    36.518 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           1.590    38.107    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.043    38.150 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.516    38.666    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.759 r  design_Clk_buf/O
                         net (fo=1365, routed)        1.454    40.213    top_sub1/clk100M
    SLICE_X61Y128        FDRE                                         r  top_sub1/re_prog_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.204    40.417 r  top_sub1/re_prog_on_reg/Q
                         net (fo=79, routed)          3.601    44.018    re_prog_on
    SLICE_X105Y52        LUT6 (Prop_lut6_I0_O)        0.126    44.144 r  re_prog_on_internal_inferred_i_1/O
                         net (fo=40, routed)          2.489    46.633    re_prog_on_internal
    SLICE_X144Y12        LUT4 (Prop_lut4_I2_O)        0.043    46.676 r  clk_param_in[29]_i_1/O
                         net (fo=1, routed)           0.000    46.676    clk_param_in[29]_i_1_n_0
    SLICE_X144Y12        FDRE                                         r  clk_param_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.672    48.924    clk100M_0
    SLICE_X144Y12        FDRE                                         r  clk_param_in_reg[29]/C
                         clock pessimism             -0.736    48.188    
                         clock uncertainty           -0.185    48.003    
    SLICE_X144Y12        FDRE (Setup_fdre_C_D)        0.065    48.068    clk_param_in_reg[29]
  -------------------------------------------------------------------
                         required time                         48.068    
                         arrival time                         -46.676    
  -------------------------------------------------------------------
                         slack                                  1.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.456ns  (arrival time - required time)
  Source:                 re_prog_on1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_param_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.156ns (14.771%)  route 0.900ns (85.229%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.650     0.548    design_clk
    SLICE_X103Y52        FDRE                                         r  re_prog_on1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y52        FDRE (Prop_fdre_C_Q)         0.100     0.648 r  re_prog_on1_reg/Q
                         net (fo=2, routed)           0.121     0.768    re_prog_on1
    SLICE_X105Y52        LUT6 (Prop_lut6_I3_O)        0.028     0.796 r  re_prog_on_internal_inferred_i_1/O
                         net (fo=40, routed)          0.779     1.576    re_prog_on_internal
    SLICE_X140Y42        LUT4 (Prop_lut4_I2_O)        0.028     1.604 r  clk_param_in[21]_i_1/O
                         net (fo=1, routed)           0.000     1.604    clk_param_in[21]_i_1_n_0
    SLICE_X140Y42        FDRE                                         r  clk_param_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.001    -0.365    clk100M_0
    SLICE_X140Y42        FDRE                                         r  clk_param_in_reg[21]/C
                         clock pessimism              0.241    -0.124    
                         clock uncertainty            0.185     0.061    
    SLICE_X140Y42        FDRE (Hold_fdre_C_D)         0.087     0.148    clk_param_in_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.512ns  (arrival time - required time)
  Source:                 re_prog_on1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_param_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.156ns (14.027%)  route 0.956ns (85.973%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.650     0.548    design_clk
    SLICE_X103Y52        FDRE                                         r  re_prog_on1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y52        FDRE (Prop_fdre_C_Q)         0.100     0.648 r  re_prog_on1_reg/Q
                         net (fo=2, routed)           0.121     0.768    re_prog_on1
    SLICE_X105Y52        LUT6 (Prop_lut6_I3_O)        0.028     0.796 r  re_prog_on_internal_inferred_i_1/O
                         net (fo=40, routed)          0.835     1.632    re_prog_on_internal
    SLICE_X140Y42        LUT4 (Prop_lut4_I2_O)        0.028     1.660 r  clk_param_in[20]_i_1/O
                         net (fo=1, routed)           0.000     1.660    clk_param_in[20]_i_1_n_0
    SLICE_X140Y42        FDRE                                         r  clk_param_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.001    -0.365    clk100M_0
    SLICE_X140Y42        FDRE                                         r  clk_param_in_reg[20]/C
                         clock pessimism              0.241    -0.124    
                         clock uncertainty            0.185     0.061    
    SLICE_X140Y42        FDRE (Hold_fdre_C_D)         0.087     0.148    clk_param_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.564ns  (arrival time - required time)
  Source:                 re_prog_on1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_param_in_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.156ns (13.401%)  route 1.008ns (86.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.650     0.548    design_clk
    SLICE_X103Y52        FDRE                                         r  re_prog_on1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y52        FDRE (Prop_fdre_C_Q)         0.100     0.648 r  re_prog_on1_reg/Q
                         net (fo=2, routed)           0.121     0.768    re_prog_on1
    SLICE_X105Y52        LUT6 (Prop_lut6_I3_O)        0.028     0.796 r  re_prog_on_internal_inferred_i_1/O
                         net (fo=40, routed)          0.887     1.684    re_prog_on_internal
    SLICE_X140Y42        LUT4 (Prop_lut4_I2_O)        0.028     1.712 r  clk_param_in[30]_i_1/O
                         net (fo=1, routed)           0.000     1.712    clk_param_in[30]_i_1_n_0
    SLICE_X140Y42        FDRE                                         r  clk_param_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.001    -0.365    clk100M_0
    SLICE_X140Y42        FDRE                                         r  clk_param_in_reg[30]/C
                         clock pessimism              0.241    -0.124    
                         clock uncertainty            0.185     0.061    
    SLICE_X140Y42        FDRE (Hold_fdre_C_D)         0.087     0.148    clk_param_in_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.653ns  (arrival time - required time)
  Source:                 re_prog_on1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_param_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.156ns (12.499%)  route 1.092ns (87.501%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.650     0.548    design_clk
    SLICE_X103Y52        FDRE                                         r  re_prog_on1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y52        FDRE (Prop_fdre_C_Q)         0.100     0.648 r  re_prog_on1_reg/Q
                         net (fo=2, routed)           0.121     0.768    re_prog_on1
    SLICE_X105Y52        LUT6 (Prop_lut6_I3_O)        0.028     0.796 r  re_prog_on_internal_inferred_i_1/O
                         net (fo=40, routed)          0.971     1.768    re_prog_on_internal
    SLICE_X140Y34        LUT4 (Prop_lut4_I2_O)        0.028     1.796 r  clk_param_in[22]_i_1/O
                         net (fo=1, routed)           0.000     1.796    clk_param_in[22]_i_1_n_0
    SLICE_X140Y34        FDRE                                         r  clk_param_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.996    -0.370    clk100M_0
    SLICE_X140Y34        FDRE                                         r  clk_param_in_reg[22]/C
                         clock pessimism              0.241    -0.129    
                         clock uncertainty            0.185     0.056    
    SLICE_X140Y34        FDRE (Hold_fdre_C_D)         0.087     0.143    clk_param_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.701ns  (arrival time - required time)
  Source:                 re_prog_on1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_param_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.156ns (12.036%)  route 1.140ns (87.964%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.650     0.548    design_clk
    SLICE_X103Y52        FDRE                                         r  re_prog_on1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y52        FDRE (Prop_fdre_C_Q)         0.100     0.648 r  re_prog_on1_reg/Q
                         net (fo=2, routed)           0.121     0.768    re_prog_on1
    SLICE_X105Y52        LUT6 (Prop_lut6_I3_O)        0.028     0.796 r  re_prog_on_internal_inferred_i_1/O
                         net (fo=40, routed)          1.019     1.816    re_prog_on_internal
    SLICE_X140Y34        LUT4 (Prop_lut4_I2_O)        0.028     1.844 r  clk_param_in[14]_i_1/O
                         net (fo=1, routed)           0.000     1.844    clk_param_in[14]_i_1_n_0
    SLICE_X140Y34        FDRE                                         r  clk_param_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.996    -0.370    clk100M_0
    SLICE_X140Y34        FDRE                                         r  clk_param_in_reg[14]/C
                         clock pessimism              0.241    -0.129    
                         clock uncertainty            0.185     0.056    
    SLICE_X140Y34        FDRE (Hold_fdre_C_D)         0.087     0.143    clk_param_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.705ns  (arrival time - required time)
  Source:                 re_prog_on1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_param_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.156ns (11.999%)  route 1.144ns (88.001%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.650     0.548    design_clk
    SLICE_X103Y52        FDRE                                         r  re_prog_on1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y52        FDRE (Prop_fdre_C_Q)         0.100     0.648 r  re_prog_on1_reg/Q
                         net (fo=2, routed)           0.121     0.768    re_prog_on1
    SLICE_X105Y52        LUT6 (Prop_lut6_I3_O)        0.028     0.796 r  re_prog_on_internal_inferred_i_1/O
                         net (fo=40, routed)          1.023     1.820    re_prog_on_internal
    SLICE_X140Y34        LUT4 (Prop_lut4_I2_O)        0.028     1.848 r  clk_param_in[7]_i_1/O
                         net (fo=1, routed)           0.000     1.848    clk_param_in[7]_i_1_n_0
    SLICE_X140Y34        FDRE                                         r  clk_param_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.996    -0.370    clk100M_0
    SLICE_X140Y34        FDRE                                         r  clk_param_in_reg[7]/C
                         clock pessimism              0.241    -0.129    
                         clock uncertainty            0.185     0.056    
    SLICE_X140Y34        FDRE (Hold_fdre_C_D)         0.087     0.143    clk_param_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.760ns  (arrival time - required time)
  Source:                 re_prog_on1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_param_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.156ns (11.394%)  route 1.213ns (88.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.650     0.548    design_clk
    SLICE_X103Y52        FDRE                                         r  re_prog_on1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y52        FDRE (Prop_fdre_C_Q)         0.100     0.648 r  re_prog_on1_reg/Q
                         net (fo=2, routed)           0.121     0.768    re_prog_on1
    SLICE_X105Y52        LUT6 (Prop_lut6_I3_O)        0.028     0.796 r  re_prog_on_internal_inferred_i_1/O
                         net (fo=40, routed)          1.092     1.889    re_prog_on_internal
    SLICE_X154Y38        LUT4 (Prop_lut4_I2_O)        0.028     1.917 r  clk_param_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.917    clk_param_in[0]_i_1_n_0
    SLICE_X154Y38        FDRE                                         r  clk_param_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.010    -0.356    clk100M_0
    SLICE_X154Y38        FDRE                                         r  clk_param_in_reg[0]/C
                         clock pessimism              0.241    -0.115    
                         clock uncertainty            0.185     0.070    
    SLICE_X154Y38        FDRE (Hold_fdre_C_D)         0.087     0.157    clk_param_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  1.760    

Slack (MET) :             1.789ns  (arrival time - required time)
  Source:                 re_prog_on1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_param_in_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.156ns (11.329%)  route 1.221ns (88.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.650     0.548    design_clk
    SLICE_X103Y52        FDRE                                         r  re_prog_on1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y52        FDRE (Prop_fdre_C_Q)         0.100     0.648 r  re_prog_on1_reg/Q
                         net (fo=2, routed)           0.121     0.768    re_prog_on1
    SLICE_X105Y52        LUT6 (Prop_lut6_I3_O)        0.028     0.796 r  re_prog_on_internal_inferred_i_1/O
                         net (fo=40, routed)          1.100     1.897    re_prog_on_internal
    SLICE_X142Y26        LUT4 (Prop_lut4_I2_O)        0.028     1.925 r  clk_param_in[17]_i_1/O
                         net (fo=1, routed)           0.000     1.925    clk_param_in[17]_i_1_n_0
    SLICE_X142Y26        FDRE                                         r  clk_param_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.989    -0.377    clk100M_0
    SLICE_X142Y26        FDRE                                         r  clk_param_in_reg[17]/C
                         clock pessimism              0.241    -0.136    
                         clock uncertainty            0.185     0.049    
    SLICE_X142Y26        FDRE (Hold_fdre_C_D)         0.087     0.136    clk_param_in_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.136    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.791ns  (arrival time - required time)
  Source:                 re_prog_on1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_param_in_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.156ns (11.313%)  route 1.223ns (88.687%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.650     0.548    design_clk
    SLICE_X103Y52        FDRE                                         r  re_prog_on1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y52        FDRE (Prop_fdre_C_Q)         0.100     0.648 r  re_prog_on1_reg/Q
                         net (fo=2, routed)           0.121     0.768    re_prog_on1
    SLICE_X105Y52        LUT6 (Prop_lut6_I3_O)        0.028     0.796 r  re_prog_on_internal_inferred_i_1/O
                         net (fo=40, routed)          1.102     1.899    re_prog_on_internal
    SLICE_X142Y26        LUT4 (Prop_lut4_I2_O)        0.028     1.927 r  clk_param_in[23]_i_1/O
                         net (fo=1, routed)           0.000     1.927    clk_param_in[23]_i_1_n_0
    SLICE_X142Y26        FDRE                                         r  clk_param_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.989    -0.377    clk100M_0
    SLICE_X142Y26        FDRE                                         r  clk_param_in_reg[23]/C
                         clock pessimism              0.241    -0.136    
                         clock uncertainty            0.185     0.049    
    SLICE_X142Y26        FDRE (Hold_fdre_C_D)         0.087     0.136    clk_param_in_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.136    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.818ns  (arrival time - required time)
  Source:                 re_prog_on1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_param_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.156ns (10.931%)  route 1.271ns (89.069%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.768    -0.357    feedback/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -2.282 r  feedback/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -1.149    feedback/clk0_bufgin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  feedback/BUFG_CLK0/O
                         net (fo=1, routed)           0.732    -0.391    design_clk_tmp
    SLICE_X110Y196       LUT2 (Prop_lut2_I0_O)        0.028    -0.363 r  design_clk_ttmp_inferred_i_1/O
                         net (fo=1, routed)           0.235    -0.128    design_clk_ttmp
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  design_Clk_buf/O
                         net (fo=1365, routed)        0.650     0.548    design_clk
    SLICE_X103Y52        FDRE                                         r  re_prog_on1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y52        FDRE (Prop_fdre_C_Q)         0.100     0.648 r  re_prog_on1_reg/Q
                         net (fo=2, routed)           0.121     0.768    re_prog_on1
    SLICE_X105Y52        LUT6 (Prop_lut6_I3_O)        0.028     0.796 r  re_prog_on_internal_inferred_i_1/O
                         net (fo=40, routed)          1.150     1.947    re_prog_on_internal
    SLICE_X154Y38        LUT4 (Prop_lut4_I2_O)        0.028     1.975 r  clk_param_in[15]_i_1/O
                         net (fo=1, routed)           0.000     1.975    clk_param_in[15]_i_1_n_0
    SLICE_X154Y38        FDRE                                         r  clk_param_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.010    -0.356    clk100M_0
    SLICE_X154Y38        FDRE                                         r  clk_param_in_reg[15]/C
                         clock pessimism              0.241    -0.115    
                         clock uncertainty            0.185     0.070    
    SLICE_X154Y38        FDRE (Hold_fdre_C_D)         0.087     0.157    clk_param_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  1.818    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       48.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.752ns  (required time - arrival time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.223ns (21.881%)  route 0.796ns (78.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.931ns = ( 49.069 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.898    -1.586    clk100M_0
    SLICE_X175Y9         FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y9         FDRE (Prop_fdre_C_Q)         0.223    -1.363 f  sstep_reg/Q
                         net (fo=9, routed)           0.796    -0.567    feedback/AR[0]
    SLICE_X186Y8         FDCE                                         f  feedback/sstep_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.817    49.069    feedback/CLK
    SLICE_X186Y8         FDCE                                         r  feedback/sstep_int_reg[0]/C
                         clock pessimism             -0.644    48.425    
                         clock uncertainty           -0.086    48.339    
    SLICE_X186Y8         FDCE (Recov_fdce_C_CLR)     -0.154    48.185    feedback/sstep_int_reg[0]
  -------------------------------------------------------------------
                         required time                         48.185    
                         arrival time                           0.567    
  -------------------------------------------------------------------
                         slack                                 48.752    

Slack (MET) :             48.911ns  (required time - arrival time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.223ns (27.942%)  route 0.575ns (72.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.935ns = ( 49.065 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.898    -1.586    clk100M_0
    SLICE_X175Y9         FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y9         FDRE (Prop_fdre_C_Q)         0.223    -1.363 f  sstep_reg/Q
                         net (fo=9, routed)           0.575    -0.788    feedback/AR[0]
    SLICE_X183Y9         FDCE                                         f  feedback/sstep_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.813    49.065    feedback/CLK
    SLICE_X183Y9         FDCE                                         r  feedback/sstep_int_reg[1]/C
                         clock pessimism             -0.644    48.421    
                         clock uncertainty           -0.086    48.335    
    SLICE_X183Y9         FDCE (Recov_fdce_C_CLR)     -0.212    48.123    feedback/sstep_int_reg[1]
  -------------------------------------------------------------------
                         required time                         48.123    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                 48.911    

Slack (MET) :             48.911ns  (required time - arrival time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.223ns (27.942%)  route 0.575ns (72.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.935ns = ( 49.065 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.898    -1.586    clk100M_0
    SLICE_X175Y9         FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y9         FDRE (Prop_fdre_C_Q)         0.223    -1.363 f  sstep_reg/Q
                         net (fo=9, routed)           0.575    -0.788    feedback/AR[0]
    SLICE_X183Y9         FDCE                                         f  feedback/sstep_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.813    49.065    feedback/CLK
    SLICE_X183Y9         FDCE                                         r  feedback/sstep_int_reg[2]/C
                         clock pessimism             -0.644    48.421    
                         clock uncertainty           -0.086    48.335    
    SLICE_X183Y9         FDCE (Recov_fdce_C_CLR)     -0.212    48.123    feedback/sstep_int_reg[2]
  -------------------------------------------------------------------
                         required time                         48.123    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                 48.911    

Slack (MET) :             48.911ns  (required time - arrival time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.223ns (27.942%)  route 0.575ns (72.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.935ns = ( 49.065 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.898    -1.586    clk100M_0
    SLICE_X175Y9         FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y9         FDRE (Prop_fdre_C_Q)         0.223    -1.363 f  sstep_reg/Q
                         net (fo=9, routed)           0.575    -0.788    feedback/AR[0]
    SLICE_X183Y9         FDCE                                         f  feedback/sstep_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.813    49.065    feedback/CLK
    SLICE_X183Y9         FDCE                                         r  feedback/sstep_int_reg[3]/C
                         clock pessimism             -0.644    48.421    
                         clock uncertainty           -0.086    48.335    
    SLICE_X183Y9         FDCE (Recov_fdce_C_CLR)     -0.212    48.123    feedback/sstep_int_reg[3]
  -------------------------------------------------------------------
                         required time                         48.123    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                 48.911    

Slack (MET) :             48.936ns  (required time - arrival time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.223ns (27.942%)  route 0.575ns (72.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.935ns = ( 49.065 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.898    -1.586    clk100M_0
    SLICE_X175Y9         FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y9         FDRE (Prop_fdre_C_Q)         0.223    -1.363 f  sstep_reg/Q
                         net (fo=9, routed)           0.575    -0.788    feedback/AR[0]
    SLICE_X182Y9         FDPE                                         f  feedback/sstep_int_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.813    49.065    feedback/CLK
    SLICE_X182Y9         FDPE                                         r  feedback/sstep_int_reg[7]/C
                         clock pessimism             -0.644    48.421    
                         clock uncertainty           -0.086    48.335    
    SLICE_X182Y9         FDPE (Recov_fdpe_C_PRE)     -0.187    48.148    feedback/sstep_int_reg[7]
  -------------------------------------------------------------------
                         required time                         48.148    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                 48.936    

Slack (MET) :             48.969ns  (required time - arrival time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.223ns (27.942%)  route 0.575ns (72.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.935ns = ( 49.065 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.898    -1.586    clk100M_0
    SLICE_X175Y9         FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y9         FDRE (Prop_fdre_C_Q)         0.223    -1.363 f  sstep_reg/Q
                         net (fo=9, routed)           0.575    -0.788    feedback/AR[0]
    SLICE_X182Y9         FDCE                                         f  feedback/sstep_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.813    49.065    feedback/CLK
    SLICE_X182Y9         FDCE                                         r  feedback/sstep_int_reg[4]/C
                         clock pessimism             -0.644    48.421    
                         clock uncertainty           -0.086    48.335    
    SLICE_X182Y9         FDCE (Recov_fdce_C_CLR)     -0.154    48.181    feedback/sstep_int_reg[4]
  -------------------------------------------------------------------
                         required time                         48.181    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                 48.969    

Slack (MET) :             48.969ns  (required time - arrival time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.223ns (27.942%)  route 0.575ns (72.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.935ns = ( 49.065 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.898    -1.586    clk100M_0
    SLICE_X175Y9         FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y9         FDRE (Prop_fdre_C_Q)         0.223    -1.363 f  sstep_reg/Q
                         net (fo=9, routed)           0.575    -0.788    feedback/AR[0]
    SLICE_X182Y9         FDCE                                         f  feedback/sstep_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.813    49.065    feedback/CLK
    SLICE_X182Y9         FDCE                                         r  feedback/sstep_int_reg[5]/C
                         clock pessimism             -0.644    48.421    
                         clock uncertainty           -0.086    48.335    
    SLICE_X182Y9         FDCE (Recov_fdce_C_CLR)     -0.154    48.181    feedback/sstep_int_reg[5]
  -------------------------------------------------------------------
                         required time                         48.181    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                 48.969    

Slack (MET) :             48.969ns  (required time - arrival time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.223ns (27.942%)  route 0.575ns (72.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.935ns = ( 49.065 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.898    -1.586    clk100M_0
    SLICE_X175Y9         FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y9         FDRE (Prop_fdre_C_Q)         0.223    -1.363 f  sstep_reg/Q
                         net (fo=9, routed)           0.575    -0.788    feedback/AR[0]
    SLICE_X182Y9         FDCE                                         f  feedback/sstep_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    E19                                               0.000    50.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000    50.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    45.603 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    47.169    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    47.252 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.813    49.065    feedback/CLK
    SLICE_X182Y9         FDCE                                         r  feedback/sstep_int_reg[6]/C
                         clock pessimism             -0.644    48.421    
                         clock uncertainty           -0.086    48.335    
    SLICE_X182Y9         FDCE (Recov_fdce_C_CLR)     -0.154    48.181    feedback/sstep_int_reg[6]
  -------------------------------------------------------------------
                         required time                         48.181    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                 48.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.100ns (23.918%)  route 0.318ns (76.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.328ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.797    -0.328    clk100M_0
    SLICE_X175Y9         FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y9         FDRE (Prop_fdre_C_Q)         0.100    -0.228 f  sstep_reg/Q
                         net (fo=9, routed)           0.318     0.090    feedback/AR[0]
    SLICE_X182Y9         FDCE                                         f  feedback/sstep_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.092    -0.274    feedback/CLK
    SLICE_X182Y9         FDCE                                         r  feedback/sstep_int_reg[4]/C
                         clock pessimism              0.013    -0.261    
    SLICE_X182Y9         FDCE (Remov_fdce_C_CLR)     -0.050    -0.311    feedback/sstep_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.100ns (23.918%)  route 0.318ns (76.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.328ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.797    -0.328    clk100M_0
    SLICE_X175Y9         FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y9         FDRE (Prop_fdre_C_Q)         0.100    -0.228 f  sstep_reg/Q
                         net (fo=9, routed)           0.318     0.090    feedback/AR[0]
    SLICE_X182Y9         FDCE                                         f  feedback/sstep_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.092    -0.274    feedback/CLK
    SLICE_X182Y9         FDCE                                         r  feedback/sstep_int_reg[5]/C
                         clock pessimism              0.013    -0.261    
    SLICE_X182Y9         FDCE (Remov_fdce_C_CLR)     -0.050    -0.311    feedback/sstep_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.100ns (23.918%)  route 0.318ns (76.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.328ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.797    -0.328    clk100M_0
    SLICE_X175Y9         FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y9         FDRE (Prop_fdre_C_Q)         0.100    -0.228 f  sstep_reg/Q
                         net (fo=9, routed)           0.318     0.090    feedback/AR[0]
    SLICE_X182Y9         FDCE                                         f  feedback/sstep_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.092    -0.274    feedback/CLK
    SLICE_X182Y9         FDCE                                         r  feedback/sstep_int_reg[6]/C
                         clock pessimism              0.013    -0.261    
    SLICE_X182Y9         FDCE (Remov_fdce_C_CLR)     -0.050    -0.311    feedback/sstep_int_reg[6]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[7]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.100ns (23.918%)  route 0.318ns (76.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.328ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.797    -0.328    clk100M_0
    SLICE_X175Y9         FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y9         FDRE (Prop_fdre_C_Q)         0.100    -0.228 f  sstep_reg/Q
                         net (fo=9, routed)           0.318     0.090    feedback/AR[0]
    SLICE_X182Y9         FDPE                                         f  feedback/sstep_int_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.092    -0.274    feedback/CLK
    SLICE_X182Y9         FDPE                                         r  feedback/sstep_int_reg[7]/C
                         clock pessimism              0.013    -0.261    
    SLICE_X182Y9         FDPE (Remov_fdpe_C_PRE)     -0.052    -0.313    feedback/sstep_int_reg[7]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.100ns (23.918%)  route 0.318ns (76.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.328ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.797    -0.328    clk100M_0
    SLICE_X175Y9         FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y9         FDRE (Prop_fdre_C_Q)         0.100    -0.228 f  sstep_reg/Q
                         net (fo=9, routed)           0.318     0.090    feedback/AR[0]
    SLICE_X183Y9         FDCE                                         f  feedback/sstep_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.092    -0.274    feedback/CLK
    SLICE_X183Y9         FDCE                                         r  feedback/sstep_int_reg[1]/C
                         clock pessimism              0.013    -0.261    
    SLICE_X183Y9         FDCE (Remov_fdce_C_CLR)     -0.069    -0.330    feedback/sstep_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.100ns (23.918%)  route 0.318ns (76.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.328ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.797    -0.328    clk100M_0
    SLICE_X175Y9         FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y9         FDRE (Prop_fdre_C_Q)         0.100    -0.228 f  sstep_reg/Q
                         net (fo=9, routed)           0.318     0.090    feedback/AR[0]
    SLICE_X183Y9         FDCE                                         f  feedback/sstep_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.092    -0.274    feedback/CLK
    SLICE_X183Y9         FDCE                                         r  feedback/sstep_int_reg[2]/C
                         clock pessimism              0.013    -0.261    
    SLICE_X183Y9         FDCE (Remov_fdce_C_CLR)     -0.069    -0.330    feedback/sstep_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.100ns (23.918%)  route 0.318ns (76.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.328ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.797    -0.328    clk100M_0
    SLICE_X175Y9         FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y9         FDRE (Prop_fdre_C_Q)         0.100    -0.228 f  sstep_reg/Q
                         net (fo=9, routed)           0.318     0.090    feedback/AR[0]
    SLICE_X183Y9         FDCE                                         f  feedback/sstep_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.092    -0.274    feedback/CLK
    SLICE_X183Y9         FDCE                                         r  feedback/sstep_int_reg[3]/C
                         clock pessimism              0.013    -0.261    
    SLICE_X183Y9         FDCE (Remov_fdce_C_CLR)     -0.069    -0.330    feedback/sstep_int_reg[3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 sstep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            feedback/sstep_int_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.100ns (18.243%)  route 0.448ns (81.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.328ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         0.797    -0.328    clk100M_0
    SLICE_X175Y9         FDRE                                         r  sstep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y9         FDRE (Prop_fdre_C_Q)         0.100    -0.228 f  sstep_reg/Q
                         net (fo=9, routed)           0.448     0.220    feedback/AR[0]
    SLICE_X186Y8         FDCE                                         f  feedback/sstep_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  top_sub0/design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    top_sub0/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  top_sub0/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    top_sub0/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  top_sub0/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=959, routed)         1.096    -0.270    feedback/CLK
    SLICE_X186Y8         FDCE                                         r  feedback/sstep_int_reg[0]/C
                         clock pessimism              0.013    -0.257    
    SLICE_X186Y8         FDCE (Remov_fdce_C_CLR)     -0.050    -0.307    feedback/sstep_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.527    





