

================================================================
== Vivado HLS Report for 'dut_cov'
================================================================
* Date:           Fri Nov 11 19:00:03 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  135541072|  135541072|  135541072|  135541072|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+-----------+-----------+-----------+-----------+---------+
        |                                      |                           |        Latency        |        Interval       | Pipeline|
        |               Instance               |           Module          |    min    |    max    |    min    |    max    |   Type  |
        +--------------------------------------+---------------------------+-----------+-----------+-----------+-----------+---------+
        |grp_dut_matrix_multiply_alt26_fu_159  |dut_matrix_multiply_alt26  |  122931213|  122931213|  122931213|  122931213|   none  |
        +--------------------------------------+---------------------------+-----------+-----------+-----------+-----------+---------+

        * Loop: 
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |             |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    315168|    315168|       402|          -|          -|   784|    no    |
        | + Loop 1.1  |       400|       400|         2|          -|          -|   200|    no    |
        |- Loop 2     |  12294688|  12294688|     15682|          -|          -|   784|    no    |
        | + Loop 2.1  |     15680|     15680|        20|          -|          -|   784|    no    |
        +-------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    165|
|FIFO             |        -|      -|       -|      -|
|Instance         |     2048|      8|    1451|   2079|
|Memory           |      512|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    207|
|Register         |        -|      -|     263|      -|
+-----------------+---------+-------+--------+-------+
|Total            |     2560|      8|    1714|   2451|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |      914|      3|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------------+---------+-------+-----+------+
    |               Instance               |           Module          | BRAM_18K| DSP48E|  FF |  LUT |
    +--------------------------------------+---------------------------+---------+-------+-----+------+
    |dut_fdiv_32ns_32ns_32_16_U14          |dut_fdiv_32ns_32ns_32_16   |        0|      0|  761|   994|
    |grp_dut_matrix_multiply_alt26_fu_159  |dut_matrix_multiply_alt26  |     2048|      8|  690|  1085|
    +--------------------------------------+---------------------------+---------+-------+-----+------+
    |Total                                 |                           |     2048|      8| 1451|  2079|
    +--------------------------------------+---------------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------+------------+---------+---+----+--------+-----+------+-------------+
    | Memory|   Module   | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +-------+------------+---------+---+----+--------+-----+------+-------------+
    |XT_U   |dut_cov_XT  |      512|  0|   0|  156800|   32|     1|      5017600|
    +-------+------------+---------+---+----+--------+-----+------+-------------+
    |Total  |            |      512|  0|   0|  156800|   32|     1|      5017600|
    +-------+------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_7_fu_187_p2        |     +    |      0|  0|  10|          10|           1|
    |i_8_fu_251_p2        |     +    |      0|  0|  10|          10|           1|
    |j_5_fu_203_p2        |     +    |      0|  0|   8|           8|           1|
    |j_6_fu_263_p2        |     +    |      0|  0|  10|          10|           1|
    |next_mul2_fu_175_p2  |     +    |      0|  0|  18|          18|           8|
    |next_mul4_fu_239_p2  |     +    |      0|  0|  20|          20|          10|
    |next_mul_fu_224_p2   |     +    |      0|  0|  18|          18|          10|
    |tmp_186_fu_230_p2    |     +    |      0|  0|  18|          18|          18|
    |tmp_187_fu_273_p2    |     +    |      0|  0|  20|          20|          20|
    |tmp_s_fu_213_p2      |     +    |      0|  0|  18|          18|          18|
    |exitcond1_fu_245_p2  |   icmp   |      0|  0|   4|          10|           9|
    |exitcond2_fu_197_p2  |   icmp   |      0|  0|   3|           8|           7|
    |exitcond3_fu_181_p2  |   icmp   |      0|  0|   4|          10|           9|
    |exitcond_fu_257_p2   |   icmp   |      0|  0|   4|          10|           9|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 165|         188|         122|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |XT_address0       |  18|          3|   18|         54|
    |XT_ce0            |   1|          3|    1|          3|
    |XXT_address0      |  20|          4|   20|         80|
    |XXT_ce0           |   1|          3|    1|          3|
    |XXT_d0            |  32|          3|   32|         96|
    |XXT_we0           |   1|          3|    1|          3|
    |X_address0        |  18|          3|   18|         54|
    |X_ce0             |   1|          3|    1|          3|
    |ap_NS_fsm         |  21|         27|    1|         27|
    |i1_reg_125        |  10|          2|   10|         20|
    |i_reg_80          |  10|          2|   10|         20|
    |j2_reg_148        |  10|          2|   10|         20|
    |j_reg_103         |   8|          2|    8|         16|
    |phi_mul1_reg_91   |  18|          2|   18|         36|
    |phi_mul3_reg_136  |  20|          2|   20|         40|
    |phi_mul_reg_114   |  18|          2|   18|         36|
    +------------------+----+-----------+-----+-----------+
    |Total             | 207|         66|  187|        511|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |XXT_addr_reg_346                                      |  20|   0|   20|          0|
    |ap_CS_fsm                                             |  26|   0|   26|          0|
    |ap_reg_grp_dut_matrix_multiply_alt26_fu_159_ap_start  |   1|   0|    1|          0|
    |i1_reg_125                                            |  10|   0|   10|          0|
    |i_7_reg_292                                           |  10|   0|   10|          0|
    |i_8_reg_333                                           |  10|   0|   10|          0|
    |i_reg_80                                              |  10|   0|   10|          0|
    |j2_reg_148                                            |  10|   0|   10|          0|
    |j_5_reg_305                                           |   8|   0|    8|          0|
    |j_6_reg_341                                           |  10|   0|   10|          0|
    |j_reg_103                                             |   8|   0|    8|          0|
    |next_mul2_reg_284                                     |  18|   0|   18|          0|
    |next_mul4_reg_325                                     |  20|   0|   20|          0|
    |next_mul_reg_315                                      |  18|   0|   18|          0|
    |phi_mul1_reg_91                                       |  18|   0|   18|          0|
    |phi_mul3_reg_136                                      |  20|   0|   20|          0|
    |phi_mul_reg_114                                       |  18|   0|   18|          0|
    |tmp_186_reg_320                                       |  18|   0|   18|          0|
    |tmp_cast_reg_297                                      |  10|   0|   18|          8|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 263|   0|  271|          8|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    dut_cov   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    dut_cov   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    dut_cov   | return value |
|ap_done       | out |    1| ap_ctrl_hs |    dut_cov   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    dut_cov   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    dut_cov   | return value |
|X_address0    | out |   18|  ap_memory |       X      |     array    |
|X_ce0         | out |    1|  ap_memory |       X      |     array    |
|X_q0          |  in |   32|  ap_memory |       X      |     array    |
|XXT_address0  | out |   20|  ap_memory |      XXT     |     array    |
|XXT_ce0       | out |    1|  ap_memory |      XXT     |     array    |
|XXT_we0       | out |    1|  ap_memory |      XXT     |     array    |
|XXT_d0        | out |   32|  ap_memory |      XXT     |     array    |
|XXT_q0        |  in |   32|  ap_memory |      XXT     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

