
---------- Begin Simulation Statistics ----------
final_tick                               155044222000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 444945                       # Simulator instruction rate (inst/s)
host_mem_usage                                 668144                       # Number of bytes of host memory used
host_op_rate                                   445819                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   224.75                       # Real time elapsed on the host
host_tick_rate                              689861807                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.155044                       # Number of seconds simulated
sim_ticks                                155044222000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.550442                       # CPI: cycles per instruction
system.cpu.discardedOps                        190997                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        22811722                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.644977                       # IPC: instructions per cycle
system.cpu.numCycles                        155044222                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132232500                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75720                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        184497                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       461112                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          336                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       923615                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            336                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486339                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3736037                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81010                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104229                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102130                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.900248                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65249                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             694                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                287                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              407                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          170                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51560272                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51560272                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51560875                       # number of overall hits
system.cpu.dcache.overall_hits::total        51560875                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       489822                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         489822                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       497638                       # number of overall misses
system.cpu.dcache.overall_misses::total        497638                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24006537000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24006537000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24006537000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24006537000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52050094                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52050094                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52058513                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52058513                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009411                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009411                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009559                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009559                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49010.736553                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49010.736553                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48240.964315                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48240.964315                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       429249                       # number of writebacks
system.cpu.dcache.writebacks::total            429249                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31708                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31708                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31708                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31708                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       458114                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       458114                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       462066                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       462066                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20191305000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20191305000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20603230000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20603230000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008801                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008801                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008876                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008876                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44074.848182                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44074.848182                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44589.366021                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44589.366021                       # average overall mshr miss latency
system.cpu.dcache.replacements                 461042                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40858191                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40858191                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       242829                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        242829                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8538069000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8538069000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41101020                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41101020                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005908                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005908                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35160.829226                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35160.829226                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2588                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2588                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       240241                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       240241                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7916351000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7916351000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005845                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005845                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32951.706828                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32951.706828                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10702081                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10702081                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       246993                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       246993                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15468468000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15468468000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022558                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022558                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62627.151377                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62627.151377                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       217873                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       217873                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12274954000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12274954000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019899                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019899                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56339.950338                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56339.950338                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          603                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           603                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7816                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7816                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928376                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928376                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3952                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3952                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    411925000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    411925000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469414                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469414                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104232.034413                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104232.034413                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 155044222000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1011.422664                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52023017                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            462066                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            112.587849                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1011.422664                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987717                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987717                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          690                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208696422                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208696422                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 155044222000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 155044222000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 155044222000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42688174                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43477124                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025992                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      8529940                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8529940                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8529940                       # number of overall hits
system.cpu.icache.overall_hits::total         8529940                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          439                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            439                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          439                       # number of overall misses
system.cpu.icache.overall_misses::total           439                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47019000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47019000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47019000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47019000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8530379                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8530379                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8530379                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8530379                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 107104.783599                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 107104.783599                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 107104.783599                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 107104.783599                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           68                       # number of writebacks
system.cpu.icache.writebacks::total                68                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          439                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          439                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          439                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          439                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     46141000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     46141000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     46141000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     46141000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 105104.783599                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 105104.783599                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 105104.783599                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 105104.783599                       # average overall mshr miss latency
system.cpu.icache.replacements                     68                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8529940                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8529940                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          439                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           439                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47019000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47019000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8530379                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8530379                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 107104.783599                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 107104.783599                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          439                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          439                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     46141000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     46141000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 105104.783599                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105104.783599                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 155044222000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           312.946979                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8530379                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               439                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19431.387244                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   312.946979                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.611225                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.611225                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34121955                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34121955                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 155044222000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 155044222000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 155044222000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 155044222000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread17522.numOps               100196356                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   26                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               353693                       # number of demand (read+write) hits
system.l2.demand_hits::total                   353719                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  26                       # number of overall hits
system.l2.overall_hits::.cpu.data              353693                       # number of overall hits
system.l2.overall_hits::total                  353719                       # number of overall hits
system.l2.demand_misses::.cpu.inst                413                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             108373                       # number of demand (read+write) misses
system.l2.demand_misses::total                 108786                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               413                       # number of overall misses
system.l2.overall_misses::.cpu.data            108373                       # number of overall misses
system.l2.overall_misses::total                108786                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     44218000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11757334000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11801552000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     44218000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11757334000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11801552000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              439                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           462066                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               462505                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             439                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          462066                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              462505                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.940774                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.234540                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.235210                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.940774                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.234540                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.235210                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 107065.375303                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108489.513071                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108484.106411                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 107065.375303                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108489.513071                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108484.106411                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               49578                       # number of writebacks
system.l2.writebacks::total                     49578                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           413                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        108370                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            108783                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          413                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       108370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           108783                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35958000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9589664000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9625622000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35958000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9589664000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9625622000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.940774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.234534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.235204                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.940774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.234534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.235204                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87065.375303                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88490.024915                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88484.616162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87065.375303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88490.024915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88484.616162                       # average overall mshr miss latency
system.l2.replacements                          76050                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       429249                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           429249                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       429249                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       429249                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           66                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               66                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           66                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           66                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            138677                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                138677                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79196                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79196                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8705558000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8705558000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        217873                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            217873                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.363496                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.363496                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109924.213344                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109924.213344                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79196                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79196                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7121638000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7121638000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.363496                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.363496                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89924.213344                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89924.213344                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             26                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 26                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          413                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              413                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     44218000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     44218000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          439                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            439                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.940774                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.940774                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 107065.375303                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107065.375303                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          413                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          413                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35958000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35958000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.940774                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.940774                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87065.375303                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87065.375303                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        215016                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            215016                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        29177                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29177                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3051776000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3051776000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       244193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        244193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.119483                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.119483                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104595.263392                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104595.263392                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        29174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2468026000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2468026000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.119471                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.119471                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84596.764242                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84596.764242                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 155044222000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31935.430283                       # Cycle average of tags in use
system.l2.tags.total_refs                      923537                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    108818                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.486987                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.153890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        68.611385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31843.665008                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.971792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974592                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14885458                       # Number of tag accesses
system.l2.tags.data_accesses                 14885458                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 155044222000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     99156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    216740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005790200250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6014                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6014                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              407003                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              93268                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      108783                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      49578                       # Number of write requests accepted
system.mem_ctrls.readBursts                    217566                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    99156                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.78                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                217566                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                99156                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   94569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  102792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6014                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.176588                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.771235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    118.743060                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          6013     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6014                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6014                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.485035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.461925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.898301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4558     75.79%     75.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              105      1.75%     77.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1300     21.62%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      0.30%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.37%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.12%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6014                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13924224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6345984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     89.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  143691533000                       # Total gap between requests
system.mem_ctrls.avgGap                     907366.92                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13871360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6345024                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 340960.787303637771                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 89467119.903378278017                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 40923962.971028998494                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          826                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       216740                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        99156                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     27407000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7500512500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3336346580500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     33180.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34606.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  33647450.29                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13871360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13924224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6345984                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6345984                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          413                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       108370                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         108783                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        49578                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         49578                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       340961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     89467120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         89808081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       340961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       340961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     40930155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        40930155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     40930155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       340961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     89467120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       130738235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               217566                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               99141                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13704                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13742                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13726                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13696                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13690                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13550                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13564                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13308                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13662                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13608                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13464                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6210                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6209                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6100                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6144                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3448557000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1087830000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7527919500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15850.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34600.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              182968                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              86010                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.10                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.76                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        47729                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   424.673637                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   275.364057                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   384.174684                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1195      2.50%      2.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        24270     50.85%     53.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3405      7.13%     60.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2900      6.08%     66.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1019      2.13%     68.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1227      2.57%     71.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          885      1.85%     73.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          982      2.06%     75.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11846     24.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        47729                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13924224                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6345024                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               89.808081                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               40.923963                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 155044222000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       173037900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        91971825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      779716560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     260822520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12238711680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21306379410                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  41594767200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   76445407095                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   493.055504                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 107898777250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5177120000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  41968324750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       167747160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        89159730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      773704680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     256693500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12238711680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  20840935650                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  41986719840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   76353672240                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   492.463836                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 108922646250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5177120000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40944455750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 155044222000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              29587                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        49578                       # Transaction distribution
system.membus.trans_dist::CleanEvict            26136                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79196                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79196                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         29587                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       293280                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 293280                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20270208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20270208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            108783                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  108783    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              108783                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 155044222000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           581121000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1014995000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            244632                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       478827                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           68                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           58265                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           217873                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          217873                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           439                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       244193                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          946                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1385174                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1386120                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        64896                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    114088320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              114153216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           76050                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6345984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           538555                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000767                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027682                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 538142     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    413      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             538555                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 155044222000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2640883000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2195000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2310332997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
