[{"DBLP title": "Towards Pervasive and User Satisfactory CNN across GPU Microarchitectures.", "DBLP authors": ["Mingcong Song", "Yang Hu", "Huixiang Chen", "Tao Li"], "year": 2017, "MAG papers": [{"PaperId": 2613168994, "PaperTitle": "towards pervasive and user satisfactory cnn across gpu microarchitectures", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of florida", "university of florida", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "Near-Optimal Access Partitioning for Memory Hierarchies with Multiple Heterogeneous Bandwidth Sources.", "DBLP authors": ["Jayesh Gaur", "Mainak Chaudhuri", "Pradeep Ramachandran", "Sreenivas Subramoney"], "year": 2017, "MAG papers": [{"PaperId": 2612550760, "PaperTitle": "near optimal access partitioning for memory hierarchies with multiple heterogeneous bandwidth sources", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["techno india", "indian institute of technology kanpur", "intel"]}], "source": "ES"}, {"DBLP title": "NCAP: Network-Driven, Packet Context-Aware Power Management for Client-Server Architecture.", "DBLP authors": ["Mohammad Alian", "Ahmed H. M. O. Abulila", "Lokesh Jindal", "Daehoon Kim", "Nam Sung Kim"], "year": 2017, "MAG papers": [{"PaperId": 2613147674, "PaperTitle": "ncap network driven packet context aware power management for client server architecture", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of wisconsin madison", "national center for supercomputing applications"]}], "source": "ES"}, {"DBLP title": "Supporting Address Translation for Accelerator-Centric Architectures.", "DBLP authors": ["Yuchen Hao", "Zhenman Fang", "Glenn Reinman", "Jason Cong"], "year": 2017, "MAG papers": [{"PaperId": 2613639279, "PaperTitle": "supporting address translation for accelerator centric architectures", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Vulnerabilities in MLC NAND Flash Memory Programming: Experimental Analysis, Exploits, and Mitigation Techniques.", "DBLP authors": ["Yu Cai", "Saugata Ghose", "Yixin Luo", "Ken Mai", "Onur Mutlu", "Erich F. Haratsch"], "year": 2017, "MAG papers": [{"PaperId": 2612789561, "PaperTitle": "vulnerabilities in mlc nand flash memory programming experimental analysis exploits and mitigation techniques", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["carnegie mellon university", "eth zurich", "carnegie mellon university", "carnegie mellon university", "lsi corporation", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices.", "DBLP authors": ["Sang-uhn Cha", "Seongil O", "Hyunsung Shin", "Sangjoon Hwang", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Gyo-Young Jin", "Young Hoon Son", "Hyunyoon Cho", "Jung Ho Ahn", "Nam Sung Kim"], "year": 2017, "MAG papers": [{"PaperId": 2612114356, "PaperTitle": "defect analysis and cost effective resilience architecture for future dram devices", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["samsung", "national center for supercomputing applications", "seoul national university", "seoul national university", "samsung", "samsung", "samsung", "samsung", "samsung", "samsung", "samsung", "samsung"]}], "source": "ES"}, {"DBLP title": "Architecting an Energy-Efficient DRAM System for GPUs.", "DBLP authors": ["Niladrish Chatterjee", "Mike O'Connor", "Donghyuk Lee", "Daniel R. Johnson", "Stephen W. Keckler", "Minsoo Rhu", "William J. Dally"], "year": 2017, "MAG papers": [{"PaperId": 2612695082, "PaperTitle": "architecting an energy efficient dram system for gpus", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["stanford university", "nvidia", "nvidia", "nvidia", "nvidia", "nvidia", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Design and Analysis of an APU for Exascale Computing.", "DBLP authors": ["Thiruvengadam Vijayaraghavan", "Yasuko Eckert", "Gabriel H. Loh", "Michael J. Schulte", "Mike Ignatowski", "Bradford M. Beckmann", "William C. Brantley", "Joseph L. Greathouse", "Wei Huang", "Arun Karunanithi", "Onur Kayiran", "Mitesh R. Meswani", "Indrani Paul", "Matthew Poremba", "Steven Raasch", "Steven K. Reinhardt", "Greg Sadowski", "Vilas Sridharan"], "year": 2017, "MAG papers": [{"PaperId": 2593535610, "PaperTitle": "design and analysis of an apu for exascale computing", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["advanced micro devices", "advanced micro devices", "advanced micro devices", "university of wisconsin madison", "advanced micro devices", null, null, "advanced micro devices", "advanced micro devices", null, "advanced micro devices", "advanced micro devices", "advanced micro devices", "advanced micro devices", "pennsylvania state university", "advanced micro devices", "georgia institute of technology", null]}], "source": "ES"}, {"DBLP title": "BRAVO: Balanced Reliability-Aware Voltage Optimization.", "DBLP authors": ["Karthik Swaminathan", "Nandhini Chandramoorthy", "Chen-Yong Cher", "Ramon Bertran", "Alper Buyuktosunoglu", "Pradip Bose"], "year": 2017, "MAG papers": [{"PaperId": 2612994737, "PaperTitle": "bravo balanced reliability aware voltage optimization", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["ibm", "pennsylvania state university", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Maximizing Cache Performance Under Uncertainty.", "DBLP authors": ["Nathan Beckmann", "Daniel S\u00e1nchez"], "year": 2017, "MAG papers": [{"PaperId": 2613428007, "PaperTitle": "maximizing cache performance under uncertainty", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "SWAP: Effective Fine-Grain Management of Shared Last-Level Caches with Minimum Hardware Support.", "DBLP authors": ["Xiaodong Wang", "Shuang Chen", "Jeff Setter", "Jos\u00e9 F. Mart\u00ednez"], "year": 2017, "MAG papers": [{"PaperId": 2612089794, "PaperTitle": "swap effective fine grain management of shared last level caches with minimum hardware support", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, "cornell university", "cornell university", "cornell university"]}], "source": "ES"}, {"DBLP title": "A Split Cache Hierarchy for Enabling Data-Oriented Optimizations.", "DBLP authors": ["Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"], "year": 2017, "MAG papers": [{"PaperId": 2599920862, "PaperTitle": "a split cache hierarchy for enabling data oriented optimizations", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["uppsala university", "uppsala university", "uppsala university"]}], "source": "ES"}, {"DBLP title": "Fast and Accurate Exploration of Multi-level Caches Using Hierarchical Reuse Distance.", "DBLP authors": ["Rafael K. V. Maeda", "Qiong Cai", "Jiang Xu", "Zhe Wang", "Zhongyuan Tian"], "year": 2017, "MAG papers": [{"PaperId": 2612148068, "PaperTitle": "fast and accurate exploration of multi level caches using hierarchical reuse distance", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology", null]}], "source": "ES"}, {"DBLP title": "Enabling Effective Module-Oblivious Power Gating for Embedded Processors.", "DBLP authors": ["Hari Cherupalli", "Henry Duwe", "Weidong Ye", "Rakesh Kumar", "John Sartori"], "year": 2017, "MAG papers": [{"PaperId": 2612688648, "PaperTitle": "enabling effective module oblivious power gating for embedded processors", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of illinois at urbana champaign", "university of minnesota", "university of illinois at urbana champaign", "university of minnesota", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Application-Specific Performance-Aware Energy Optimization on Android Mobile Devices.", "DBLP authors": ["Karthik Rao", "Jun Wang", "Sudhakar Yalamanchili", "Yorai Wardi", "Handong Ye"], "year": 2017, "MAG papers": [{"PaperId": 2613370555, "PaperTitle": "application specific performance aware energy optimization on android mobile devices", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["georgia institute of technology", null, "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Fast Decentralized Power Capping for Server Clusters.", "DBLP authors": ["Reza Azimi", "Masoud Badiei", "Xin Zhan", "Na Li", "Sherief Reda"], "year": 2017, "MAG papers": [{"PaperId": 2612702391, "PaperTitle": "fast decentralized power capping for server clusters", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["brown university", "brown university", "brown university", "harvard university", "harvard university"]}], "source": "ES"}, {"DBLP title": "Random Folded Clos Topologies for Datacenter Networks.", "DBLP authors": ["Cristobal Camarero", "Carmen Mart\u00ednez", "Ram\u00f3n Beivide"], "year": 2017, "MAG papers": [{"PaperId": 2613073681, "PaperTitle": "random folded clos topologies for datacenter networks", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of cantabria", "university of cantabria", "university of cantabria"]}], "source": "ES"}, {"DBLP title": "Tiny Directory: Efficient Shared Memory in Many-Core Systems with Ultra-Low-Overhead Coherence Tracking.", "DBLP authors": ["Sudhanshu Shukla", "Mainak Chaudhuri"], "year": 2017, "MAG papers": [{"PaperId": 2613968258, "PaperTitle": "tiny directory efficient shared memory in many core systems with ultra low overhead coherence tracking", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["indian institute of technology kanpur", "indian institute of technology kanpur"]}], "source": "ES"}, {"DBLP title": "Partial Row Activation for Low-Power DRAM System.", "DBLP authors": ["Yebin Lee", "Hyeonggyu Kim", "Seokin Hong", "Soontae Kim"], "year": 2017, "MAG papers": [{"PaperId": 2607352011, "PaperTitle": "partial row activation for low power dram system", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["kaist", "kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Understanding and Optimizing Power Consumption in Memory Networks.", "DBLP authors": ["Xun Jian", "Pavan Kumar Hanumolu", "Rakesh Kumar"], "year": 2017, "MAG papers": [{"PaperId": 2612219836, "PaperTitle": "understanding and optimizing power consumption in memory networks", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies.", "DBLP authors": ["Hasan Hassan", "Nandita Vijaykumar", "Samira Manabi Khan", "Saugata Ghose", "Kevin K. Chang", "Gennady Pekhimenko", "Donghyuk Lee", "Oguz Ergin", "Onur Mutlu"], "year": 2017, "MAG papers": [{"PaperId": 2612835180, "PaperTitle": "softmc a flexible and practical open source infrastructure for enabling experimental dram studies", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["carnegie mellon university", "microsoft", "carnegie mellon university", "carnegie mellon university", "tobb university of economics and technology", "eth zurich", "carnegie mellon university", "university of virginia", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Static Bubble: A Framework for Deadlock-Free Irregular On-chip Topologies.", "DBLP authors": ["Aniruddh Ramrakhyani", "Tushar Krishna"], "year": 2017, "MAG papers": [{"PaperId": 2612262733, "PaperTitle": "static bubble a framework for deadlock free irregular on chip topologies", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["georgia institute of technology", null]}], "source": "ES"}, {"DBLP title": "Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links.", "DBLP authors": ["Sebastian Werner", "Javier Navaridas", "Mikel Luj\u00e1n"], "year": 2017, "MAG papers": [{"PaperId": 2595633882, "PaperTitle": "designing low power low latency networks on chip by optimally combining electrical and optical links", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of manchester", "university of manchester", "university of manchester"]}], "source": "ES"}, {"DBLP title": "Near-Ideal Networks-on-Chip for Servers.", "DBLP authors": ["Pejman Lotfi-Kamran", "Mehdi Modarressi", "Hamid Sarbazi-Azad"], "year": 2017, "MAG papers": [{"PaperId": 2612784457, "PaperTitle": "near ideal networks on chip for servers", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of tehran", "sharif university of technology", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems.", "DBLP authors": ["Paolo Grani", "Roberto Proietti", "Venkatesh Akella", "S. J. Ben Yoo"], "year": 2017, "MAG papers": [{"PaperId": 2612406526, "PaperTitle": "design and evaluation of awgr based photonic noc architectures for 2 5d integrated high performance computing systems", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of california davis", "university of california davis", "university of california davis", "university of california davis"]}], "source": "ES"}, {"DBLP title": "Secure Dynamic Memory Scheduling Against Timing Channel Attacks.", "DBLP authors": ["Yao Wang", "Benjamin Wu", "G. Edward Suh"], "year": 2017, "MAG papers": [{"PaperId": 2612480636, "PaperTitle": "secure dynamic memory scheduling against timing channel attacks", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, "cornell university", "cornell university"]}], "source": "ES"}, {"DBLP title": "Cold Boot Attacks are Still Hot: Security Analysis of Memory Scramblers in Modern Processors.", "DBLP authors": ["Salessawi Ferede Yitbarek", "Misiker Tadesse Aga", "Reetuparna Das", "Todd M. Austin"], "year": 2017, "MAG papers": [{"PaperId": 2613314374, "PaperTitle": "cold boot attacks are still hot security analysis of memory scramblers in modern processors", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of michigan", null, "university of michigan", null]}], "source": "ES"}, {"DBLP title": "Cooperative Path-ORAM for Effective Memory Bandwidth Sharing in Server Settings.", "DBLP authors": ["Rujia Wang", "Youtao Zhang", "Jun Yang"], "year": 2017, "MAG papers": [{"PaperId": 2613283858, "PaperTitle": "cooperative path oram for effective memory bandwidth sharing in server settings", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Camouflage: Memory Traffic Shaping to Mitigate Timing Attacks.", "DBLP authors": ["Yanqi Zhou", "Sameer Wagh", "Prateek Mittal", "David Wentzlaff"], "year": 2017, "MAG papers": [{"PaperId": 2613970414, "PaperTitle": "camouflage memory traffic shaping to mitigate timing attacks", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["princeton university", "princeton university", "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "SILC-FM: Subblocked InterLeaved Cache-Like Flat Memory Organization.", "DBLP authors": ["Jee Ho Ryoo", "Mitesh R. Meswani", "Andreas Prodromou", "Lizy K. John"], "year": 2017, "MAG papers": [{"PaperId": 2614002281, "PaperTitle": "silc fm subblocked interleaved cache like flat memory organization", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of texas at austin", "university of texas at austin", "advanced micro devices", null]}], "source": "ES"}, {"DBLP title": "ATOM: Atomic Durability in Non-volatile Memory through Hardware Logging.", "DBLP authors": ["Arpit Joshi", "Vijay Nagarajan", "Stratis Viglas", "Marcelo Cintra"], "year": 2017, "MAG papers": [{"PaperId": 2612252783, "PaperTitle": "atom atomic durability in non volatile memory through hardware logging", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": [null, "intel", null, null]}], "source": "ES"}, {"DBLP title": "KAML: A Flexible, High-Performance Key-Value SSD.", "DBLP authors": ["Yanqin Jin", "Hung-Wei Tseng", "Yannis Papakonstantinou", "Steven Swanson"], "year": 2017, "MAG papers": [{"PaperId": 2613596181, "PaperTitle": "kaml a flexible high performance key value ssd", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Balancing Performance and Lifetime of MLC PCM by Using a Region Retention Monitor.", "DBLP authors": ["Mingzhe Zhang", "Lunkai Zhang", "Lei Jiang", "Zhiyong Liu", "Frederic T. Chong"], "year": 2017, "MAG papers": [{"PaperId": 2612145524, "PaperTitle": "balancing performance and lifetime of mlc pcm by using a region retention monitor", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["chinese academy of sciences", "university of chicago", "indiana university bloomington", null, "university of chicago"]}], "source": "ES"}, {"DBLP title": "Reliability-Aware Scheduling on Heterogeneous Multicore Processors.", "DBLP authors": ["Ajeya Naithani", "Stijn Eyerman", "Lieven Eeckhout"], "year": 2017, "MAG papers": [{"PaperId": 2613221718, "PaperTitle": "reliability aware scheduling on heterogeneous multicore processors", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["intel", "ghent university", "ghent university"]}], "source": "ES"}, {"DBLP title": "Hipster: Hybrid Task Manager for Latency-Critical Cloud Workloads.", "DBLP authors": ["Rajiv Nishtala", "Paul M. Carpenter", "Vinicius Petrucci", "Xavier Martorell"], "year": 2017, "MAG papers": [{"PaperId": 2612225380, "PaperTitle": "hipster hybrid task manager for latency critical cloud workloads", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["polytechnic university of catalonia", "federal university of bahia", "barcelona supercomputing center", "barcelona supercomputing center"]}], "source": "ES"}, {"DBLP title": "Cooper: Task Colocation with Cooperative Games.", "DBLP authors": ["Qiuyun Llull", "Songchun Fan", "Seyed Majid Zahedi", "Benjamin C. Lee"], "year": 2017, "MAG papers": [{"PaperId": 2612254259, "PaperTitle": "cooper task colocation with cooperative games", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["duke university", "duke university", "duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "MemPod: A Clustered Architecture for Efficient and Scalable Migration in Flat Address Space Multi-level Memories.", "DBLP authors": ["Andreas Prodromou", "Mitesh R. Meswani", "Nuwan Jayasena", "Gabriel H. Loh", "Dean M. Tullsen"], "year": 2017, "MAG papers": [{"PaperId": 2612798083, "PaperTitle": "mempod a clustered architecture for efficient and scalable migration in flat address space multi level memories", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["advanced micro devices", "advanced micro devices", "georgia institute of technology", "university of california san diego", null]}], "source": "ES"}, {"DBLP title": "Exploring Hyperdimensional Associative Memory.", "DBLP authors": ["Mohsen Imani", "Abbas Rahimi", "Deqian Kong", "Tajana Rosing", "Jan M. Rabaey"], "year": 2017, "MAG papers": [{"PaperId": 2613567208, "PaperTitle": "exploring hyperdimensional associative memory", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego", "university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks.", "DBLP authors": ["Lifeng Nai", "Ramyad Hadidi", "Jaewoong Sim", "Hyojong Kim", "Pranith Kumar", "Hyesoon Kim"], "year": 2017, "MAG papers": [{"PaperId": 2612654866, "PaperTitle": "graphpim enabling instruction level pim offloading in graph computing frameworks", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "High-Bandwidth Low-Latency Approximate Interconnection Networks.", "DBLP authors": ["Daichi Fujiki", "Kiyo Ishii", "Ikki Fujiwara", "Hiroki Matsutani", "Hideharu Amano", "Henri Casanova", "Michihiro Koibuchi"], "year": 2017, "MAG papers": [{"PaperId": 2613484065, "PaperTitle": "high bandwidth low latency approximate interconnection networks", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["national institute of informatics", null, "national institute of informatics", null, "university of hawaii at manoa", "national institute of advanced industrial science and technology", "national institute of informatics"]}], "source": "ES"}, {"DBLP title": "Compute Caches.", "DBLP authors": ["Shaizeen Aga", "Supreet Jeloka", "Arun Subramaniyan", "Satish Narayanasamy", "David T. Blaauw", "Reetuparna Das"], "year": 2017, "MAG papers": [{"PaperId": 2613569094, "PaperTitle": "compute caches", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Boomerang: A Metadata-Free Architecture for Control Flow Delivery.", "DBLP authors": ["Rakesh Kumar", "Cheng-Chieh Huang", "Boris Grot", "Vijay Nagarajan"], "year": 2017, "MAG papers": [{"PaperId": 2613661332, "PaperTitle": "boomerang a metadata free architecture for control flow delivery", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "PABST: Proportionally Allocated Bandwidth at the Source and Target.", "DBLP authors": ["Derek R. Hower", "Harold W. Cain", "Carl A. Waldspurger"], "year": 2017, "MAG papers": [{"PaperId": 2612095586, "PaperTitle": "pabst proportionally allocated bandwidth at the source and target", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of wisconsin madison", null, "ibm"]}], "source": "ES"}, {"DBLP title": "SOUP-N-SALAD: Allocation-Oblivious Access Latency Reduction with Asymmetric DRAM Microarchitectures.", "DBLP authors": ["Yuhwan Ro", "Hyunyoon Cho", "Eojin Lee", "Daejin Jung", "Young Hoon Son", "Jung Ho Ahn", "Jae W. Lee"], "year": 2017, "MAG papers": [{"PaperId": 2612401491, "PaperTitle": "soup n salad allocation oblivious access latency reduction with asymmetric dram microarchitectures", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["seoul national university", "samsung", "samsung", "seoul national university", "seoul national university", "sungkyunkwan university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Transparent and Efficient CFI Enforcement with Intel Processor Trace.", "DBLP authors": ["Yutao Liu", "Peitao Shi", "Xinran Wang", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "year": 2017, "MAG papers": [{"PaperId": 2612611921, "PaperTitle": "transparent and efficient cfi enforcement with intel processor trace", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["shanghai jiao tong university", null, "shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university", null]}], "source": "ES"}, {"DBLP title": "PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning.", "DBLP authors": ["Linghao Song", "Xuehai Qian", "Hai Li", "Yiran Chen"], "year": 2017, "MAG papers": [{"PaperId": 2613989746, "PaperTitle": "pipelayer a pipelined reram based accelerator for deep learning", "Year": 2017, "CitationCount": 34, "EstimatedCitation": 69, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of southern california", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "FlexFlow: A Flexible Dataflow Accelerator Architecture for Convolutional Neural Networks.", "DBLP authors": ["Wenyan Lu", "Guihai Yan", "Jiajun Li", "Shijun Gong", "Yinhe Han", "Xiaowei Li"], "year": 2017, "MAG papers": [{"PaperId": 2612076670, "PaperTitle": "flexflow a flexible dataflow accelerator architecture for convolutional neural networks", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Needle: Leveraging Program Analysis to Analyze and Extract Accelerators from Whole Programs.", "DBLP authors": ["Snehasish Kumar", "Nick Sumner", "Vijayalakshmi Srinivasan", "Steve Margerm", "Arrvindh Shriraman"], "year": 2017, "MAG papers": [{"PaperId": 2613993827, "PaperTitle": "needle leveraging program analysis to analyze and extract accelerators from whole programs", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["simon fraser university", "ibm", "simon fraser university", null, "university of rochester"]}], "source": "ES"}, {"DBLP title": "Radiation-Induced Error Criticality in Modern HPC Parallel Accelerators.", "DBLP authors": ["Daniel Alfonso Gon\u00e7alves de Oliveira", "La\u00e9rcio Lima Pilla", "Mauricio Hanzich", "Vinicius Fratin", "Fernando Fernandes", "Caio B. Lunardi", "Jos\u00e9 Mar\u00eda Cela", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Paolo Rech"], "year": 2017, "MAG papers": [{"PaperId": 2605277893, "PaperTitle": "radiation induced error criticality in modern hpc parallel accelerators", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["barcelona supercomputing center", "universidade federal de santa catarina", "universidade federal do rio grande do sul", "universidade federal do rio grande do sul", "universidade federal do rio grande do sul", "universidade federal do rio grande do sul", "barcelona supercomputing center", "university of rio grande", "universidade federal do rio grande do sul", "universidade federal do rio grande do sul"]}], "source": "ES"}, {"DBLP title": "Pilot Register File: Energy Efficient Partitioned Register File for GPUs.", "DBLP authors": ["Mohammad Abdel-Majeed", "Alireza Shafaei", "Hyeran Jeon", "Massoud Pedram", "Murali Annavaram"], "year": 2017, "MAG papers": [{"PaperId": 2612048219, "PaperTitle": "pilot register file energy efficient partitioned register file for gpus", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of southern california", "university of southern california", "san jose state university", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "G-Scalar: Cost-Effective Generalized Scalar Execution Architecture for Power-Efficient GPUs.", "DBLP authors": ["Zhenhong Liu", "Syed Zohaib Gilani", "Murali Annavaram", "Nam Sung Kim"], "year": 2017, "MAG papers": [{"PaperId": 2613066110, "PaperTitle": "g scalar cost effective generalized scalar execution architecture for power efficient gpus", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of illinois at urbana champaign", "national center for supercomputing applications", "university of southern california", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Dynamic GPGPU Power Management Using Adaptive Model Predictive Control.", "DBLP authors": ["Abhinandan Majumdar", "Leonardo Piga", "Indrani Paul", "Joseph L. Greathouse", "Wei Huang", "David H. Albonesi"], "year": 2017, "MAG papers": [{"PaperId": 2611990469, "PaperTitle": "dynamic gpgpu power management using adaptive model predictive control", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["advanced micro devices", "state university of campinas", "advanced micro devices", "cornell university", "advanced micro devices", "cornell university"]}], "source": "ES"}, {"DBLP title": "Efficient Sequential Consistency in GPUs via Relativistic Cache Coherence.", "DBLP authors": ["Xiaowei Ren", "Mieszko Lis"], "year": 2017, "MAG papers": [{"PaperId": 2613380095, "PaperTitle": "efficient sequential consistency in gpus via relativistic cache coherence", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of british columbia", null]}], "source": "ES"}, {"DBLP title": "Processing-in-Memory Enabled Graphics Processors for 3D Rendering.", "DBLP authors": ["Chenhao Xie", "Shuaiwen Leon Song", "Jing Wang", "Weigong Zhang", "Xin Fu"], "year": 2017, "MAG papers": [{"PaperId": 2612735730, "PaperTitle": "processing in memory enabled graphics processors for 3d rendering", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["capital normal university", "capital normal university", "university of houston", "pacific northwest national laboratory", "university of houston"]}], "source": "ES"}, {"DBLP title": "Controlled Kernel Launch for Dynamic Parallelism in GPUs.", "DBLP authors": ["Xulong Tang", "Ashutosh Pattnaik", "Huaipan Jiang", "Onur Kayiran", "Adwait Jog", "Sreepathi Pai", "Mohamed Ibrahim", "Mahmut T. Kandemir", "Chita R. Das"], "year": 2017, "MAG papers": [{"PaperId": 2611998574, "PaperTitle": "controlled kernel launch for dynamic parallelism in gpus", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of texas at austin", null, "pennsylvania state university", "advanced micro devices", null, "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}]