// Seed: 3269301669
module module_0;
  logic id_1;
  ;
  final begin : LABEL_0
    if (1) begin : LABEL_1
      wait (-1);
      id_1 <= -1'b0;
    end
  end
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  always disable id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_5;
  ;
  assign id_1[-1] = 1 << 1;
  assign id_4 = -1;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout logic [7:0] id_1;
  assign id_1[1] = id_1;
  logic id_3;
  ;
  logic id_4, id_5, id_6, id_7, id_8;
  module_0 modCall_1 ();
endmodule
