// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _update_knn1_HH_
#define _update_knn1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "popcount.h"
#include "knn_cluster1_mux_cud.h"
#include "knn_cluster1_mul_dEe.h"
#include "update_knn1_trainbkb.h"

namespace ap_rtl {

struct update_knn1 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<32> > Input_1_V_V;
    sc_in< sc_logic > Input_1_V_V_ap_vld;
    sc_out< sc_logic > Input_1_V_V_ap_ack;
    sc_out< sc_lv<32> > Output_1_V_V_din;
    sc_in< sc_logic > Output_1_V_V_full_n;
    sc_out< sc_logic > Output_1_V_V_write;


    // Module declarations
    update_knn1(sc_module_name name);
    SC_HAS_PROCESS(update_knn1);

    ~update_knn1();

    sc_trace_file* mVcdFile;

    update_knn1_trainbkb* training_set_V_U;
    popcount* grp_popcount_fu_370;
    knn_cluster1_mux_cud<1,1,32,32,32,32,32,32,3,32>* knn_cluster1_mux_cud_U2;
    knn_cluster1_mul_dEe<1,1,17,15,32>* knn_cluster1_mul_dEe_U3;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<37> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<32> > index_4;
    sc_signal< sc_lv<9> > training_set_V_address0;
    sc_signal< sc_logic > training_set_V_ce0;
    sc_signal< sc_logic > training_set_V_we0;
    sc_signal< sc_lv<256> > training_set_V_d0;
    sc_signal< sc_lv<256> > training_set_V_q0;
    sc_signal< sc_lv<11> > knn_set_4_0;
    sc_signal< sc_lv<11> > knn_set_4_1;
    sc_signal< sc_lv<11> > knn_set_4_2;
    sc_signal< sc_lv<11> > knn_set_4_3;
    sc_signal< sc_lv<11> > knn_set_4_4;
    sc_signal< sc_lv<11> > knn_set_4_5;
    sc_signal< sc_logic > Input_1_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln4571_fu_430_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln4585_fu_466_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< bool > ap_block_pp1_stage1;
    sc_signal< sc_lv<1> > icmp_ln4585_reg_1255;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage2;
    sc_signal< bool > ap_block_pp1_stage2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage3;
    sc_signal< bool > ap_block_pp1_stage3;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage4;
    sc_signal< bool > ap_block_pp1_stage4;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage5;
    sc_signal< bool > ap_block_pp1_stage5;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage6;
    sc_signal< bool > ap_block_pp1_stage6;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage7;
    sc_signal< bool > ap_block_pp1_stage7;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > Output_1_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_lv<14> > i1_0_reg_204;
    sc_signal< sc_lv<9> > indvar_flatten_reg_226;
    sc_signal< sc_lv<2> > j_0_reg_237;
    sc_signal< sc_lv<8> > i4_0_reg_248;
    sc_signal< sc_lv<3> > indvar_flatten11_reg_259;
    sc_signal< sc_lv<2> > i_0_i_reg_270;
    sc_signal< sc_lv<32> > tmp_V_191_reg_281;
    sc_signal< sc_lv<32> > label_list_2_reg_294;
    sc_signal< sc_lv<32> > label_list_1_reg_307;
    sc_signal< sc_lv<32> > tmp_V_188_reg_320;
    sc_signal< sc_lv<32> > min_distance_list_2_reg_333;
    sc_signal< sc_lv<32> > min_distance_list_1_reg_346;
    sc_signal< sc_lv<2> > j_0_i_reg_359;
    sc_signal< sc_lv<32> > reg_399;
    sc_signal< bool > ap_block_state2;
    sc_signal< bool > ap_block_state11_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< bool > ap_block_state12_pp1_stage1_iter0;
    sc_signal< bool > ap_block_pp1_stage1_11001;
    sc_signal< bool > ap_block_state13_pp1_stage2_iter0;
    sc_signal< bool > ap_block_pp1_stage2_11001;
    sc_signal< bool > ap_block_state14_pp1_stage3_iter0;
    sc_signal< bool > ap_block_pp1_stage3_11001;
    sc_signal< bool > ap_block_state15_pp1_stage4_iter0;
    sc_signal< bool > ap_block_pp1_stage4_11001;
    sc_signal< bool > ap_block_state16_pp1_stage5_iter0;
    sc_signal< bool > ap_block_pp1_stage5_11001;
    sc_signal< bool > ap_block_state17_pp1_stage6_iter0;
    sc_signal< bool > ap_block_pp1_stage6_11001;
    sc_signal< bool > ap_block_state18_pp1_stage7_iter0;
    sc_signal< bool > ap_block_pp1_stage7_11001;
    sc_signal< bool > ap_block_state22;
    sc_signal< sc_lv<32> > reg_404;
    sc_signal< bool > ap_block_state23;
    sc_signal< sc_lv<32> > reg_408;
    sc_signal< bool > ap_block_state24;
    sc_signal< sc_lv<32> > reg_412;
    sc_signal< bool > ap_block_state25;
    sc_signal< sc_lv<32> > reg_416;
    sc_signal< bool > ap_block_state26;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > icmp_ln4568_fu_424_p2;
    sc_signal< sc_lv<1> > icmp_ln4568_reg_1233;
    sc_signal< sc_lv<9> > i_fu_436_p2;
    sc_signal< sc_lv<9> > i_reg_1240;
    sc_signal< sc_lv<32> > tmp_V_169_reg_1245;
    sc_signal< sc_lv<32> > tmp_V_170_reg_1250;
    sc_signal< sc_lv<14> > i_9_fu_472_p2;
    sc_signal< sc_lv<14> > i_9_reg_1259;
    sc_signal< sc_lv<4> > trunc_ln414_fu_526_p1;
    sc_signal< sc_lv<4> > trunc_ln414_reg_1264;
    sc_signal< bool > ap_block_state21;
    sc_signal< sc_lv<196> > lhs_V_fu_530_p8;
    sc_signal< sc_lv<196> > lhs_V_reg_1269;
    sc_signal< bool > ap_block_state27;
    sc_signal< sc_lv<1> > icmp_ln4653_fu_575_p2;
    sc_signal< sc_lv<1> > icmp_ln4653_reg_1274;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state28_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state29_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state30_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state31_pp2_stage0_iter3;
    sc_signal< bool > ap_block_state32_pp2_stage0_iter4;
    sc_signal< bool > ap_block_state33_pp2_stage0_iter5;
    sc_signal< bool > ap_block_state34_pp2_stage0_iter6;
    sc_signal< bool > ap_block_state35_pp2_stage0_iter7;
    sc_signal< bool > ap_block_state36_pp2_stage0_iter8;
    sc_signal< bool > ap_block_state37_pp2_stage0_iter9;
    sc_signal< bool > ap_block_state38_pp2_stage0_iter10;
    sc_signal< bool > ap_block_state39_pp2_stage0_iter11;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln4653_reg_1274_pp2_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln4653_reg_1274_pp2_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln4653_reg_1274_pp2_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln4653_reg_1274_pp2_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln4653_reg_1274_pp2_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln4653_reg_1274_pp2_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln4653_reg_1274_pp2_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln4653_reg_1274_pp2_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln4653_reg_1274_pp2_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln4653_reg_1274_pp2_iter10_reg;
    sc_signal< sc_lv<9> > add_ln4653_fu_581_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<8> > select_ln4659_fu_593_p3;
    sc_signal< sc_lv<8> > select_ln4659_reg_1283;
    sc_signal< sc_lv<8> > select_ln4659_reg_1283_pp2_iter1_reg;
    sc_signal< sc_lv<2> > select_ln4659_1_fu_611_p3;
    sc_signal< sc_lv<2> > select_ln4659_1_reg_1288;
    sc_signal< sc_lv<15> > mul_ln4659_fu_623_p2;
    sc_signal< sc_lv<15> > mul_ln4659_reg_1293;
    sc_signal< sc_lv<3> > select_ln4659_2_fu_647_p3;
    sc_signal< sc_lv<3> > select_ln4659_2_reg_1298;
    sc_signal< sc_lv<3> > select_ln4659_2_reg_1298_pp2_iter1_reg;
    sc_signal< sc_lv<3> > select_ln4659_2_reg_1298_pp2_iter2_reg;
    sc_signal< sc_lv<3> > select_ln4659_2_reg_1298_pp2_iter3_reg;
    sc_signal< sc_lv<3> > select_ln4659_2_reg_1298_pp2_iter4_reg;
    sc_signal< sc_lv<3> > select_ln4659_2_reg_1298_pp2_iter5_reg;
    sc_signal< sc_lv<3> > select_ln4659_2_reg_1298_pp2_iter6_reg;
    sc_signal< sc_lv<3> > select_ln4659_2_reg_1298_pp2_iter7_reg;
    sc_signal< sc_lv<3> > select_ln4659_2_reg_1298_pp2_iter8_reg;
    sc_signal< sc_lv<3> > select_ln4659_2_reg_1298_pp2_iter9_reg;
    sc_signal< sc_lv<3> > select_ln4659_2_reg_1298_pp2_iter10_reg;
    sc_signal< sc_lv<1> > select_ln4659_3_fu_661_p3;
    sc_signal< sc_lv<1> > select_ln4659_3_reg_1303;
    sc_signal< sc_lv<1> > select_ln4659_3_reg_1303_pp2_iter1_reg;
    sc_signal< sc_lv<1> > select_ln4659_3_reg_1303_pp2_iter2_reg;
    sc_signal< sc_lv<1> > select_ln4659_3_reg_1303_pp2_iter3_reg;
    sc_signal< sc_lv<1> > select_ln4659_3_reg_1303_pp2_iter4_reg;
    sc_signal< sc_lv<1> > select_ln4659_3_reg_1303_pp2_iter5_reg;
    sc_signal< sc_lv<1> > select_ln4659_3_reg_1303_pp2_iter6_reg;
    sc_signal< sc_lv<1> > select_ln4659_3_reg_1303_pp2_iter7_reg;
    sc_signal< sc_lv<1> > select_ln4659_3_reg_1303_pp2_iter8_reg;
    sc_signal< sc_lv<1> > select_ln4659_3_reg_1303_pp2_iter9_reg;
    sc_signal< sc_lv<8> > i_10_fu_669_p2;
    sc_signal< sc_lv<9> > trunc_ln4659_mid2_reg_1315;
    sc_signal< sc_lv<196> > ret_V_fu_704_p2;
    sc_signal< sc_lv<196> > ret_V_reg_1325;
    sc_signal< sc_lv<9> > select_ln4141_26_fu_745_p3;
    sc_signal< sc_lv<9> > select_ln4141_26_reg_1330;
    sc_signal< sc_lv<9> > select_ln4141_27_fu_761_p3;
    sc_signal< sc_lv<9> > select_ln4141_27_reg_1335;
    sc_signal< sc_lv<1> > icmp_ln4141_2_fu_768_p2;
    sc_signal< sc_lv<1> > icmp_ln4141_2_reg_1340;
    sc_signal< sc_lv<2> > select_ln4141_30_fu_788_p3;
    sc_signal< sc_lv<2> > select_ln4141_30_reg_1345;
    sc_signal< sc_lv<1> > icmp_ln4454_fu_901_p2;
    sc_signal< sc_lv<1> > icmp_ln4454_reg_1356;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< bool > ap_block_state41_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state42_pp3_stage0_iter1;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<3> > add_ln4454_fu_907_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<2> > select_ln4454_fu_963_p3;
    sc_signal< sc_lv<32> > min_distance_list_0_fu_1005_p8;
    sc_signal< sc_lv<32> > min_distance_list_0_reg_1370;
    sc_signal< sc_lv<2> > j_fu_1023_p2;
    sc_signal< sc_lv<32> > select_ln4474_fu_1147_p3;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_lv<32> > min_distance_list_2_23_fu_1155_p3;
    sc_signal< sc_lv<32> > select_ln4474_14_fu_1190_p3;
    sc_signal< sc_lv<32> > select_ln4474_15_fu_1198_p3;
    sc_signal< sc_lv<32> > select_ln4479_24_fu_1206_p3;
    sc_signal< sc_lv<32> > select_ln4479_25_fu_1214_p3;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state11;
    sc_signal< bool > ap_block_pp1_stage7_subdone;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state28;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter11;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state41;
    sc_signal< sc_lv<8> > grp_popcount_fu_370_ap_return;
    sc_signal< sc_lv<9> > i_0_reg_192;
    sc_signal< sc_lv<14> > ap_phi_mux_i1_0_phi_fu_208_p4;
    sc_signal< sc_lv<32> > empty_39_reg_215;
    sc_signal< bool > ap_block_state20;
    sc_signal< sc_lv<2> > ap_phi_mux_j_0_phi_fu_241_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<64> > zext_ln4574_fu_442_p1;
    sc_signal< sc_lv<64> > zext_ln4658_fu_695_p1;
    sc_signal< sc_lv<32> > add_ln4609_fu_514_p2;
    sc_signal< sc_lv<11> > zext_ln4150_21_fu_859_p1;
    sc_signal< sc_lv<1> > icmp_ln4149_fu_808_p2;
    sc_signal< sc_lv<3> > add_ln4150_fu_814_p2;
    sc_signal< sc_lv<11> > ap_sig_allocacmp_knn_set_4_0_load;
    sc_signal< sc_lv<11> > grp_load_fu_375_p1;
    sc_signal< sc_lv<11> > zext_ln4150_22_fu_849_p1;
    sc_signal< sc_lv<11> > ap_sig_allocacmp_knn_set_4_1_load;
    sc_signal< sc_lv<11> > grp_load_fu_383_p1;
    sc_signal< sc_lv<11> > zext_ln4150_23_fu_839_p1;
    sc_signal< sc_lv<11> > ap_sig_allocacmp_knn_set_4_2_load;
    sc_signal< sc_lv<11> > grp_load_fu_391_p1;
    sc_signal< sc_lv<11> > zext_ln4150_24_fu_829_p1;
    sc_signal< sc_lv<11> > ap_sig_allocacmp_knn_set_4_3_load;
    sc_signal< sc_lv<11> > grp_load_fu_379_p1;
    sc_signal< sc_lv<11> > zext_ln4150_25_fu_819_p1;
    sc_signal< sc_lv<11> > ap_sig_allocacmp_knn_set_4_4_load;
    sc_signal< sc_lv<11> > grp_load_fu_387_p1;
    sc_signal< sc_lv<11> > zext_ln4150_fu_869_p1;
    sc_signal< sc_lv<11> > ap_sig_allocacmp_knn_set_4_5_load;
    sc_signal< sc_lv<11> > grp_load_fu_395_p1;
    sc_signal< bool > ap_block_pp1_stage1_01001;
    sc_signal< bool > ap_block_pp1_stage2_01001;
    sc_signal< bool > ap_block_pp1_stage3_01001;
    sc_signal< bool > ap_block_pp1_stage4_01001;
    sc_signal< bool > ap_block_pp1_stage5_01001;
    sc_signal< bool > ap_block_pp1_stage6_01001;
    sc_signal< bool > ap_block_pp1_stage7_01001;
    sc_signal< bool > ap_block_pp1_stage0_01001;
    sc_signal< sc_lv<1> > trunc_ln4659_fu_551_p1;
    sc_signal< sc_lv<3> > shl_ln_fu_555_p3;
    sc_signal< sc_lv<3> > zext_ln4659_fu_547_p1;
    sc_signal< sc_lv<1> > icmp_ln4655_fu_587_p2;
    sc_signal< sc_lv<2> > add_ln4653_1_fu_601_p2;
    sc_signal< sc_lv<2> > mul_ln4659_fu_623_p1;
    sc_signal< sc_lv<1> > trunc_ln4659_1_fu_629_p1;
    sc_signal< sc_lv<3> > shl_ln4659_mid1_fu_633_p3;
    sc_signal< sc_lv<3> > zext_ln4659_1_fu_607_p1;
    sc_signal< sc_lv<3> > sub_ln4659_1_fu_641_p2;
    sc_signal< sc_lv<3> > sub_ln4659_fu_563_p2;
    sc_signal< sc_lv<1> > icmp_ln4141_7_fu_655_p2;
    sc_signal< sc_lv<1> > icmp_ln4141_fu_569_p2;
    sc_signal< sc_lv<32> > mul_ln4659_1_fu_1221_p2;
    sc_signal< sc_lv<9> > zext_ln4655_fu_687_p1;
    sc_signal< sc_lv<9> > add_ln4658_fu_690_p2;
    sc_signal< sc_lv<196> > rhs_V_fu_700_p1;
    sc_signal< sc_lv<9> > trunc_ln4141_fu_709_p1;
    sc_signal< sc_lv<9> > trunc_ln4141_21_fu_713_p1;
    sc_signal< sc_lv<9> > trunc_ln4141_22_fu_724_p1;
    sc_signal< sc_lv<9> > trunc_ln4141_23_fu_728_p1;
    sc_signal< sc_lv<9> > select_ln4141_25_fu_732_p3;
    sc_signal< sc_lv<9> > select_ln4141_fu_717_p3;
    sc_signal< sc_lv<1> > icmp_ln4141_1_fu_739_p2;
    sc_signal< sc_lv<9> > trunc_ln4141_24_fu_753_p1;
    sc_signal< sc_lv<9> > trunc_ln4141_25_fu_757_p1;
    sc_signal< sc_lv<1> > or_ln4141_fu_782_p2;
    sc_signal< sc_lv<2> > select_ln4141_29_fu_774_p3;
    sc_signal< sc_lv<9> > zext_ln4141_fu_796_p1;
    sc_signal< sc_lv<9> > select_ln4141_28_fu_800_p3;
    sc_signal< sc_lv<3> > zext_ln4141_5_fu_805_p1;
    sc_signal< sc_lv<1> > trunc_ln4463_fu_883_p1;
    sc_signal< sc_lv<3> > shl_ln5_fu_887_p3;
    sc_signal< sc_lv<3> > zext_ln4463_fu_879_p1;
    sc_signal< sc_lv<1> > icmp_ln4456_fu_913_p2;
    sc_signal< sc_lv<2> > add_ln4454_5_fu_927_p2;
    sc_signal< sc_lv<1> > trunc_ln4463_9_fu_937_p1;
    sc_signal< sc_lv<3> > shl_ln4463_mid1_fu_941_p3;
    sc_signal< sc_lv<3> > zext_ln4463_32_fu_933_p1;
    sc_signal< sc_lv<3> > sub_ln4463_5_fu_949_p2;
    sc_signal< sc_lv<3> > sub_ln4463_fu_895_p2;
    sc_signal< sc_lv<2> > select_ln4463_11_fu_919_p3;
    sc_signal< sc_lv<3> > select_ln4463_12_fu_955_p3;
    sc_signal< sc_lv<3> > zext_ln4463_5_fu_971_p1;
    sc_signal< sc_lv<32> > min_distance_list_0_fu_1005_p1;
    sc_signal< sc_lv<32> > min_distance_list_0_fu_1005_p2;
    sc_signal< sc_lv<32> > min_distance_list_0_fu_1005_p3;
    sc_signal< sc_lv<32> > min_distance_list_0_fu_1005_p4;
    sc_signal< sc_lv<32> > min_distance_list_0_fu_1005_p5;
    sc_signal< sc_lv<32> > min_distance_list_0_fu_1005_p6;
    sc_signal< sc_lv<3> > min_distance_list_0_fu_1005_p7;
    sc_signal< sc_lv<1> > icmp_ln4463_fu_1029_p2;
    sc_signal< sc_lv<1> > not_icmp_ln4463_fu_1047_p2;
    sc_signal< sc_lv<1> > icmp_ln4463_1_fu_1042_p2;
    sc_signal< sc_lv<6> > phitmp_i_1_cast_cast_fu_1053_p1;
    sc_signal< sc_lv<6> > select_ln4463_fu_1034_p3;
    sc_signal< sc_lv<6> > select_ln4463_9_fu_1057_p3;
    sc_signal< sc_lv<4> > tmp_12_fu_1074_p4;
    sc_signal< sc_lv<1> > icmp_ln4463_8_fu_1084_p2;
    sc_signal< sc_lv<2> > trunc_ln4463_10_fu_1065_p1;
    sc_signal< sc_lv<2> > phitmp_i_2_fu_1090_p3;
    sc_signal< sc_lv<1> > icmp_ln4463_2_fu_1069_p2;
    sc_signal< sc_lv<6> > phitmp_i_2_cast_cast_fu_1098_p1;
    sc_signal< sc_lv<6> > select_ln4463_10_fu_1102_p3;
    sc_signal< sc_lv<5> > tmp_13_fu_1110_p4;
    sc_signal< sc_lv<1> > icmp_ln4479_fu_1126_p2;
    sc_signal< sc_lv<1> > icmp_ln4474_fu_1120_p2;
    sc_signal< sc_lv<32> > select_ln4479_fu_1132_p3;
    sc_signal< sc_lv<32> > min_distance_list_2_22_fu_1140_p3;
    sc_signal< sc_lv<1> > icmp_ln4479_1_fu_1169_p2;
    sc_signal< sc_lv<1> > icmp_ln4474_1_fu_1163_p2;
    sc_signal< sc_lv<32> > label_list_2_9_fu_1175_p3;
    sc_signal< sc_lv<32> > min_distance_list_2_24_fu_1183_p3;
    sc_signal< sc_lv<17> > mul_ln4659_1_fu_1221_p0;
    sc_signal< sc_lv<15> > mul_ln4659_1_fu_1221_p1;
    sc_signal< sc_lv<37> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp1_stage1_subdone;
    sc_signal< bool > ap_block_pp1_stage2_subdone;
    sc_signal< bool > ap_block_pp1_stage3_subdone;
    sc_signal< bool > ap_block_pp1_stage4_subdone;
    sc_signal< bool > ap_block_pp1_stage5_subdone;
    sc_signal< bool > ap_block_pp1_stage6_subdone;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_lv<32> > mul_ln4659_1_fu_1221_p10;
    sc_signal< sc_lv<15> > mul_ln4659_fu_623_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<37> ap_ST_fsm_state1;
    static const sc_lv<37> ap_ST_fsm_state2;
    static const sc_lv<37> ap_ST_fsm_state3;
    static const sc_lv<37> ap_ST_fsm_state4;
    static const sc_lv<37> ap_ST_fsm_state5;
    static const sc_lv<37> ap_ST_fsm_state6;
    static const sc_lv<37> ap_ST_fsm_state7;
    static const sc_lv<37> ap_ST_fsm_state8;
    static const sc_lv<37> ap_ST_fsm_state9;
    static const sc_lv<37> ap_ST_fsm_state10;
    static const sc_lv<37> ap_ST_fsm_pp1_stage0;
    static const sc_lv<37> ap_ST_fsm_pp1_stage1;
    static const sc_lv<37> ap_ST_fsm_pp1_stage2;
    static const sc_lv<37> ap_ST_fsm_pp1_stage3;
    static const sc_lv<37> ap_ST_fsm_pp1_stage4;
    static const sc_lv<37> ap_ST_fsm_pp1_stage5;
    static const sc_lv<37> ap_ST_fsm_pp1_stage6;
    static const sc_lv<37> ap_ST_fsm_pp1_stage7;
    static const sc_lv<37> ap_ST_fsm_state20;
    static const sc_lv<37> ap_ST_fsm_state21;
    static const sc_lv<37> ap_ST_fsm_state22;
    static const sc_lv<37> ap_ST_fsm_state23;
    static const sc_lv<37> ap_ST_fsm_state24;
    static const sc_lv<37> ap_ST_fsm_state25;
    static const sc_lv<37> ap_ST_fsm_state26;
    static const sc_lv<37> ap_ST_fsm_state27;
    static const sc_lv<37> ap_ST_fsm_pp2_stage0;
    static const sc_lv<37> ap_ST_fsm_state40;
    static const sc_lv<37> ap_ST_fsm_pp3_stage0;
    static const sc_lv<37> ap_ST_fsm_state43;
    static const sc_lv<37> ap_ST_fsm_state44;
    static const sc_lv<37> ap_ST_fsm_state45;
    static const sc_lv<37> ap_ST_fsm_state46;
    static const sc_lv<37> ap_ST_fsm_state47;
    static const sc_lv<37> ap_ST_fsm_state48;
    static const sc_lv<37> ap_ST_fsm_state49;
    static const sc_lv<37> ap_ST_fsm_state50;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<11> ap_const_lv11_100;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<9> ap_const_lv9_1C2;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<14> ap_const_lv14_2166;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<8> ap_const_lv8_E1;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<15> ap_const_lv15_4650;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<6> ap_const_lv6_28;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<32> ap_const_lv32_CCCD;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Input_1_V_V_ap_ack();
    void thread_Input_1_V_V_blk_n();
    void thread_Output_1_V_V_blk_n();
    void thread_Output_1_V_V_din();
    void thread_Output_1_V_V_write();
    void thread_add_ln4150_fu_814_p2();
    void thread_add_ln4454_5_fu_927_p2();
    void thread_add_ln4454_fu_907_p2();
    void thread_add_ln4609_fu_514_p2();
    void thread_add_ln4653_1_fu_601_p2();
    void thread_add_ln4653_fu_581_p2();
    void thread_add_ln4658_fu_690_p2();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_pp1_stage2();
    void thread_ap_CS_fsm_pp1_stage3();
    void thread_ap_CS_fsm_pp1_stage4();
    void thread_ap_CS_fsm_pp1_stage5();
    void thread_ap_CS_fsm_pp1_stage6();
    void thread_ap_CS_fsm_pp1_stage7();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_01001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp1_stage1();
    void thread_ap_block_pp1_stage1_01001();
    void thread_ap_block_pp1_stage1_11001();
    void thread_ap_block_pp1_stage1_subdone();
    void thread_ap_block_pp1_stage2();
    void thread_ap_block_pp1_stage2_01001();
    void thread_ap_block_pp1_stage2_11001();
    void thread_ap_block_pp1_stage2_subdone();
    void thread_ap_block_pp1_stage3();
    void thread_ap_block_pp1_stage3_01001();
    void thread_ap_block_pp1_stage3_11001();
    void thread_ap_block_pp1_stage3_subdone();
    void thread_ap_block_pp1_stage4();
    void thread_ap_block_pp1_stage4_01001();
    void thread_ap_block_pp1_stage4_11001();
    void thread_ap_block_pp1_stage4_subdone();
    void thread_ap_block_pp1_stage5();
    void thread_ap_block_pp1_stage5_01001();
    void thread_ap_block_pp1_stage5_11001();
    void thread_ap_block_pp1_stage5_subdone();
    void thread_ap_block_pp1_stage6();
    void thread_ap_block_pp1_stage6_01001();
    void thread_ap_block_pp1_stage6_11001();
    void thread_ap_block_pp1_stage6_subdone();
    void thread_ap_block_pp1_stage7();
    void thread_ap_block_pp1_stage7_01001();
    void thread_ap_block_pp1_stage7_11001();
    void thread_ap_block_pp1_stage7_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state11_pp1_stage0_iter0();
    void thread_ap_block_state12_pp1_stage1_iter0();
    void thread_ap_block_state13_pp1_stage2_iter0();
    void thread_ap_block_state14_pp1_stage3_iter0();
    void thread_ap_block_state15_pp1_stage4_iter0();
    void thread_ap_block_state16_pp1_stage5_iter0();
    void thread_ap_block_state17_pp1_stage6_iter0();
    void thread_ap_block_state18_pp1_stage7_iter0();
    void thread_ap_block_state19_pp1_stage0_iter1();
    void thread_ap_block_state2();
    void thread_ap_block_state20();
    void thread_ap_block_state21();
    void thread_ap_block_state22();
    void thread_ap_block_state23();
    void thread_ap_block_state24();
    void thread_ap_block_state25();
    void thread_ap_block_state26();
    void thread_ap_block_state27();
    void thread_ap_block_state28_pp2_stage0_iter0();
    void thread_ap_block_state29_pp2_stage0_iter1();
    void thread_ap_block_state30_pp2_stage0_iter2();
    void thread_ap_block_state31_pp2_stage0_iter3();
    void thread_ap_block_state32_pp2_stage0_iter4();
    void thread_ap_block_state33_pp2_stage0_iter5();
    void thread_ap_block_state34_pp2_stage0_iter6();
    void thread_ap_block_state35_pp2_stage0_iter7();
    void thread_ap_block_state36_pp2_stage0_iter8();
    void thread_ap_block_state37_pp2_stage0_iter9();
    void thread_ap_block_state38_pp2_stage0_iter10();
    void thread_ap_block_state39_pp2_stage0_iter11();
    void thread_ap_block_state41_pp3_stage0_iter0();
    void thread_ap_block_state42_pp3_stage0_iter1();
    void thread_ap_condition_pp1_exit_iter0_state11();
    void thread_ap_condition_pp2_exit_iter0_state28();
    void thread_ap_condition_pp3_exit_iter0_state41();
    void thread_ap_done();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_idle();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_phi_mux_i1_0_phi_fu_208_p4();
    void thread_ap_phi_mux_j_0_phi_fu_241_p4();
    void thread_ap_ready();
    void thread_ap_sig_allocacmp_knn_set_4_0_load();
    void thread_ap_sig_allocacmp_knn_set_4_1_load();
    void thread_ap_sig_allocacmp_knn_set_4_2_load();
    void thread_ap_sig_allocacmp_knn_set_4_3_load();
    void thread_ap_sig_allocacmp_knn_set_4_4_load();
    void thread_ap_sig_allocacmp_knn_set_4_5_load();
    void thread_grp_load_fu_375_p1();
    void thread_grp_load_fu_379_p1();
    void thread_grp_load_fu_383_p1();
    void thread_grp_load_fu_387_p1();
    void thread_grp_load_fu_391_p1();
    void thread_grp_load_fu_395_p1();
    void thread_i_10_fu_669_p2();
    void thread_i_9_fu_472_p2();
    void thread_i_fu_436_p2();
    void thread_icmp_ln4141_1_fu_739_p2();
    void thread_icmp_ln4141_2_fu_768_p2();
    void thread_icmp_ln4141_7_fu_655_p2();
    void thread_icmp_ln4141_fu_569_p2();
    void thread_icmp_ln4149_fu_808_p2();
    void thread_icmp_ln4454_fu_901_p2();
    void thread_icmp_ln4456_fu_913_p2();
    void thread_icmp_ln4463_1_fu_1042_p2();
    void thread_icmp_ln4463_2_fu_1069_p2();
    void thread_icmp_ln4463_8_fu_1084_p2();
    void thread_icmp_ln4463_fu_1029_p2();
    void thread_icmp_ln4474_1_fu_1163_p2();
    void thread_icmp_ln4474_fu_1120_p2();
    void thread_icmp_ln4479_1_fu_1169_p2();
    void thread_icmp_ln4479_fu_1126_p2();
    void thread_icmp_ln4568_fu_424_p2();
    void thread_icmp_ln4571_fu_430_p2();
    void thread_icmp_ln4585_fu_466_p2();
    void thread_icmp_ln4653_fu_575_p2();
    void thread_icmp_ln4655_fu_587_p2();
    void thread_internal_ap_ready();
    void thread_j_fu_1023_p2();
    void thread_label_list_2_9_fu_1175_p3();
    void thread_lhs_V_fu_530_p8();
    void thread_min_distance_list_0_fu_1005_p1();
    void thread_min_distance_list_0_fu_1005_p2();
    void thread_min_distance_list_0_fu_1005_p3();
    void thread_min_distance_list_0_fu_1005_p4();
    void thread_min_distance_list_0_fu_1005_p5();
    void thread_min_distance_list_0_fu_1005_p6();
    void thread_min_distance_list_0_fu_1005_p7();
    void thread_min_distance_list_2_22_fu_1140_p3();
    void thread_min_distance_list_2_23_fu_1155_p3();
    void thread_min_distance_list_2_24_fu_1183_p3();
    void thread_mul_ln4659_1_fu_1221_p0();
    void thread_mul_ln4659_1_fu_1221_p1();
    void thread_mul_ln4659_1_fu_1221_p10();
    void thread_mul_ln4659_fu_623_p1();
    void thread_mul_ln4659_fu_623_p10();
    void thread_mul_ln4659_fu_623_p2();
    void thread_not_icmp_ln4463_fu_1047_p2();
    void thread_or_ln4141_fu_782_p2();
    void thread_phitmp_i_1_cast_cast_fu_1053_p1();
    void thread_phitmp_i_2_cast_cast_fu_1098_p1();
    void thread_phitmp_i_2_fu_1090_p3();
    void thread_real_start();
    void thread_ret_V_fu_704_p2();
    void thread_rhs_V_fu_700_p1();
    void thread_select_ln4141_25_fu_732_p3();
    void thread_select_ln4141_26_fu_745_p3();
    void thread_select_ln4141_27_fu_761_p3();
    void thread_select_ln4141_28_fu_800_p3();
    void thread_select_ln4141_29_fu_774_p3();
    void thread_select_ln4141_30_fu_788_p3();
    void thread_select_ln4141_fu_717_p3();
    void thread_select_ln4454_fu_963_p3();
    void thread_select_ln4463_10_fu_1102_p3();
    void thread_select_ln4463_11_fu_919_p3();
    void thread_select_ln4463_12_fu_955_p3();
    void thread_select_ln4463_9_fu_1057_p3();
    void thread_select_ln4463_fu_1034_p3();
    void thread_select_ln4474_14_fu_1190_p3();
    void thread_select_ln4474_15_fu_1198_p3();
    void thread_select_ln4474_fu_1147_p3();
    void thread_select_ln4479_24_fu_1206_p3();
    void thread_select_ln4479_25_fu_1214_p3();
    void thread_select_ln4479_fu_1132_p3();
    void thread_select_ln4659_1_fu_611_p3();
    void thread_select_ln4659_2_fu_647_p3();
    void thread_select_ln4659_3_fu_661_p3();
    void thread_select_ln4659_fu_593_p3();
    void thread_shl_ln4463_mid1_fu_941_p3();
    void thread_shl_ln4659_mid1_fu_633_p3();
    void thread_shl_ln5_fu_887_p3();
    void thread_shl_ln_fu_555_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_sub_ln4463_5_fu_949_p2();
    void thread_sub_ln4463_fu_895_p2();
    void thread_sub_ln4659_1_fu_641_p2();
    void thread_sub_ln4659_fu_563_p2();
    void thread_tmp_12_fu_1074_p4();
    void thread_tmp_13_fu_1110_p4();
    void thread_training_set_V_address0();
    void thread_training_set_V_ce0();
    void thread_training_set_V_d0();
    void thread_training_set_V_we0();
    void thread_trunc_ln4141_21_fu_713_p1();
    void thread_trunc_ln4141_22_fu_724_p1();
    void thread_trunc_ln4141_23_fu_728_p1();
    void thread_trunc_ln4141_24_fu_753_p1();
    void thread_trunc_ln4141_25_fu_757_p1();
    void thread_trunc_ln4141_fu_709_p1();
    void thread_trunc_ln414_fu_526_p1();
    void thread_trunc_ln4463_10_fu_1065_p1();
    void thread_trunc_ln4463_9_fu_937_p1();
    void thread_trunc_ln4463_fu_883_p1();
    void thread_trunc_ln4659_1_fu_629_p1();
    void thread_trunc_ln4659_fu_551_p1();
    void thread_zext_ln4141_5_fu_805_p1();
    void thread_zext_ln4141_fu_796_p1();
    void thread_zext_ln4150_21_fu_859_p1();
    void thread_zext_ln4150_22_fu_849_p1();
    void thread_zext_ln4150_23_fu_839_p1();
    void thread_zext_ln4150_24_fu_829_p1();
    void thread_zext_ln4150_25_fu_819_p1();
    void thread_zext_ln4150_fu_869_p1();
    void thread_zext_ln4463_32_fu_933_p1();
    void thread_zext_ln4463_5_fu_971_p1();
    void thread_zext_ln4463_fu_879_p1();
    void thread_zext_ln4574_fu_442_p1();
    void thread_zext_ln4655_fu_687_p1();
    void thread_zext_ln4658_fu_695_p1();
    void thread_zext_ln4659_1_fu_607_p1();
    void thread_zext_ln4659_fu_547_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
