--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 557648 paths analyzed, 39647 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.856ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_rom_constants/inst_rom_constants (RAMB16_X5Y7.ADDRA5), 110 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux (FF)
  Destination:          tfm_inst/inst_rom_constants/inst_rom_constants (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.796ns (Levels of Logic = 7)
  Clock Path Skew:      -0.060ns (1.740 - 1.800)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux to tfm_inst/inst_rom_constants/inst_rom_constants
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y76.YQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux
    SLICE_X51Y47.G3      net (fanout=313)      1.794   tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux
    SLICE_X51Y47.Y       Tilo                  0.194   inst_subfp/sig000005cc
                                                       tfm_inst/inst_CalculatePixOS/divfpce11
    SLICE_X51Y47.F4      net (fanout=5)        0.164   tfm_inst/inst_CalculatePixOS/N31
    SLICE_X51Y47.X       Tilo                  0.194   inst_subfp/sig000005cc
                                                       tfm_inst/rom_constants_2powx_4bit_en22
    SLICE_X58Y44.F4      net (fanout=1)        0.683   tfm_inst/rom_constants_2powx_4bit_en22
    SLICE_X58Y44.XMUX    Tif5x                 0.555   tfm_inst/inst_CalculateVdd/inst_ExtractVDDParameters/address_kvdd<0>
                                                       tfm_inst/rom_constants_2powx_4bit_en41_G
                                                       tfm_inst/rom_constants_2powx_4bit_en41
    SLICE_X60Y41.BX      net (fanout=12)       0.953   tfm_inst/rom_constants_2powx_4bit_en
    SLICE_X60Y41.XMUX    Tbxx                  0.513   tfm_inst/inst_CalculatePixOsCPSP/o_2powx_4bit_adr<2>
                                                       tfm_inst/inst_rom_constants/address<0>171
    SLICE_X61Y40.G1      net (fanout=1)        0.584   tfm_inst/inst_rom_constants/address<0>171
    SLICE_X61Y40.XMUX    Tif5x                 0.574   tfm_inst/inst_rom_constants/address<0>254
                                                       tfm_inst/inst_rom_constants/address<0>254_F
                                                       tfm_inst/inst_rom_constants/address<0>254
    SLICE_X61Y44.F3      net (fanout=1)        0.606   tfm_inst/inst_rom_constants/address<0>254
    SLICE_X61Y44.X       Tilo                  0.194   tfm_inst/inst_rom_constants/address<0>298
                                                       tfm_inst/inst_rom_constants/address<0>298
    SLICE_X57Y56.G1      net (fanout=1)        0.830   tfm_inst/inst_rom_constants/address<0>298
    SLICE_X57Y56.XMUX    Tif5x                 0.574   tfm_inst/inst_rom_constants/address<0>
                                                       tfm_inst/inst_rom_constants/address<0>3401
                                                       tfm_inst/inst_rom_constants/address<0>340_f5
    RAMB16_X5Y7.ADDRA5   net (fanout=1)        0.598   tfm_inst/inst_rom_constants/address<0>
    RAMB16_X5Y7.CLKA     Trcck_ADDRA           0.426   tfm_inst/inst_rom_constants/inst_rom_constants
                                                       tfm_inst/inst_rom_constants/inst_rom_constants
    -------------------------------------------------  ---------------------------
    Total                                      9.796ns (3.584ns logic, 6.212ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/ExtractOffsetParameters_mux (FF)
  Destination:          tfm_inst/inst_rom_constants/inst_rom_constants (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.732ns (Levels of Logic = 5)
  Clock Path Skew:      -0.072ns (1.740 - 1.812)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/ExtractOffsetParameters_mux to tfm_inst/inst_rom_constants/inst_rom_constants
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y70.YQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOS/ExtractOffsetParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/ExtractOffsetParameters_mux
    SLICE_X66Y36.F2      net (fanout=343)      3.294   tfm_inst/inst_CalculatePixOS/ExtractOffsetParameters_mux
    SLICE_X66Y36.X       Tilo                  0.195   tfm_inst/inst_rom_constants/address<0>108
                                                       tfm_inst/inst_rom_constants/address<0>108
    SLICE_X60Y41.F2      net (fanout=1)        0.942   tfm_inst/inst_rom_constants/address<0>108
    SLICE_X60Y41.XMUX    Tif5x                 0.555   tfm_inst/inst_CalculatePixOsCPSP/o_2powx_4bit_adr<2>
                                                       tfm_inst/inst_rom_constants/address<0>171_G
                                                       tfm_inst/inst_rom_constants/address<0>171
    SLICE_X61Y40.G1      net (fanout=1)        0.584   tfm_inst/inst_rom_constants/address<0>171
    SLICE_X61Y40.XMUX    Tif5x                 0.574   tfm_inst/inst_rom_constants/address<0>254
                                                       tfm_inst/inst_rom_constants/address<0>254_F
                                                       tfm_inst/inst_rom_constants/address<0>254
    SLICE_X61Y44.F3      net (fanout=1)        0.606   tfm_inst/inst_rom_constants/address<0>254
    SLICE_X61Y44.X       Tilo                  0.194   tfm_inst/inst_rom_constants/address<0>298
                                                       tfm_inst/inst_rom_constants/address<0>298
    SLICE_X57Y56.G1      net (fanout=1)        0.830   tfm_inst/inst_rom_constants/address<0>298
    SLICE_X57Y56.XMUX    Tif5x                 0.574   tfm_inst/inst_rom_constants/address<0>
                                                       tfm_inst/inst_rom_constants/address<0>3401
                                                       tfm_inst/inst_rom_constants/address<0>340_f5
    RAMB16_X5Y7.ADDRA5   net (fanout=1)        0.598   tfm_inst/inst_rom_constants/address<0>
    RAMB16_X5Y7.CLKA     Trcck_ADDRA           0.426   tfm_inst/inst_rom_constants/inst_rom_constants
                                                       tfm_inst/inst_rom_constants/inst_rom_constants
    -------------------------------------------------  ---------------------------
    Total                                      9.732ns (2.878ns logic, 6.854ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOS_mux_3 (FF)
  Destination:          tfm_inst/inst_rom_constants/inst_rom_constants (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.605ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOS_mux_3 to tfm_inst/inst_rom_constants/inst_rom_constants
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y51.YQ      Tcko                  0.340   tfm_inst/CalculatePixOS_mux_3
                                                       tfm_inst/CalculatePixOS_mux_3
    SLICE_X53Y59.G1      net (fanout=6)        1.685   tfm_inst/CalculatePixOS_mux_3
    SLICE_X53Y59.Y       Tilo                  0.194   N2186
                                                       tfm_inst/mem_signed256_ivalue<0>11
    SLICE_X53Y59.F2      net (fanout=17)       0.539   tfm_inst/N512
    SLICE_X53Y59.X       Tilo                  0.194   N2186
                                                       tfm_inst/rom_constants_2powx_p8_4bit_en_SW0
    SLICE_X59Y45.G4      net (fanout=2)        0.867   N2186
    SLICE_X59Y45.Y       Tilo                  0.194   tfm_inst/inst_CalculateVdd/inst_ExtractVDDParameters/o_kvdd<12>
                                                       tfm_inst/rom_constants_2powx_p8_4bit_en
    SLICE_X61Y41.G2      net (fanout=6)        0.746   tfm_inst/rom_constants_2powx_p8_4bit_en
    SLICE_X61Y41.Y       Tilo                  0.194   tfm_inst/inst_rom_constants/address<0>216
                                                       tfm_inst/inst_rom_constants/address<0>216_SW0
    SLICE_X61Y41.F4      net (fanout=1)        0.159   tfm_inst/inst_rom_constants/address<0>216_SW0/O
    SLICE_X61Y41.X       Tilo                  0.194   tfm_inst/inst_rom_constants/address<0>216
                                                       tfm_inst/inst_rom_constants/address<0>216
    SLICE_X61Y40.BX      net (fanout=1)        0.560   tfm_inst/inst_rom_constants/address<0>216
    SLICE_X61Y40.XMUX    Tbxx                  0.511   tfm_inst/inst_rom_constants/address<0>254
                                                       tfm_inst/inst_rom_constants/address<0>254
    SLICE_X61Y44.F3      net (fanout=1)        0.606   tfm_inst/inst_rom_constants/address<0>254
    SLICE_X61Y44.X       Tilo                  0.194   tfm_inst/inst_rom_constants/address<0>298
                                                       tfm_inst/inst_rom_constants/address<0>298
    SLICE_X57Y56.G1      net (fanout=1)        0.830   tfm_inst/inst_rom_constants/address<0>298
    SLICE_X57Y56.XMUX    Tif5x                 0.574   tfm_inst/inst_rom_constants/address<0>
                                                       tfm_inst/inst_rom_constants/address<0>3401
                                                       tfm_inst/inst_rom_constants/address<0>340_f5
    RAMB16_X5Y7.ADDRA5   net (fanout=1)        0.598   tfm_inst/inst_rom_constants/address<0>
    RAMB16_X5Y7.CLKA     Trcck_ADDRA           0.426   tfm_inst/inst_rom_constants/inst_rom_constants
                                                       tfm_inst/inst_rom_constants/inst_rom_constants
    -------------------------------------------------  ---------------------------
    Total                                      9.605ns (3.015ns logic, 6.590ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_27 (SLICE_X46Y152.BY), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux (FF)
  Destination:          tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.780ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (1.742 - 1.812)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux to tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y42.YQ      Tcko                  0.360   tfm_inst/inst_CalculateTa/i2c_mem_addra<5>
                                                       tfm_inst/CalculateAlphaComp_mux
    SLICE_X48Y153.F3     net (fanout=339)      6.538   tfm_inst/CalculateAlphaComp_mux
    SLICE_X48Y153.XMUX   Tif5x                 0.555   tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_mux0000<27>4
                                                       tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_mux0000<27>41
                                                       tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_mux0000<27>4_f5
    SLICE_X47Y152.F2     net (fanout=1)        0.747   tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_mux0000<27>4
    SLICE_X47Y152.X      Tilo                  0.194   tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_mux0000<27>18
                                                       tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_mux0000<27>18
    SLICE_X46Y152.BY     net (fanout=1)        0.308   tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_mux0000<27>18
    SLICE_X46Y152.CLK    Tsrck                 1.078   tfm_inst/inst_CalculateAlphaComp/mulfpa_internal<27>
                                                       tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_27
    -------------------------------------------------  ---------------------------
    Total                                      9.780ns (2.187ns logic, 7.593ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux (FF)
  Destination:          tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.699ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (1.742 - 1.812)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux to tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y42.YQ      Tcko                  0.360   tfm_inst/inst_CalculateTa/i2c_mem_addra<5>
                                                       tfm_inst/CalculateAlphaComp_mux
    SLICE_X48Y153.G1     net (fanout=339)      6.452   tfm_inst/CalculateAlphaComp_mux
    SLICE_X48Y153.XMUX   Tif5x                 0.560   tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_mux0000<27>4
                                                       tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_mux0000<27>42
                                                       tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_mux0000<27>4_f5
    SLICE_X47Y152.F2     net (fanout=1)        0.747   tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_mux0000<27>4
    SLICE_X47Y152.X      Tilo                  0.194   tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_mux0000<27>18
                                                       tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_mux0000<27>18
    SLICE_X46Y152.BY     net (fanout=1)        0.308   tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_mux0000<27>18
    SLICE_X46Y152.CLK    Tsrck                 1.078   tfm_inst/inst_CalculateAlphaComp/mulfpa_internal<27>
                                                       tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_27
    -------------------------------------------------  ---------------------------
    Total                                      9.699ns (2.192ns logic, 7.507ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux (FF)
  Destination:          tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.190ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (1.742 - 1.812)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux to tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y42.YQ      Tcko                  0.360   tfm_inst/inst_CalculateTa/i2c_mem_addra<5>
                                                       tfm_inst/CalculateAlphaComp_mux
    SLICE_X46Y143.G2     net (fanout=339)      3.882   tfm_inst/CalculateAlphaComp_mux
    SLICE_X46Y143.Y      Tilo                  0.195   tfm_inst/inst_CalculateAlphaCP/mulfpb_internal<27>
                                                       tfm_inst/CalculateAlphaComp_addfpr<27>1
    SLICE_X47Y152.G2     net (fanout=2)        0.757   tfm_inst/CalculateAlphaComp_addfpr<27>
    SLICE_X47Y152.Y      Tilo                  0.194   tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_mux0000<27>18
                                                       tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_mux0000<27>9
    SLICE_X47Y152.F3     net (fanout=1)        0.222   tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_mux0000<27>9
    SLICE_X47Y152.X      Tilo                  0.194   tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_mux0000<27>18
                                                       tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_mux0000<27>18
    SLICE_X46Y152.BY     net (fanout=1)        0.308   tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_mux0000<27>18
    SLICE_X46Y152.CLK    Tsrck                 1.078   tfm_inst/inst_CalculateAlphaComp/mulfpa_internal<27>
                                                       tfm_inst/inst_CalculateAlphaComp/mulfpa_internal_27
    -------------------------------------------------  ---------------------------
    Total                                      7.190ns (2.021ns logic, 5.169ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_divfp/blk000004ae (SLICE_X1Y36.CE), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux_1 (FF)
  Destination:          inst_divfp/blk000004ae (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.840ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux_1 to inst_divfp/blk000004ae
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y84.YQ      Tcko                  0.340   tfm_inst/ExtractAlphaParameters_mux_1
                                                       tfm_inst/ExtractAlphaParameters_mux_1
    SLICE_X52Y77.F4      net (fanout=4)        0.772   tfm_inst/ExtractAlphaParameters_mux_1
    SLICE_X52Y77.X       Tilo                  0.195   tfm_inst/inst_CalculateTo/subfpa_internal<0>
                                                       tfm_inst/mulfpa<0>132
    SLICE_X54Y73.F4      net (fanout=41)       0.568   tfm_inst/N532
    SLICE_X54Y73.X       Tilo                  0.195   N2259
                                                       tfm_inst/divfpond80_SW0
    SLICE_X50Y68.G3      net (fanout=1)        0.871   N2259
    SLICE_X50Y68.Y       Tilo                  0.195   tfm_inst/divfpce98
                                                       tfm_inst/divfpond80
    SLICE_X50Y68.F4      net (fanout=1)        0.159   tfm_inst/divfpond80/O
    SLICE_X50Y68.X       Tilo                  0.195   tfm_inst/divfpce98
                                                       tfm_inst/divfpond98
    SLICE_X48Y69.G3      net (fanout=1)        0.403   tfm_inst/divfpce98
    SLICE_X48Y69.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/addra<2>
                                                       tfm_inst/divfpond131_SW0
    SLICE_X48Y69.F3      net (fanout=1)        0.213   tfm_inst/divfpond131_SW0/O
    SLICE_X48Y69.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/addra<2>
                                                       tfm_inst/divfpond131
    SLICE_X1Y36.CE       net (fanout=858)      4.791   divfpce
    SLICE_X1Y36.CLK      Tceck                 0.553   inst_divfp/sig00000471
                                                       inst_divfp/blk000004ae
    -------------------------------------------------  ---------------------------
    Total                                      9.840ns (2.063ns logic, 7.777ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux_1 (FF)
  Destination:          inst_divfp/blk000004ae (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.737ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux_1 to inst_divfp/blk000004ae
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y81.YQ      Tcko                  0.340   tfm_inst/CalculateVirCompensated_mux_1
                                                       tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X54Y73.G1      net (fanout=4)        1.002   tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X54Y73.Y       Tilo                  0.195   N2259
                                                       tfm_inst/divfpa<0>1111
    SLICE_X54Y73.F3      net (fanout=66)       0.235   tfm_inst/N515
    SLICE_X54Y73.X       Tilo                  0.195   N2259
                                                       tfm_inst/divfpond80_SW0
    SLICE_X50Y68.G3      net (fanout=1)        0.871   N2259
    SLICE_X50Y68.Y       Tilo                  0.195   tfm_inst/divfpce98
                                                       tfm_inst/divfpond80
    SLICE_X50Y68.F4      net (fanout=1)        0.159   tfm_inst/divfpond80/O
    SLICE_X50Y68.X       Tilo                  0.195   tfm_inst/divfpce98
                                                       tfm_inst/divfpond98
    SLICE_X48Y69.G3      net (fanout=1)        0.403   tfm_inst/divfpce98
    SLICE_X48Y69.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/addra<2>
                                                       tfm_inst/divfpond131_SW0
    SLICE_X48Y69.F3      net (fanout=1)        0.213   tfm_inst/divfpond131_SW0/O
    SLICE_X48Y69.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/addra<2>
                                                       tfm_inst/divfpond131
    SLICE_X1Y36.CE       net (fanout=858)      4.791   divfpce
    SLICE_X1Y36.CLK      Tceck                 0.553   inst_divfp/sig00000471
                                                       inst_divfp/blk000004ae
    -------------------------------------------------  ---------------------------
    Total                                      9.737ns (2.063ns logic, 7.674ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux_1 (FF)
  Destination:          inst_divfp/blk000004ae (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.697ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux_1 to inst_divfp/blk000004ae
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y81.YQ      Tcko                  0.340   tfm_inst/CalculateVirCompensated_mux_1
                                                       tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X52Y77.F3      net (fanout=4)        0.629   tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X52Y77.X       Tilo                  0.195   tfm_inst/inst_CalculateTo/subfpa_internal<0>
                                                       tfm_inst/mulfpa<0>132
    SLICE_X54Y73.F4      net (fanout=41)       0.568   tfm_inst/N532
    SLICE_X54Y73.X       Tilo                  0.195   N2259
                                                       tfm_inst/divfpond80_SW0
    SLICE_X50Y68.G3      net (fanout=1)        0.871   N2259
    SLICE_X50Y68.Y       Tilo                  0.195   tfm_inst/divfpce98
                                                       tfm_inst/divfpond80
    SLICE_X50Y68.F4      net (fanout=1)        0.159   tfm_inst/divfpond80/O
    SLICE_X50Y68.X       Tilo                  0.195   tfm_inst/divfpce98
                                                       tfm_inst/divfpond98
    SLICE_X48Y69.G3      net (fanout=1)        0.403   tfm_inst/divfpce98
    SLICE_X48Y69.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/addra<2>
                                                       tfm_inst/divfpond131_SW0
    SLICE_X48Y69.F3      net (fanout=1)        0.213   tfm_inst/divfpond131_SW0/O
    SLICE_X48Y69.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/addra<2>
                                                       tfm_inst/divfpond131
    SLICE_X1Y36.CE       net (fanout=858)      4.791   divfpce
    SLICE_X1Y36.CLK      Tceck                 0.553   inst_divfp/sig00000471
                                                       inst_divfp/blk000004ae
    -------------------------------------------------  ---------------------------
    Total                                      9.697ns (2.063ns logic, 7.634ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X6Y21.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_2 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns (0.868 - 1.000)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_2 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y171.XQ     Tcko                  0.313   dualmem_addra<2>
                                                       dualmem_addra_2
    RAMB16_X6Y21.ADDRA6  net (fanout=2)        0.335   dualmem_addra<2>
    RAMB16_X6Y21.CLKA    Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (-0.009ns logic, 0.335ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_sqrtfp2/blk000000a2 (SLICE_X78Y158.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_sqrtfp2/blk000000ef (FF)
  Destination:          inst_sqrtfp2/blk000000a2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.563ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (2.088 - 1.983)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_sqrtfp2/blk000000ef to inst_sqrtfp2/blk000000a2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y161.YQ     Tcko                  0.331   inst_sqrtfp2/sig000001bb
                                                       inst_sqrtfp2/blk000000ef
    SLICE_X78Y158.BY     net (fanout=2)        0.313   inst_sqrtfp2/sig000001bb
    SLICE_X78Y158.CLK    Tckdi       (-Th)     0.081   inst_sqrtfp2/sig00000212
                                                       inst_sqrtfp2/blk000000a2
    -------------------------------------------------  ---------------------------
    Total                                      0.563ns (0.250ns logic, 0.313ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X6Y22.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_7 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.334ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns (0.865 - 0.997)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_7 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y181.YQ     Tcko                  0.331   dualmem_addra<6>
                                                       dualmem_addra_7
    RAMB16_X6Y22.ADDRA11 net (fanout=2)        0.325   dualmem_addra<7>
    RAMB16_X6Y22.CLKA    Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.334ns (0.009ns logic, 0.325ns route)
                                                       (2.7% logic, 97.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X6Y22.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X6Y21.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Logical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Location pin: RAMB16_X6Y12.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.856|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 557648 paths, 0 nets, and 68560 connections

Design statistics:
   Minimum period:   9.856ns{1}   (Maximum frequency: 101.461MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 13 14:16:27 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 726 MB



