/* tlsr_display_test.c -- targets/telink-tlsr's image path, driver included, down to the wire.
 *
 * Runs od_xfer_tlsr.c's hooks over the imported Firmware_NRF52 drivers (UC81xx.c, SSD16xx.c,
 * epd_models.c) and the bit-banged epd_io.c, against a fake tlsr_port that decodes CS/SCLK/MOSI/DC
 * back into (command | data, byte) records. So a pass means the bytes a panel controller would
 * clock in are the right ones: every image byte, in the right plane, after the right RAM command,
 * followed by a refresh and deep sleep.
 *
 * What it cannot prove: the TLSR825x GPIO registers, bit timing against a real controller, or the
 * busy line's real polarity on a given tag. Those need hardware. */

#include "od_xfer_app.h"

#include "EPD_driver.h"
#include "od_check.h"
#include "od_boot_screen.h"
#include "od_config.h"
#include "od_tlsr.h"
#include "od_txq.h"
#include "od_zlib_inflate.h"
#include "epd_port.h"
#include "tlsr_port.h"

#include <stdbool.h>
#include <stdint.h>
#include <string.h>

/* --------------------------------------------------------------- fake SPI wire decoder --- */

enum { P_MOSI = 1, P_SCLK = 2, P_CS = 3, P_DC = 4, P_RST = 5, P_BUSY = 6, P_PWR = 7, P_CS2 = 8 };

#define LOG_MAX 200000u
static struct { uint8_t dc, b, cs; } s_log[LOG_MAX];   /* cs: bit 0 = P_CS low, bit 1 = P_CS2 low */
static uint32_t s_log_n;
static uint8_t  s_level[32];
static uint8_t  s_shift, s_bits;
static bool     s_busy_idle_level;     /* level the busy line reads when the panel is idle */
static bool     s_busy_stuck;          /* never go idle: exercises the timeout path */
static int      s_pwr_at_first_byte;   /* P_PWR level when the first SPI byte completed, -1 = none */
static bool     s_pwr_driven;          /* P_PWR is an output (not released to float) */

void tlsr_port_gpio_output(uint8_t pin, bool level)
{
    if (pin == P_PWR) s_pwr_driven = true;
    tlsr_port_gpio_write(pin, level);
}
void tlsr_port_gpio_input(uint8_t pin, uint8_t pull) { (void)pull; if (pin == P_PWR) s_pwr_driven = false; }
void tlsr_port_gpio_release(uint8_t pin) { if (pin == P_PWR) s_pwr_driven = false; }

void tlsr_port_gpio_write(uint8_t pin, bool level)
{
    if (pin >= 32u) return;
    if ((pin == P_CS || pin == P_CS2) && level && s_bits != 0u) {
        s_bits = 0u;                               /* partial byte discarded at CS high */
    }
    if (pin == P_SCLK && level && !s_level[P_SCLK] && (!s_level[P_CS] || !s_level[P_CS2])) {
        s_shift = (uint8_t)((s_shift << 1) | (s_level[P_MOSI] ? 1u : 0u));
        if (++s_bits == 8u) {
            if (s_log_n == 0u) s_pwr_at_first_byte = s_level[P_PWR];
            if (s_log_n < LOG_MAX) {
                s_log[s_log_n].dc = s_level[P_DC];
                s_log[s_log_n].b = s_shift;
                s_log[s_log_n].cs = (uint8_t)((s_level[P_CS] ? 0u : 1u) | (s_level[P_CS2] ? 0u : 2u));
                s_log_n++;
            }
            s_bits = 0u;
        }
    }
    s_level[pin] = level ? 1u : 0u;
}

/* The panel's temperature register, clocked out MSB first on MOSI when the driver reads. */
static uint8_t s_temp_byte = 23u;
static uint8_t s_read_bit;

bool tlsr_port_gpio_read(uint8_t pin)
{
    if (pin == P_BUSY) return s_busy_stuck ? !s_busy_idle_level : s_busy_idle_level;
    if (pin == P_MOSI) return ((s_temp_byte >> (7u - (s_read_bit++ & 7u))) & 1u) != 0u;
    return false;
}

void tlsr_port_delay_us(uint32_t us) { (void)us; }
void tlsr_port_mac(uint8_t out[6]) { static const uint8_t m[6] = {0x92, 0xa9, 0x80, 1, 2, 3}; memcpy(out, m, 6); }
void tlsr_port_service_stack(void) { }
static int s_awake_depth;              /* the panel's hold must always be released */
void tlsr_port_stay_awake(uint8_t holder, bool on)
{
    if (holder == TLSR_PORT_AWAKE_PANEL) s_awake_depth = on ? 1 : 0;
}

/* ------------------------------------------------------------------ other link stubs --- */

static struct od_config s_cfg;
static int s_temp_reported = -128;
void od_tlsr_set_temperature(int8_t c) { s_temp_reported = c; }
float od_tlsr_battery_volts(void) { return -1.0f; }
float od_tlsr_temperature_c(void) { return -1000.0f; }
const struct od_config *od_tlsr_config(void) { return &s_cfg; }
uint32_t od_hal_uptime_ms(void) { return 0u; }
od_txq_status_t od_txq_flush(uint32_t now_ms, uint32_t deadline_ms)
{
    (void)now_ms; (void)deadline_ms;
    return OD_TXQ_OK;
}
void od_zlib_stream_reset(uint32_t n) { (void)n; }
od_zlib_status_t od_zlib_stream_push(const uint8_t *in, size_t len, bool final)
{ (void)in; (void)len; (void)final; return (od_zlib_status_t)0; }
od_zlib_status_t od_zlib_stream_poll(uint8_t *out, size_t cap, size_t *produced)
{ (void)out; (void)cap; (void)produced; return (od_zlib_status_t)0; }
const char *od_zlib_stream_error(void) { return ""; }
uint32_t od_zlib_stream_output_count(void) { return 0u; }

/* ----------------------------------------------------------------------------- helpers --- */

static void set_panel(uint16_t ic, uint16_t w, uint16_t h, uint8_t scheme)
{
    memset(&s_cfg, 0, sizeof(s_cfg));
    s_cfg.display_count = 1u;
    s_cfg.displays[0].panel_ic_type = ic;
    s_cfg.displays[0].pixel_width = w;
    s_cfg.displays[0].pixel_height = h;
    s_cfg.displays[0].color_scheme = scheme;
    s_cfg.displays[0].data_pin = P_MOSI;
    s_cfg.displays[0].clk_pin = P_SCLK;
    s_cfg.displays[0].cs_pin = P_CS;
    s_cfg.displays[0].dc_pin = P_DC;
    s_cfg.displays[0].reset_pin = P_RST;
    s_cfg.displays[0].busy_pin = P_BUSY;
    s_cfg.system_config.pwr_pin = 0xFFu;
    memset(s_level, 0, sizeof(s_level));
    s_level[P_CS] = 1u;
    s_level[P_CS2] = 1u;
    s_log_n = 0u;
    s_bits = 0u;
    s_busy_stuck = false;
    s_pwr_at_first_byte = -1;
    s_pwr_driven = false;
}

/* Index of the n-th (0-based) command byte `cmd` in the log, or -1. */
static long find_cmd(uint8_t cmd, unsigned nth)
{
    uint32_t i;
    for (i = 0; i < s_log_n; ++i) {
        if (s_log[i].dc == 0u && s_log[i].b == cmd && nth-- == 0u) return (long)i;
    }
    return -1;
}

/* True when command `cmd` occurs anywhere after log index `after` (the refresh after the image;
 * SSD panels also issue an activation before it, to load the temperature). */
static bool cmd_after(uint8_t cmd, long after)
{
    unsigned nth;
    long at;
    for (nth = 0; (at = find_cmd(cmd, nth)) >= 0; ++nth) {
        if (at > after) return true;
    }
    return false;
}

/* The data bytes following the command at `at`, up to the next command. */
static uint32_t data_after(long at, const uint8_t **unused, uint8_t *out, uint32_t cap)
{
    uint32_t n = 0u, i;
    (void)unused;
    for (i = (uint32_t)at + 1u; i < s_log_n && s_log[i].dc == 1u; ++i) {
        if (n < cap) out[n] = s_log[i].b;
        n++;
    }
    return n;
}

static uint8_t s_img[170000];
static uint8_t s_got[170000];

static void fill(uint32_t n, uint32_t seed)
{
    uint32_t i;
    for (i = 0; i < n; ++i) s_img[i] = (uint8_t)((seed = seed * 1103515245u + 12345u) >> 16);
}

/* Stream `n` bytes as od_xfer would: chunks of `chunk`, running offset. */
static bool stream(uint32_t n, uint32_t chunk)
{
    uint32_t off = 0u;
    while (off < n) {
        uint32_t k = (n - off) < chunk ? (n - off) : chunk;
        if (od_xfer_app_write(off, od_span_make(s_img + off, k)) != k) return false;
        off += k;
    }
    return true;
}

static bool begin(void)
{
    od_xfer_panel_info_t info;
    if (!od_xfer_app_panel_info(&info)) return false;
    od_xfer_app_prepare_start();
    return od_xfer_app_begin_full(&info.geometry);
}

/* ------------------------------------------------------------------------------ cases --- */

static void test_uc8176_bwr(void)
{
    bool completed = false;
    long dtm1, dtm2;

    CASE("UC8176 4.2 BWR: both planes, refresh, sleep");
    set_panel(1002u, 400u, 300u, OD_COLOR_SCHEME_BWR);
    s_busy_idle_level = true;                        /* UC81xx: busy is active low */
    fill(30000u, 7u);
    CHECK(begin());
    CHECK(stream(30000u, 244u));
    CHECK(od_xfer_app_refresh(0u, &completed));
    CHECK(completed);

    dtm1 = find_cmd(UC81xx_DTM1, 0u);
    dtm2 = find_cmd(UC81xx_DTM2, 0u);
    CHECK(dtm1 >= 0 && dtm2 > dtm1);
    CHECK(data_after(dtm1, NULL, s_got, sizeof(s_got)) == 15000u);
    CHECK(memcmp(s_got, s_img, 15000u) == 0);
    CHECK(data_after(dtm2, NULL, s_got, sizeof(s_got)) == 15000u);
    CHECK(memcmp(s_got, s_img + 15000u, 15000u) == 0);
    CHECK(find_cmd(UC81xx_DRF, 0u) > dtm2);           /* refresh after the image */
    CHECK(find_cmd(UC81xx_DSLP, 0u) > find_cmd(UC81xx_DRF, 0u));
    CHECK(find_cmd(UC81xx_DTM1, 1u) < 0);             /* each plane opened exactly once */
    CHECK(find_cmd(UC81xx_DTM2, 1u) < 0);
}

static void test_ssd1619_bw_odd_chunks(void)
{
    bool completed = false;
    long ram;

    CASE("SSD1619 4.2 BW: one plane, odd chunking");
    set_panel(1003u, 400u, 300u, OD_COLOR_SCHEME_MONO);
    s_busy_idle_level = false;                       /* SSD16xx: busy is active high */
    fill(15000u, 99u);
    CHECK(begin());
    CHECK(stream(15000u, 97u));                      /* crosses every 255-byte driver chunk */
    CHECK(od_xfer_app_refresh(0u, &completed));
    CHECK(completed);

    ram = find_cmd(SSD16xx_WRITE_RAM1, 0u);
    CHECK(ram >= 0);
    CHECK(data_after(ram, NULL, s_got, sizeof(s_got)) == 15000u);
    CHECK(memcmp(s_got, s_img, 15000u) == 0);
    CHECK(find_cmd(SSD16xx_WRITE_RAM1, 1u) < 0);
    CHECK(find_cmd(SSD16xx_WRITE_RAM2, 0u) < 0);
    CHECK(cmd_after(SSD16xx_MASTER_ACTIVATE, ram));
}

static void test_plane_boundary_in_one_write(void)
{
    long dtm2;

    CASE("one write spanning the plane boundary is split at it");
    set_panel(1002u, 400u, 300u, OD_COLOR_SCHEME_BWR);
    s_busy_idle_level = true;
    fill(30000u, 3u);
    CHECK(begin());
    CHECK(stream(14990u, 244u));
    CHECK(od_xfer_app_write(14990u, od_span_make(s_img + 14990u, 20u)) == 20u);
    CHECK(stream(0u, 1u));
    dtm2 = find_cmd(UC81xx_DTM2, 0u);
    CHECK(dtm2 >= 0);
    CHECK(data_after(dtm2, NULL, s_got, sizeof(s_got)) == 10u);
    CHECK(memcmp(s_got, s_img + 15000u, 10u) == 0);
    od_xfer_app_abort(OD_XFER_ABORT_RESET);
}

static void test_active_low_panel_power(void)
{
    bool completed = false;

    CASE("panel power: parked off, asserted LOW while driving, driven off (not floated) after");
    set_panel(1022u, 296u, 152u, OD_COLOR_SCHEME_BWR);
    s_cfg.system_config.pwr_pin = P_PWR;
    s_busy_idle_level = false;
    epd_io_park_power(P_PWR);
    CHECK(s_pwr_driven && s_level[P_PWR] == 1u);       /* off before any transfer */
    fill(2u * (296u / 8u) * 152u, 11u);                 /* two 37-byte x 152-row planes */
    CHECK(begin());
    CHECK(stream(2u * (296u / 8u) * 152u, 244u));
    CHECK(s_pwr_at_first_byte == 0);                    /* powered while bytes were clocked in */
    CHECK(od_xfer_app_refresh(0u, &completed));
    CHECK(completed);
    CHECK(s_pwr_driven && s_level[P_PWR] == 1u);       /* off, and still an output */
}

/* Hanshow 2.66" (ATC type 9): 152 sources x 296 gates. The Solum 2.6" model has the same size
 * transposed; streaming 296-pixel rows into this glass garbled it on hardware. */
static void test_hanshow_266_window(void)
{
    bool completed = false;
    long xpos, ram1, ram2;
    uint32_t plane = (152u / 8u) * 296u;

    CASE("Hanshow 2.66 BWR: 19-byte source window at offset 1, both planes");
    set_panel(1031u, 152u, 296u, OD_COLOR_SCHEME_BWR);
    s_temp_reported = -128;
    s_read_bit = 0u;
    s_busy_idle_level = false;
    fill(2u * plane, 5u);
    CHECK(begin());
    CHECK(stream(2u * plane, 244u));
    CHECK(od_xfer_app_refresh(0u, &completed));
    CHECK(completed);
    CHECK(s_temp_reported == 23);                   /* controller temperature read and reported */

    xpos = find_cmd(SSD16xx_RAM_XPOS, 0u);
    CHECK(xpos >= 0 && s_log[xpos + 1].b == 0x01u && s_log[xpos + 2].b == 0x13u);
    /* Verified on the tag: Y increments (else the landscape image is mirrored) and the B/W RAM is
     * not inverted (else black and white swap; ATC reports black_invert for this glass). */
    CHECK(find_cmd(SSD16xx_ENTRY_MODE, 0u) >= 0 && s_log[find_cmd(SSD16xx_ENTRY_MODE, 0u) + 1].b == 0x03u);
    CHECK(find_cmd(SSD16xx_DISP_CTRL1, 0u) >= 0 && s_log[find_cmd(SSD16xx_DISP_CTRL1, 0u) + 1].b == 0x00u);
    ram1 = find_cmd(SSD16xx_WRITE_RAM1, 0u);
    ram2 = find_cmd(SSD16xx_WRITE_RAM2, 0u);
    CHECK(ram1 >= 0 && ram2 > ram1);
    CHECK(data_after(ram1, NULL, s_got, sizeof(s_got)) == plane);
    CHECK(memcmp(s_got, s_img, plane) == 0);
    CHECK(data_after(ram2, NULL, s_got, sizeof(s_got)) == plane);
    CHECK(memcmp(s_got, s_img + plane, plane) == 0);

    CASE("the Solum 2.6 orientation is refused for this panel number");
    set_panel(1031u, 296u, 152u, OD_COLOR_SCHEME_BWR);
    CHECK(!begin());
}

/* Hanshow BWY (ATC type 5): 200 sources x 152 gates, no offset, yellow in the second plane. ATC
 * reports it as 152x200; driven that way, only the 152x152 overlap of the two layouts reached glass. */
static void test_hanshow_200_bwy_window(void)
{
    bool completed = false;
    long xpos, ram1, ram2;
    uint32_t plane = (200u / 8u) * 152u;

    CASE("Hanshow BWY: 25-byte source window at offset 0, yellow as the second plane");
    set_panel(1032u, 200u, 152u, OD_COLOR_SCHEME_BWY);
    s_busy_idle_level = false;
    fill(2u * plane, 7u);
    CHECK(begin());
    CHECK(stream(2u * plane, 244u));
    CHECK(od_xfer_app_refresh(0u, &completed));
    CHECK(completed);

    xpos = find_cmd(SSD16xx_RAM_XPOS, 0u);
    CHECK(xpos >= 0 && s_log[xpos + 1].b == 0x00u && s_log[xpos + 2].b == 0x18u);
    CHECK(find_cmd(SSD16xx_GDO_CTR, 0u) >= 0 && s_log[find_cmd(SSD16xx_GDO_CTR, 0u) + 1].b == 152u);
    /* Verified on the tag: Y increments (else mirrored); B/W polarity as on the 2.66". */
    CHECK(find_cmd(SSD16xx_ENTRY_MODE, 0u) >= 0 && s_log[find_cmd(SSD16xx_ENTRY_MODE, 0u) + 1].b == 0x03u);
    CHECK(find_cmd(SSD16xx_DISP_CTRL1, 0u) >= 0 && s_log[find_cmd(SSD16xx_DISP_CTRL1, 0u) + 1].b == 0x00u);
    ram1 = find_cmd(SSD16xx_WRITE_RAM1, 0u);
    ram2 = find_cmd(SSD16xx_WRITE_RAM2, 0u);
    CHECK(ram1 >= 0 && ram2 > ram1);
    CHECK(data_after(ram1, NULL, s_got, sizeof(s_got)) == plane);
    CHECK(memcmp(s_got, s_img, plane) == 0);
    CHECK(data_after(ram2, NULL, s_got, sizeof(s_got)) == plane);
    CHECK(memcmp(s_got, s_img + plane, plane) == 0);

    CASE("the same glass declared BWR is still accepted (both are two-plane)");
    set_panel(1032u, 200u, 152u, OD_COLOR_SCHEME_BWR);
    CHECK(begin());

    CASE("ATC's transposed 152x200 is refused");
    set_panel(1032u, 152u, 200u, OD_COLOR_SCHEME_BWY);
    CHECK(!begin());
}

/* Hanshow Nebular 350Y-N (ATC type 1): UC8151-class, 184 x 384, yellow in the second plane. */
static void test_hanshow_350_bwy(void)
{
    bool completed = false;
    long tres, dtm1, dtm2;
    uint32_t plane = (184u / 8u) * 384u;

    CASE("Hanshow 350 BWY: UC8151 resolution 184 x 384, both planes");
    set_panel(1033u, 184u, 384u, OD_COLOR_SCHEME_BWY);
    s_busy_idle_level = true;
    fill(2u * plane, 11u);
    CHECK(begin());
    CHECK(stream(2u * plane, 244u));
    CHECK(od_xfer_app_refresh(0u, &completed));
    CHECK(completed);
    tres = find_cmd(UC81xx_TRES, 0u);
    CHECK(tres >= 0 && s_log[tres + 1].b == 184u && s_log[tres + 2].b == 0x01u && s_log[tres + 3].b == 0x80u);
    dtm1 = find_cmd(UC81xx_DTM1, 0u);
    dtm2 = find_cmd(UC81xx_DTM2, 0u);
    CHECK(dtm1 >= 0 && dtm2 > dtm1);
    CHECK(data_after(dtm1, NULL, s_got, sizeof(s_got)) == plane);
    CHECK(memcmp(s_got, s_img, plane) == 0);
    CHECK(data_after(dtm2, NULL, s_got, sizeof(s_got)) == plane);
    CHECK(memcmp(s_got, s_img + plane, plane) == 0);
    CHECK(cmd_after(UC81xx_DRF, dtm2));
}

/* 9.7" dual-controller BWR (ATC type 14): each 120-byte row splits 60 / 60 across the two
 * chip-selects; plane 0 is inverted (the controller takes 1 = black), plane 1 goes as is. */
static void check_ti_plane(uint8_t cmd, const uint8_t *src, bool invert, bool reversed)
{
    const uint32_t plane = 120u * 672u;
    long at = find_cmd(cmd, 0u);
    uint32_t i, n = 0u, bad = 0u;

    CHECK(at >= 0 && s_log[at].cs == 3u);                  /* command to both halves */
    for (i = (uint32_t)at + 1u; i < s_log_n && s_log[i].dc == 1u && n < plane; ++i, ++n) {
        uint32_t col = n % 120u;
        uint8_t want = invert ? (uint8_t)~src[n] : src[n];
        if (reversed) {
            uint8_t r = 0u, b;
            for (b = 0u; b < 8u; b++) if (want & (1u << b)) r |= (uint8_t)(0x80u >> b);
            want = r;
        }
        if (s_log[i].b != want || s_log[i].cs != (col < 60u ? 1u : 2u)) bad++;
    }
    CHECK(n == plane);
    CHECK(bad == 0u);
}

static void test_ti_970(void)
{
    bool completed = false;
    const uint32_t plane = 120u * 672u;

    CASE("TI 9.7 BWR: OTP read, rows split 60 / 60 across cs and cs2, both planes");
    set_panel(1034u, 960u, 672u, OD_COLOR_SCHEME_BWR);
    s_cfg.displays[0].cs_pin_2 = P_CS2;
    s_cfg.system_config.pwr_pin_2 = 0xFFu;
    s_busy_idle_level = true;                          /* busy is low while refreshing */
    s_temp_byte = 0x23u;                               /* OTP reads back non-blank */
    s_read_bit = 0u;
    fill(2u * plane, 13u);
    CHECK(begin());
    CHECK(find_cmd(0xB9, 0u) >= 0 && s_log[find_cmd(0xB9, 0u)].cs == 1u);   /* OTP from the master */
    CHECK(find_cmd(0x13, 0u) >= 0 && s_log[find_cmd(0x13, 0u) + 1].b == 0x23u);   /* OTP values used */
    CHECK(stream(2u * plane, 244u));
    CHECK(od_xfer_app_refresh(0u, &completed));
    CHECK(completed);
    check_ti_plane(0x10, s_img, true, false);
    check_ti_plane(0x11, s_img + plane, false, false);
    CHECK(cmd_after(0x15, find_cmd(0x11, 0u)));        /* refresh started after the image */
    CHECK(s_level[P_CS] == 0u && s_level[P_CS2] == 0u); /* powered down, lines parked low */

    CASE("TI 9.7: blank OTP falls back to ATC's 9.7 values and bit-reversed data");
    set_panel(1034u, 960u, 672u, OD_COLOR_SCHEME_BWR);
    s_cfg.displays[0].cs_pin_2 = P_CS2;
    s_cfg.system_config.pwr_pin_2 = 0xFFu;
    s_busy_idle_level = true;
    s_temp_byte = 0xFFu;
    s_read_bit = 0u;
    CHECK(begin());
    CHECK(find_cmd(0x13, 0u) >= 0 && s_log[find_cmd(0x13, 0u) + 6].b == 0x02u);   /* 0x1A default */
    CHECK(stream(2u * plane, 244u));
    CHECK(od_xfer_app_refresh(0u, &completed));
    check_ti_plane(0x10, s_img, true, true);
    s_temp_byte = 23u;

    CASE("cs_pin_2 is ignored for single-controller panels (0 there is PA0, not a pin)");
    set_panel(1031u, 152u, 296u, OD_COLOR_SCHEME_BWR);
    s_level[0] = 7u;                                   /* sentinel: never written */
    CHECK(begin());
    od_xfer_app_abort(OD_XFER_ABORT_REPLY_FAILED);
    CHECK(s_level[0] == 7u);
}

/* The boot screen through the real hooks, drivers and SPI, on the Hanshow 2.66" config. */
static void test_boot_screen(void)
{
    static uint8_t row[256], qr[256];
    struct od_boot_bufs bufs = { row, sizeof(row), qr, sizeof(qr) };
    uint32_t plane = (152u / 8u) * 296u, i, black = 0u;
    long ram1, ram2;

    CASE("boot screen renders both planes and refreshes");
    set_panel(1031u, 152u, 296u, OD_COLOR_SCHEME_BWR);
    s_busy_idle_level = false;
    CHECK(od_boot_screen_render(&s_cfg, NULL, &bufs));
    ram1 = find_cmd(SSD16xx_WRITE_RAM1, 0u);
    ram2 = find_cmd(SSD16xx_WRITE_RAM2, 0u);
    CHECK(ram1 >= 0 && ram2 > ram1);
    CHECK(data_after(ram1, NULL, s_got, sizeof(s_got)) == plane);
    for (i = 0; i < plane; i++) black += (uint32_t)(s_got[i] != 0xFFu);
    CHECK(black > plane / 20u);                     /* text and a QR code, not a blank frame */
    CHECK(black < plane);                           /* and not an all-black one */
    CHECK(data_after(ram2, NULL, s_got, sizeof(s_got)) == plane);
    CHECK(cmd_after(SSD16xx_MASTER_ACTIVATE, ram2));
    CHECK(find_cmd(SSD16xx_SLEEP_MODE, 0u) > ram2);  /* powered down afterwards */
    CHECK(s_awake_depth == 0);                       /* and suspend allowed again */

    CASE("a model mismatch refuses before drawing anything");
    set_panel(1031u, 296u, 152u, OD_COLOR_SCHEME_BWR);
    CHECK(!od_boot_screen_render(&s_cfg, NULL, &bufs));
    CHECK(find_cmd(SSD16xx_WRITE_RAM1, 0u) < 0);
}

static void test_refusals(void)
{
    od_xfer_panel_info_t info;
    bool completed = true;

    CASE("unknown panel type refused before any pin moves");
    set_panel(1035u, 400u, 300u, OD_COLOR_SCHEME_BWR);
    CHECK(!od_xfer_app_panel_info(&info));
    CHECK(s_log_n == 0u);

    CASE("canonical 1-51 are bb_epaper panels, not legacy model ids");
    set_panel(3u, 400u, 300u, OD_COLOR_SCHEME_BWR);   /* would be UC8176_420_BWR on raw nRF52 */
    CHECK(!od_xfer_app_panel_info(&info));
    CHECK(s_log_n == 0u);

    CASE("config resolution that disagrees with the model table");
    set_panel(1002u, 296u, 128u, OD_COLOR_SCHEME_BWR);
    s_busy_idle_level = true;
    CHECK(!begin());

    CASE("colour scheme the model cannot show");
    set_panel(1000u, 400u, 300u, OD_COLOR_SCHEME_BWRY);  /* UC8176 BW with a 4-colour config */
    CHECK(!begin());

    CASE("no display configured");
    set_panel(1002u, 400u, 300u, OD_COLOR_SCHEME_BWR);
    s_cfg.display_count = 0u;
    CHECK(!od_xfer_app_panel_info(&info));

    CASE("writes past the image and without a transfer are refused");
    set_panel(1002u, 400u, 300u, OD_COLOR_SCHEME_BWR);
    CHECK(od_xfer_app_write(0u, od_span_make(s_img, 10u)) == 0u);   /* nothing begun */
    CHECK(begin());
    CHECK(od_xfer_app_write(29995u, od_span_make(s_img, 10u)) == 0u);
    CHECK(od_xfer_app_write(30001u, od_span_make(s_img, 1u)) == 0u);

    CASE("a busy line that never clears reports an incomplete refresh");
    s_busy_stuck = true;
    CHECK(od_xfer_app_refresh(0u, &completed));
    CHECK(!completed);
    CHECK(!od_xfer_app_refresh(0u, &completed));     /* panel already powered down */
}

int main(void)
{
    test_uc8176_bwr();
    test_ssd1619_bw_odd_chunks();
    test_plane_boundary_in_one_write();
    test_active_low_panel_power();
    test_hanshow_266_window();
    test_hanshow_200_bwy_window();
    test_hanshow_350_bwy();
    test_ti_970();
    test_boot_screen();
    test_refusals();
    return OD_CHECK_REPORT_NONEMPTY("tlsr_display", 40u);
}
