INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sim_1/new/if_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity if_tb
