#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Nov 21 17:11:51 2024
# Process ID: 9056
# Current directory: D:/GitHub/harman_Verilog/1121_uart_fifo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5124 D:\GitHub\harman_Verilog\1121_uart_fifo\1121_uart_fifo.xpr
# Log file: D:/GitHub/harman_Verilog/1121_uart_fifo/vivado.log
# Journal file: D:/GitHub/harman_Verilog/1121_uart_fifo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
import_files -norecurse {D:/GitHub/harman_Verilog/1115_uart_study/1115_uart_study.srcs/sources_1/new/uart.v D:/GitHub/harman_Verilog/1115_uart_study/1115_uart_study.srcs/sources_1/new/send_char.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
import_files -norecurse D:/GitHub/harman_Verilog/1121_fifo/1121_fifo.srcs/sources_1/new/fifo.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: uart_loopback
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1469.633 ; gain = 254.539
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_loopback' [D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.srcs/sources_1/imports/new/send_char.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.srcs/sources_1/imports/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate_generator' [D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.srcs/sources_1/imports/new/uart.v:71]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_generator' (1#1) [D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.srcs/sources_1/imports/new/uart.v:71]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.srcs/sources_1/imports/new/uart.v:101]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (2#1) [D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.srcs/sources_1/imports/new/uart.v:101]
INFO: [Synth 8-6157] synthesizing module 'reciever' [D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.srcs/sources_1/imports/new/uart.v:291]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reciever' (3#1) [D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.srcs/sources_1/imports/new/uart.v:291]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.srcs/sources_1/imports/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.srcs/sources_1/imports/new/fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.srcs/sources_1/imports/new/fifo.v:57]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (5#1) [D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.srcs/sources_1/imports/new/fifo.v:57]
INFO: [Synth 8-6157] synthesizing module 'fifo_control_unit' [D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.srcs/sources_1/imports/new/fifo.v:77]
INFO: [Synth 8-6155] done synthesizing module 'fifo_control_unit' (6#1) [D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.srcs/sources_1/imports/new/fifo.v:77]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (7#1) [D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.srcs/sources_1/imports/new/fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_loopback' (8#1) [D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.srcs/sources_1/imports/new/send_char.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1545.586 ; gain = 330.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1545.586 ; gain = 330.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1545.586 ; gain = 330.492
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1545.586 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1631.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1756.488 ; gain = 541.395
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1756.488 ; gain = 670.910
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 21 18:16:56 2024] Launched synth_1...
Run output will be captured here: D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.runs/synth_1/runme.log
[Thu Nov 21 18:16:56 2024] Launched impl_1...
Run output will be captured here: D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.runs/impl_1/runme.log
add_files -fileset constrs_1 -norecurse C:/Users/kccistc/Downloads/MY_Basys-3-Master.xdc
import_files -fileset constrs_1 C:/Users/kccistc/Downloads/MY_Basys-3-Master.xdc
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 21 18:21:07 2024] Launched synth_1...
Run output will be captured here: D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.runs/synth_1/runme.log
[Thu Nov 21 18:21:07 2024] Launched impl_1...
Run output will be captured here: D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1827.684 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7AF5A
set_property PROGRAM.FILE {D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.runs/impl_1/uart_loopback.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.runs/impl_1/uart_loopback.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 21 18:34:49 2024] Launched impl_1...
Run output will be captured here: D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Nov 21 18:43:17 2024] Launched synth_1...
Run output will be captured here: D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.runs/synth_1/runme.log
[Thu Nov 21 18:43:17 2024] Launched impl_1...
Run output will be captured here: D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.runs/impl_1/uart_loopback.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.runs/impl_1/uart_loopback.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
write_schematic -format pdf -orientation portrait D:/GitHub/harman_Verilog/1121_uart_fifo/schematic.pdf
D:/GitHub/harman_Verilog/1121_uart_fifo/schematic.pdf
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 21 19:09:05 2024...
