set_max_delay 4.0 -rise -fall -from clk1 -rise_from [get_ports {clk0}] -through and1 -rise_through and1 -fall_through ff* -to [get_ports clk*] -rise_to pin2 -fall_to pin2 -ignore_clock_latency -reset_path
