
PROJEKT_SEMESTR3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c1a8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007e4  0800c378  0800c378  0001c378  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cb5c  0800cb5c  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800cb5c  0800cb5c  0001cb5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cb64  0800cb64  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800cb64  0800cb64  0001cb64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0800cb6c  0800cb6c  0001cb6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800cb74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002ac4  200001f0  0800cd64  000201f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002cb4  0800cd64  00022cb4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012bd8  00000000  00000000  00020263  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000029ef  00000000  00000000  00032e3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000bc8  00000000  00000000  00035830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000909  00000000  00000000  000363f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026853  00000000  00000000  00036d01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ef8a  00000000  00000000  0005d554  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e1cee  00000000  00000000  0006c4de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005ab0  00000000  00000000  0014e1cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  00153c7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001f0 	.word	0x200001f0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c360 	.word	0x0800c360

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001f4 	.word	0x200001f4
 800020c:	0800c360 	.word	0x0800c360

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a6 	b.w	800102c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9e08      	ldr	r6, [sp, #32]
 8000d6a:	460d      	mov	r5, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	460f      	mov	r7, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4694      	mov	ip, r2
 8000d78:	d965      	bls.n	8000e46 <__udivmoddi4+0xe2>
 8000d7a:	fab2 f382 	clz	r3, r2
 8000d7e:	b143      	cbz	r3, 8000d92 <__udivmoddi4+0x2e>
 8000d80:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d84:	f1c3 0220 	rsb	r2, r3, #32
 8000d88:	409f      	lsls	r7, r3
 8000d8a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d8e:	4317      	orrs	r7, r2
 8000d90:	409c      	lsls	r4, r3
 8000d92:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d96:	fa1f f58c 	uxth.w	r5, ip
 8000d9a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d9e:	0c22      	lsrs	r2, r4, #16
 8000da0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000da4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000da8:	fb01 f005 	mul.w	r0, r1, r5
 8000dac:	4290      	cmp	r0, r2
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db0:	eb1c 0202 	adds.w	r2, ip, r2
 8000db4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000db8:	f080 811c 	bcs.w	8000ff4 <__udivmoddi4+0x290>
 8000dbc:	4290      	cmp	r0, r2
 8000dbe:	f240 8119 	bls.w	8000ff4 <__udivmoddi4+0x290>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	4462      	add	r2, ip
 8000dc6:	1a12      	subs	r2, r2, r0
 8000dc8:	b2a4      	uxth	r4, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dd6:	fb00 f505 	mul.w	r5, r0, r5
 8000dda:	42a5      	cmp	r5, r4
 8000ddc:	d90a      	bls.n	8000df4 <__udivmoddi4+0x90>
 8000dde:	eb1c 0404 	adds.w	r4, ip, r4
 8000de2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de6:	f080 8107 	bcs.w	8000ff8 <__udivmoddi4+0x294>
 8000dea:	42a5      	cmp	r5, r4
 8000dec:	f240 8104 	bls.w	8000ff8 <__udivmoddi4+0x294>
 8000df0:	4464      	add	r4, ip
 8000df2:	3802      	subs	r0, #2
 8000df4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df8:	1b64      	subs	r4, r4, r5
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11e      	cbz	r6, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40dc      	lsrs	r4, r3
 8000e00:	2300      	movs	r3, #0
 8000e02:	e9c6 4300 	strd	r4, r3, [r6]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d908      	bls.n	8000e20 <__udivmoddi4+0xbc>
 8000e0e:	2e00      	cmp	r6, #0
 8000e10:	f000 80ed 	beq.w	8000fee <__udivmoddi4+0x28a>
 8000e14:	2100      	movs	r1, #0
 8000e16:	e9c6 0500 	strd	r0, r5, [r6]
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e20:	fab3 f183 	clz	r1, r3
 8000e24:	2900      	cmp	r1, #0
 8000e26:	d149      	bne.n	8000ebc <__udivmoddi4+0x158>
 8000e28:	42ab      	cmp	r3, r5
 8000e2a:	d302      	bcc.n	8000e32 <__udivmoddi4+0xce>
 8000e2c:	4282      	cmp	r2, r0
 8000e2e:	f200 80f8 	bhi.w	8001022 <__udivmoddi4+0x2be>
 8000e32:	1a84      	subs	r4, r0, r2
 8000e34:	eb65 0203 	sbc.w	r2, r5, r3
 8000e38:	2001      	movs	r0, #1
 8000e3a:	4617      	mov	r7, r2
 8000e3c:	2e00      	cmp	r6, #0
 8000e3e:	d0e2      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	e9c6 4700 	strd	r4, r7, [r6]
 8000e44:	e7df      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e46:	b902      	cbnz	r2, 8000e4a <__udivmoddi4+0xe6>
 8000e48:	deff      	udf	#255	; 0xff
 8000e4a:	fab2 f382 	clz	r3, r2
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	f040 8090 	bne.w	8000f74 <__udivmoddi4+0x210>
 8000e54:	1a8a      	subs	r2, r1, r2
 8000e56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e5a:	fa1f fe8c 	uxth.w	lr, ip
 8000e5e:	2101      	movs	r1, #1
 8000e60:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e64:	fb07 2015 	mls	r0, r7, r5, r2
 8000e68:	0c22      	lsrs	r2, r4, #16
 8000e6a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e6e:	fb0e f005 	mul.w	r0, lr, r5
 8000e72:	4290      	cmp	r0, r2
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x124>
 8000e76:	eb1c 0202 	adds.w	r2, ip, r2
 8000e7a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x122>
 8000e80:	4290      	cmp	r0, r2
 8000e82:	f200 80cb 	bhi.w	800101c <__udivmoddi4+0x2b8>
 8000e86:	4645      	mov	r5, r8
 8000e88:	1a12      	subs	r2, r2, r0
 8000e8a:	b2a4      	uxth	r4, r4
 8000e8c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e90:	fb07 2210 	mls	r2, r7, r0, r2
 8000e94:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e98:	fb0e fe00 	mul.w	lr, lr, r0
 8000e9c:	45a6      	cmp	lr, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x14e>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ea8:	d202      	bcs.n	8000eb0 <__udivmoddi4+0x14c>
 8000eaa:	45a6      	cmp	lr, r4
 8000eac:	f200 80bb 	bhi.w	8001026 <__udivmoddi4+0x2c2>
 8000eb0:	4610      	mov	r0, r2
 8000eb2:	eba4 040e 	sub.w	r4, r4, lr
 8000eb6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eba:	e79f      	b.n	8000dfc <__udivmoddi4+0x98>
 8000ebc:	f1c1 0720 	rsb	r7, r1, #32
 8000ec0:	408b      	lsls	r3, r1
 8000ec2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ec6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eca:	fa05 f401 	lsl.w	r4, r5, r1
 8000ece:	fa20 f307 	lsr.w	r3, r0, r7
 8000ed2:	40fd      	lsrs	r5, r7
 8000ed4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ed8:	4323      	orrs	r3, r4
 8000eda:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ede:	fa1f fe8c 	uxth.w	lr, ip
 8000ee2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ee6:	0c1c      	lsrs	r4, r3, #16
 8000ee8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eec:	fb08 f50e 	mul.w	r5, r8, lr
 8000ef0:	42a5      	cmp	r5, r4
 8000ef2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef6:	fa00 f001 	lsl.w	r0, r0, r1
 8000efa:	d90b      	bls.n	8000f14 <__udivmoddi4+0x1b0>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f04:	f080 8088 	bcs.w	8001018 <__udivmoddi4+0x2b4>
 8000f08:	42a5      	cmp	r5, r4
 8000f0a:	f240 8085 	bls.w	8001018 <__udivmoddi4+0x2b4>
 8000f0e:	f1a8 0802 	sub.w	r8, r8, #2
 8000f12:	4464      	add	r4, ip
 8000f14:	1b64      	subs	r4, r4, r5
 8000f16:	b29d      	uxth	r5, r3
 8000f18:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f1c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f20:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f24:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f28:	45a6      	cmp	lr, r4
 8000f2a:	d908      	bls.n	8000f3e <__udivmoddi4+0x1da>
 8000f2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f30:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f34:	d26c      	bcs.n	8001010 <__udivmoddi4+0x2ac>
 8000f36:	45a6      	cmp	lr, r4
 8000f38:	d96a      	bls.n	8001010 <__udivmoddi4+0x2ac>
 8000f3a:	3b02      	subs	r3, #2
 8000f3c:	4464      	add	r4, ip
 8000f3e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f42:	fba3 9502 	umull	r9, r5, r3, r2
 8000f46:	eba4 040e 	sub.w	r4, r4, lr
 8000f4a:	42ac      	cmp	r4, r5
 8000f4c:	46c8      	mov	r8, r9
 8000f4e:	46ae      	mov	lr, r5
 8000f50:	d356      	bcc.n	8001000 <__udivmoddi4+0x29c>
 8000f52:	d053      	beq.n	8000ffc <__udivmoddi4+0x298>
 8000f54:	b156      	cbz	r6, 8000f6c <__udivmoddi4+0x208>
 8000f56:	ebb0 0208 	subs.w	r2, r0, r8
 8000f5a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f62:	40ca      	lsrs	r2, r1
 8000f64:	40cc      	lsrs	r4, r1
 8000f66:	4317      	orrs	r7, r2
 8000f68:	e9c6 7400 	strd	r7, r4, [r6]
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	2100      	movs	r1, #0
 8000f70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f74:	f1c3 0120 	rsb	r1, r3, #32
 8000f78:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f7c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f80:	fa25 f101 	lsr.w	r1, r5, r1
 8000f84:	409d      	lsls	r5, r3
 8000f86:	432a      	orrs	r2, r5
 8000f88:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f8c:	fa1f fe8c 	uxth.w	lr, ip
 8000f90:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f94:	fb07 1510 	mls	r5, r7, r0, r1
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f9e:	fb00 f50e 	mul.w	r5, r0, lr
 8000fa2:	428d      	cmp	r5, r1
 8000fa4:	fa04 f403 	lsl.w	r4, r4, r3
 8000fa8:	d908      	bls.n	8000fbc <__udivmoddi4+0x258>
 8000faa:	eb1c 0101 	adds.w	r1, ip, r1
 8000fae:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fb2:	d22f      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fb4:	428d      	cmp	r5, r1
 8000fb6:	d92d      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fb8:	3802      	subs	r0, #2
 8000fba:	4461      	add	r1, ip
 8000fbc:	1b49      	subs	r1, r1, r5
 8000fbe:	b292      	uxth	r2, r2
 8000fc0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fc4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fc8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fcc:	fb05 f10e 	mul.w	r1, r5, lr
 8000fd0:	4291      	cmp	r1, r2
 8000fd2:	d908      	bls.n	8000fe6 <__udivmoddi4+0x282>
 8000fd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fd8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fdc:	d216      	bcs.n	800100c <__udivmoddi4+0x2a8>
 8000fde:	4291      	cmp	r1, r2
 8000fe0:	d914      	bls.n	800100c <__udivmoddi4+0x2a8>
 8000fe2:	3d02      	subs	r5, #2
 8000fe4:	4462      	add	r2, ip
 8000fe6:	1a52      	subs	r2, r2, r1
 8000fe8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fec:	e738      	b.n	8000e60 <__udivmoddi4+0xfc>
 8000fee:	4631      	mov	r1, r6
 8000ff0:	4630      	mov	r0, r6
 8000ff2:	e708      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000ff4:	4639      	mov	r1, r7
 8000ff6:	e6e6      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000ff8:	4610      	mov	r0, r2
 8000ffa:	e6fb      	b.n	8000df4 <__udivmoddi4+0x90>
 8000ffc:	4548      	cmp	r0, r9
 8000ffe:	d2a9      	bcs.n	8000f54 <__udivmoddi4+0x1f0>
 8001000:	ebb9 0802 	subs.w	r8, r9, r2
 8001004:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001008:	3b01      	subs	r3, #1
 800100a:	e7a3      	b.n	8000f54 <__udivmoddi4+0x1f0>
 800100c:	4645      	mov	r5, r8
 800100e:	e7ea      	b.n	8000fe6 <__udivmoddi4+0x282>
 8001010:	462b      	mov	r3, r5
 8001012:	e794      	b.n	8000f3e <__udivmoddi4+0x1da>
 8001014:	4640      	mov	r0, r8
 8001016:	e7d1      	b.n	8000fbc <__udivmoddi4+0x258>
 8001018:	46d0      	mov	r8, sl
 800101a:	e77b      	b.n	8000f14 <__udivmoddi4+0x1b0>
 800101c:	3d02      	subs	r5, #2
 800101e:	4462      	add	r2, ip
 8001020:	e732      	b.n	8000e88 <__udivmoddi4+0x124>
 8001022:	4608      	mov	r0, r1
 8001024:	e70a      	b.n	8000e3c <__udivmoddi4+0xd8>
 8001026:	4464      	add	r4, ip
 8001028:	3802      	subs	r0, #2
 800102a:	e742      	b.n	8000eb2 <__udivmoddi4+0x14e>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <_ZNSt11char_traitsIcE6lengthEPKc>:
#endif
	return __builtin_memcmp(__s1, __s2, __n);
      }

      static _GLIBCXX17_CONSTEXPR size_t
      length(const char_type* __s)
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
      {
#if __cplusplus >= 201703L
	if (__constant_string_p(__s))
	  return __gnu_cxx::char_traits<char_type>::length(__s);
#endif
	return __builtin_strlen(__s);
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f7ff f939 	bl	80002b0 <strlen>
 800103e:	4603      	mov	r3, r0
      }
 8001040:	4618      	mov	r0, r3
 8001042:	3708      	adds	r7, #8
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}

08001048 <_ZNSt7__cxx114stoiERKNS_12basic_stringIcSt11char_traitsIcESaIcEEEPji>:

#if _GLIBCXX_USE_C99_STDLIB
  // 21.4 Numeric Conversions [string.conversions].
  inline int
  stoi(const string& __str, size_t* __idx = 0, int __base = 10)
  { return __gnu_cxx::__stoa<long, int>(&std::strtol, "stoi", __str.c_str(),
 8001048:	b580      	push	{r7, lr}
 800104a:	b086      	sub	sp, #24
 800104c:	af02      	add	r7, sp, #8
 800104e:	60f8      	str	r0, [r7, #12]
 8001050:	60b9      	str	r1, [r7, #8]
 8001052:	607a      	str	r2, [r7, #4]
 8001054:	68f8      	ldr	r0, [r7, #12]
 8001056:	f006 fc6f 	bl	8007938 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 800105a:	4602      	mov	r2, r0
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	9300      	str	r3, [sp, #0]
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	4904      	ldr	r1, [pc, #16]	; (8001074 <_ZNSt7__cxx114stoiERKNS_12basic_stringIcSt11char_traitsIcESaIcEEEPji+0x2c>)
 8001064:	4804      	ldr	r0, [pc, #16]	; (8001078 <_ZNSt7__cxx114stoiERKNS_12basic_stringIcSt11char_traitsIcESaIcEEEPji+0x30>)
 8001066:	f001 ff1a 	bl	8002e9e <_ZN9__gnu_cxx6__stoaIlicJiEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_>
 800106a:	4603      	mov	r3, r0
					__idx, __base); }
 800106c:	4618      	mov	r0, r3
 800106e:	3710      	adds	r7, #16
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	0800c378 	.word	0x0800c378
 8001078:	08008b09 	.word	0x08008b09

0800107c <_ZNSt7__cxx114stofERKNS_12basic_stringIcSt11char_traitsIcESaIcEEEPj>:
			     __idx, __base); }

  // NB: strtof vs strtod.
  inline float
  stof(const string& __str, size_t* __idx = 0)
  { return __gnu_cxx::__stoa(&std::strtof, "stof", __str.c_str(), __idx); }
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
 8001084:	6039      	str	r1, [r7, #0]
 8001086:	6878      	ldr	r0, [r7, #4]
 8001088:	f006 fc56 	bl	8007938 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 800108c:	4602      	mov	r2, r0
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	4905      	ldr	r1, [pc, #20]	; (80010a8 <_ZNSt7__cxx114stofERKNS_12basic_stringIcSt11char_traitsIcESaIcEEEPj+0x2c>)
 8001092:	4806      	ldr	r0, [pc, #24]	; (80010ac <_ZNSt7__cxx114stofERKNS_12basic_stringIcSt11char_traitsIcESaIcEEEPj+0x30>)
 8001094:	f001 ff83 	bl	8002f9e <_ZN9__gnu_cxx6__stoaIffcJEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_>
 8001098:	eef0 7a40 	vmov.f32	s15, s0
 800109c:	eeb0 0a67 	vmov.f32	s0, s15
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	0800c380 	.word	0x0800c380
 80010ac:	08008939 	.word	0x08008939

080010b0 <_ZNSt7__cxx119to_stringEi>:

  // DR 1261. Insufficent overloads for to_string / to_wstring

  inline string
  to_string(int __val)
  {
 80010b0:	b590      	push	{r4, r7, lr}
 80010b2:	b087      	sub	sp, #28
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	6039      	str	r1, [r7, #0]
    const bool __neg = __val < 0;
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	0fdb      	lsrs	r3, r3, #31
 80010be:	75fb      	strb	r3, [r7, #23]
    const unsigned __uval = __neg ? (unsigned)~__val + 1u : __val;
 80010c0:	7dfb      	ldrb	r3, [r7, #23]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d002      	beq.n	80010cc <_ZNSt7__cxx119to_stringEi+0x1c>
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	425b      	negs	r3, r3
 80010ca:	e000      	b.n	80010ce <_ZNSt7__cxx119to_stringEi+0x1e>
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	613b      	str	r3, [r7, #16]
    const auto __len = __detail::__to_chars_len(__uval);
 80010d0:	210a      	movs	r1, #10
 80010d2:	6938      	ldr	r0, [r7, #16]
 80010d4:	f001 ffac 	bl	8003030 <_ZNSt8__detail14__to_chars_lenIjEEjT_i>
 80010d8:	60f8      	str	r0, [r7, #12]
    string __str(__neg + __len, '-');
 80010da:	7dfa      	ldrb	r2, [r7, #23]
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	18d4      	adds	r4, r2, r3
 80010e0:	f107 0308 	add.w	r3, r7, #8
 80010e4:	4618      	mov	r0, r3
 80010e6:	f006 f821 	bl	800712c <_ZNSaIcEC1Ev>
 80010ea:	f107 0308 	add.w	r3, r7, #8
 80010ee:	222d      	movs	r2, #45	; 0x2d
 80010f0:	4621      	mov	r1, r4
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f006 f9e8 	bl	80074c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EjcRKS3_>
 80010f8:	f107 0308 	add.w	r3, r7, #8
 80010fc:	4618      	mov	r0, r3
 80010fe:	f006 f817 	bl	8007130 <_ZNSaIcED1Ev>
    __detail::__to_chars_10_impl(&__str[__neg], __len, __uval);
 8001102:	7dfb      	ldrb	r3, [r7, #23]
 8001104:	4619      	mov	r1, r3
 8001106:	6878      	ldr	r0, [r7, #4]
 8001108:	f006 fa71 	bl	80075ee <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 800110c:	4603      	mov	r3, r0
 800110e:	693a      	ldr	r2, [r7, #16]
 8001110:	68f9      	ldr	r1, [r7, #12]
 8001112:	4618      	mov	r0, r3
 8001114:	f001 ffcc 	bl	80030b0 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_>
    return __str;
 8001118:	bf00      	nop
  }
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	371c      	adds	r7, #28
 800111e:	46bd      	mov	sp, r7
 8001120:	bd90      	pop	{r4, r7, pc}

08001122 <_Z10replaceAllRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKS4_S7_>:
  }
  uint32_t capacity(void) {
      return maxSize;
    }
};
void replaceAll(std::string& str, const std::string& from, const std::string& to) {
 8001122:	b580      	push	{r7, lr}
 8001124:	b086      	sub	sp, #24
 8001126:	af00      	add	r7, sp, #0
 8001128:	60f8      	str	r0, [r7, #12]
 800112a:	60b9      	str	r1, [r7, #8]
 800112c:	607a      	str	r2, [r7, #4]
    size_t start_pos = 0;
 800112e:	2300      	movs	r3, #0
 8001130:	617b      	str	r3, [r7, #20]
    while ((start_pos = str.find(from, start_pos)) != std::string::npos) {
 8001132:	e00f      	b.n	8001154 <_Z10replaceAllRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKS4_S7_+0x32>
        str.replace(start_pos, from.length(), to);
 8001134:	68b8      	ldr	r0, [r7, #8]
 8001136:	f006 fa29 	bl	800758c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 800113a:	4602      	mov	r2, r0
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6979      	ldr	r1, [r7, #20]
 8001140:	68f8      	ldr	r0, [r7, #12]
 8001142:	f006 fba3 	bl	800788c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjRKS4_>
        start_pos += to.length();
 8001146:	6878      	ldr	r0, [r7, #4]
 8001148:	f006 fa20 	bl	800758c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 800114c:	4602      	mov	r2, r0
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	4413      	add	r3, r2
 8001152:	617b      	str	r3, [r7, #20]
    while ((start_pos = str.find(from, start_pos)) != std::string::npos) {
 8001154:	697a      	ldr	r2, [r7, #20]
 8001156:	68b9      	ldr	r1, [r7, #8]
 8001158:	68f8      	ldr	r0, [r7, #12]
 800115a:	f006 fc21 	bl	80079a0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findERKS4_j>
 800115e:	6178      	str	r0, [r7, #20]
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001166:	bf14      	ite	ne
 8001168:	2301      	movne	r3, #1
 800116a:	2300      	moveq	r3, #0
 800116c:	b2db      	uxtb	r3, r3
 800116e:	2b00      	cmp	r3, #0
 8001170:	d1e0      	bne.n	8001134 <_Z10replaceAllRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKS4_S7_+0x12>
    }
}
 8001172:	bf00      	nop
 8001174:	bf00      	nop
 8001176:	3718      	adds	r7, #24
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}

0800117c <_ZN14CircularBufferILj4096EEC1Ev>:
class CircularBuffer {
 800117c:	b480      	push	{r7}
 800117e:	b083      	sub	sp, #12
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800118a:	461a      	mov	r2, r3
 800118c:	2300      	movs	r3, #0
 800118e:	6013      	str	r3, [r2, #0]
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001196:	461a      	mov	r2, r3
 8001198:	2300      	movs	r3, #0
 800119a:	6053      	str	r3, [r2, #4]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80011a2:	2200      	movs	r2, #0
 80011a4:	721a      	strb	r2, [r3, #8]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	4618      	mov	r0, r3
 80011aa:	370c      	adds	r7, #12
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr

080011b4 <_Z10USART_sendNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
uint8_t itemRx;
CircularBuffer<4096> rx;
uint8_t itemTx;
CircularBuffer<4096> tx;
void USART_send(std::string a) {
 80011b4:	b590      	push	{r4, r7, lr}
 80011b6:	b087      	sub	sp, #28
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  //tx.push(a);
	if(tx.size()+a.length()>tx.capacity())return;
 80011bc:	4831      	ldr	r0, [pc, #196]	; (8001284 <_Z10USART_sendNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0xd0>)
 80011be:	f001 ffcd 	bl	800315c <_ZN14CircularBufferILj4096EE4sizeEv>
 80011c2:	4604      	mov	r4, r0
 80011c4:	6878      	ldr	r0, [r7, #4]
 80011c6:	f006 f9e1 	bl	800758c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 80011ca:	4603      	mov	r3, r0
 80011cc:	441c      	add	r4, r3
 80011ce:	482d      	ldr	r0, [pc, #180]	; (8001284 <_Z10USART_sendNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0xd0>)
 80011d0:	f001 ffed 	bl	80031ae <_ZN14CircularBufferILj4096EE8capacityEv>
 80011d4:	4603      	mov	r3, r0
 80011d6:	429c      	cmp	r4, r3
 80011d8:	bf8c      	ite	hi
 80011da:	2301      	movhi	r3, #1
 80011dc:	2300      	movls	r3, #0
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d14a      	bne.n	800127a <_Z10USART_sendNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0xc6>
  for(uint8_t charr:a)tx.push(charr);//dodaj do bufora znaki ze stringa
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	617b      	str	r3, [r7, #20]
 80011e8:	6978      	ldr	r0, [r7, #20]
 80011ea:	f006 f9c1 	bl	8007570 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5beginEv>
 80011ee:	4603      	mov	r3, r0
 80011f0:	60fb      	str	r3, [r7, #12]
 80011f2:	6978      	ldr	r0, [r7, #20]
 80011f4:	f006 f9c0 	bl	8007578 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE3endEv>
 80011f8:	4603      	mov	r3, r0
 80011fa:	60bb      	str	r3, [r7, #8]
 80011fc:	e011      	b.n	8001222 <_Z10USART_sendNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6e>
 80011fe:	f107 030c 	add.w	r3, r7, #12
 8001202:	4618      	mov	r0, r3
 8001204:	f002 f807 	bl	8003216 <_ZNK9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv>
 8001208:	4603      	mov	r3, r0
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	74fb      	strb	r3, [r7, #19]
 800120e:	7cfb      	ldrb	r3, [r7, #19]
 8001210:	4619      	mov	r1, r3
 8001212:	481c      	ldr	r0, [pc, #112]	; (8001284 <_Z10USART_sendNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0xd0>)
 8001214:	f002 f80b 	bl	800322e <_ZN14CircularBufferILj4096EE4pushEh>
 8001218:	f107 030c 	add.w	r3, r7, #12
 800121c:	4618      	mov	r0, r3
 800121e:	f001 ffea 	bl	80031f6 <_ZN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEppEv>
 8001222:	f107 0208 	add.w	r2, r7, #8
 8001226:	f107 030c 	add.w	r3, r7, #12
 800122a:	4611      	mov	r1, r2
 800122c:	4618      	mov	r0, r3
 800122e:	f001 ffca 	bl	80031c6 <_ZN9__gnu_cxxneIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbRKNS_17__normal_iteratorIT_T0_EESD_>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d1e2      	bne.n	80011fe <_Z10USART_sendNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001238:	b672      	cpsid	i
}
 800123a:	bf00      	nop
  __disable_irq();//zatrzymaj przerwania w celu nieprzerwanej transmisji
  if ((__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) != RESET)) {//sprawdzanie czy linia jest obecnie wykorzystywana
 800123c:	4b12      	ldr	r3, [pc, #72]	; (8001288 <_Z10USART_sendNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0xd4>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001246:	2b80      	cmp	r3, #128	; 0x80
 8001248:	bf0c      	ite	eq
 800124a:	2301      	moveq	r3, #1
 800124c:	2300      	movne	r3, #0
 800124e:	b2db      	uxtb	r3, r3
 8001250:	2b00      	cmp	r3, #0
 8001252:	bf14      	ite	ne
 8001254:	2301      	movne	r3, #1
 8001256:	2300      	moveq	r3, #0
 8001258:	b2db      	uxtb	r3, r3
 800125a:	2b00      	cmp	r3, #0
 800125c:	d00b      	beq.n	8001276 <_Z10USART_sendNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0xc2>
    itemTx= tx.pop();//zczytaj znak na końcu
 800125e:	4809      	ldr	r0, [pc, #36]	; (8001284 <_Z10USART_sendNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0xd0>)
 8001260:	f002 f818 	bl	8003294 <_ZN14CircularBufferILj4096EE3popEv>
 8001264:	4603      	mov	r3, r0
 8001266:	461a      	mov	r2, r3
 8001268:	4b08      	ldr	r3, [pc, #32]	; (800128c <_Z10USART_sendNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0xd8>)
 800126a:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_IT(&huart2, &itemTx, 1);//prześlij pierwszy znak z
 800126c:	2201      	movs	r2, #1
 800126e:	4907      	ldr	r1, [pc, #28]	; (800128c <_Z10USART_sendNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0xd8>)
 8001270:	4805      	ldr	r0, [pc, #20]	; (8001288 <_Z10USART_sendNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0xd4>)
 8001272:	f004 fff6 	bl	8006262 <HAL_UART_Transmit_IT>
  __ASM volatile ("cpsie i" : : : "memory");
 8001276:	b662      	cpsie	i
}
 8001278:	e000      	b.n	800127c <_Z10USART_sendNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0xc8>
	if(tx.size()+a.length()>tx.capacity())return;
 800127a:	bf00      	nop
  }
  __enable_irq();//wznów przerwania
}
 800127c:	371c      	adds	r7, #28
 800127e:	46bd      	mov	sp, r7
 8001280:	bd90      	pop	{r4, r7, pc}
 8001282:	bf00      	nop
 8001284:	2000130c 	.word	0x2000130c
 8001288:	200002b4 	.word	0x200002b4
 800128c:	20001308 	.word	0x20001308

08001290 <HAL_UART_TxCpltCallback>:
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
	if (!(huart == &huart2)) return;//jeżeli odpowiedni interfejs
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	4a0e      	ldr	r2, [pc, #56]	; (80012d4 <HAL_UART_TxCpltCallback+0x44>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d112      	bne.n	80012c6 <HAL_UART_TxCpltCallback+0x36>
	if (tx.empty()) return;//jeżeli nie koniec buforu
 80012a0:	480d      	ldr	r0, [pc, #52]	; (80012d8 <HAL_UART_TxCpltCallback+0x48>)
 80012a2:	f002 f823 	bl	80032ec <_ZN14CircularBufferILj4096EE5emptyEv>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d10e      	bne.n	80012ca <HAL_UART_TxCpltCallback+0x3a>
	itemTx = tx.pop();//zczytaj znak na końcu
 80012ac:	480a      	ldr	r0, [pc, #40]	; (80012d8 <HAL_UART_TxCpltCallback+0x48>)
 80012ae:	f001 fff1 	bl	8003294 <_ZN14CircularBufferILj4096EE3popEv>
 80012b2:	4603      	mov	r3, r0
 80012b4:	461a      	mov	r2, r3
 80012b6:	4b09      	ldr	r3, [pc, #36]	; (80012dc <HAL_UART_TxCpltCallback+0x4c>)
 80012b8:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart2, &itemTx, 1);//prześlij
 80012ba:	2201      	movs	r2, #1
 80012bc:	4907      	ldr	r1, [pc, #28]	; (80012dc <HAL_UART_TxCpltCallback+0x4c>)
 80012be:	4805      	ldr	r0, [pc, #20]	; (80012d4 <HAL_UART_TxCpltCallback+0x44>)
 80012c0:	f004 ffcf 	bl	8006262 <HAL_UART_Transmit_IT>
 80012c4:	e002      	b.n	80012cc <HAL_UART_TxCpltCallback+0x3c>
	if (!(huart == &huart2)) return;//jeżeli odpowiedni interfejs
 80012c6:	bf00      	nop
 80012c8:	e000      	b.n	80012cc <HAL_UART_TxCpltCallback+0x3c>
	if (tx.empty()) return;//jeżeli nie koniec buforu
 80012ca:	bf00      	nop

}
 80012cc:	3708      	adds	r7, #8
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	200002b4 	.word	0x200002b4
 80012d8:	2000130c 	.word	0x2000130c
 80012dc:	20001308 	.word	0x20001308

080012e0 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
	if (!(huart == &huart2)) return;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	4a09      	ldr	r2, [pc, #36]	; (8001310 <HAL_UART_RxCpltCallback+0x30>)
 80012ec:	4293      	cmp	r3, r2
 80012ee:	d10b      	bne.n	8001308 <HAL_UART_RxCpltCallback+0x28>
	rx.push(itemRx);
 80012f0:	4b08      	ldr	r3, [pc, #32]	; (8001314 <HAL_UART_RxCpltCallback+0x34>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	4619      	mov	r1, r3
 80012f6:	4808      	ldr	r0, [pc, #32]	; (8001318 <HAL_UART_RxCpltCallback+0x38>)
 80012f8:	f001 ff99 	bl	800322e <_ZN14CircularBufferILj4096EE4pushEh>
	//if(itemRx=='|')endcharcounter++;
	HAL_UART_Receive_IT(&huart2, &itemRx, 1);
 80012fc:	2201      	movs	r2, #1
 80012fe:	4905      	ldr	r1, [pc, #20]	; (8001314 <HAL_UART_RxCpltCallback+0x34>)
 8001300:	4803      	ldr	r0, [pc, #12]	; (8001310 <HAL_UART_RxCpltCallback+0x30>)
 8001302:	f004 fff3 	bl	80062ec <HAL_UART_Receive_IT>
 8001306:	e000      	b.n	800130a <HAL_UART_RxCpltCallback+0x2a>
	if (!(huart == &huart2)) return;
 8001308:	bf00      	nop
}
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	200002b4 	.word	0x200002b4
 8001314:	200002f8 	.word	0x200002f8
 8001318:	200002fc 	.word	0x200002fc

0800131c <_Z22trimStartEndCharactersRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcc>:
//----------------------------//
//POWYŻEJ UART, PONIŻEJ RAMKA
//----------------------------//
void trimStartEndCharacters(std::string& str, char startChar, char endChar) {
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
 8001324:	460b      	mov	r3, r1
 8001326:	70fb      	strb	r3, [r7, #3]
 8001328:	4613      	mov	r3, r2
 800132a:	70bb      	strb	r3, [r7, #2]

    // przycinanie do pierwszej instancji znaku
    size_t startPos = str.find_first_not_of(startChar);
 800132c:	78fb      	ldrb	r3, [r7, #3]
 800132e:	2200      	movs	r2, #0
 8001330:	4619      	mov	r1, r3
 8001332:	6878      	ldr	r0, [r7, #4]
 8001334:	f006 fb4f 	bl	80079d6 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE17find_first_not_ofEcj>
 8001338:	60f8      	str	r0, [r7, #12]
    if (startPos != std::string::npos) {
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001340:	d006      	beq.n	8001350 <_Z22trimStartEndCharactersRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcc+0x34>
        str.erase(0, startPos-1);
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	3b01      	subs	r3, #1
 8001346:	461a      	mov	r2, r3
 8001348:	2100      	movs	r1, #0
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f006 f972 	bl	8007634 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5eraseEjj>
    }

    // ucinanie do jakiegoś znaku
    size_t endPos = str.find_last_not_of(endChar);
 8001350:	78bb      	ldrb	r3, [r7, #2]
 8001352:	f04f 32ff 	mov.w	r2, #4294967295
 8001356:	4619      	mov	r1, r3
 8001358:	6878      	ldr	r0, [r7, #4]
 800135a:	f006 fb4a 	bl	80079f2 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16find_last_not_ofEcj>
 800135e:	60b8      	str	r0, [r7, #8]
    if (endPos != std::string::npos) {
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001366:	d007      	beq.n	8001378 <_Z22trimStartEndCharactersRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcc+0x5c>
        str.erase(endPos + 2);
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	3302      	adds	r3, #2
 800136c:	f04f 32ff 	mov.w	r2, #4294967295
 8001370:	4619      	mov	r1, r3
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f006 f95e 	bl	8007634 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5eraseEjj>
    }
}
 8001378:	bf00      	nop
 800137a:	3710      	adds	r7, #16
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}

08001380 <_Z14calculateCRC16RKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
	    USART_send("Calculated checksum of "+checkingstr+" we found out to be "+std::to_string(checksum%1000) +"\r\n");
	   //zwracanie modula
	 return checksum % 1000;

}*/
uint16_t calculateCRC16(const std::string& data) {
 8001380:	b580      	push	{r7, lr}
 8001382:	b08a      	sub	sp, #40	; 0x28
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
    const uint16_t polynomial = 0x8005; //  wielomian
 8001388:	f248 0305 	movw	r3, #32773	; 0x8005
 800138c:	83fb      	strh	r3, [r7, #30]
    uint16_t crc = 0xFFFF; // wstepna wartość dla crc
 800138e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001392:	84fb      	strh	r3, [r7, #38]	; 0x26

    for (char c : data) {//dla każdego znaku w stringu
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	61bb      	str	r3, [r7, #24]
 8001398:	69b8      	ldr	r0, [r7, #24]
 800139a:	f006 f8eb 	bl	8007574 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5beginEv>
 800139e:	4603      	mov	r3, r0
 80013a0:	613b      	str	r3, [r7, #16]
 80013a2:	69b8      	ldr	r0, [r7, #24]
 80013a4:	f006 f8ec 	bl	8007580 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE3endEv>
 80013a8:	4603      	mov	r3, r0
 80013aa:	60fb      	str	r3, [r7, #12]
 80013ac:	e02c      	b.n	8001408 <_Z14calculateCRC16RKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x88>
 80013ae:	f107 0310 	add.w	r3, r7, #16
 80013b2:	4618      	mov	r0, r3
 80013b4:	f001 ffd9 	bl	800336a <_ZNK9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv>
 80013b8:	4603      	mov	r3, r0
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	75fb      	strb	r3, [r7, #23]
        crc ^= static_cast<uint16_t>(c) << 8;//XOR obecnego CRC z przesuniętym w lewo o 8 bit obecnym znakiem
 80013be:	7dfb      	ldrb	r3, [r7, #23]
 80013c0:	021b      	lsls	r3, r3, #8
 80013c2:	b21a      	sxth	r2, r3
 80013c4:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80013c8:	4053      	eors	r3, r2
 80013ca:	b21b      	sxth	r3, r3
 80013cc:	84fb      	strh	r3, [r7, #38]	; 0x26

        for (int i = 0; i < 8; ++i) {//dla nowego bitu w nowym bajcie po kolei:
 80013ce:	2300      	movs	r3, #0
 80013d0:	623b      	str	r3, [r7, #32]
 80013d2:	e011      	b.n	80013f8 <_Z14calculateCRC16RKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x78>
            if (crc & 0x8000) {//jeżeli najważniejszy bit po lewej stronie
 80013d4:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80013d8:	2b00      	cmp	r3, #0
 80013da:	da07      	bge.n	80013ec <_Z14calculateCRC16RKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6c>
                crc = (crc << 1) ^ polynomial;//leftshift o 1 i xor z wielomianem
 80013dc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	b21a      	sxth	r2, r3
 80013e2:	4b11      	ldr	r3, [pc, #68]	; (8001428 <_Z14calculateCRC16RKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0xa8>)
 80013e4:	4053      	eors	r3, r2
 80013e6:	b21b      	sxth	r3, r3
 80013e8:	84fb      	strh	r3, [r7, #38]	; 0x26
 80013ea:	e002      	b.n	80013f2 <_Z14calculateCRC16RKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x72>
            } else {//jeżeli najważniejszy bit to 0
                crc <<= 1;//bitshift w lewo o 1
 80013ec:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80013ee:	005b      	lsls	r3, r3, #1
 80013f0:	84fb      	strh	r3, [r7, #38]	; 0x26
        for (int i = 0; i < 8; ++i) {//dla nowego bitu w nowym bajcie po kolei:
 80013f2:	6a3b      	ldr	r3, [r7, #32]
 80013f4:	3301      	adds	r3, #1
 80013f6:	623b      	str	r3, [r7, #32]
 80013f8:	6a3b      	ldr	r3, [r7, #32]
 80013fa:	2b07      	cmp	r3, #7
 80013fc:	ddea      	ble.n	80013d4 <_Z14calculateCRC16RKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x54>
    for (char c : data) {//dla każdego znaku w stringu
 80013fe:	f107 0310 	add.w	r3, r7, #16
 8001402:	4618      	mov	r0, r3
 8001404:	f001 ffa1 	bl	800334a <_ZN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEppEv>
 8001408:	f107 020c 	add.w	r2, r7, #12
 800140c:	f107 0310 	add.w	r3, r7, #16
 8001410:	4611      	mov	r1, r2
 8001412:	4618      	mov	r0, r3
 8001414:	f001 ff81 	bl	800331a <_ZN9__gnu_cxxneIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbRKNS_17__normal_iteratorIT_T0_EESE_>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d1c7      	bne.n	80013ae <_Z14calculateCRC16RKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x2e>
            }
        }
    }
    //USART_send("DEBUG:Calculated checksum: "+std::to_string(crc)+"\r\n");

    return crc;
 800141e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
 8001420:	4618      	mov	r0, r3
 8001422:	3728      	adds	r7, #40	; 0x28
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	ffff8005 	.word	0xffff8005

0800142c <_ZNKSt17integral_constantIbLb1EEcvbEv>:
    struct integral_constant
    {
      static constexpr _Tp                  value = __v;
      typedef _Tp                           value_type;
      typedef integral_constant<_Tp, __v>   type;
      constexpr operator value_type() const noexcept { return value; }
 800142c:	b480      	push	{r7}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
 8001434:	2301      	movs	r3, #1
 8001436:	4618      	mov	r0, r3
 8001438:	370c      	adds	r7, #12
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr

08001442 <_Z15reconstructdataNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
std::string reconstructdata(std::string data){
 8001442:	b590      	push	{r4, r7, lr}
 8001444:	b085      	sub	sp, #20
 8001446:	af00      	add	r7, sp, #0
 8001448:	6078      	str	r0, [r7, #4]
 800144a:	6039      	str	r1, [r7, #0]
	std::string unescapedData;
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	f006 f82d 	bl	80074ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
	//przejście przez dane przekazane
	  for (size_t i = 0; i < data.length(); ++i) {
 8001452:	2300      	movs	r3, #0
 8001454:	60fb      	str	r3, [r7, #12]
 8001456:	e046      	b.n	80014e6 <_Z15reconstructdataNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0xa4>
	        // sprawdzanie czy jest znak escape
	        if (data[i] == '\\' && i + 1 < data.length()) {
 8001458:	68f9      	ldr	r1, [r7, #12]
 800145a:	6838      	ldr	r0, [r7, #0]
 800145c:	f006 f8c7 	bl	80075ee <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 8001460:	4603      	mov	r3, r0
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	2b5c      	cmp	r3, #92	; 0x5c
 8001466:	d109      	bne.n	800147c <_Z15reconstructdataNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x3a>
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	1c5c      	adds	r4, r3, #1
 800146c:	6838      	ldr	r0, [r7, #0]
 800146e:	f006 f88d 	bl	800758c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 8001472:	4603      	mov	r3, r0
 8001474:	429c      	cmp	r4, r3
 8001476:	d201      	bcs.n	800147c <_Z15reconstructdataNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x3a>
 8001478:	2301      	movs	r3, #1
 800147a:	e000      	b.n	800147e <_Z15reconstructdataNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x3c>
 800147c:	2300      	movs	r3, #0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d024      	beq.n	80014cc <_Z15reconstructdataNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x8a>
	            // zamiana w wyniku escape
	            switch (data[i + 1]) {
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	3301      	adds	r3, #1
 8001486:	4619      	mov	r1, r3
 8001488:	6838      	ldr	r0, [r7, #0]
 800148a:	f006 f8b0 	bl	80075ee <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 800148e:	4603      	mov	r3, r0
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	2b40      	cmp	r3, #64	; 0x40
 8001494:	d010      	beq.n	80014b8 <_Z15reconstructdataNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x76>
 8001496:	2b40      	cmp	r3, #64	; 0x40
 8001498:	dc13      	bgt.n	80014c2 <_Z15reconstructdataNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x80>
 800149a:	2b3a      	cmp	r3, #58	; 0x3a
 800149c:	d002      	beq.n	80014a4 <_Z15reconstructdataNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x62>
 800149e:	2b3b      	cmp	r3, #59	; 0x3b
 80014a0:	d005      	beq.n	80014ae <_Z15reconstructdataNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6c>
	                case '@':
	                    unescapedData.push_back('\\');
	                    break;
	                default:
	                    // Handle other cases as needed
	                    break;
 80014a2:	e00e      	b.n	80014c2 <_Z15reconstructdataNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x80>
	                    unescapedData.push_back('^');
 80014a4:	215e      	movs	r1, #94	; 0x5e
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	f006 f8a4 	bl	80075f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
	                    break;
 80014ac:	e00a      	b.n	80014c4 <_Z15reconstructdataNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x82>
	                    unescapedData.push_back('|');
 80014ae:	217c      	movs	r1, #124	; 0x7c
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	f006 f89f 	bl	80075f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
	                    break;
 80014b6:	e005      	b.n	80014c4 <_Z15reconstructdataNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x82>
	                    unescapedData.push_back('\\');
 80014b8:	215c      	movs	r1, #92	; 0x5c
 80014ba:	6878      	ldr	r0, [r7, #4]
 80014bc:	f006 f89a 	bl	80075f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
	                    break;
 80014c0:	e000      	b.n	80014c4 <_Z15reconstructdataNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x82>
	                    break;
 80014c2:	bf00      	nop
	            }
	            // Skip the next character as it was part of the escape sequence
	            ++i;
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	3301      	adds	r3, #1
 80014c8:	60fb      	str	r3, [r7, #12]
 80014ca:	e009      	b.n	80014e0 <_Z15reconstructdataNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x9e>
	        } else {
	            // Regular character, add to the unescaped data
	            unescapedData.push_back(data[i]);
 80014cc:	68f9      	ldr	r1, [r7, #12]
 80014ce:	6838      	ldr	r0, [r7, #0]
 80014d0:	f006 f88d 	bl	80075ee <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 80014d4:	4603      	mov	r3, r0
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	4619      	mov	r1, r3
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f006 f88a 	bl	80075f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
	  for (size_t i = 0; i < data.length(); ++i) {
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	3301      	adds	r3, #1
 80014e4:	60fb      	str	r3, [r7, #12]
 80014e6:	6838      	ldr	r0, [r7, #0]
 80014e8:	f006 f850 	bl	800758c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 80014ec:	4602      	mov	r2, r0
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	4293      	cmp	r3, r2
 80014f2:	bf34      	ite	cc
 80014f4:	2301      	movcc	r3, #1
 80014f6:	2300      	movcs	r3, #0
 80014f8:	b2db      	uxtb	r3, r3
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d1ac      	bne.n	8001458 <_Z15reconstructdataNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x16>
	        }
	    }
	  	  //zwrócenie buforu string tymczasowego
	    return unescapedData;
 80014fe:	bf00      	nop
}
 8001500:	6878      	ldr	r0, [r7, #4]
 8001502:	3714      	adds	r7, #20
 8001504:	46bd      	mov	sp, r7
 8001506:	bd90      	pop	{r4, r7, pc}

08001508 <_Z16escapeCharactersRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
std::string escapeCharacters(const std::string& data) {
 8001508:	b580      	push	{r7, lr}
 800150a:	b0ac      	sub	sp, #176	; 0xb0
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	6039      	str	r1, [r7, #0]
    std::string escapedData = data;//zamiana znaków
 8001512:	6839      	ldr	r1, [r7, #0]
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f006 faa1 	bl	8007a5c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
    replaceAll(escapedData, "\\", "\\@");
 800151a:	f107 0320 	add.w	r3, r7, #32
 800151e:	4618      	mov	r0, r3
 8001520:	f005 fe04 	bl	800712c <_ZNSaIcEC1Ev>
 8001524:	f107 0220 	add.w	r2, r7, #32
 8001528:	f107 0308 	add.w	r3, r7, #8
 800152c:	494e      	ldr	r1, [pc, #312]	; (8001668 <_Z16escapeCharactersRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x160>)
 800152e:	4618      	mov	r0, r3
 8001530:	f006 fac8 	bl	8007ac4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001534:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001538:	4618      	mov	r0, r3
 800153a:	f005 fdf7 	bl	800712c <_ZNSaIcEC1Ev>
 800153e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001542:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001546:	4949      	ldr	r1, [pc, #292]	; (800166c <_Z16escapeCharactersRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x164>)
 8001548:	4618      	mov	r0, r3
 800154a:	f006 fabb 	bl	8007ac4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800154e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8001552:	f107 0308 	add.w	r3, r7, #8
 8001556:	4619      	mov	r1, r3
 8001558:	6878      	ldr	r0, [r7, #4]
 800155a:	f7ff fde2 	bl	8001122 <_Z10replaceAllRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKS4_S7_>
 800155e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001562:	4618      	mov	r0, r3
 8001564:	f005 ffd3 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001568:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800156c:	4618      	mov	r0, r3
 800156e:	f005 fddf 	bl	8007130 <_ZNSaIcED1Ev>
 8001572:	f107 0308 	add.w	r3, r7, #8
 8001576:	4618      	mov	r0, r3
 8001578:	f005 ffc9 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800157c:	f107 0320 	add.w	r3, r7, #32
 8001580:	4618      	mov	r0, r3
 8001582:	f005 fdd5 	bl	8007130 <_ZNSaIcED1Ev>
    replaceAll(escapedData, "|", "\\;");
 8001586:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800158a:	4618      	mov	r0, r3
 800158c:	f005 fdce 	bl	800712c <_ZNSaIcEC1Ev>
 8001590:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8001594:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001598:	4935      	ldr	r1, [pc, #212]	; (8001670 <_Z16escapeCharactersRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x168>)
 800159a:	4618      	mov	r0, r3
 800159c:	f006 fa92 	bl	8007ac4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80015a0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80015a4:	4618      	mov	r0, r3
 80015a6:	f005 fdc1 	bl	800712c <_ZNSaIcEC1Ev>
 80015aa:	f107 0274 	add.w	r2, r7, #116	; 0x74
 80015ae:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80015b2:	4930      	ldr	r1, [pc, #192]	; (8001674 <_Z16escapeCharactersRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x16c>)
 80015b4:	4618      	mov	r0, r3
 80015b6:	f006 fa85 	bl	8007ac4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80015ba:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80015be:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80015c2:	4619      	mov	r1, r3
 80015c4:	6878      	ldr	r0, [r7, #4]
 80015c6:	f7ff fdac 	bl	8001122 <_Z10replaceAllRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKS4_S7_>
 80015ca:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80015ce:	4618      	mov	r0, r3
 80015d0:	f005 ff9d 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80015d4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80015d8:	4618      	mov	r0, r3
 80015da:	f005 fda9 	bl	8007130 <_ZNSaIcED1Ev>
 80015de:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80015e2:	4618      	mov	r0, r3
 80015e4:	f005 ff93 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80015e8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80015ec:	4618      	mov	r0, r3
 80015ee:	f005 fd9f 	bl	8007130 <_ZNSaIcED1Ev>
    replaceAll(escapedData, "^", "\\:");
 80015f2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80015f6:	4618      	mov	r0, r3
 80015f8:	f005 fd98 	bl	800712c <_ZNSaIcEC1Ev>
 80015fc:	f107 0290 	add.w	r2, r7, #144	; 0x90
 8001600:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001604:	491c      	ldr	r1, [pc, #112]	; (8001678 <_Z16escapeCharactersRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x170>)
 8001606:	4618      	mov	r0, r3
 8001608:	f006 fa5c 	bl	8007ac4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800160c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001610:	4618      	mov	r0, r3
 8001612:	f005 fd8b 	bl	800712c <_ZNSaIcEC1Ev>
 8001616:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 800161a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800161e:	4917      	ldr	r1, [pc, #92]	; (800167c <_Z16escapeCharactersRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x174>)
 8001620:	4618      	mov	r0, r3
 8001622:	f006 fa4f 	bl	8007ac4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001626:	f107 0294 	add.w	r2, r7, #148	; 0x94
 800162a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800162e:	4619      	mov	r1, r3
 8001630:	6878      	ldr	r0, [r7, #4]
 8001632:	f7ff fd76 	bl	8001122 <_Z10replaceAllRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKS4_S7_>
 8001636:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800163a:	4618      	mov	r0, r3
 800163c:	f005 ff67 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001640:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001644:	4618      	mov	r0, r3
 8001646:	f005 fd73 	bl	8007130 <_ZNSaIcED1Ev>
 800164a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800164e:	4618      	mov	r0, r3
 8001650:	f005 ff5d 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001654:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001658:	4618      	mov	r0, r3
 800165a:	f005 fd69 	bl	8007130 <_ZNSaIcED1Ev>
    return escapedData;
 800165e:	bf00      	nop
}
 8001660:	6878      	ldr	r0, [r7, #4]
 8001662:	37b0      	adds	r7, #176	; 0xb0
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	0800c388 	.word	0x0800c388
 800166c:	0800c38c 	.word	0x0800c38c
 8001670:	0800c390 	.word	0x0800c390
 8001674:	0800c394 	.word	0x0800c394
 8001678:	0800c398 	.word	0x0800c398
 800167c:	0800c39c 	.word	0x0800c39c

08001680 <_Z12respondframeNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
//generowanie ramki odpowiedzi
void respondframe(std::string response){
 8001680:	b580      	push	{r7, lr}
 8001682:	b0c4      	sub	sp, #272	; 0x110
 8001684:	af00      	add	r7, sp, #0
 8001686:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800168a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800168e:	6018      	str	r0, [r3, #0]
	std::string escapedresponse=escapeCharacters(response);//zamiana znaków
 8001690:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8001694:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001698:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800169c:	6819      	ldr	r1, [r3, #0]
 800169e:	4610      	mov	r0, r2
 80016a0:	f7ff ff32 	bl	8001508 <_Z16escapeCharactersRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
	char rspchksmbuf[5],rpslenbuf[3];//temp tablice znaków
	uint8_t resplen=static_cast<uint8_t>(escapedresponse.length()-1);//obliczanie długości
 80016a4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80016a8:	4618      	mov	r0, r3
 80016aa:	f005 ff6f 	bl	800758c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 80016ae:	4603      	mov	r3, r0
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	3b01      	subs	r3, #1
 80016b4:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
	std::snprintf(rpslenbuf,3,"%02d",resplen);//formatowanie długości
 80016b8:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80016bc:	f107 0020 	add.w	r0, r7, #32
 80016c0:	4a58      	ldr	r2, [pc, #352]	; (8001824 <_Z12respondframeNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x1a4>)
 80016c2:	2103      	movs	r1, #3
 80016c4:	f008 f8da 	bl	800987c <sniprintf>
	uint16_t respchecksum=calculateCRC16("n"+escapedresponse);//checksuma
 80016c8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80016cc:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80016d0:	4955      	ldr	r1, [pc, #340]	; (8001828 <_Z12respondframeNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x1a8>)
 80016d2:	4618      	mov	r0, r3
 80016d4:	f001 fe55 	bl	8003382 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_>
 80016d8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80016dc:	4618      	mov	r0, r3
 80016de:	f7ff fe4f 	bl	8001380 <_Z14calculateCRC16RKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 80016e2:	4603      	mov	r3, r0
 80016e4:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
 80016e8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80016ec:	4618      	mov	r0, r3
 80016ee:	f005 ff0e 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
	std::snprintf(rspchksmbuf,5,"%04X",respchecksum);//formatowanie checksumy
 80016f2:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 80016f6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80016fa:	4a4c      	ldr	r2, [pc, #304]	; (800182c <_Z12respondframeNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x1ac>)
 80016fc:	2105      	movs	r1, #5
 80016fe:	f008 f8bd 	bl	800987c <sniprintf>
	std::string outputresponse="^"+(std::string)rpslenbuf+"n"+escapedresponse+(std::string)rspchksmbuf+"|\r\n";//składanie całości
 8001702:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001706:	4618      	mov	r0, r3
 8001708:	f005 fd10 	bl	800712c <_ZNSaIcEC1Ev>
 800170c:	f107 02d4 	add.w	r2, r7, #212	; 0xd4
 8001710:	f107 0120 	add.w	r1, r7, #32
 8001714:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001718:	4618      	mov	r0, r3
 800171a:	f006 f9d3 	bl	8007ac4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800171e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001722:	f107 02bc 	add.w	r2, r7, #188	; 0xbc
 8001726:	4942      	ldr	r1, [pc, #264]	; (8001830 <_Z12respondframeNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x1b0>)
 8001728:	4618      	mov	r0, r3
 800172a:	f001 fe6a 	bl	8003402 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>
 800172e:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001732:	f107 01a4 	add.w	r1, r7, #164	; 0xa4
 8001736:	4a3c      	ldr	r2, [pc, #240]	; (8001828 <_Z12respondframeNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x1a8>)
 8001738:	4618      	mov	r0, r3
 800173a:	f001 fe7a 	bl	8003432 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>
 800173e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001742:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8001746:	f107 018c 	add.w	r1, r7, #140	; 0x8c
 800174a:	4618      	mov	r0, r3
 800174c:	f001 fe88 	bl	8003460 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_RKS8_>
 8001750:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001754:	4618      	mov	r0, r3
 8001756:	f005 fce9 	bl	800712c <_ZNSaIcEC1Ev>
 800175a:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 800175e:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8001762:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001766:	4618      	mov	r0, r3
 8001768:	f006 f9ac 	bl	8007ac4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800176c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001770:	f107 02d8 	add.w	r2, r7, #216	; 0xd8
 8001774:	f107 0174 	add.w	r1, r7, #116	; 0x74
 8001778:	4618      	mov	r0, r3
 800177a:	f001 fe88 	bl	800348e <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_>
 800177e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001782:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001786:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 800178a:	4a2a      	ldr	r2, [pc, #168]	; (8001834 <_Z12respondframeNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x1b4>)
 800178c:	4618      	mov	r0, r3
 800178e:	f001 fe50 	bl	8003432 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>
 8001792:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001796:	4618      	mov	r0, r3
 8001798:	f005 feb9 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800179c:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80017a0:	4618      	mov	r0, r3
 80017a2:	f005 feb4 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80017a6:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80017aa:	4618      	mov	r0, r3
 80017ac:	f005 fcc0 	bl	8007130 <_ZNSaIcED1Ev>
 80017b0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80017b4:	4618      	mov	r0, r3
 80017b6:	f005 feaa 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80017ba:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80017be:	4618      	mov	r0, r3
 80017c0:	f005 fea5 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80017c4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80017c8:	4618      	mov	r0, r3
 80017ca:	f005 fea0 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80017ce:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80017d2:	4618      	mov	r0, r3
 80017d4:	f005 fe9b 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80017d8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80017dc:	4618      	mov	r0, r3
 80017de:	f005 fca7 	bl	8007130 <_ZNSaIcED1Ev>
	USART_send(outputresponse);
 80017e2:	f107 0208 	add.w	r2, r7, #8
 80017e6:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80017ea:	4611      	mov	r1, r2
 80017ec:	4618      	mov	r0, r3
 80017ee:	f006 f935 	bl	8007a5c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 80017f2:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7ff fcdc 	bl	80011b4 <_Z10USART_sendNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 80017fc:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001800:	4618      	mov	r0, r3
 8001802:	f005 fe84 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
}
 8001806:	f107 0308 	add.w	r3, r7, #8
 800180a:	4618      	mov	r0, r3
 800180c:	f005 fe7f 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001810:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001814:	4618      	mov	r0, r3
 8001816:	f005 fe7a 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800181a:	f507 7788 	add.w	r7, r7, #272	; 0x110
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	0800c3a0 	.word	0x0800c3a0
 8001828:	0800c3a8 	.word	0x0800c3a8
 800182c:	0800c3ac 	.word	0x0800c3ac
 8001830:	0800c398 	.word	0x0800c398
 8001834:	0800c3b4 	.word	0x0800c3b4

08001838 <_Z13resettimevalsv>:
//ZMIENNE CZASOWE SYSTEMU GAZOWO-STRZELAJĄCEGO ORAZ RESET
int shotdelay=DELTIME, timebetween=BEWTIME,valvetime=GVOTIME,sparktime=SPTTIME;
float timemul=MULTIPL,realshotdelay=DELTIME*timemul;
void resettimevals(){
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
	shotdelay=DELTIME;
 800183c:	4b0b      	ldr	r3, [pc, #44]	; (800186c <_Z13resettimevalsv+0x34>)
 800183e:	2279      	movs	r2, #121	; 0x79
 8001840:	601a      	str	r2, [r3, #0]
	timebetween=BEWTIME;
 8001842:	4b0b      	ldr	r3, [pc, #44]	; (8001870 <_Z13resettimevalsv+0x38>)
 8001844:	2278      	movs	r2, #120	; 0x78
 8001846:	601a      	str	r2, [r3, #0]
	valvetime=GVOTIME;
 8001848:	4b0a      	ldr	r3, [pc, #40]	; (8001874 <_Z13resettimevalsv+0x3c>)
 800184a:	228c      	movs	r2, #140	; 0x8c
 800184c:	601a      	str	r2, [r3, #0]
	sparktime=SPTTIME;
 800184e:	4b0a      	ldr	r3, [pc, #40]	; (8001878 <_Z13resettimevalsv+0x40>)
 8001850:	2296      	movs	r2, #150	; 0x96
 8001852:	601a      	str	r2, [r3, #0]
	timemul=MULTIPL;
 8001854:	4b09      	ldr	r3, [pc, #36]	; (800187c <_Z13resettimevalsv+0x44>)
 8001856:	4a0a      	ldr	r2, [pc, #40]	; (8001880 <_Z13resettimevalsv+0x48>)
 8001858:	601a      	str	r2, [r3, #0]
	realshotdelay=DELTIME*MULTIPL;
 800185a:	4b0a      	ldr	r3, [pc, #40]	; (8001884 <_Z13resettimevalsv+0x4c>)
 800185c:	4a0a      	ldr	r2, [pc, #40]	; (8001888 <_Z13resettimevalsv+0x50>)
 800185e:	601a      	str	r2, [r3, #0]
}
 8001860:	bf00      	nop
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	20000000 	.word	0x20000000
 8001870:	20000004 	.word	0x20000004
 8001874:	20000008 	.word	0x20000008
 8001878:	2000000c 	.word	0x2000000c
 800187c:	20000010 	.word	0x20000010
 8001880:	40400000 	.word	0x40400000
 8001884:	20002318 	.word	0x20002318
 8001888:	43b58000 	.word	0x43b58000

0800188c <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
//zmienne średnich i median ADC DMA
float c1avg,c2avg,c1med,c2med;
uint8_t FBpressed=0,LOCKpressed=0;
uint16_t ButtonPresses=0;
void processcmd(char cmd,const std::string& data){
 800188c:	b580      	push	{r7, lr}
 800188e:	f5ad 7d46 	sub.w	sp, sp, #792	; 0x318
 8001892:	af02      	add	r7, sp, #8
 8001894:	4602      	mov	r2, r0
 8001896:	f507 7344 	add.w	r3, r7, #784	; 0x310
 800189a:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 800189e:	6019      	str	r1, [r3, #0]
 80018a0:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80018a4:	f2a3 3309 	subw	r3, r3, #777	; 0x309
 80018a8:	701a      	strb	r2, [r3, #0]
	std::string respstr="0.00000";
 80018aa:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80018ae:	4618      	mov	r0, r3
 80018b0:	f005 fc3c 	bl	800712c <_ZNSaIcEC1Ev>
 80018b4:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80018b8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80018bc:	49dc      	ldr	r1, [pc, #880]	; (8001c30 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x3a4>)
 80018be:	4618      	mov	r0, r3
 80018c0:	f006 f900 	bl	8007ac4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80018c4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80018c8:	4618      	mov	r0, r3
 80018ca:	f005 fc31 	bl	8007130 <_ZNSaIcED1Ev>
	char str1[20]={0},str2[20]={0};
 80018ce:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80018d2:	f5a3 733c 	sub.w	r3, r3, #752	; 0x2f0
 80018d6:	2200      	movs	r2, #0
 80018d8:	601a      	str	r2, [r3, #0]
 80018da:	3304      	adds	r3, #4
 80018dc:	2200      	movs	r2, #0
 80018de:	601a      	str	r2, [r3, #0]
 80018e0:	605a      	str	r2, [r3, #4]
 80018e2:	609a      	str	r2, [r3, #8]
 80018e4:	60da      	str	r2, [r3, #12]
 80018e6:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80018ea:	f5a3 7341 	sub.w	r3, r3, #772	; 0x304
 80018ee:	2200      	movs	r2, #0
 80018f0:	601a      	str	r2, [r3, #0]
 80018f2:	3304      	adds	r3, #4
 80018f4:	2200      	movs	r2, #0
 80018f6:	601a      	str	r2, [r3, #0]
 80018f8:	605a      	str	r2, [r3, #4]
 80018fa:	609a      	str	r2, [r3, #8]
 80018fc:	60da      	str	r2, [r3, #12]

	switch(cmd){
 80018fe:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8001902:	f2a3 3309 	subw	r3, r3, #777	; 0x309
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	3b61      	subs	r3, #97	; 0x61
 800190a:	2b15      	cmp	r3, #21
 800190c:	f200 82ed 	bhi.w	8001eea <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x65e>
 8001910:	a201      	add	r2, pc, #4	; (adr r2, 8001918 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x8c>)
 8001912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001916:	bf00      	nop
 8001918:	08001c6d 	.word	0x08001c6d
 800191c:	08001a69 	.word	0x08001a69
 8001920:	08001bc7 	.word	0x08001bc7
 8001924:	0800199f 	.word	0x0800199f
 8001928:	08001971 	.word	0x08001971
 800192c:	08001eab 	.word	0x08001eab
 8001930:	08001eeb 	.word	0x08001eeb
 8001934:	08001eeb 	.word	0x08001eeb
 8001938:	08001d71 	.word	0x08001d71
 800193c:	08001eeb 	.word	0x08001eeb
 8001940:	08001eeb 	.word	0x08001eeb
 8001944:	08001eeb 	.word	0x08001eeb
 8001948:	08001a07 	.word	0x08001a07
 800194c:	08001f25 	.word	0x08001f25
 8001950:	08001eeb 	.word	0x08001eeb
 8001954:	08001e69 	.word	0x08001e69
 8001958:	08001eeb 	.word	0x08001eeb
 800195c:	08001b89 	.word	0x08001b89
 8001960:	08001b29 	.word	0x08001b29
 8001964:	08001eeb 	.word	0x08001eeb
 8001968:	08001eeb 	.word	0x08001eeb
 800196c:	08001ac9 	.word	0x08001ac9
		//noop do fucking nothing
	break;

	case 'e':
		//echo
		respondframe("ECH:"+data);
 8001970:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8001974:	f5a3 7030 	sub.w	r0, r3, #704	; 0x2c0
 8001978:	f507 7344 	add.w	r3, r7, #784	; 0x310
 800197c:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	49ac      	ldr	r1, [pc, #688]	; (8001c34 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x3a8>)
 8001984:	f001 fcfd 	bl	8003382 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_>
 8001988:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800198c:	4618      	mov	r0, r3
 800198e:	f7ff fe77 	bl	8001680 <_Z12respondframeNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8001992:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001996:	4618      	mov	r0, r3
 8001998:	f005 fdb9 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
	break;
 800199c:	e2c3      	b.n	8001f26 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x69a>

	case 'd':
		//delay
		shotdelay=stof(data);
 800199e:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80019a2:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 80019a6:	2100      	movs	r1, #0
 80019a8:	6818      	ldr	r0, [r3, #0]
 80019aa:	f7ff fb67 	bl	800107c <_ZNSt7__cxx114stofERKNS_12basic_stringIcSt11char_traitsIcESaIcEEEPj>
 80019ae:	eef0 7a40 	vmov.f32	s15, s0
 80019b2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019b6:	ee17 2a90 	vmov	r2, s15
 80019ba:	4b9f      	ldr	r3, [pc, #636]	; (8001c38 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x3ac>)
 80019bc:	601a      	str	r2, [r3, #0]
		respondframe("DEL:"+std::to_string(shotdelay));
 80019be:	4b9e      	ldr	r3, [pc, #632]	; (8001c38 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x3ac>)
 80019c0:	681a      	ldr	r2, [r3, #0]
 80019c2:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80019c6:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 80019ca:	4611      	mov	r1, r2
 80019cc:	4618      	mov	r0, r3
 80019ce:	f7ff fb6f 	bl	80010b0 <_ZNSt7__cxx119to_stringEi>
 80019d2:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80019d6:	f5a3 732a 	sub.w	r3, r3, #680	; 0x2a8
 80019da:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80019de:	4997      	ldr	r1, [pc, #604]	; (8001c3c <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x3b0>)
 80019e0:	4618      	mov	r0, r3
 80019e2:	f001 fd0e 	bl	8003402 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>
 80019e6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7ff fe48 	bl	8001680 <_Z12respondframeNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 80019f0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80019f4:	4618      	mov	r0, r3
 80019f6:	f005 fd8a 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80019fa:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80019fe:	4618      	mov	r0, r3
 8001a00:	f005 fd85 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		break;
 8001a04:	e28f      	b.n	8001f26 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x69a>

	case 'm':
		//timemul
		timemul=stof(data);
 8001a06:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8001a0a:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 8001a0e:	2100      	movs	r1, #0
 8001a10:	6818      	ldr	r0, [r3, #0]
 8001a12:	f7ff fb33 	bl	800107c <_ZNSt7__cxx114stofERKNS_12basic_stringIcSt11char_traitsIcESaIcEEEPj>
 8001a16:	eef0 7a40 	vmov.f32	s15, s0
 8001a1a:	4b89      	ldr	r3, [pc, #548]	; (8001c40 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x3b4>)
 8001a1c:	edc3 7a00 	vstr	s15, [r3]
		respondframe("MUL:"+std::to_string(timebetween));
 8001a20:	4b88      	ldr	r3, [pc, #544]	; (8001c44 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x3b8>)
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8001a28:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 8001a2c:	4611      	mov	r1, r2
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f7ff fb3e 	bl	80010b0 <_ZNSt7__cxx119to_stringEi>
 8001a34:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8001a38:	f5a3 731e 	sub.w	r3, r3, #632	; 0x278
 8001a3c:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8001a40:	4981      	ldr	r1, [pc, #516]	; (8001c48 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x3bc>)
 8001a42:	4618      	mov	r0, r3
 8001a44:	f001 fcdd 	bl	8003402 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>
 8001a48:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f7ff fe17 	bl	8001680 <_Z12respondframeNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8001a52:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001a56:	4618      	mov	r0, r3
 8001a58:	f005 fd59 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001a5c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001a60:	4618      	mov	r0, r3
 8001a62:	f005 fd54 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
	break;
 8001a66:	e25e      	b.n	8001f26 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x69a>

	case 'b':
		//timebetween
		timebetween=stoi(data);
 8001a68:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8001a6c:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 8001a70:	220a      	movs	r2, #10
 8001a72:	2100      	movs	r1, #0
 8001a74:	6818      	ldr	r0, [r3, #0]
 8001a76:	f7ff fae7 	bl	8001048 <_ZNSt7__cxx114stoiERKNS_12basic_stringIcSt11char_traitsIcESaIcEEEPji>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	4a71      	ldr	r2, [pc, #452]	; (8001c44 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x3b8>)
 8001a7e:	6013      	str	r3, [r2, #0]
		respondframe("BEW:"+std::to_string(timebetween));
 8001a80:	4b70      	ldr	r3, [pc, #448]	; (8001c44 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x3b8>)
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8001a88:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8001a8c:	4611      	mov	r1, r2
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7ff fb0e 	bl	80010b0 <_ZNSt7__cxx119to_stringEi>
 8001a94:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8001a98:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 8001a9c:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 8001aa0:	496a      	ldr	r1, [pc, #424]	; (8001c4c <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x3c0>)
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f001 fcad 	bl	8003402 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>
 8001aa8:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001aac:	4618      	mov	r0, r3
 8001aae:	f7ff fde7 	bl	8001680 <_Z12respondframeNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8001ab2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f005 fd29 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001abc:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f005 fd24 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
	break;
 8001ac6:	e22e      	b.n	8001f26 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x69a>

	case 'v':
		//valvetime
		valvetime=stoi(data);
 8001ac8:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8001acc:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 8001ad0:	220a      	movs	r2, #10
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	6818      	ldr	r0, [r3, #0]
 8001ad6:	f7ff fab7 	bl	8001048 <_ZNSt7__cxx114stoiERKNS_12basic_stringIcSt11char_traitsIcESaIcEEEPji>
 8001ada:	4603      	mov	r3, r0
 8001adc:	4a5c      	ldr	r2, [pc, #368]	; (8001c50 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x3c4>)
 8001ade:	6013      	str	r3, [r2, #0]
		respondframe("GVO:"+std::to_string(valvetime));
 8001ae0:	4b5b      	ldr	r3, [pc, #364]	; (8001c50 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x3c4>)
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8001ae8:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 8001aec:	4611      	mov	r1, r2
 8001aee:	4618      	mov	r0, r3
 8001af0:	f7ff fade 	bl	80010b0 <_ZNSt7__cxx119to_stringEi>
 8001af4:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8001af8:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 8001afc:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001b00:	4954      	ldr	r1, [pc, #336]	; (8001c54 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x3c8>)
 8001b02:	4618      	mov	r0, r3
 8001b04:	f001 fc7d 	bl	8003402 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>
 8001b08:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f7ff fdb7 	bl	8001680 <_Z12respondframeNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8001b12:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001b16:	4618      	mov	r0, r3
 8001b18:	f005 fcf9 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001b1c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001b20:	4618      	mov	r0, r3
 8001b22:	f005 fcf4 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
	break;
 8001b26:	e1fe      	b.n	8001f26 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x69a>

	case 's':
		//sparktime
		sparktime=stoi(data);
 8001b28:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8001b2c:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 8001b30:	220a      	movs	r2, #10
 8001b32:	2100      	movs	r1, #0
 8001b34:	6818      	ldr	r0, [r3, #0]
 8001b36:	f7ff fa87 	bl	8001048 <_ZNSt7__cxx114stoiERKNS_12basic_stringIcSt11char_traitsIcESaIcEEEPji>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	4a46      	ldr	r2, [pc, #280]	; (8001c58 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x3cc>)
 8001b3e:	6013      	str	r3, [r2, #0]
		respondframe("SPT:"+std::to_string(sparktime));
 8001b40:	4b45      	ldr	r3, [pc, #276]	; (8001c58 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x3cc>)
 8001b42:	681a      	ldr	r2, [r3, #0]
 8001b44:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8001b48:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001b4c:	4611      	mov	r1, r2
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7ff faae 	bl	80010b0 <_ZNSt7__cxx119to_stringEi>
 8001b54:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8001b58:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001b5c:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 8001b60:	493e      	ldr	r1, [pc, #248]	; (8001c5c <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x3d0>)
 8001b62:	4618      	mov	r0, r3
 8001b64:	f001 fc4d 	bl	8003402 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>
 8001b68:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7ff fd87 	bl	8001680 <_Z12respondframeNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8001b72:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001b76:	4618      	mov	r0, r3
 8001b78:	f005 fcc9 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001b7c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8001b80:	4618      	mov	r0, r3
 8001b82:	f005 fcc4 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
	break;
 8001b86:	e1ce      	b.n	8001f26 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x69a>

	case 'r':
		resettimevals();
 8001b88:	f7ff fe56 	bl	8001838 <_Z13resettimevalsv>
		respondframe("RESET");
 8001b8c:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8001b90:	4618      	mov	r0, r3
 8001b92:	f005 facb 	bl	800712c <_ZNSaIcEC1Ev>
 8001b96:	f507 72b8 	add.w	r2, r7, #368	; 0x170
 8001b9a:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001b9e:	4930      	ldr	r1, [pc, #192]	; (8001c60 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x3d4>)
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f005 ff8f 	bl	8007ac4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001ba6:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7ff fd68 	bl	8001680 <_Z12respondframeNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8001bb0:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f005 fcaa 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001bba:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f005 fab6 	bl	8007130 <_ZNSaIcED1Ev>
		//reset
	break;
 8001bc4:	e1af      	b.n	8001f26 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x69a>
	case 'c':

		//custom - output string is respstr
		respstr="DEBUG:CUSTOM STATEMENTS UNDEFINED YET\r\n";
 8001bc6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001bca:	4926      	ldr	r1, [pc, #152]	; (8001c64 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x3d8>)
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f005 fe26 	bl	800781e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEPKc>
		//respondframe("CST:"+respstr);
		USART_send(respstr);
 8001bd2:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001bd6:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 8001bda:	4611      	mov	r1, r2
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f005 ff3d 	bl	8007a5c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 8001be2:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7ff fae4 	bl	80011b4 <_Z10USART_sendNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8001bec:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f005 fc8c 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		respondframe("CMDERR");
 8001bf6:	f507 73d2 	add.w	r3, r7, #420	; 0x1a4
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f005 fa96 	bl	800712c <_ZNSaIcEC1Ev>
 8001c00:	f507 72d2 	add.w	r2, r7, #420	; 0x1a4
 8001c04:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 8001c08:	4917      	ldr	r1, [pc, #92]	; (8001c68 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x3dc>)
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f005 ff5a 	bl	8007ac4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001c10:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7ff fd33 	bl	8001680 <_Z12respondframeNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8001c1a:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f005 fc75 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001c24:	f507 73d2 	add.w	r3, r7, #420	; 0x1a4
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f005 fa81 	bl	8007130 <_ZNSaIcED1Ev>
		//TODO:ADD COMMANDS
	break;
 8001c2e:	e17a      	b.n	8001f26 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x69a>
 8001c30:	0800c3b8 	.word	0x0800c3b8
 8001c34:	0800c3c0 	.word	0x0800c3c0
 8001c38:	20000000 	.word	0x20000000
 8001c3c:	0800c3c8 	.word	0x0800c3c8
 8001c40:	20000010 	.word	0x20000010
 8001c44:	20000004 	.word	0x20000004
 8001c48:	0800c3d0 	.word	0x0800c3d0
 8001c4c:	0800c3d8 	.word	0x0800c3d8
 8001c50:	20000008 	.word	0x20000008
 8001c54:	0800c3e0 	.word	0x0800c3e0
 8001c58:	2000000c 	.word	0x2000000c
 8001c5c:	0800c3e8 	.word	0x0800c3e8
 8001c60:	0800c3f0 	.word	0x0800c3f0
 8001c64:	0800c3f8 	.word	0x0800c3f8
 8001c68:	0800c420 	.word	0x0800c420
	case 'a':
		//DMAbufferavearage
		snprintf(str1,10,"%f",c1avg);
 8001c6c:	4bb2      	ldr	r3, [pc, #712]	; (8001f38 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6ac>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7fe fc89 	bl	8000588 <__aeabi_f2d>
 8001c76:	4602      	mov	r2, r0
 8001c78:	460b      	mov	r3, r1
 8001c7a:	f107 0020 	add.w	r0, r7, #32
 8001c7e:	e9cd 2300 	strd	r2, r3, [sp]
 8001c82:	4aae      	ldr	r2, [pc, #696]	; (8001f3c <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6b0>)
 8001c84:	210a      	movs	r1, #10
 8001c86:	f007 fdf9 	bl	800987c <sniprintf>
		snprintf(str2,10,"%f",c2avg);
 8001c8a:	4bad      	ldr	r3, [pc, #692]	; (8001f40 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6b4>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f7fe fc7a 	bl	8000588 <__aeabi_f2d>
 8001c94:	4602      	mov	r2, r0
 8001c96:	460b      	mov	r3, r1
 8001c98:	f107 000c 	add.w	r0, r7, #12
 8001c9c:	e9cd 2300 	strd	r2, r3, [sp]
 8001ca0:	4aa6      	ldr	r2, [pc, #664]	; (8001f3c <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6b0>)
 8001ca2:	210a      	movs	r1, #10
 8001ca4:	f007 fdea 	bl	800987c <sniprintf>
		respondframe("AVG:"+(std::string)str1+":"+(std::string)str2);
 8001ca8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001cac:	4618      	mov	r0, r3
 8001cae:	f005 fa3d 	bl	800712c <_ZNSaIcEC1Ev>
 8001cb2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001cb6:	f107 0120 	add.w	r1, r7, #32
 8001cba:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f005 ff00 	bl	8007ac4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001cc4:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8001cc8:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001ccc:	f507 72f8 	add.w	r2, r7, #496	; 0x1f0
 8001cd0:	499c      	ldr	r1, [pc, #624]	; (8001f44 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6b8>)
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f001 fb95 	bl	8003402 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>
 8001cd8:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8001cdc:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001ce0:	f507 71ec 	add.w	r1, r7, #472	; 0x1d8
 8001ce4:	4a98      	ldr	r2, [pc, #608]	; (8001f48 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6bc>)
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f001 fba3 	bl	8003432 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>
 8001cec:	f507 7309 	add.w	r3, r7, #548	; 0x224
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f005 fa1b 	bl	800712c <_ZNSaIcEC1Ev>
 8001cf6:	f507 7209 	add.w	r2, r7, #548	; 0x224
 8001cfa:	f107 010c 	add.w	r1, r7, #12
 8001cfe:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 8001d02:	4618      	mov	r0, r3
 8001d04:	f005 fede 	bl	8007ac4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001d08:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8001d0c:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001d10:	f507 7203 	add.w	r2, r7, #524	; 0x20c
 8001d14:	f507 71e0 	add.w	r1, r7, #448	; 0x1c0
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f001 fbb8 	bl	800348e <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_>
 8001d1e:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8001d22:	4618      	mov	r0, r3
 8001d24:	f7ff fcac 	bl	8001680 <_Z12respondframeNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8001d28:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f005 fbee 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001d32:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 8001d36:	4618      	mov	r0, r3
 8001d38:	f005 fbe9 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001d3c:	f507 7309 	add.w	r3, r7, #548	; 0x224
 8001d40:	4618      	mov	r0, r3
 8001d42:	f005 f9f5 	bl	8007130 <_ZNSaIcED1Ev>
 8001d46:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f005 fbdf 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001d50:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8001d54:	4618      	mov	r0, r3
 8001d56:	f005 fbda 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001d5a:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f005 fbd5 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001d64:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f005 f9e1 	bl	8007130 <_ZNSaIcED1Ev>

	break;
 8001d6e:	e0da      	b.n	8001f26 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x69a>
	case 'i':
		//DMAbuffermean
		snprintf(str1,10,"%f",c1med);
 8001d70:	4b76      	ldr	r3, [pc, #472]	; (8001f4c <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6c0>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7fe fc07 	bl	8000588 <__aeabi_f2d>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	f107 0020 	add.w	r0, r7, #32
 8001d82:	e9cd 2300 	strd	r2, r3, [sp]
 8001d86:	4a6d      	ldr	r2, [pc, #436]	; (8001f3c <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6b0>)
 8001d88:	210a      	movs	r1, #10
 8001d8a:	f007 fd77 	bl	800987c <sniprintf>
		snprintf(str2,10,"%f",c2med);
 8001d8e:	4b70      	ldr	r3, [pc, #448]	; (8001f50 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6c4>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7fe fbf8 	bl	8000588 <__aeabi_f2d>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	460b      	mov	r3, r1
 8001d9c:	f107 000c 	add.w	r0, r7, #12
 8001da0:	e9cd 2300 	strd	r2, r3, [sp]
 8001da4:	4a65      	ldr	r2, [pc, #404]	; (8001f3c <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6b0>)
 8001da6:	210a      	movs	r1, #10
 8001da8:	f007 fd68 	bl	800987c <sniprintf>
		respondframe("MED:"+(std::string)str1+":"+(std::string)str2);
 8001dac:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8001db0:	4618      	mov	r0, r3
 8001db2:	f005 f9bb 	bl	800712c <_ZNSaIcEC1Ev>
 8001db6:	f507 7222 	add.w	r2, r7, #648	; 0x288
 8001dba:	f107 0120 	add.w	r1, r7, #32
 8001dbe:	f507 731c 	add.w	r3, r7, #624	; 0x270
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f005 fe7e 	bl	8007ac4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001dc8:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8001dcc:	f507 721c 	add.w	r2, r7, #624	; 0x270
 8001dd0:	4960      	ldr	r1, [pc, #384]	; (8001f54 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6c8>)
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f001 fb15 	bl	8003402 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>
 8001dd8:	f507 7310 	add.w	r3, r7, #576	; 0x240
 8001ddc:	f507 7116 	add.w	r1, r7, #600	; 0x258
 8001de0:	4a59      	ldr	r2, [pc, #356]	; (8001f48 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6bc>)
 8001de2:	4618      	mov	r0, r3
 8001de4:	f001 fb25 	bl	8003432 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>
 8001de8:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 8001dec:	4618      	mov	r0, r3
 8001dee:	f005 f99d 	bl	800712c <_ZNSaIcEC1Ev>
 8001df2:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 8001df6:	f107 010c 	add.w	r1, r7, #12
 8001dfa:	f507 7323 	add.w	r3, r7, #652	; 0x28c
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f005 fe60 	bl	8007ac4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001e04:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001e08:	f507 7223 	add.w	r2, r7, #652	; 0x28c
 8001e0c:	f507 7110 	add.w	r1, r7, #576	; 0x240
 8001e10:	4618      	mov	r0, r3
 8001e12:	f001 fb3c 	bl	800348e <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_>
 8001e16:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f7ff fc30 	bl	8001680 <_Z12respondframeNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8001e20:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001e24:	4618      	mov	r0, r3
 8001e26:	f005 fb72 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001e2a:	f507 7323 	add.w	r3, r7, #652	; 0x28c
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f005 fb6d 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001e34:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f005 f979 	bl	8007130 <_ZNSaIcED1Ev>
 8001e3e:	f507 7310 	add.w	r3, r7, #576	; 0x240
 8001e42:	4618      	mov	r0, r3
 8001e44:	f005 fb63 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001e48:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f005 fb5e 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001e52:	f507 731c 	add.w	r3, r7, #624	; 0x270
 8001e56:	4618      	mov	r0, r3
 8001e58:	f005 fb59 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001e5c:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8001e60:	4618      	mov	r0, r3
 8001e62:	f005 f965 	bl	8007130 <_ZNSaIcED1Ev>

	break;
 8001e66:	e05e      	b.n	8001f26 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x69a>
	case 'p':
		//Button Press counter
		respondframe("PSS:"+std::to_string(ButtonPresses));
 8001e68:	4b3b      	ldr	r3, [pc, #236]	; (8001f58 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6cc>)
 8001e6a:	881b      	ldrh	r3, [r3, #0]
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	f507 7330 	add.w	r3, r7, #704	; 0x2c0
 8001e72:	4611      	mov	r1, r2
 8001e74:	4618      	mov	r0, r3
 8001e76:	f7ff f91b 	bl	80010b0 <_ZNSt7__cxx119to_stringEi>
 8001e7a:	f507 732a 	add.w	r3, r7, #680	; 0x2a8
 8001e7e:	f507 7230 	add.w	r2, r7, #704	; 0x2c0
 8001e82:	4936      	ldr	r1, [pc, #216]	; (8001f5c <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d0>)
 8001e84:	4618      	mov	r0, r3
 8001e86:	f001 fabc 	bl	8003402 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>
 8001e8a:	f507 732a 	add.w	r3, r7, #680	; 0x2a8
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7ff fbf6 	bl	8001680 <_Z12respondframeNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8001e94:	f507 732a 	add.w	r3, r7, #680	; 0x2a8
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f005 fb38 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001e9e:	f507 7330 	add.w	r3, r7, #704	; 0x2c0
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f005 fb33 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		break;
 8001ea8:	e03d      	b.n	8001f26 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x69a>
	case 'f':
		FBpressed=1;
 8001eaa:	4b2d      	ldr	r3, [pc, #180]	; (8001f60 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d4>)
 8001eac:	2201      	movs	r2, #1
 8001eae:	701a      	strb	r2, [r3, #0]
		respondframe("FIRE!");
 8001eb0:	f507 733c 	add.w	r3, r7, #752	; 0x2f0
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f005 f939 	bl	800712c <_ZNSaIcEC1Ev>
 8001eba:	f507 723c 	add.w	r2, r7, #752	; 0x2f0
 8001ebe:	f507 7336 	add.w	r3, r7, #728	; 0x2d8
 8001ec2:	4928      	ldr	r1, [pc, #160]	; (8001f64 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f005 fdfd 	bl	8007ac4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001eca:	f507 7336 	add.w	r3, r7, #728	; 0x2d8
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7ff fbd6 	bl	8001680 <_Z12respondframeNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8001ed4:	f507 7336 	add.w	r3, r7, #728	; 0x2d8
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f005 fb18 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001ede:	f507 733c 	add.w	r3, r7, #752	; 0x2f0
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f005 f924 	bl	8007130 <_ZNSaIcED1Ev>
		break;
 8001ee8:	e01d      	b.n	8001f26 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x69a>
	default:
		respondframe("CMDERR");
 8001eea:	f507 7343 	add.w	r3, r7, #780	; 0x30c
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f005 f91c 	bl	800712c <_ZNSaIcEC1Ev>
 8001ef4:	f507 7243 	add.w	r2, r7, #780	; 0x30c
 8001ef8:	f507 733d 	add.w	r3, r7, #756	; 0x2f4
 8001efc:	491a      	ldr	r1, [pc, #104]	; (8001f68 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6dc>)
 8001efe:	4618      	mov	r0, r3
 8001f00:	f005 fde0 	bl	8007ac4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001f04:	f507 733d 	add.w	r3, r7, #756	; 0x2f4
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7ff fbb9 	bl	8001680 <_Z12respondframeNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8001f0e:	f507 733d 	add.w	r3, r7, #756	; 0x2f4
 8001f12:	4618      	mov	r0, r3
 8001f14:	f005 fafb 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001f18:	f507 7343 	add.w	r3, r7, #780	; 0x30c
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f005 f907 	bl	8007130 <_ZNSaIcED1Ev>
 8001f22:	e000      	b.n	8001f26 <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x69a>
	break;
 8001f24:	bf00      	nop

	}
}
 8001f26:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f005 faef 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001f30:	f507 7744 	add.w	r7, r7, #784	; 0x310
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	2000231c 	.word	0x2000231c
 8001f3c:	0800c428 	.word	0x0800c428
 8001f40:	20002320 	.word	0x20002320
 8001f44:	0800c42c 	.word	0x0800c42c
 8001f48:	0800c434 	.word	0x0800c434
 8001f4c:	20002324 	.word	0x20002324
 8001f50:	20002328 	.word	0x20002328
 8001f54:	0800c438 	.word	0x0800c438
 8001f58:	2000232e 	.word	0x2000232e
 8001f5c:	0800c440 	.word	0x0800c440
 8001f60:	2000232c 	.word	0x2000232c
 8001f64:	0800c448 	.word	0x0800c448
 8001f68:	0800c420 	.word	0x0800c420

08001f6c <_Z12decodePAWNETRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:

//dekonstrukcja oraz analiza ramki
bool decodePAWNET(const std::string& message) {
 8001f6c:	b590      	push	{r4, r7, lr}
 8001f6e:	b0d5      	sub	sp, #340	; 0x154
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8001f76:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001f7a:	6018      	str	r0, [r3, #0]
	//USART_send("\r\nSTARTING DECODING: "+message+" \r\n");
    //zmienna,znajdywanie końca bo długość to długość danych po rozkodowaniu
    uint8_t endidx=message.find('|');
 8001f7c:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8001f80:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001f84:	2200      	movs	r2, #0
 8001f86:	217c      	movs	r1, #124	; 0x7c
 8001f88:	6818      	ldr	r0, [r3, #0]
 8001f8a:	f005 fd0f 	bl	80079ac <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEcj>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	f887 314f 	strb.w	r3, [r7, #335]	; 0x14f
    if(endidx<=8){return false;}
 8001f94:	f897 314f 	ldrb.w	r3, [r7, #335]	; 0x14f
 8001f98:	2b08      	cmp	r3, #8
 8001f9a:	d801      	bhi.n	8001fa0 <_Z12decodePAWNETRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x34>
 8001f9c:	2400      	movs	r4, #0
 8001f9e:	e17c      	b.n	800229a <_Z12decodePAWNETRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x32e>
    std::string fixedData;
 8001fa0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f005 fa81 	bl	80074ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
    USART_send("\r\n");
 8001faa:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f005 f8bc 	bl	800712c <_ZNSaIcEC1Ev>
 8001fb4:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001fb8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001fbc:	49ba      	ldr	r1, [pc, #744]	; (80022a8 <_Z12decodePAWNETRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x33c>)
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f005 fd80 	bl	8007ac4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001fc4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f7ff f8f3 	bl	80011b4 <_Z10USART_sendNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8001fce:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f005 fa9b 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001fd8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f005 f8a7 	bl	8007130 <_ZNSaIcED1Ev>
    //dlugosc
    std::string lengthStr = message.substr(1, 2);
 8001fe2:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8001fe6:	f5a3 7088 	sub.w	r0, r3, #272	; 0x110
 8001fea:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8001fee:	f5a3 71a6 	sub.w	r1, r3, #332	; 0x14c
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	6809      	ldr	r1, [r1, #0]
 8001ff8:	f005 fd9c 	bl	8007b34 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6substrEjj>
    for (char ch:lengthStr){//sprawdzanie czy aby na pewno pierwsze 2 znaki po start to cyfry dziesiętne
 8001ffc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002000:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8002004:	f8d7 0148 	ldr.w	r0, [r7, #328]	; 0x148
 8002008:	f005 fab2 	bl	8007570 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5beginEv>
 800200c:	4602      	mov	r2, r0
 800200e:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8002012:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002016:	601a      	str	r2, [r3, #0]
 8002018:	f8d7 0148 	ldr.w	r0, [r7, #328]	; 0x148
 800201c:	f005 faac 	bl	8007578 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE3endEv>
 8002020:	4602      	mov	r2, r0
 8002022:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8002026:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800202a:	601a      	str	r2, [r3, #0]
 800202c:	e033      	b.n	8002096 <_Z12decodePAWNETRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x12a>
 800202e:	f107 030c 	add.w	r3, r7, #12
 8002032:	4618      	mov	r0, r3
 8002034:	f001 f8ef 	bl	8003216 <_ZNK9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv>
 8002038:	4603      	mov	r3, r0
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
    			if (!(ch >= '0' && ch <= '9')) {
 8002040:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 8002044:	2b2f      	cmp	r3, #47	; 0x2f
 8002046:	d903      	bls.n	8002050 <_Z12decodePAWNETRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0xe4>
 8002048:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800204c:	2b39      	cmp	r3, #57	; 0x39
 800204e:	d91d      	bls.n	800208c <_Z12decodePAWNETRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x120>
    	            respondframe("LENERR");
 8002050:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002054:	4618      	mov	r0, r3
 8002056:	f005 f869 	bl	800712c <_ZNSaIcEC1Ev>
 800205a:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 800205e:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002062:	4992      	ldr	r1, [pc, #584]	; (80022ac <_Z12decodePAWNETRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x340>)
 8002064:	4618      	mov	r0, r3
 8002066:	f005 fd2d 	bl	8007ac4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800206a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800206e:	4618      	mov	r0, r3
 8002070:	f7ff fb06 	bl	8001680 <_Z12respondframeNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8002074:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002078:	4618      	mov	r0, r3
 800207a:	f005 fa48 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800207e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002082:	4618      	mov	r0, r3
 8002084:	f005 f854 	bl	8007130 <_ZNSaIcED1Ev>
    	            return false;
 8002088:	2400      	movs	r4, #0
 800208a:	e0fc      	b.n	8002286 <_Z12decodePAWNETRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x31a>
    for (char ch:lengthStr){//sprawdzanie czy aby na pewno pierwsze 2 znaki po start to cyfry dziesiętne
 800208c:	f107 030c 	add.w	r3, r7, #12
 8002090:	4618      	mov	r0, r3
 8002092:	f001 f8b0 	bl	80031f6 <_ZN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEppEv>
 8002096:	f107 0208 	add.w	r2, r7, #8
 800209a:	f107 030c 	add.w	r3, r7, #12
 800209e:	4611      	mov	r1, r2
 80020a0:	4618      	mov	r0, r3
 80020a2:	f001 f890 	bl	80031c6 <_ZN9__gnu_cxxneIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbRKNS_17__normal_iteratorIT_T0_EESD_>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d1c0      	bne.n	800202e <_Z12decodePAWNETRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0xc2>
    	        }
    }
    size_t length = std::stoi(lengthStr)+1;//długość
 80020ac:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80020b0:	220a      	movs	r2, #10
 80020b2:	2100      	movs	r1, #0
 80020b4:	4618      	mov	r0, r3
 80020b6:	f7fe ffc7 	bl	8001048 <_ZNSt7__cxx114stoiERKNS_12basic_stringIcSt11char_traitsIcESaIcEEEPji>
 80020ba:	4603      	mov	r3, r0
 80020bc:	3301      	adds	r3, #1
 80020be:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144

    //komenda i dane
    char command = message[3];
 80020c2:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80020c6:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80020ca:	2103      	movs	r1, #3
 80020cc:	6818      	ldr	r0, [r3, #0]
 80020ce:	f005 fa8b 	bl	80075e8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 80020d2:	4603      	mov	r3, r0
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	f887 3143 	strb.w	r3, [r7, #323]	; 0x143
    std::string data=message.substr(4,endidx-8);
 80020da:	f897 314f 	ldrb.w	r3, [r7, #335]	; 0x14f
 80020de:	3b08      	subs	r3, #8
 80020e0:	461a      	mov	r2, r3
 80020e2:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80020e6:	f5a3 7094 	sub.w	r0, r3, #296	; 0x128
 80020ea:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80020ee:	f5a3 71a6 	sub.w	r1, r3, #332	; 0x14c
 80020f2:	4613      	mov	r3, r2
 80020f4:	2204      	movs	r2, #4
 80020f6:	6809      	ldr	r1, [r1, #0]
 80020f8:	f005 fd1c 	bl	8007b34 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6substrEjj>

    //rekonstrukcja danych z escapeowania
    fixedData=reconstructdata(data);
 80020fc:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002100:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002104:	4611      	mov	r1, r2
 8002106:	4618      	mov	r0, r3
 8002108:	f005 fca8 	bl	8007a5c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 800210c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002110:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 8002114:	4611      	mov	r1, r2
 8002116:	4618      	mov	r0, r3
 8002118:	f7ff f993 	bl	8001442 <_Z15reconstructdataNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 800211c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002120:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002124:	4611      	mov	r1, r2
 8002126:	4618      	mov	r0, r3
 8002128:	f005 f9f7 	bl	800751a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 800212c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002130:	4618      	mov	r0, r3
 8002132:	f005 f9ec 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002136:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800213a:	4618      	mov	r0, r3
 800213c:	f005 f9e7 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    //USART_send("\r\nDEBUG:RECONSTRUCTED DATA: "+fixedData+" \r\n");

    //porównywanie długości danych zrekonstruowanych z długością w ramce
    if(length!=fixedData.length()){
 8002140:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002144:	4618      	mov	r0, r3
 8002146:	f005 fa21 	bl	800758c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 800214a:	4602      	mov	r2, r0
 800214c:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8002150:	4293      	cmp	r3, r2
 8002152:	bf14      	ite	ne
 8002154:	2301      	movne	r3, #1
 8002156:	2300      	moveq	r3, #0
 8002158:	b2db      	uxtb	r3, r3
 800215a:	2b00      	cmp	r3, #0
 800215c:	d01d      	beq.n	800219a <_Z12decodePAWNETRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x22e>
    	respondframe("LENERR");
 800215e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002162:	4618      	mov	r0, r3
 8002164:	f004 ffe2 	bl	800712c <_ZNSaIcEC1Ev>
 8002168:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 800216c:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002170:	494e      	ldr	r1, [pc, #312]	; (80022ac <_Z12decodePAWNETRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x340>)
 8002172:	4618      	mov	r0, r3
 8002174:	f005 fca6 	bl	8007ac4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8002178:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800217c:	4618      	mov	r0, r3
 800217e:	f7ff fa7f 	bl	8001680 <_Z12respondframeNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8002182:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002186:	4618      	mov	r0, r3
 8002188:	f005 f9c1 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800218c:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002190:	4618      	mov	r0, r3
 8002192:	f004 ffcd 	bl	8007130 <_ZNSaIcED1Ev>
    	//USART_send("\r\nLENERR\r\n DEBUGGIVEN "+std::to_string(length)+" != GATHERED "+std::to_string(fixedData.length())+"\r\n");
    	return false;
 8002196:	2400      	movs	r4, #0
 8002198:	e070      	b.n	800227c <_Z12decodePAWNETRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x310>
    }
    //checksuma
    std::string checksumString="0x"+message.substr(endidx-4,4);//0x dodane aby stoi z automatu konwertował na hex
 800219a:	f897 314f 	ldrb.w	r3, [r7, #335]	; 0x14f
 800219e:	3b04      	subs	r3, #4
 80021a0:	461a      	mov	r2, r3
 80021a2:	f107 00f4 	add.w	r0, r7, #244	; 0xf4
 80021a6:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80021aa:	f5a3 71a6 	sub.w	r1, r3, #332	; 0x14c
 80021ae:	2304      	movs	r3, #4
 80021b0:	6809      	ldr	r1, [r1, #0]
 80021b2:	f005 fcbf 	bl	8007b34 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6substrEjj>
 80021b6:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80021ba:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80021be:	f107 02f4 	add.w	r2, r7, #244	; 0xf4
 80021c2:	493b      	ldr	r1, [pc, #236]	; (80022b0 <_Z12decodePAWNETRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x344>)
 80021c4:	4618      	mov	r0, r3
 80021c6:	f001 f91c 	bl	8003402 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>
 80021ca:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80021ce:	4618      	mov	r0, r3
 80021d0:	f005 f99d 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    uint16_t packetchecksum=static_cast<uint16_t>(std::stoi(checksumString, 0, 0));
 80021d4:	f107 0310 	add.w	r3, r7, #16
 80021d8:	2200      	movs	r2, #0
 80021da:	2100      	movs	r1, #0
 80021dc:	4618      	mov	r0, r3
 80021de:	f7fe ff33 	bl	8001048 <_ZNSt7__cxx114stoiERKNS_12basic_stringIcSt11char_traitsIcESaIcEEEPji>
 80021e2:	4603      	mov	r3, r0
 80021e4:	f8a7 3140 	strh.w	r3, [r7, #320]	; 0x140
    //USART_send("DEBUG:ChecksumGathered: "+std::to_string(packetchecksum)+"\r\n");

    //sprawdzanie poprawnosci checksumy
      if(calculateCRC16(command+fixedData)==packetchecksum){
 80021e8:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 80021ec:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80021f0:	f897 1143 	ldrb.w	r1, [r7, #323]	; 0x143
 80021f4:	4618      	mov	r0, r3
 80021f6:	f001 f9c5 	bl	8003584 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EES5_RKS8_>
 80021fa:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 80021fe:	4618      	mov	r0, r3
 8002200:	f7ff f8be 	bl	8001380 <_Z14calculateCRC16RKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8002204:	4603      	mov	r3, r0
 8002206:	461a      	mov	r2, r3
 8002208:	f8b7 3140 	ldrh.w	r3, [r7, #320]	; 0x140
 800220c:	4293      	cmp	r3, r2
 800220e:	bf0c      	ite	eq
 8002210:	2301      	moveq	r3, #1
 8002212:	2300      	movne	r3, #0
 8002214:	b2dc      	uxtb	r4, r3
 8002216:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 800221a:	4618      	mov	r0, r3
 800221c:	f005 f977 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002220:	2c00      	cmp	r4, #0
 8002222:	d009      	beq.n	8002238 <_Z12decodePAWNETRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x2cc>
    	//sprawdzanie komendy i danych po potwierdzeniu zgodności
    	processcmd(command, fixedData);
 8002224:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8002228:	f897 3143 	ldrb.w	r3, [r7, #323]	; 0x143
 800222c:	4611      	mov	r1, r2
 800222e:	4618      	mov	r0, r3
 8002230:	f7ff fb2c 	bl	800188c <_Z10processcmdcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
    	return true;
 8002234:	2401      	movs	r4, #1
 8002236:	e01c      	b.n	8002272 <_Z12decodePAWNETRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x306>
    }else{//błąd w obliczeniach checksumy
    	respondframe("CVCERR");
 8002238:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 800223c:	4618      	mov	r0, r3
 800223e:	f004 ff75 	bl	800712c <_ZNSaIcEC1Ev>
 8002242:	f507 729e 	add.w	r2, r7, #316	; 0x13c
 8002246:	f507 7392 	add.w	r3, r7, #292	; 0x124
 800224a:	491a      	ldr	r1, [pc, #104]	; (80022b4 <_Z12decodePAWNETRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x348>)
 800224c:	4618      	mov	r0, r3
 800224e:	f005 fc39 	bl	8007ac4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8002252:	f507 7392 	add.w	r3, r7, #292	; 0x124
 8002256:	4618      	mov	r0, r3
 8002258:	f7ff fa12 	bl	8001680 <_Z12respondframeNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 800225c:	f507 7392 	add.w	r3, r7, #292	; 0x124
 8002260:	4618      	mov	r0, r3
 8002262:	f005 f954 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002266:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 800226a:	4618      	mov	r0, r3
 800226c:	f004 ff60 	bl	8007130 <_ZNSaIcED1Ev>
    	return false;
 8002270:	2400      	movs	r4, #0
    }
}
 8002272:	f107 0310 	add.w	r3, r7, #16
 8002276:	4618      	mov	r0, r3
 8002278:	f005 f949 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800227c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002280:	4618      	mov	r0, r3
 8002282:	f005 f944 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002286:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800228a:	4618      	mov	r0, r3
 800228c:	f005 f93f 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002290:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002294:	4618      	mov	r0, r3
 8002296:	f005 f93a 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800229a:	4623      	mov	r3, r4
 800229c:	4618      	mov	r0, r3
 800229e:	f507 77aa 	add.w	r7, r7, #340	; 0x154
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd90      	pop	{r4, r7, pc}
 80022a6:	bf00      	nop
 80022a8:	0800c450 	.word	0x0800c450
 80022ac:	0800c454 	.word	0x0800c454
 80022b0:	0800c45c 	.word	0x0800c45c
 80022b4:	0800c460 	.word	0x0800c460

080022b8 <_Z22ADC_DMA_updateAveragesv>:
float POTBufferMin,POTBufferMax,POTBufNormAvg;
uint16_t chn1=0,chn2=0,ADC_DMA_Buffer[ADC_DMABUFFERSIZE*2]={0};
uint8_t convcompl=0;
//TODO: Upewnij się że bufor jest wypełniany w ten sposób, NIE JEST! Do naprawy.

void ADC_DMA_updateAverages() {
 80022b8:	b480      	push	{r7}
 80022ba:	b085      	sub	sp, #20
 80022bc:	af00      	add	r7, sp, #0
	uint16_t valid_entries=0;
 80022be:	2300      	movs	r3, #0
 80022c0:	81fb      	strh	r3, [r7, #14]
	float tmpc1avg,tmpc2avg;
    for (int i = 0; i < ADC_DMABUFFERSIZE-1 * 2; i += 2) {
 80022c2:	2300      	movs	r3, #0
 80022c4:	603b      	str	r3, [r7, #0]
 80022c6:	e02f      	b.n	8002328 <_Z22ADC_DMA_updateAveragesv+0x70>
        if (ADC_DMA_Buffer[i] == 0 || ADC_DMA_Buffer[i + 1] == 0) {
 80022c8:	4a2c      	ldr	r2, [pc, #176]	; (800237c <_Z22ADC_DMA_updateAveragesv+0xc4>)
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d02d      	beq.n	8002330 <_Z22ADC_DMA_updateAveragesv+0x78>
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	3301      	adds	r3, #1
 80022d8:	4a28      	ldr	r2, [pc, #160]	; (800237c <_Z22ADC_DMA_updateAveragesv+0xc4>)
 80022da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d026      	beq.n	8002330 <_Z22ADC_DMA_updateAveragesv+0x78>
            break;//zakończ jeżeli którykolwiek z kanałów ma 0
        }

        tmpc1avg += ADC_DMA_Buffer[i]; //dodawanie do średniej.
 80022e2:	4a26      	ldr	r2, [pc, #152]	; (800237c <_Z22ADC_DMA_updateAveragesv+0xc4>)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80022ea:	ee07 3a90 	vmov	s15, r3
 80022ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022f2:	ed97 7a02 	vldr	s14, [r7, #8]
 80022f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022fa:	edc7 7a02 	vstr	s15, [r7, #8]
        tmpc2avg += ADC_DMA_Buffer[i + 1];
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	3301      	adds	r3, #1
 8002302:	4a1e      	ldr	r2, [pc, #120]	; (800237c <_Z22ADC_DMA_updateAveragesv+0xc4>)
 8002304:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002308:	ee07 3a90 	vmov	s15, r3
 800230c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002310:	ed97 7a01 	vldr	s14, [r7, #4]
 8002314:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002318:	edc7 7a01 	vstr	s15, [r7, #4]
        valid_entries++;
 800231c:	89fb      	ldrh	r3, [r7, #14]
 800231e:	3301      	adds	r3, #1
 8002320:	81fb      	strh	r3, [r7, #14]
    for (int i = 0; i < ADC_DMABUFFERSIZE-1 * 2; i += 2) {
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	3302      	adds	r3, #2
 8002326:	603b      	str	r3, [r7, #0]
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
 800232e:	dbcb      	blt.n	80022c8 <_Z22ADC_DMA_updateAveragesv+0x10>
    }

    // nie dziel przez zero lol
    if (valid_entries > 0) {
 8002330:	89fb      	ldrh	r3, [r7, #14]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d01b      	beq.n	800236e <_Z22ADC_DMA_updateAveragesv+0xb6>
        tmpc1avg /= valid_entries;
 8002336:	89fb      	ldrh	r3, [r7, #14]
 8002338:	ee07 3a90 	vmov	s15, r3
 800233c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002340:	edd7 6a02 	vldr	s13, [r7, #8]
 8002344:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002348:	edc7 7a02 	vstr	s15, [r7, #8]
        tmpc2avg /= valid_entries;
 800234c:	89fb      	ldrh	r3, [r7, #14]
 800234e:	ee07 3a90 	vmov	s15, r3
 8002352:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002356:	edd7 6a01 	vldr	s13, [r7, #4]
 800235a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800235e:	edc7 7a01 	vstr	s15, [r7, #4]
        c1avg=tmpc1avg;
 8002362:	4a07      	ldr	r2, [pc, #28]	; (8002380 <_Z22ADC_DMA_updateAveragesv+0xc8>)
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	6013      	str	r3, [r2, #0]
        c2avg=tmpc2avg;
 8002368:	4a06      	ldr	r2, [pc, #24]	; (8002384 <_Z22ADC_DMA_updateAveragesv+0xcc>)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6013      	str	r3, [r2, #0]
    }
}
 800236e:	bf00      	nop
 8002370:	3714      	adds	r7, #20
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr
 800237a:	bf00      	nop
 800237c:	2000233c 	.word	0x2000233c
 8002380:	2000231c 	.word	0x2000231c
 8002384:	20002320 	.word	0x20002320

08002388 <_Z13compareUint16PKvS0_>:
int compareUint16(const void* a, const void* b) {
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	6039      	str	r1, [r7, #0]
    return (*(uint16_t*)a - *(uint16_t*)b);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	881b      	ldrh	r3, [r3, #0]
 8002396:	461a      	mov	r2, r3
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	881b      	ldrh	r3, [r3, #0]
 800239c:	1ad3      	subs	r3, r2, r3
}
 800239e:	4618      	mov	r0, r3
 80023a0:	370c      	adds	r7, #12
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr
	...

080023ac <_Z21extractAndSortChannelPti>:
int extractAndSortChannel(uint16_t* channel_buffer, int channel_index) {
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	6039      	str	r1, [r7, #0]
    int extracted_entries = 0;//zapamiętaj ile jest prawidłowych wartości
 80023b6:	2300      	movs	r3, #0
 80023b8:	60fb      	str	r3, [r7, #12]

    for (int i = 0; i < ADC_DMABUFFERSIZE; ++i) {
 80023ba:	2300      	movs	r3, #0
 80023bc:	60bb      	str	r3, [r7, #8]
 80023be:	e018      	b.n	80023f2 <_Z21extractAndSortChannelPti+0x46>
        channel_buffer[i] = ADC_DMA_Buffer[i * 2 + channel_index];
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	005a      	lsls	r2, r3, #1
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	441a      	add	r2, r3
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	005b      	lsls	r3, r3, #1
 80023cc:	6879      	ldr	r1, [r7, #4]
 80023ce:	440b      	add	r3, r1
 80023d0:	490f      	ldr	r1, [pc, #60]	; (8002410 <_Z21extractAndSortChannelPti+0x64>)
 80023d2:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80023d6:	801a      	strh	r2, [r3, #0]
        if (channel_buffer[i] != 0) {
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	005b      	lsls	r3, r3, #1
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	4413      	add	r3, r2
 80023e0:	881b      	ldrh	r3, [r3, #0]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d002      	beq.n	80023ec <_Z21extractAndSortChannelPti+0x40>
            extracted_entries++;//zlicz ilość prawidłowych nie zerowych wpisów
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	3301      	adds	r3, #1
 80023ea:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < ADC_DMABUFFERSIZE; ++i) {
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	3301      	adds	r3, #1
 80023f0:	60bb      	str	r3, [r7, #8]
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80023f8:	dbe2      	blt.n	80023c0 <_Z21extractAndSortChannelPti+0x14>
        }
    }

    // sortowanie
    qsort(channel_buffer, extracted_entries, sizeof(uint16_t), compareUint16);
 80023fa:	68f9      	ldr	r1, [r7, #12]
 80023fc:	4b05      	ldr	r3, [pc, #20]	; (8002414 <_Z21extractAndSortChannelPti+0x68>)
 80023fe:	2202      	movs	r2, #2
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f006 fbc3 	bl	8008b8c <qsort>

    return extracted_entries;
 8002406:	68fb      	ldr	r3, [r7, #12]
}
 8002408:	4618      	mov	r0, r3
 800240a:	3710      	adds	r7, #16
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	2000233c 	.word	0x2000233c
 8002414:	08002389 	.word	0x08002389

08002418 <_Z13calculateMeanPti>:


int calculateMean(uint16_t* sorted_buffer, int entries) {
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	6039      	str	r1, [r7, #0]
    if (entries == 0) {
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d101      	bne.n	800242c <_Z13calculateMeanPti+0x14>
        return 0;  // Avoid division by zero
 8002428:	2300      	movs	r3, #0
 800242a:	e017      	b.n	800245c <_Z13calculateMeanPti+0x44>
    }
    return (sorted_buffer[entries / 2 - 1] + sorted_buffer[entries / 2]) / 2;
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	0fda      	lsrs	r2, r3, #31
 8002430:	4413      	add	r3, r2
 8002432:	105b      	asrs	r3, r3, #1
 8002434:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8002438:	3b01      	subs	r3, #1
 800243a:	005b      	lsls	r3, r3, #1
 800243c:	687a      	ldr	r2, [r7, #4]
 800243e:	4413      	add	r3, r2
 8002440:	881b      	ldrh	r3, [r3, #0]
 8002442:	4619      	mov	r1, r3
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	0fda      	lsrs	r2, r3, #31
 8002448:	4413      	add	r3, r2
 800244a:	105b      	asrs	r3, r3, #1
 800244c:	005b      	lsls	r3, r3, #1
 800244e:	687a      	ldr	r2, [r7, #4]
 8002450:	4413      	add	r3, r2
 8002452:	881b      	ldrh	r3, [r3, #0]
 8002454:	440b      	add	r3, r1
 8002456:	0fda      	lsrs	r2, r3, #31
 8002458:	4413      	add	r3, r2
 800245a:	105b      	asrs	r3, r3, #1
}
 800245c:	4618      	mov	r0, r3
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <_Z19ADC_DMA_updateMeansv>:
void ADC_DMA_updateMeans() {
 8002468:	b580      	push	{r7, lr}
 800246a:	f6ad 0d08 	subw	sp, sp, #2056	; 0x808
 800246e:	af00      	add	r7, sp, #0
		uint16_t channel1_buffer[ADC_DMABUFFERSIZE];
	    uint16_t channel2_buffer[ADC_DMABUFFERSIZE];

	    int entries_channel1 = extractAndSortChannel(channel1_buffer, 0);
 8002470:	f507 6380 	add.w	r3, r7, #1024	; 0x400
 8002474:	2100      	movs	r1, #0
 8002476:	4618      	mov	r0, r3
 8002478:	f7ff ff98 	bl	80023ac <_Z21extractAndSortChannelPti>
 800247c:	f8c7 0804 	str.w	r0, [r7, #2052]	; 0x804
	    int entries_channel2 = extractAndSortChannel(channel2_buffer, 1);
 8002480:	463b      	mov	r3, r7
 8002482:	2101      	movs	r1, #1
 8002484:	4618      	mov	r0, r3
 8002486:	f7ff ff91 	bl	80023ac <_Z21extractAndSortChannelPti>
 800248a:	f8c7 0800 	str.w	r0, [r7, #2048]	; 0x800

	    // Calculate mean for each channel using the middle values
	    c1med = calculateMean(channel1_buffer, entries_channel1);
 800248e:	f507 6380 	add.w	r3, r7, #1024	; 0x400
 8002492:	f8d7 1804 	ldr.w	r1, [r7, #2052]	; 0x804
 8002496:	4618      	mov	r0, r3
 8002498:	f7ff ffbe 	bl	8002418 <_Z13calculateMeanPti>
 800249c:	ee07 0a90 	vmov	s15, r0
 80024a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024a4:	4b0a      	ldr	r3, [pc, #40]	; (80024d0 <_Z19ADC_DMA_updateMeansv+0x68>)
 80024a6:	edc3 7a00 	vstr	s15, [r3]
	    c2med = calculateMean(channel2_buffer, entries_channel2);
 80024aa:	463b      	mov	r3, r7
 80024ac:	f8d7 1800 	ldr.w	r1, [r7, #2048]	; 0x800
 80024b0:	4618      	mov	r0, r3
 80024b2:	f7ff ffb1 	bl	8002418 <_Z13calculateMeanPti>
 80024b6:	ee07 0a90 	vmov	s15, r0
 80024ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024be:	4b05      	ldr	r3, [pc, #20]	; (80024d4 <_Z19ADC_DMA_updateMeansv+0x6c>)
 80024c0:	edc3 7a00 	vstr	s15, [r3]
}
 80024c4:	bf00      	nop
 80024c6:	f607 0708 	addw	r7, r7, #2056	; 0x808
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	20002324 	.word	0x20002324
 80024d4:	20002328 	.word	0x20002328

080024d8 <_Z15normaliseADCOutv>:
void normaliseADCOut(){
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
	POTBufNormAvg=(c1avg-POTBufferMin)/(POTBufferMax-POTBufferMin);
 80024dc:	4b0c      	ldr	r3, [pc, #48]	; (8002510 <_Z15normaliseADCOutv+0x38>)
 80024de:	ed93 7a00 	vldr	s14, [r3]
 80024e2:	4b0c      	ldr	r3, [pc, #48]	; (8002514 <_Z15normaliseADCOutv+0x3c>)
 80024e4:	edd3 7a00 	vldr	s15, [r3]
 80024e8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80024ec:	4b0a      	ldr	r3, [pc, #40]	; (8002518 <_Z15normaliseADCOutv+0x40>)
 80024ee:	ed93 7a00 	vldr	s14, [r3]
 80024f2:	4b08      	ldr	r3, [pc, #32]	; (8002514 <_Z15normaliseADCOutv+0x3c>)
 80024f4:	edd3 7a00 	vldr	s15, [r3]
 80024f8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80024fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002500:	4b06      	ldr	r3, [pc, #24]	; (800251c <_Z15normaliseADCOutv+0x44>)
 8002502:	edc3 7a00 	vstr	s15, [r3]
}
 8002506:	bf00      	nop
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr
 8002510:	2000231c 	.word	0x2000231c
 8002514:	20002330 	.word	0x20002330
 8002518:	20002334 	.word	0x20002334
 800251c:	20002338 	.word	0x20002338

08002520 <_Z14ADC_DMA_UPDATEv>:
bool ReadyToUpdateAvg=false;
void ADC_DMA_UPDATE(){//TODO: figure this out
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
	ADC_DMA_updateAverages();
 8002524:	f7ff fec8 	bl	80022b8 <_Z22ADC_DMA_updateAveragesv>
	if(convcompl){
 8002528:	4b15      	ldr	r3, [pc, #84]	; (8002580 <_Z14ADC_DMA_UPDATEv+0x60>)
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d021      	beq.n	8002574 <_Z14ADC_DMA_UPDATEv+0x54>
		if(c1avg<POTBufferMin)POTBufferMin=c1avg;
 8002530:	4b14      	ldr	r3, [pc, #80]	; (8002584 <_Z14ADC_DMA_UPDATEv+0x64>)
 8002532:	ed93 7a00 	vldr	s14, [r3]
 8002536:	4b14      	ldr	r3, [pc, #80]	; (8002588 <_Z14ADC_DMA_UPDATEv+0x68>)
 8002538:	edd3 7a00 	vldr	s15, [r3]
 800253c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002544:	d503      	bpl.n	800254e <_Z14ADC_DMA_UPDATEv+0x2e>
 8002546:	4b0f      	ldr	r3, [pc, #60]	; (8002584 <_Z14ADC_DMA_UPDATEv+0x64>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a0f      	ldr	r2, [pc, #60]	; (8002588 <_Z14ADC_DMA_UPDATEv+0x68>)
 800254c:	6013      	str	r3, [r2, #0]
		if(c1avg>POTBufferMax)POTBufferMax=c1avg;
 800254e:	4b0d      	ldr	r3, [pc, #52]	; (8002584 <_Z14ADC_DMA_UPDATEv+0x64>)
 8002550:	ed93 7a00 	vldr	s14, [r3]
 8002554:	4b0d      	ldr	r3, [pc, #52]	; (800258c <_Z14ADC_DMA_UPDATEv+0x6c>)
 8002556:	edd3 7a00 	vldr	s15, [r3]
 800255a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800255e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002562:	dd03      	ble.n	800256c <_Z14ADC_DMA_UPDATEv+0x4c>
 8002564:	4b07      	ldr	r3, [pc, #28]	; (8002584 <_Z14ADC_DMA_UPDATEv+0x64>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a08      	ldr	r2, [pc, #32]	; (800258c <_Z14ADC_DMA_UPDATEv+0x6c>)
 800256a:	6013      	str	r3, [r2, #0]
		normaliseADCOut();
 800256c:	f7ff ffb4 	bl	80024d8 <_Z15normaliseADCOutv>
		ADC_DMA_updateMeans();
 8002570:	f7ff ff7a 	bl	8002468 <_Z19ADC_DMA_updateMeansv>
	}
	ReadyToUpdateAvg=false;
 8002574:	4b06      	ldr	r3, [pc, #24]	; (8002590 <_Z14ADC_DMA_UPDATEv+0x70>)
 8002576:	2200      	movs	r2, #0
 8002578:	701a      	strb	r2, [r3, #0]
}
 800257a:	bf00      	nop
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	20002b3c 	.word	0x20002b3c
 8002584:	2000231c 	.word	0x2000231c
 8002588:	20002330 	.word	0x20002330
 800258c:	20002334 	.word	0x20002334
 8002590:	20002b3d 	.word	0x20002b3d

08002594 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
	ReadyToUpdateAvg=true;
 800259c:	4b05      	ldr	r3, [pc, #20]	; (80025b4 <HAL_ADC_ConvCpltCallback+0x20>)
 800259e:	2201      	movs	r2, #1
 80025a0:	701a      	strb	r2, [r3, #0]

	convcompl=1;//doszło do konwersji na całej długości bufora
 80025a2:	4b05      	ldr	r3, [pc, #20]	; (80025b8 <HAL_ADC_ConvCpltCallback+0x24>)
 80025a4:	2201      	movs	r2, #1
 80025a6:	701a      	strb	r2, [r3, #0]
}
 80025a8:	bf00      	nop
 80025aa:	370c      	adds	r7, #12
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr
 80025b4:	20002b3d 	.word	0x20002b3d
 80025b8:	20002b3c 	.word	0x20002b3c

080025bc <HAL_ADC_ConvHalfCpltCallback>:
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc){
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
	ReadyToUpdateAvg=true;
 80025c4:	4b11      	ldr	r3, [pc, #68]	; (800260c <HAL_ADC_ConvHalfCpltCallback+0x50>)
 80025c6:	2201      	movs	r2, #1
 80025c8:	701a      	strb	r2, [r3, #0]
	if(!convcompl)POTBufferMin=ADC_DMA_Buffer[2];//inicjalizacja min max
 80025ca:	4b11      	ldr	r3, [pc, #68]	; (8002610 <HAL_ADC_ConvHalfCpltCallback+0x54>)
 80025cc:	781b      	ldrb	r3, [r3, #0]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d108      	bne.n	80025e4 <HAL_ADC_ConvHalfCpltCallback+0x28>
 80025d2:	4b10      	ldr	r3, [pc, #64]	; (8002614 <HAL_ADC_ConvHalfCpltCallback+0x58>)
 80025d4:	889b      	ldrh	r3, [r3, #4]
 80025d6:	ee07 3a90 	vmov	s15, r3
 80025da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025de:	4b0e      	ldr	r3, [pc, #56]	; (8002618 <HAL_ADC_ConvHalfCpltCallback+0x5c>)
 80025e0:	edc3 7a00 	vstr	s15, [r3]
	if(!convcompl)POTBufferMax=ADC_DMA_Buffer[2];
 80025e4:	4b0a      	ldr	r3, [pc, #40]	; (8002610 <HAL_ADC_ConvHalfCpltCallback+0x54>)
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d108      	bne.n	80025fe <HAL_ADC_ConvHalfCpltCallback+0x42>
 80025ec:	4b09      	ldr	r3, [pc, #36]	; (8002614 <HAL_ADC_ConvHalfCpltCallback+0x58>)
 80025ee:	889b      	ldrh	r3, [r3, #4]
 80025f0:	ee07 3a90 	vmov	s15, r3
 80025f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025f8:	4b08      	ldr	r3, [pc, #32]	; (800261c <HAL_ADC_ConvHalfCpltCallback+0x60>)
 80025fa:	edc3 7a00 	vstr	s15, [r3]
}
 80025fe:	bf00      	nop
 8002600:	370c      	adds	r7, #12
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	20002b3d 	.word	0x20002b3d
 8002610:	20002b3c 	.word	0x20002b3c
 8002614:	2000233c 	.word	0x2000233c
 8002618:	20002330 	.word	0x20002330
 800261c:	20002334 	.word	0x20002334

08002620 <HAL_GPIO_EXTI_Callback>:

float firingcounter=1;
//uint8_t Firingstate=0;//0-gasvalvesopen/1-waitforgasmix/2-sparkplugignite/3-notfiring
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
 8002626:	4603      	mov	r3, r0
 8002628:	80fb      	strh	r3, [r7, #6]
	ButtonPresses++;
 800262a:	4b21      	ldr	r3, [pc, #132]	; (80026b0 <HAL_GPIO_EXTI_Callback+0x90>)
 800262c:	881b      	ldrh	r3, [r3, #0]
 800262e:	3301      	adds	r3, #1
 8002630:	b29a      	uxth	r2, r3
 8002632:	4b1f      	ldr	r3, [pc, #124]	; (80026b0 <HAL_GPIO_EXTI_Callback+0x90>)
 8002634:	801a      	strh	r2, [r3, #0]
	switch(GPIO_Pin){//TODO: EXTI przycisk debounce
 8002636:	88fb      	ldrh	r3, [r7, #6]
 8002638:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800263c:	d003      	beq.n	8002646 <HAL_GPIO_EXTI_Callback+0x26>
 800263e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002642:	d01c      	beq.n	800267e <HAL_GPIO_EXTI_Callback+0x5e>
 8002644:	e02c      	b.n	80026a0 <HAL_GPIO_EXTI_Callback+0x80>
	case FB_Pin://przerwanie wykonane przez przycisk fire
		if(HAL_GPIO_ReadPin(FB_GPIO_Port, FB_Pin)==GPIO_PIN_SET){
 8002646:	f44f 7100 	mov.w	r1, #512	; 0x200
 800264a:	481a      	ldr	r0, [pc, #104]	; (80026b4 <HAL_GPIO_EXTI_Callback+0x94>)
 800264c:	f002 ff8a 	bl	8005564 <HAL_GPIO_ReadPin>
 8002650:	4603      	mov	r3, r0
 8002652:	2b01      	cmp	r3, #1
 8002654:	bf0c      	ite	eq
 8002656:	2301      	moveq	r3, #1
 8002658:	2300      	movne	r3, #0
 800265a:	b2db      	uxtb	r3, r3
 800265c:	2b00      	cmp	r3, #0
 800265e:	d00a      	beq.n	8002676 <HAL_GPIO_EXTI_Callback+0x56>
			//wykryto fire
			FBpressed=1;
 8002660:	4b15      	ldr	r3, [pc, #84]	; (80026b8 <HAL_GPIO_EXTI_Callback+0x98>)
 8002662:	2201      	movs	r2, #1
 8002664:	701a      	strb	r2, [r3, #0]
			firingcounter=1;
 8002666:	4b15      	ldr	r3, [pc, #84]	; (80026bc <HAL_GPIO_EXTI_Callback+0x9c>)
 8002668:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800266c:	601a      	str	r2, [r3, #0]
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800266e:	2017      	movs	r0, #23
 8002670:	f002 f9c7 	bl	8004a02 <HAL_NVIC_DisableIRQ>
		}else{
			//wykryto niefire
			FBpressed=0;
		}
		break;
 8002674:	e017      	b.n	80026a6 <HAL_GPIO_EXTI_Callback+0x86>
			FBpressed=0;
 8002676:	4b10      	ldr	r3, [pc, #64]	; (80026b8 <HAL_GPIO_EXTI_Callback+0x98>)
 8002678:	2200      	movs	r2, #0
 800267a:	701a      	strb	r2, [r3, #0]
		break;
 800267c:	e013      	b.n	80026a6 <HAL_GPIO_EXTI_Callback+0x86>
	case B1_Pin://przerwanie wykonane przez przycisk lock
		if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)==GPIO_PIN_SET){
 800267e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002682:	480f      	ldr	r0, [pc, #60]	; (80026c0 <HAL_GPIO_EXTI_Callback+0xa0>)
 8002684:	f002 ff6e 	bl	8005564 <HAL_GPIO_ReadPin>
 8002688:	4603      	mov	r3, r0
 800268a:	2b01      	cmp	r3, #1
 800268c:	bf0c      	ite	eq
 800268e:	2301      	moveq	r3, #1
 8002690:	2300      	movne	r3, #0
 8002692:	b2db      	uxtb	r3, r3
 8002694:	2b00      	cmp	r3, #0
 8002696:	d005      	beq.n	80026a4 <HAL_GPIO_EXTI_Callback+0x84>
				LOCKpressed=1;
 8002698:	4b0a      	ldr	r3, [pc, #40]	; (80026c4 <HAL_GPIO_EXTI_Callback+0xa4>)
 800269a:	2201      	movs	r2, #1
 800269c:	701a      	strb	r2, [r3, #0]
				//USART_send("\r\nDEBUG: LOCKPRESSED\r\n");
				//hardcloseallvalves();
				}else{

			}
		break;
 800269e:	e001      	b.n	80026a4 <HAL_GPIO_EXTI_Callback+0x84>
	default:
		__NOP();
 80026a0:	bf00      	nop
		break;
 80026a2:	e000      	b.n	80026a6 <HAL_GPIO_EXTI_Callback+0x86>
		break;
 80026a4:	bf00      	nop
	}

}
 80026a6:	bf00      	nop
 80026a8:	3708      	adds	r7, #8
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	2000232e 	.word	0x2000232e
 80026b4:	40020000 	.word	0x40020000
 80026b8:	2000232c 	.word	0x2000232c
 80026bc:	20000014 	.word	0x20000014
 80026c0:	40020800 	.word	0x40020800
 80026c4:	2000232d 	.word	0x2000232d

080026c8 <_Z18hardcloseallvalvesv>:
void hardcloseallvalves(){
 80026c8:	b580      	push	{r7, lr}
 80026ca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GV_GPIO_Port, GV_Pin, GPIO_PIN_RESET);
 80026cc:	2200      	movs	r2, #0
 80026ce:	2180      	movs	r1, #128	; 0x80
 80026d0:	4807      	ldr	r0, [pc, #28]	; (80026f0 <_Z18hardcloseallvalvesv+0x28>)
 80026d2:	f002 ff5f 	bl	8005594 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OV_GPIO_Port, OV_Pin, GPIO_PIN_RESET);
 80026d6:	2200      	movs	r2, #0
 80026d8:	2140      	movs	r1, #64	; 0x40
 80026da:	4806      	ldr	r0, [pc, #24]	; (80026f4 <_Z18hardcloseallvalvesv+0x2c>)
 80026dc:	f002 ff5a 	bl	8005594 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SP_GPIO_Port, SP_Pin, GPIO_PIN_RESET);
 80026e0:	2200      	movs	r2, #0
 80026e2:	2180      	movs	r1, #128	; 0x80
 80026e4:	4804      	ldr	r0, [pc, #16]	; (80026f8 <_Z18hardcloseallvalvesv+0x30>)
 80026e6:	f002 ff55 	bl	8005594 <HAL_GPIO_WritePin>
}
 80026ea:	bf00      	nop
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	40020800 	.word	0x40020800
 80026f4:	40020400 	.word	0x40020400
 80026f8:	40020000 	.word	0x40020000

080026fc <_Z17switchfiringstatev>:
enum firingstateenum{GasValvesOpen,WaitForGasMix,SparkPlugIgnite,FiringDelay};
firingstateenum firingstate=GasValvesOpen;
float interval=GVOTIME;
void switchfiringstate(){
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0
	switch(firingstate){
 8002700:	4b46      	ldr	r3, [pc, #280]	; (800281c <_Z17switchfiringstatev+0x120>)
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	2b03      	cmp	r3, #3
 8002706:	f200 8080 	bhi.w	800280a <_Z17switchfiringstatev+0x10e>
 800270a:	a201      	add	r2, pc, #4	; (adr r2, 8002710 <_Z17switchfiringstatev+0x14>)
 800270c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002710:	08002721 	.word	0x08002721
 8002714:	0800274f 	.word	0x0800274f
 8002718:	0800277d 	.word	0x0800277d
 800271c:	080027a1 	.word	0x080027a1
			case GasValvesOpen://otwarte zawory gazu
				HAL_GPIO_WritePin(GV_GPIO_Port, GV_Pin, GPIO_PIN_SET);
 8002720:	2201      	movs	r2, #1
 8002722:	2180      	movs	r1, #128	; 0x80
 8002724:	483e      	ldr	r0, [pc, #248]	; (8002820 <_Z17switchfiringstatev+0x124>)
 8002726:	f002 ff35 	bl	8005594 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(OV_GPIO_Port, OV_Pin, GPIO_PIN_SET);
 800272a:	2201      	movs	r2, #1
 800272c:	2140      	movs	r1, #64	; 0x40
 800272e:	483d      	ldr	r0, [pc, #244]	; (8002824 <_Z17switchfiringstatev+0x128>)
 8002730:	f002 ff30 	bl	8005594 <HAL_GPIO_WritePin>
				interval=valvetime;
 8002734:	4b3c      	ldr	r3, [pc, #240]	; (8002828 <_Z17switchfiringstatev+0x12c>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	ee07 3a90 	vmov	s15, r3
 800273c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002740:	4b3a      	ldr	r3, [pc, #232]	; (800282c <_Z17switchfiringstatev+0x130>)
 8002742:	edc3 7a00 	vstr	s15, [r3]
				firingstate=WaitForGasMix;
 8002746:	4b35      	ldr	r3, [pc, #212]	; (800281c <_Z17switchfiringstatev+0x120>)
 8002748:	2201      	movs	r2, #1
 800274a:	701a      	strb	r2, [r3, #0]
				break;
 800274c:	e063      	b.n	8002816 <_Z17switchfiringstatev+0x11a>
			case WaitForGasMix://zamkniete zawory, czekanie na mieszanke
				HAL_GPIO_WritePin(GV_GPIO_Port, GV_Pin, GPIO_PIN_RESET);
 800274e:	2200      	movs	r2, #0
 8002750:	2180      	movs	r1, #128	; 0x80
 8002752:	4833      	ldr	r0, [pc, #204]	; (8002820 <_Z17switchfiringstatev+0x124>)
 8002754:	f002 ff1e 	bl	8005594 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(OV_GPIO_Port, OV_Pin, GPIO_PIN_RESET);
 8002758:	2200      	movs	r2, #0
 800275a:	2140      	movs	r1, #64	; 0x40
 800275c:	4831      	ldr	r0, [pc, #196]	; (8002824 <_Z17switchfiringstatev+0x128>)
 800275e:	f002 ff19 	bl	8005594 <HAL_GPIO_WritePin>
				interval=timebetween;
 8002762:	4b33      	ldr	r3, [pc, #204]	; (8002830 <_Z17switchfiringstatev+0x134>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	ee07 3a90 	vmov	s15, r3
 800276a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800276e:	4b2f      	ldr	r3, [pc, #188]	; (800282c <_Z17switchfiringstatev+0x130>)
 8002770:	edc3 7a00 	vstr	s15, [r3]
				firingstate=SparkPlugIgnite;
 8002774:	4b29      	ldr	r3, [pc, #164]	; (800281c <_Z17switchfiringstatev+0x120>)
 8002776:	2202      	movs	r2, #2
 8002778:	701a      	strb	r2, [r3, #0]
				break;
 800277a:	e04c      	b.n	8002816 <_Z17switchfiringstatev+0x11a>
			case SparkPlugIgnite://swieca w ruch, wyliczamy delay
				HAL_GPIO_WritePin(SP_GPIO_Port, SP_Pin, GPIO_PIN_SET);
 800277c:	2201      	movs	r2, #1
 800277e:	2180      	movs	r1, #128	; 0x80
 8002780:	482c      	ldr	r0, [pc, #176]	; (8002834 <_Z17switchfiringstatev+0x138>)
 8002782:	f002 ff07 	bl	8005594 <HAL_GPIO_WritePin>
				interval=sparktime;
 8002786:	4b2c      	ldr	r3, [pc, #176]	; (8002838 <_Z17switchfiringstatev+0x13c>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	ee07 3a90 	vmov	s15, r3
 800278e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002792:	4b26      	ldr	r3, [pc, #152]	; (800282c <_Z17switchfiringstatev+0x130>)
 8002794:	edc3 7a00 	vstr	s15, [r3]
				firingstate=FiringDelay;
 8002798:	4b20      	ldr	r3, [pc, #128]	; (800281c <_Z17switchfiringstatev+0x120>)
 800279a:	2203      	movs	r2, #3
 800279c:	701a      	strb	r2, [r3, #0]
				break;
 800279e:	e03a      	b.n	8002816 <_Z17switchfiringstatev+0x11a>
			case FiringDelay://wszystko zamkniete, oczekujemy do nastepnego strzalu
				HAL_GPIO_WritePin(SP_GPIO_Port, SP_Pin, GPIO_PIN_RESET);
 80027a0:	2200      	movs	r2, #0
 80027a2:	2180      	movs	r1, #128	; 0x80
 80027a4:	4823      	ldr	r0, [pc, #140]	; (8002834 <_Z17switchfiringstatev+0x138>)
 80027a6:	f002 fef5 	bl	8005594 <HAL_GPIO_WritePin>
				normaliseADCOut();
 80027aa:	f7ff fe95 	bl	80024d8 <_Z15normaliseADCOutv>
				realshotdelay=shotdelay*timemul*POTBufNormAvg;
 80027ae:	4b23      	ldr	r3, [pc, #140]	; (800283c <_Z17switchfiringstatev+0x140>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	ee07 3a90 	vmov	s15, r3
 80027b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027ba:	4b21      	ldr	r3, [pc, #132]	; (8002840 <_Z17switchfiringstatev+0x144>)
 80027bc:	edd3 7a00 	vldr	s15, [r3]
 80027c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027c4:	4b1f      	ldr	r3, [pc, #124]	; (8002844 <_Z17switchfiringstatev+0x148>)
 80027c6:	edd3 7a00 	vldr	s15, [r3]
 80027ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027ce:	4b1e      	ldr	r3, [pc, #120]	; (8002848 <_Z17switchfiringstatev+0x14c>)
 80027d0:	edc3 7a00 	vstr	s15, [r3]
				interval=realshotdelay;//powyżej zaktualizowanie i obliczenie czasu między strzałami
 80027d4:	4b1c      	ldr	r3, [pc, #112]	; (8002848 <_Z17switchfiringstatev+0x14c>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a14      	ldr	r2, [pc, #80]	; (800282c <_Z17switchfiringstatev+0x130>)
 80027da:	6013      	str	r3, [r2, #0]
				if(HAL_GPIO_ReadPin(FB_GPIO_Port, FB_Pin)!=GPIO_PIN_SET){
 80027dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80027e0:	4814      	ldr	r0, [pc, #80]	; (8002834 <_Z17switchfiringstatev+0x138>)
 80027e2:	f002 febf 	bl	8005564 <HAL_GPIO_ReadPin>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	bf14      	ite	ne
 80027ec:	2301      	movne	r3, #1
 80027ee:	2300      	moveq	r3, #0
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d005      	beq.n	8002802 <_Z17switchfiringstatev+0x106>
					FBpressed=0;
 80027f6:	4b15      	ldr	r3, [pc, #84]	; (800284c <_Z17switchfiringstatev+0x150>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	701a      	strb	r2, [r3, #0]
					HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80027fc:	2017      	movs	r0, #23
 80027fe:	f002 f8f2 	bl	80049e6 <HAL_NVIC_EnableIRQ>
				}
				firingstate=GasValvesOpen;
 8002802:	4b06      	ldr	r3, [pc, #24]	; (800281c <_Z17switchfiringstatev+0x120>)
 8002804:	2200      	movs	r2, #0
 8002806:	701a      	strb	r2, [r3, #0]
				break;
 8002808:	e005      	b.n	8002816 <_Z17switchfiringstatev+0x11a>
			default:
				//jakim cudem tu jesteś powiedz ty to mi
				hardcloseallvalves();
 800280a:	f7ff ff5d 	bl	80026c8 <_Z18hardcloseallvalvesv>
				interval=1000;
 800280e:	4b07      	ldr	r3, [pc, #28]	; (800282c <_Z17switchfiringstatev+0x130>)
 8002810:	4a0f      	ldr	r2, [pc, #60]	; (8002850 <_Z17switchfiringstatev+0x154>)
 8002812:	601a      	str	r2, [r3, #0]
				break;
 8002814:	bf00      	nop
			}
}
 8002816:	bf00      	nop
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	20002b3e 	.word	0x20002b3e
 8002820:	40020800 	.word	0x40020800
 8002824:	40020400 	.word	0x40020400
 8002828:	20000008 	.word	0x20000008
 800282c:	20000018 	.word	0x20000018
 8002830:	20000004 	.word	0x20000004
 8002834:	40020000 	.word	0x40020000
 8002838:	2000000c 	.word	0x2000000c
 800283c:	20000000 	.word	0x20000000
 8002840:	20000010 	.word	0x20000010
 8002844:	20002338 	.word	0x20002338
 8002848:	20002318 	.word	0x20002318
 800284c:	2000232c 	.word	0x2000232c
 8002850:	447a0000 	.word	0x447a0000

08002854 <firingswitch>:
void firingswitch(){
 8002854:	b580      	push	{r7, lr}
 8002856:	af00      	add	r7, sp, #0
	if(FBpressed){
 8002858:	4b0f      	ldr	r3, [pc, #60]	; (8002898 <firingswitch+0x44>)
 800285a:	781b      	ldrb	r3, [r3, #0]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d018      	beq.n	8002892 <firingswitch+0x3e>
		if(firingcounter<=0){
 8002860:	4b0e      	ldr	r3, [pc, #56]	; (800289c <firingswitch+0x48>)
 8002862:	edd3 7a00 	vldr	s15, [r3]
 8002866:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800286a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800286e:	d806      	bhi.n	800287e <firingswitch+0x2a>
			switchfiringstate();
 8002870:	f7ff ff44 	bl	80026fc <_Z17switchfiringstatev>
			firingcounter=interval;
 8002874:	4b0a      	ldr	r3, [pc, #40]	; (80028a0 <firingswitch+0x4c>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a08      	ldr	r2, [pc, #32]	; (800289c <firingswitch+0x48>)
 800287a:	6013      	str	r3, [r2, #0]
		}else{
			firingcounter--;
		}
	}

}
 800287c:	e009      	b.n	8002892 <firingswitch+0x3e>
			firingcounter--;
 800287e:	4b07      	ldr	r3, [pc, #28]	; (800289c <firingswitch+0x48>)
 8002880:	edd3 7a00 	vldr	s15, [r3]
 8002884:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002888:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800288c:	4b03      	ldr	r3, [pc, #12]	; (800289c <firingswitch+0x48>)
 800288e:	edc3 7a00 	vstr	s15, [r3]
}
 8002892:	bf00      	nop
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	2000232c 	.word	0x2000232c
 800289c:	20000014 	.word	0x20000014
 80028a0:	20000018 	.word	0x20000018

080028a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b08e      	sub	sp, #56	; 0x38
 80028a8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80028aa:	f001 f9dd 	bl	8003c68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80028ae:	f000 f8cd 	bl	8002a4c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80028b2:	f000 fa01 	bl	8002cb8 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 80028b6:	f000 f9df 	bl	8002c78 <_ZL11MX_DMA_Initv>
  MX_USART2_UART_Init();
 80028ba:	f000 f9af 	bl	8002c1c <_ZL19MX_USART2_UART_Initv>
  MX_ADC1_Init();
 80028be:	f000 f93d 	bl	8002b3c <_ZL12MX_ADC1_Initv>
  /* USER CODE BEGIN 2 */
  hardcloseallvalves();
 80028c2:	f7ff ff01 	bl	80026c8 <_Z18hardcloseallvalvesv>
  HAL_ADC_Start_DMA(&hadc1,(uint32_t *) ADC_DMA_Buffer, ADC_DMABUFFERSIZE*2);
 80028c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80028ca:	4955      	ldr	r1, [pc, #340]	; (8002a20 <main+0x17c>)
 80028cc:	4855      	ldr	r0, [pc, #340]	; (8002a24 <main+0x180>)
 80028ce:	f001 fb91 	bl	8003ff4 <HAL_ADC_Start_DMA>
  HAL_UART_Receive_IT(&huart2, &itemRx, 1);
 80028d2:	2201      	movs	r2, #1
 80028d4:	4954      	ldr	r1, [pc, #336]	; (8002a28 <main+0x184>)
 80028d6:	4855      	ldr	r0, [pc, #340]	; (8002a2c <main+0x188>)
 80028d8:	f003 fd08 	bl	80062ec <HAL_UART_Receive_IT>
  USART_send("\r\n----------------------\r\n  STM32 Gas Gun INIT\r\n----------------------\r\n");
 80028dc:	f107 031c 	add.w	r3, r7, #28
 80028e0:	4618      	mov	r0, r3
 80028e2:	f004 fc23 	bl	800712c <_ZNSaIcEC1Ev>
 80028e6:	f107 021c 	add.w	r2, r7, #28
 80028ea:	1d3b      	adds	r3, r7, #4
 80028ec:	4950      	ldr	r1, [pc, #320]	; (8002a30 <main+0x18c>)
 80028ee:	4618      	mov	r0, r3
 80028f0:	f005 f8e8 	bl	8007ac4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80028f4:	1d3b      	adds	r3, r7, #4
 80028f6:	4618      	mov	r0, r3
 80028f8:	f7fe fc5c 	bl	80011b4 <_Z10USART_sendNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 80028fc:	1d3b      	adds	r3, r7, #4
 80028fe:	4618      	mov	r0, r3
 8002900:	f004 fe05 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002904:	f107 031c 	add.w	r3, r7, #28
 8002908:	4618      	mov	r0, r3
 800290a:	f004 fc11 	bl	8007130 <_ZNSaIcED1Ev>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //todo: main loop
  FBpressed=1;
 800290e:	4b49      	ldr	r3, [pc, #292]	; (8002a34 <main+0x190>)
 8002910:	2201      	movs	r2, #1
 8002912:	701a      	strb	r2, [r3, #0]
  while (1)
  {
	  if (rx.written()&&__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) != RESET) {
 8002914:	4848      	ldr	r0, [pc, #288]	; (8002a38 <main+0x194>)
 8002916:	f000 fe73 	bl	8003600 <_ZN14CircularBufferILj4096EE7writtenEv>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d00d      	beq.n	800293c <main+0x98>
 8002920:	4b42      	ldr	r3, [pc, #264]	; (8002a2c <main+0x188>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800292a:	2b80      	cmp	r3, #128	; 0x80
 800292c:	bf0c      	ite	eq
 800292e:	2301      	moveq	r3, #1
 8002930:	2300      	movne	r3, #0
 8002932:	b2db      	uxtb	r3, r3
 8002934:	2b00      	cmp	r3, #0
 8002936:	d001      	beq.n	800293c <main+0x98>
 8002938:	2301      	movs	r3, #1
 800293a:	e000      	b.n	800293e <main+0x9a>
 800293c:	2300      	movs	r3, #0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d00f      	beq.n	8002962 <main+0xbe>
	  	  USART_send(rx.read());
 8002942:	f107 0320 	add.w	r3, r7, #32
 8002946:	493c      	ldr	r1, [pc, #240]	; (8002a38 <main+0x194>)
 8002948:	4618      	mov	r0, r3
 800294a:	f000 fe6c 	bl	8003626 <_ZN14CircularBufferILj4096EE4readB5cxx11Ev>
 800294e:	f107 0320 	add.w	r3, r7, #32
 8002952:	4618      	mov	r0, r3
 8002954:	f7fe fc2e 	bl	80011b4 <_Z10USART_sendNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8002958:	f107 0320 	add.w	r3, r7, #32
 800295c:	4618      	mov	r0, r3
 800295e:	f004 fdd6 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
	  	}

	  if(ReadyToUpdateAvg){
 8002962:	4b36      	ldr	r3, [pc, #216]	; (8002a3c <main+0x198>)
 8002964:	781b      	ldrb	r3, [r3, #0]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d001      	beq.n	800296e <main+0xca>
		  ADC_DMA_UPDATE();
 800296a:	f7ff fdd9 	bl	8002520 <_Z14ADC_DMA_UPDATEv>
	  }
	  if(frameMainBuffer.length()>250){
 800296e:	4834      	ldr	r0, [pc, #208]	; (8002a40 <main+0x19c>)
 8002970:	f004 fe0c 	bl	800758c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 8002974:	4603      	mov	r3, r0
 8002976:	2bfa      	cmp	r3, #250	; 0xfa
 8002978:	bf8c      	ite	hi
 800297a:	2301      	movhi	r3, #1
 800297c:	2300      	movls	r3, #0
 800297e:	b2db      	uxtb	r3, r3
 8002980:	2b00      	cmp	r3, #0
 8002982:	d005      	beq.n	8002990 <main+0xec>
		  //Jeżeli w buforze znajdzie się za dużo danych to czyścimy
		  frameMainBuffer.clear();
 8002984:	482e      	ldr	r0, [pc, #184]	; (8002a40 <main+0x19c>)
 8002986:	f004 fe2a 	bl	80075de <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5clearEv>
		  FrameState=noInput;
 800298a:	4b2e      	ldr	r3, [pc, #184]	; (8002a44 <main+0x1a0>)
 800298c:	2200      	movs	r2, #0
 800298e:	701a      	strb	r2, [r3, #0]
	  }
	  if(!rx.empty()){//jeżeli coś jest w buforze nie przeanalizowane
 8002990:	4829      	ldr	r0, [pc, #164]	; (8002a38 <main+0x194>)
 8002992:	f000 fcab 	bl	80032ec <_ZN14CircularBufferILj4096EE5emptyEv>
 8002996:	4603      	mov	r3, r0
 8002998:	f083 0301 	eor.w	r3, r3, #1
 800299c:	b2db      	uxtb	r3, r3
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d02e      	beq.n	8002a00 <main+0x15c>
	  readchar=rx.pop();
 80029a2:	4825      	ldr	r0, [pc, #148]	; (8002a38 <main+0x194>)
 80029a4:	f000 fc76 	bl	8003294 <_ZN14CircularBufferILj4096EE3popEv>
 80029a8:	4603      	mov	r3, r0
 80029aa:	461a      	mov	r2, r3
 80029ac:	4b26      	ldr	r3, [pc, #152]	; (8002a48 <main+0x1a4>)
 80029ae:	701a      	strb	r2, [r3, #0]
	  if(readchar=='^'){//jeżeli znak start
 80029b0:	4b25      	ldr	r3, [pc, #148]	; (8002a48 <main+0x1a4>)
 80029b2:	781b      	ldrb	r3, [r3, #0]
 80029b4:	2b5e      	cmp	r3, #94	; 0x5e
 80029b6:	d10b      	bne.n	80029d0 <main+0x12c>
	  		  frameMainBuffer.clear();//czyść bufor
 80029b8:	4821      	ldr	r0, [pc, #132]	; (8002a40 <main+0x19c>)
 80029ba:	f004 fe10 	bl	80075de <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5clearEv>
	  		  FrameState=startReceived;
 80029be:	4b21      	ldr	r3, [pc, #132]	; (8002a44 <main+0x1a0>)
 80029c0:	2201      	movs	r2, #1
 80029c2:	701a      	strb	r2, [r3, #0]
	  		  frameMainBuffer.push_back(readchar);//dodaj znak
 80029c4:	4b20      	ldr	r3, [pc, #128]	; (8002a48 <main+0x1a4>)
 80029c6:	781b      	ldrb	r3, [r3, #0]
 80029c8:	4619      	mov	r1, r3
 80029ca:	481d      	ldr	r0, [pc, #116]	; (8002a40 <main+0x19c>)
 80029cc:	f004 fe12 	bl	80075f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
	  	  }
	  	  if(FrameState==startReceived){//jeżeli doszedł znak początku
 80029d0:	4b1c      	ldr	r3, [pc, #112]	; (8002a44 <main+0x1a0>)
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	d113      	bne.n	8002a00 <main+0x15c>
	  		  if(readchar!='|'){//dopóki nie ma znaku końca dodawaj znaki normalnie
 80029d8:	4b1b      	ldr	r3, [pc, #108]	; (8002a48 <main+0x1a4>)
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	2b7c      	cmp	r3, #124	; 0x7c
 80029de:	d006      	beq.n	80029ee <main+0x14a>
	  			  frameMainBuffer.push_back(readchar);
 80029e0:	4b19      	ldr	r3, [pc, #100]	; (8002a48 <main+0x1a4>)
 80029e2:	781b      	ldrb	r3, [r3, #0]
 80029e4:	4619      	mov	r1, r3
 80029e6:	4816      	ldr	r0, [pc, #88]	; (8002a40 <main+0x19c>)
 80029e8:	f004 fe04 	bl	80075f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
 80029ec:	e008      	b.n	8002a00 <main+0x15c>
	  		  }else{
	  			  frameMainBuffer.push_back(readchar);
 80029ee:	4b16      	ldr	r3, [pc, #88]	; (8002a48 <main+0x1a4>)
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	4619      	mov	r1, r3
 80029f4:	4812      	ldr	r0, [pc, #72]	; (8002a40 <main+0x19c>)
 80029f6:	f004 fdfd 	bl	80075f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
	  			  FrameState=frameReady;//ustaw flagę końca.
 80029fa:	4b12      	ldr	r3, [pc, #72]	; (8002a44 <main+0x1a0>)
 80029fc:	2203      	movs	r2, #3
 80029fe:	701a      	strb	r2, [r3, #0]
	  		  }
	  	  }
	  }

	  if(FrameState==frameReady)
 8002a00:	4b10      	ldr	r3, [pc, #64]	; (8002a44 <main+0x1a0>)
 8002a02:	781b      	ldrb	r3, [r3, #0]
 8002a04:	2b03      	cmp	r3, #3
 8002a06:	d185      	bne.n	8002914 <main+0x70>
	   {
		    //USART_send("\r\n END CHAR FOUND\r\n");
	        //std::string msg = rx.popUntilIncl('|');
	        //przycinanie ramki
		  	//trimStartEndCharacters(msg, '^', '|');
		      trimStartEndCharacters(frameMainBuffer, '^', '|');
 8002a08:	227c      	movs	r2, #124	; 0x7c
 8002a0a:	215e      	movs	r1, #94	; 0x5e
 8002a0c:	480c      	ldr	r0, [pc, #48]	; (8002a40 <main+0x19c>)
 8002a0e:	f7fe fc85 	bl	800131c <_Z22trimStartEndCharactersRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcc>
	        //rozkoduj ramkę
	        //if(decodePAWNET(msg)){

		  	  if(decodePAWNET(frameMainBuffer)){
 8002a12:	480b      	ldr	r0, [pc, #44]	; (8002a40 <main+0x19c>)
 8002a14:	f7ff faaa 	bl	8001f6c <_Z12decodePAWNETRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
	        	//USART_send("\r\nDEBUG:MESSAGE DECODE SUCCESS\r\n");
	        }else{
	        	//jeżeli gdziekolwiek podczas rozkodowania wystąpi błąd
	        	//USART_send("\r\nDEBUG:MESSAGE DECODE FAIL\r\n");
	        }
	        FrameState=noInput;
 8002a18:	4b0a      	ldr	r3, [pc, #40]	; (8002a44 <main+0x1a0>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	701a      	strb	r2, [r3, #0]
	  if (rx.written()&&__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) != RESET) {
 8002a1e:	e779      	b.n	8002914 <main+0x70>
 8002a20:	2000233c 	.word	0x2000233c
 8002a24:	2000020c 	.word	0x2000020c
 8002a28:	200002f8 	.word	0x200002f8
 8002a2c:	200002b4 	.word	0x200002b4
 8002a30:	0800c468 	.word	0x0800c468
 8002a34:	2000232c 	.word	0x2000232c
 8002a38:	200002fc 	.word	0x200002fc
 8002a3c:	20002b3d 	.word	0x20002b3d
 8002a40:	20002b40 	.word	0x20002b40
 8002a44:	20002b59 	.word	0x20002b59
 8002a48:	20002b58 	.word	0x20002b58

08002a4c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b094      	sub	sp, #80	; 0x50
 8002a50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a52:	f107 031c 	add.w	r3, r7, #28
 8002a56:	2234      	movs	r2, #52	; 0x34
 8002a58:	2100      	movs	r1, #0
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f006 ffaf 	bl	80099be <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a60:	f107 0308 	add.w	r3, r7, #8
 8002a64:	2200      	movs	r2, #0
 8002a66:	601a      	str	r2, [r3, #0]
 8002a68:	605a      	str	r2, [r3, #4]
 8002a6a:	609a      	str	r2, [r3, #8]
 8002a6c:	60da      	str	r2, [r3, #12]
 8002a6e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a70:	2300      	movs	r3, #0
 8002a72:	607b      	str	r3, [r7, #4]
 8002a74:	4b2f      	ldr	r3, [pc, #188]	; (8002b34 <_Z18SystemClock_Configv+0xe8>)
 8002a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a78:	4a2e      	ldr	r2, [pc, #184]	; (8002b34 <_Z18SystemClock_Configv+0xe8>)
 8002a7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a7e:	6413      	str	r3, [r2, #64]	; 0x40
 8002a80:	4b2c      	ldr	r3, [pc, #176]	; (8002b34 <_Z18SystemClock_Configv+0xe8>)
 8002a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a88:	607b      	str	r3, [r7, #4]
 8002a8a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	603b      	str	r3, [r7, #0]
 8002a90:	4b29      	ldr	r3, [pc, #164]	; (8002b38 <_Z18SystemClock_Configv+0xec>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002a98:	4a27      	ldr	r2, [pc, #156]	; (8002b38 <_Z18SystemClock_Configv+0xec>)
 8002a9a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a9e:	6013      	str	r3, [r2, #0]
 8002aa0:	4b25      	ldr	r3, [pc, #148]	; (8002b38 <_Z18SystemClock_Configv+0xec>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002aa8:	603b      	str	r3, [r7, #0]
 8002aaa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002aac:	2302      	movs	r3, #2
 8002aae:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002ab4:	2310      	movs	r3, #16
 8002ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ab8:	2302      	movs	r3, #2
 8002aba:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002abc:	2300      	movs	r3, #0
 8002abe:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002ac0:	2310      	movs	r3, #16
 8002ac2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002ac4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002ac8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002aca:	2304      	movs	r3, #4
 8002acc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002ace:	2302      	movs	r3, #2
 8002ad0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002ad2:	2302      	movs	r3, #2
 8002ad4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ad6:	f107 031c 	add.w	r3, r7, #28
 8002ada:	4618      	mov	r0, r3
 8002adc:	f003 f8d6 	bl	8005c8c <HAL_RCC_OscConfig>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	bf14      	ite	ne
 8002ae6:	2301      	movne	r3, #1
 8002ae8:	2300      	moveq	r3, #0
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d001      	beq.n	8002af4 <_Z18SystemClock_Configv+0xa8>
  {
    Error_Handler();
 8002af0:	f000 f996 	bl	8002e20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002af4:	230f      	movs	r3, #15
 8002af6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002af8:	2302      	movs	r3, #2
 8002afa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002afc:	2300      	movs	r3, #0
 8002afe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002b00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b04:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b06:	2300      	movs	r3, #0
 8002b08:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002b0a:	f107 0308 	add.w	r3, r7, #8
 8002b0e:	2102      	movs	r1, #2
 8002b10:	4618      	mov	r0, r3
 8002b12:	f002 fd71 	bl	80055f8 <HAL_RCC_ClockConfig>
 8002b16:	4603      	mov	r3, r0
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	bf14      	ite	ne
 8002b1c:	2301      	movne	r3, #1
 8002b1e:	2300      	moveq	r3, #0
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d001      	beq.n	8002b2a <_Z18SystemClock_Configv+0xde>
  {
    Error_Handler();
 8002b26:	f000 f97b 	bl	8002e20 <Error_Handler>
  }
}
 8002b2a:	bf00      	nop
 8002b2c:	3750      	adds	r7, #80	; 0x50
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	40023800 	.word	0x40023800
 8002b38:	40007000 	.word	0x40007000

08002b3c <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002b42:	463b      	mov	r3, r7
 8002b44:	2200      	movs	r2, #0
 8002b46:	601a      	str	r2, [r3, #0]
 8002b48:	605a      	str	r2, [r3, #4]
 8002b4a:	609a      	str	r2, [r3, #8]
 8002b4c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002b4e:	4b30      	ldr	r3, [pc, #192]	; (8002c10 <_ZL12MX_ADC1_Initv+0xd4>)
 8002b50:	4a30      	ldr	r2, [pc, #192]	; (8002c14 <_ZL12MX_ADC1_Initv+0xd8>)
 8002b52:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8002b54:	4b2e      	ldr	r3, [pc, #184]	; (8002c10 <_ZL12MX_ADC1_Initv+0xd4>)
 8002b56:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002b5a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002b5c:	4b2c      	ldr	r3, [pc, #176]	; (8002c10 <_ZL12MX_ADC1_Initv+0xd4>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002b62:	4b2b      	ldr	r3, [pc, #172]	; (8002c10 <_ZL12MX_ADC1_Initv+0xd4>)
 8002b64:	2201      	movs	r2, #1
 8002b66:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002b68:	4b29      	ldr	r3, [pc, #164]	; (8002c10 <_ZL12MX_ADC1_Initv+0xd4>)
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002b6e:	4b28      	ldr	r3, [pc, #160]	; (8002c10 <_ZL12MX_ADC1_Initv+0xd4>)
 8002b70:	2200      	movs	r2, #0
 8002b72:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002b76:	4b26      	ldr	r3, [pc, #152]	; (8002c10 <_ZL12MX_ADC1_Initv+0xd4>)
 8002b78:	2200      	movs	r2, #0
 8002b7a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002b7c:	4b24      	ldr	r3, [pc, #144]	; (8002c10 <_ZL12MX_ADC1_Initv+0xd4>)
 8002b7e:	4a26      	ldr	r2, [pc, #152]	; (8002c18 <_ZL12MX_ADC1_Initv+0xdc>)
 8002b80:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002b82:	4b23      	ldr	r3, [pc, #140]	; (8002c10 <_ZL12MX_ADC1_Initv+0xd4>)
 8002b84:	2200      	movs	r2, #0
 8002b86:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8002b88:	4b21      	ldr	r3, [pc, #132]	; (8002c10 <_ZL12MX_ADC1_Initv+0xd4>)
 8002b8a:	2202      	movs	r2, #2
 8002b8c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002b8e:	4b20      	ldr	r3, [pc, #128]	; (8002c10 <_ZL12MX_ADC1_Initv+0xd4>)
 8002b90:	2201      	movs	r2, #1
 8002b92:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002b96:	4b1e      	ldr	r3, [pc, #120]	; (8002c10 <_ZL12MX_ADC1_Initv+0xd4>)
 8002b98:	2201      	movs	r2, #1
 8002b9a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002b9c:	481c      	ldr	r0, [pc, #112]	; (8002c10 <_ZL12MX_ADC1_Initv+0xd4>)
 8002b9e:	f001 f8d5 	bl	8003d4c <HAL_ADC_Init>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	bf14      	ite	ne
 8002ba8:	2301      	movne	r3, #1
 8002baa:	2300      	moveq	r3, #0
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d001      	beq.n	8002bb6 <_ZL12MX_ADC1_Initv+0x7a>
  {
    Error_Handler();
 8002bb2:	f000 f935 	bl	8002e20 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8002bbe:	2307      	movs	r3, #7
 8002bc0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002bc2:	463b      	mov	r3, r7
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	4812      	ldr	r0, [pc, #72]	; (8002c10 <_ZL12MX_ADC1_Initv+0xd4>)
 8002bc8:	f001 fb38 	bl	800423c <HAL_ADC_ConfigChannel>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	bf14      	ite	ne
 8002bd2:	2301      	movne	r3, #1
 8002bd4:	2300      	moveq	r3, #0
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d001      	beq.n	8002be0 <_ZL12MX_ADC1_Initv+0xa4>
  {
    Error_Handler();
 8002bdc:	f000 f920 	bl	8002e20 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002be0:	2301      	movs	r3, #1
 8002be2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8002be4:	2302      	movs	r3, #2
 8002be6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002be8:	463b      	mov	r3, r7
 8002bea:	4619      	mov	r1, r3
 8002bec:	4808      	ldr	r0, [pc, #32]	; (8002c10 <_ZL12MX_ADC1_Initv+0xd4>)
 8002bee:	f001 fb25 	bl	800423c <HAL_ADC_ConfigChannel>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	bf14      	ite	ne
 8002bf8:	2301      	movne	r3, #1
 8002bfa:	2300      	moveq	r3, #0
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d001      	beq.n	8002c06 <_ZL12MX_ADC1_Initv+0xca>
  {
    Error_Handler();
 8002c02:	f000 f90d 	bl	8002e20 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002c06:	bf00      	nop
 8002c08:	3710      	adds	r7, #16
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	2000020c 	.word	0x2000020c
 8002c14:	40012000 	.word	0x40012000
 8002c18:	0f000001 	.word	0x0f000001

08002c1c <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002c20:	4b13      	ldr	r3, [pc, #76]	; (8002c70 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002c22:	4a14      	ldr	r2, [pc, #80]	; (8002c74 <_ZL19MX_USART2_UART_Initv+0x58>)
 8002c24:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002c26:	4b12      	ldr	r3, [pc, #72]	; (8002c70 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002c28:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002c2c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002c2e:	4b10      	ldr	r3, [pc, #64]	; (8002c70 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002c34:	4b0e      	ldr	r3, [pc, #56]	; (8002c70 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002c36:	2200      	movs	r2, #0
 8002c38:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002c3a:	4b0d      	ldr	r3, [pc, #52]	; (8002c70 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002c40:	4b0b      	ldr	r3, [pc, #44]	; (8002c70 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002c42:	220c      	movs	r2, #12
 8002c44:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c46:	4b0a      	ldr	r3, [pc, #40]	; (8002c70 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c4c:	4b08      	ldr	r3, [pc, #32]	; (8002c70 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002c52:	4807      	ldr	r0, [pc, #28]	; (8002c70 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002c54:	f003 fab8 	bl	80061c8 <HAL_UART_Init>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	bf14      	ite	ne
 8002c5e:	2301      	movne	r3, #1
 8002c60:	2300      	moveq	r3, #0
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d001      	beq.n	8002c6c <_ZL19MX_USART2_UART_Initv+0x50>
  {
    Error_Handler();
 8002c68:	f000 f8da 	bl	8002e20 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002c6c:	bf00      	nop
 8002c6e:	bd80      	pop	{r7, pc}
 8002c70:	200002b4 	.word	0x200002b4
 8002c74:	40004400 	.word	0x40004400

08002c78 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b082      	sub	sp, #8
 8002c7c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002c7e:	2300      	movs	r3, #0
 8002c80:	607b      	str	r3, [r7, #4]
 8002c82:	4b0c      	ldr	r3, [pc, #48]	; (8002cb4 <_ZL11MX_DMA_Initv+0x3c>)
 8002c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c86:	4a0b      	ldr	r2, [pc, #44]	; (8002cb4 <_ZL11MX_DMA_Initv+0x3c>)
 8002c88:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c8e:	4b09      	ldr	r3, [pc, #36]	; (8002cb4 <_ZL11MX_DMA_Initv+0x3c>)
 8002c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c96:	607b      	str	r3, [r7, #4]
 8002c98:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	2100      	movs	r1, #0
 8002c9e:	2038      	movs	r0, #56	; 0x38
 8002ca0:	f001 fe85 	bl	80049ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002ca4:	2038      	movs	r0, #56	; 0x38
 8002ca6:	f001 fe9e 	bl	80049e6 <HAL_NVIC_EnableIRQ>

}
 8002caa:	bf00      	nop
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	40023800 	.word	0x40023800

08002cb8 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b08a      	sub	sp, #40	; 0x28
 8002cbc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cbe:	f107 0314 	add.w	r3, r7, #20
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	601a      	str	r2, [r3, #0]
 8002cc6:	605a      	str	r2, [r3, #4]
 8002cc8:	609a      	str	r2, [r3, #8]
 8002cca:	60da      	str	r2, [r3, #12]
 8002ccc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cce:	2300      	movs	r3, #0
 8002cd0:	613b      	str	r3, [r7, #16]
 8002cd2:	4b4f      	ldr	r3, [pc, #316]	; (8002e10 <_ZL12MX_GPIO_Initv+0x158>)
 8002cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd6:	4a4e      	ldr	r2, [pc, #312]	; (8002e10 <_ZL12MX_GPIO_Initv+0x158>)
 8002cd8:	f043 0304 	orr.w	r3, r3, #4
 8002cdc:	6313      	str	r3, [r2, #48]	; 0x30
 8002cde:	4b4c      	ldr	r3, [pc, #304]	; (8002e10 <_ZL12MX_GPIO_Initv+0x158>)
 8002ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ce2:	f003 0304 	and.w	r3, r3, #4
 8002ce6:	613b      	str	r3, [r7, #16]
 8002ce8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002cea:	2300      	movs	r3, #0
 8002cec:	60fb      	str	r3, [r7, #12]
 8002cee:	4b48      	ldr	r3, [pc, #288]	; (8002e10 <_ZL12MX_GPIO_Initv+0x158>)
 8002cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf2:	4a47      	ldr	r2, [pc, #284]	; (8002e10 <_ZL12MX_GPIO_Initv+0x158>)
 8002cf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002cf8:	6313      	str	r3, [r2, #48]	; 0x30
 8002cfa:	4b45      	ldr	r3, [pc, #276]	; (8002e10 <_ZL12MX_GPIO_Initv+0x158>)
 8002cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d02:	60fb      	str	r3, [r7, #12]
 8002d04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d06:	2300      	movs	r3, #0
 8002d08:	60bb      	str	r3, [r7, #8]
 8002d0a:	4b41      	ldr	r3, [pc, #260]	; (8002e10 <_ZL12MX_GPIO_Initv+0x158>)
 8002d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d0e:	4a40      	ldr	r2, [pc, #256]	; (8002e10 <_ZL12MX_GPIO_Initv+0x158>)
 8002d10:	f043 0301 	orr.w	r3, r3, #1
 8002d14:	6313      	str	r3, [r2, #48]	; 0x30
 8002d16:	4b3e      	ldr	r3, [pc, #248]	; (8002e10 <_ZL12MX_GPIO_Initv+0x158>)
 8002d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	60bb      	str	r3, [r7, #8]
 8002d20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d22:	2300      	movs	r3, #0
 8002d24:	607b      	str	r3, [r7, #4]
 8002d26:	4b3a      	ldr	r3, [pc, #232]	; (8002e10 <_ZL12MX_GPIO_Initv+0x158>)
 8002d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d2a:	4a39      	ldr	r2, [pc, #228]	; (8002e10 <_ZL12MX_GPIO_Initv+0x158>)
 8002d2c:	f043 0302 	orr.w	r3, r3, #2
 8002d30:	6313      	str	r3, [r2, #48]	; 0x30
 8002d32:	4b37      	ldr	r3, [pc, #220]	; (8002e10 <_ZL12MX_GPIO_Initv+0x158>)
 8002d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d36:	f003 0302 	and.w	r3, r3, #2
 8002d3a:	607b      	str	r3, [r7, #4]
 8002d3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|SP_Pin, GPIO_PIN_RESET);
 8002d3e:	2200      	movs	r2, #0
 8002d40:	21a0      	movs	r1, #160	; 0xa0
 8002d42:	4834      	ldr	r0, [pc, #208]	; (8002e14 <_ZL12MX_GPIO_Initv+0x15c>)
 8002d44:	f002 fc26 	bl	8005594 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GV_GPIO_Port, GV_Pin, GPIO_PIN_RESET);
 8002d48:	2200      	movs	r2, #0
 8002d4a:	2180      	movs	r1, #128	; 0x80
 8002d4c:	4832      	ldr	r0, [pc, #200]	; (8002e18 <_ZL12MX_GPIO_Initv+0x160>)
 8002d4e:	f002 fc21 	bl	8005594 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OV_GPIO_Port, OV_Pin, GPIO_PIN_RESET);
 8002d52:	2200      	movs	r2, #0
 8002d54:	2140      	movs	r1, #64	; 0x40
 8002d56:	4831      	ldr	r0, [pc, #196]	; (8002e1c <_ZL12MX_GPIO_Initv+0x164>)
 8002d58:	f002 fc1c 	bl	8005594 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002d5c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002d62:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002d66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002d6c:	f107 0314 	add.w	r3, r7, #20
 8002d70:	4619      	mov	r1, r3
 8002d72:	4829      	ldr	r0, [pc, #164]	; (8002e18 <_ZL12MX_GPIO_Initv+0x160>)
 8002d74:	f002 fa62 	bl	800523c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin SP_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|SP_Pin;
 8002d78:	23a0      	movs	r3, #160	; 0xa0
 8002d7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d80:	2300      	movs	r3, #0
 8002d82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d84:	2300      	movs	r3, #0
 8002d86:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d88:	f107 0314 	add.w	r3, r7, #20
 8002d8c:	4619      	mov	r1, r3
 8002d8e:	4821      	ldr	r0, [pc, #132]	; (8002e14 <_ZL12MX_GPIO_Initv+0x15c>)
 8002d90:	f002 fa54 	bl	800523c <HAL_GPIO_Init>

  /*Configure GPIO pin : GV_Pin */
  GPIO_InitStruct.Pin = GV_Pin;
 8002d94:	2380      	movs	r3, #128	; 0x80
 8002d96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002da0:	2300      	movs	r3, #0
 8002da2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GV_GPIO_Port, &GPIO_InitStruct);
 8002da4:	f107 0314 	add.w	r3, r7, #20
 8002da8:	4619      	mov	r1, r3
 8002daa:	481b      	ldr	r0, [pc, #108]	; (8002e18 <_ZL12MX_GPIO_Initv+0x160>)
 8002dac:	f002 fa46 	bl	800523c <HAL_GPIO_Init>

  /*Configure GPIO pin : FB_Pin */
  GPIO_InitStruct.Pin = FB_Pin;
 8002db0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002db4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002db6:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8002dba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002dbc:	2302      	movs	r3, #2
 8002dbe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(FB_GPIO_Port, &GPIO_InitStruct);
 8002dc0:	f107 0314 	add.w	r3, r7, #20
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	4813      	ldr	r0, [pc, #76]	; (8002e14 <_ZL12MX_GPIO_Initv+0x15c>)
 8002dc8:	f002 fa38 	bl	800523c <HAL_GPIO_Init>

  /*Configure GPIO pin : OV_Pin */
  GPIO_InitStruct.Pin = OV_Pin;
 8002dcc:	2340      	movs	r3, #64	; 0x40
 8002dce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OV_GPIO_Port, &GPIO_InitStruct);
 8002ddc:	f107 0314 	add.w	r3, r7, #20
 8002de0:	4619      	mov	r1, r3
 8002de2:	480e      	ldr	r0, [pc, #56]	; (8002e1c <_ZL12MX_GPIO_Initv+0x164>)
 8002de4:	f002 fa2a 	bl	800523c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002de8:	2200      	movs	r2, #0
 8002dea:	2100      	movs	r1, #0
 8002dec:	2017      	movs	r0, #23
 8002dee:	f001 fdde 	bl	80049ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002df2:	2017      	movs	r0, #23
 8002df4:	f001 fdf7 	bl	80049e6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002df8:	2200      	movs	r2, #0
 8002dfa:	2100      	movs	r1, #0
 8002dfc:	2028      	movs	r0, #40	; 0x28
 8002dfe:	f001 fdd6 	bl	80049ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002e02:	2028      	movs	r0, #40	; 0x28
 8002e04:	f001 fdef 	bl	80049e6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002e08:	bf00      	nop
 8002e0a:	3728      	adds	r7, #40	; 0x28
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}
 8002e10:	40023800 	.word	0x40023800
 8002e14:	40020000 	.word	0x40020000
 8002e18:	40020800 	.word	0x40020800
 8002e1c:	40020400 	.word	0x40020400

08002e20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e20:	b480      	push	{r7}
 8002e22:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002e24:	b672      	cpsid	i
}
 8002e26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e28:	e7fe      	b.n	8002e28 <Error_Handler+0x8>

08002e2a <_ZZN9__gnu_cxx6__stoaIlicJiEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_EN11_Save_errnoC1Ev>:
      _Ret __ret;

      _CharT* __endptr;

      struct _Save_errno {
	_Save_errno() : _M_errno(errno) { errno = 0; }
 8002e2a:	b580      	push	{r7, lr}
 8002e2c:	b082      	sub	sp, #8
 8002e2e:	af00      	add	r7, sp, #0
 8002e30:	6078      	str	r0, [r7, #4]
 8002e32:	f006 fe7d 	bl	8009b30 <__errno>
 8002e36:	4603      	mov	r3, r0
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	601a      	str	r2, [r3, #0]
 8002e3e:	f006 fe77 	bl	8009b30 <__errno>
 8002e42:	4603      	mov	r3, r0
 8002e44:	2200      	movs	r2, #0
 8002e46:	601a      	str	r2, [r3, #0]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3708      	adds	r7, #8
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}

08002e52 <_ZZN9__gnu_cxx6__stoaIlicJiEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_EN11_Save_errnoD1Ev>:
	~_Save_errno() { if (errno == 0) errno = _M_errno; }
 8002e52:	b580      	push	{r7, lr}
 8002e54:	b082      	sub	sp, #8
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	6078      	str	r0, [r7, #4]
 8002e5a:	f006 fe69 	bl	8009b30 <__errno>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	bf0c      	ite	eq
 8002e66:	2301      	moveq	r3, #1
 8002e68:	2300      	movne	r3, #0
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d005      	beq.n	8002e7c <_ZZN9__gnu_cxx6__stoaIlicJiEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_EN11_Save_errnoD1Ev+0x2a>
 8002e70:	f006 fe5e 	bl	8009b30 <__errno>
 8002e74:	4602      	mov	r2, r0
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	6013      	str	r3, [r2, #0]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3708      	adds	r7, #8
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}

08002e86 <_ZZN9__gnu_cxx6__stoaIlicJiEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_EN10_Range_chk6_S_chkElSt17integral_constantIbLb1EE>:
      struct _Range_chk {
	  static bool
	  _S_chk(_TRet, std::false_type) { return false; }

	  static bool
	  _S_chk(_TRet __val, std::true_type) // only called when _Ret is int
 8002e86:	b480      	push	{r7}
 8002e88:	b083      	sub	sp, #12
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	6078      	str	r0, [r7, #4]
 8002e8e:	7039      	strb	r1, [r7, #0]
	  {
	    return __val < _TRet(__numeric_traits<int>::__min)
	      || __val > _TRet(__numeric_traits<int>::__max);
 8002e90:	2300      	movs	r3, #0
	  }
 8002e92:	4618      	mov	r0, r3
 8002e94:	370c      	adds	r7, #12
 8002e96:	46bd      	mov	sp, r7
 8002e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9c:	4770      	bx	lr

08002e9e <_ZN9__gnu_cxx6__stoaIlicJiEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_>:
    __stoa(_TRet (*__convf) (const _CharT*, _CharT**, _Base...),
 8002e9e:	b590      	push	{r4, r7, lr}
 8002ea0:	b08b      	sub	sp, #44	; 0x2c
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	60f8      	str	r0, [r7, #12]
 8002ea6:	60b9      	str	r1, [r7, #8]
 8002ea8:	607a      	str	r2, [r7, #4]
 8002eaa:	603b      	str	r3, [r7, #0]
      } const __save_errno;
 8002eac:	f107 0314 	add.w	r3, r7, #20
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f7ff ffba 	bl	8002e2a <_ZZN9__gnu_cxx6__stoaIlicJiEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_EN11_Save_errnoC1Ev>
      };

      const _TRet __tmp = __convf(__str, &__endptr, __base...);
 8002eb6:	f107 0118 	add.w	r1, r7, #24
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	4798      	blx	r3
 8002ec2:	6278      	str	r0, [r7, #36]	; 0x24

      if (__endptr == __str)
 8002ec4:	69bb      	ldr	r3, [r7, #24]
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d102      	bne.n	8002ed2 <_ZN9__gnu_cxx6__stoaIlicJiEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_+0x34>
	std::__throw_invalid_argument(__name);
 8002ecc:	68b8      	ldr	r0, [r7, #8]
 8002ece:	f004 f936 	bl	800713e <_ZSt24__throw_invalid_argumentPKc>
      else if (errno == ERANGE
 8002ed2:	f006 fe2d 	bl	8009b30 <__errno>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	681b      	ldr	r3, [r3, #0]
	  || _Range_chk::_S_chk(__tmp, std::is_same<_Ret, int>{}))
 8002eda:	2b22      	cmp	r3, #34	; 0x22
 8002edc:	d006      	beq.n	8002eec <_ZN9__gnu_cxx6__stoaIlicJiEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_+0x4e>
 8002ede:	4621      	mov	r1, r4
 8002ee0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002ee2:	f7ff ffd0 	bl	8002e86 <_ZZN9__gnu_cxx6__stoaIlicJiEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_EN10_Range_chk6_S_chkElSt17integral_constantIbLb1EE>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d001      	beq.n	8002ef0 <_ZN9__gnu_cxx6__stoaIlicJiEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_+0x52>
 8002eec:	2301      	movs	r3, #1
 8002eee:	e000      	b.n	8002ef2 <_ZN9__gnu_cxx6__stoaIlicJiEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_+0x54>
 8002ef0:	2300      	movs	r3, #0
      else if (errno == ERANGE
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d002      	beq.n	8002efc <_ZN9__gnu_cxx6__stoaIlicJiEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_+0x5e>
	std::__throw_out_of_range(__name);
 8002ef6:	68b8      	ldr	r0, [r7, #8]
 8002ef8:	f004 f927 	bl	800714a <_ZSt20__throw_out_of_rangePKc>
      else
	__ret = __tmp;
 8002efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002efe:	623b      	str	r3, [r7, #32]

      if (__idx)
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d005      	beq.n	8002f12 <_ZN9__gnu_cxx6__stoaIlicJiEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_+0x74>
	*__idx = __endptr - __str;
 8002f06:	69ba      	ldr	r2, [r7, #24]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	1ad3      	subs	r3, r2, r3
 8002f0c:	461a      	mov	r2, r3
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	601a      	str	r2, [r3, #0]

      return __ret;
 8002f12:	6a3c      	ldr	r4, [r7, #32]
    }
 8002f14:	f107 0314 	add.w	r3, r7, #20
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7ff ff9a 	bl	8002e52 <_ZZN9__gnu_cxx6__stoaIlicJiEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_EN11_Save_errnoD1Ev>
      return __ret;
 8002f1e:	4623      	mov	r3, r4
    }
 8002f20:	4618      	mov	r0, r3
 8002f22:	372c      	adds	r7, #44	; 0x2c
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd90      	pop	{r4, r7, pc}

08002f28 <_ZZN9__gnu_cxx6__stoaIffcJEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_EN11_Save_errnoC1Ev>:
	_Save_errno() : _M_errno(errno) { errno = 0; }
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	f006 fdfe 	bl	8009b30 <__errno>
 8002f34:	4603      	mov	r3, r0
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	601a      	str	r2, [r3, #0]
 8002f3c:	f006 fdf8 	bl	8009b30 <__errno>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2200      	movs	r2, #0
 8002f44:	601a      	str	r2, [r3, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4618      	mov	r0, r3
 8002f4a:	3708      	adds	r7, #8
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}

08002f50 <_ZZN9__gnu_cxx6__stoaIffcJEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_EN11_Save_errnoD1Ev>:
	~_Save_errno() { if (errno == 0) errno = _M_errno; }
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
 8002f58:	f006 fdea 	bl	8009b30 <__errno>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	bf0c      	ite	eq
 8002f64:	2301      	moveq	r3, #1
 8002f66:	2300      	movne	r3, #0
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d005      	beq.n	8002f7a <_ZZN9__gnu_cxx6__stoaIffcJEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_EN11_Save_errnoD1Ev+0x2a>
 8002f6e:	f006 fddf 	bl	8009b30 <__errno>
 8002f72:	4602      	mov	r2, r0
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	6013      	str	r3, [r2, #0]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3708      	adds	r7, #8
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}

08002f84 <_ZZN9__gnu_cxx6__stoaIffcJEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_EN10_Range_chk6_S_chkEfSt17integral_constantIbLb0EE>:
	  _S_chk(_TRet, std::false_type) { return false; }
 8002f84:	b480      	push	{r7}
 8002f86:	b083      	sub	sp, #12
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	ed87 0a01 	vstr	s0, [r7, #4]
 8002f8e:	7038      	strb	r0, [r7, #0]
 8002f90:	2300      	movs	r3, #0
 8002f92:	4618      	mov	r0, r3
 8002f94:	370c      	adds	r7, #12
 8002f96:	46bd      	mov	sp, r7
 8002f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9c:	4770      	bx	lr

08002f9e <_ZN9__gnu_cxx6__stoaIffcJEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_>:
    __stoa(_TRet (*__convf) (const _CharT*, _CharT**, _Base...),
 8002f9e:	b590      	push	{r4, r7, lr}
 8002fa0:	b08b      	sub	sp, #44	; 0x2c
 8002fa2:	af00      	add	r7, sp, #0
 8002fa4:	60f8      	str	r0, [r7, #12]
 8002fa6:	60b9      	str	r1, [r7, #8]
 8002fa8:	607a      	str	r2, [r7, #4]
 8002faa:	603b      	str	r3, [r7, #0]
      } const __save_errno;
 8002fac:	f107 0314 	add.w	r3, r7, #20
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f7ff ffb9 	bl	8002f28 <_ZZN9__gnu_cxx6__stoaIffcJEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_EN11_Save_errnoC1Ev>
      const _TRet __tmp = __convf(__str, &__endptr, __base...);
 8002fb6:	f107 0218 	add.w	r2, r7, #24
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	4611      	mov	r1, r2
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	4798      	blx	r3
 8002fc2:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
      if (__endptr == __str)
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	687a      	ldr	r2, [r7, #4]
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	d102      	bne.n	8002fd4 <_ZN9__gnu_cxx6__stoaIffcJEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_+0x36>
	std::__throw_invalid_argument(__name);
 8002fce:	68b8      	ldr	r0, [r7, #8]
 8002fd0:	f004 f8b5 	bl	800713e <_ZSt24__throw_invalid_argumentPKc>
      else if (errno == ERANGE
 8002fd4:	f006 fdac 	bl	8009b30 <__errno>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	681b      	ldr	r3, [r3, #0]
	  || _Range_chk::_S_chk(__tmp, std::is_same<_Ret, int>{}))
 8002fdc:	2b22      	cmp	r3, #34	; 0x22
 8002fde:	d007      	beq.n	8002ff0 <_ZN9__gnu_cxx6__stoaIffcJEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_+0x52>
 8002fe0:	4620      	mov	r0, r4
 8002fe2:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8002fe6:	f7ff ffcd 	bl	8002f84 <_ZZN9__gnu_cxx6__stoaIffcJEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_EN10_Range_chk6_S_chkEfSt17integral_constantIbLb0EE>
 8002fea:	4603      	mov	r3, r0
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d001      	beq.n	8002ff4 <_ZN9__gnu_cxx6__stoaIffcJEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_+0x56>
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e000      	b.n	8002ff6 <_ZN9__gnu_cxx6__stoaIffcJEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_+0x58>
 8002ff4:	2300      	movs	r3, #0
      else if (errno == ERANGE
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d002      	beq.n	8003000 <_ZN9__gnu_cxx6__stoaIffcJEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_+0x62>
	std::__throw_out_of_range(__name);
 8002ffa:	68b8      	ldr	r0, [r7, #8]
 8002ffc:	f004 f8a5 	bl	800714a <_ZSt20__throw_out_of_rangePKc>
	__ret = __tmp;
 8003000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003002:	623b      	str	r3, [r7, #32]
      if (__idx)
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d005      	beq.n	8003016 <_ZN9__gnu_cxx6__stoaIffcJEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_+0x78>
	*__idx = __endptr - __str;
 800300a:	69ba      	ldr	r2, [r7, #24]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	461a      	mov	r2, r3
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	601a      	str	r2, [r3, #0]
      return __ret;
 8003016:	6a3c      	ldr	r4, [r7, #32]
    }
 8003018:	f107 0314 	add.w	r3, r7, #20
 800301c:	4618      	mov	r0, r3
 800301e:	f7ff ff97 	bl	8002f50 <_ZZN9__gnu_cxx6__stoaIffcJEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PjS9_EN11_Save_errnoD1Ev>
      return __ret;
 8003022:	ee07 4a90 	vmov	s15, r4
    }
 8003026:	eeb0 0a67 	vmov.f32	s0, s15
 800302a:	372c      	adds	r7, #44	; 0x2c
 800302c:	46bd      	mov	sp, r7
 800302e:	bd90      	pop	{r4, r7, pc}

08003030 <_ZNSt8__detail14__to_chars_lenIjEEjT_i>:
namespace __detail
{
  // Generic implementation for arbitrary bases.
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR unsigned
    __to_chars_len(_Tp __value, int __base = 10) noexcept
 8003030:	b480      	push	{r7}
 8003032:	b087      	sub	sp, #28
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
 8003038:	6039      	str	r1, [r7, #0]
    {
      static_assert(is_integral<_Tp>::value, "implementation bug");
      static_assert(is_unsigned<_Tp>::value, "implementation bug");

      unsigned __n = 1;
 800303a:	2301      	movs	r3, #1
 800303c:	617b      	str	r3, [r7, #20]
      const unsigned __b2 = __base  * __base;
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	fb03 f303 	mul.w	r3, r3, r3
 8003044:	613b      	str	r3, [r7, #16]
      const unsigned __b3 = __b2 * __base;
 8003046:	683a      	ldr	r2, [r7, #0]
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	fb02 f303 	mul.w	r3, r2, r3
 800304e:	60fb      	str	r3, [r7, #12]
      const unsigned long __b4 = __b3 * __base;
 8003050:	683a      	ldr	r2, [r7, #0]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	fb02 f303 	mul.w	r3, r2, r3
 8003058:	60bb      	str	r3, [r7, #8]
      for (;;)
	{
	  if (__value < (unsigned)__base) return __n;
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	687a      	ldr	r2, [r7, #4]
 800305e:	429a      	cmp	r2, r3
 8003060:	d201      	bcs.n	8003066 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x36>
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	e01d      	b.n	80030a2 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  if (__value < __b2) return __n + 1;
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	429a      	cmp	r2, r3
 800306c:	d202      	bcs.n	8003074 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x44>
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	3301      	adds	r3, #1
 8003072:	e016      	b.n	80030a2 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  if (__value < __b3) return __n + 2;
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	429a      	cmp	r2, r3
 800307a:	d202      	bcs.n	8003082 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x52>
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	3302      	adds	r3, #2
 8003080:	e00f      	b.n	80030a2 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  if (__value < __b4) return __n + 3;
 8003082:	687a      	ldr	r2, [r7, #4]
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	429a      	cmp	r2, r3
 8003088:	d202      	bcs.n	8003090 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x60>
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	3303      	adds	r3, #3
 800308e:	e008      	b.n	80030a2 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  __value /= __b4;
 8003090:	687a      	ldr	r2, [r7, #4]
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	fbb2 f3f3 	udiv	r3, r2, r3
 8003098:	607b      	str	r3, [r7, #4]
	  __n += 4;
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	3304      	adds	r3, #4
 800309e:	617b      	str	r3, [r7, #20]
	  if (__value < (unsigned)__base) return __n;
 80030a0:	e7db      	b.n	800305a <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x2a>
	}
    }
 80030a2:	4618      	mov	r0, r3
 80030a4:	371c      	adds	r7, #28
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr
	...

080030b0 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_>:
  // Write an unsigned integer value to the range [first,first+len).
  // The caller is required to provide a buffer of exactly the right size
  // (which can be determined by the __to_chars_len function).
  template<typename _Tp>
    void
    __to_chars_10_impl(char* __first, unsigned __len, _Tp __val) noexcept
 80030b0:	b480      	push	{r7}
 80030b2:	b089      	sub	sp, #36	; 0x24
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	60b9      	str	r1, [r7, #8]
 80030ba:	607a      	str	r2, [r7, #4]
	"0001020304050607080910111213141516171819"
	"2021222324252627282930313233343536373839"
	"4041424344454647484950515253545556575859"
	"6061626364656667686970717273747576777879"
	"8081828384858687888990919293949596979899";
      unsigned __pos = __len - 1;
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	3b01      	subs	r3, #1
 80030c0:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 80030c2:	e024      	b.n	800310e <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x5e>
	{
	  auto const __num = (__val % 100) * 2;
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	4b23      	ldr	r3, [pc, #140]	; (8003154 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa4>)
 80030c8:	fba3 1302 	umull	r1, r3, r3, r2
 80030cc:	095b      	lsrs	r3, r3, #5
 80030ce:	2164      	movs	r1, #100	; 0x64
 80030d0:	fb01 f303 	mul.w	r3, r1, r3
 80030d4:	1ad3      	subs	r3, r2, r3
 80030d6:	005b      	lsls	r3, r3, #1
 80030d8:	617b      	str	r3, [r7, #20]
	  __val /= 100;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	4a1d      	ldr	r2, [pc, #116]	; (8003154 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa4>)
 80030de:	fba2 2303 	umull	r2, r3, r2, r3
 80030e2:	095b      	lsrs	r3, r3, #5
 80030e4:	607b      	str	r3, [r7, #4]
	  __first[__pos] = __digits[__num + 1];
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	1c5a      	adds	r2, r3, #1
 80030ea:	68f9      	ldr	r1, [r7, #12]
 80030ec:	69fb      	ldr	r3, [r7, #28]
 80030ee:	440b      	add	r3, r1
 80030f0:	4919      	ldr	r1, [pc, #100]	; (8003158 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 80030f2:	5c8a      	ldrb	r2, [r1, r2]
 80030f4:	701a      	strb	r2, [r3, #0]
	  __first[__pos - 1] = __digits[__num];
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	3b01      	subs	r3, #1
 80030fa:	68fa      	ldr	r2, [r7, #12]
 80030fc:	4413      	add	r3, r2
 80030fe:	4916      	ldr	r1, [pc, #88]	; (8003158 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 8003100:	697a      	ldr	r2, [r7, #20]
 8003102:	440a      	add	r2, r1
 8003104:	7812      	ldrb	r2, [r2, #0]
 8003106:	701a      	strb	r2, [r3, #0]
	  __pos -= 2;
 8003108:	69fb      	ldr	r3, [r7, #28]
 800310a:	3b02      	subs	r3, #2
 800310c:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2b63      	cmp	r3, #99	; 0x63
 8003112:	d8d7      	bhi.n	80030c4 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x14>
	}
      if (__val >= 10)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2b09      	cmp	r3, #9
 8003118:	d910      	bls.n	800313c <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x8c>
	{
	  auto const __num = __val * 2;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	005b      	lsls	r3, r3, #1
 800311e:	61bb      	str	r3, [r7, #24]
	  __first[1] = __digits[__num + 1];
 8003120:	69bb      	ldr	r3, [r7, #24]
 8003122:	1c5a      	adds	r2, r3, #1
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	3301      	adds	r3, #1
 8003128:	490b      	ldr	r1, [pc, #44]	; (8003158 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 800312a:	5c8a      	ldrb	r2, [r1, r2]
 800312c:	701a      	strb	r2, [r3, #0]
	  __first[0] = __digits[__num];
 800312e:	4a0a      	ldr	r2, [pc, #40]	; (8003158 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 8003130:	69bb      	ldr	r3, [r7, #24]
 8003132:	4413      	add	r3, r2
 8003134:	781a      	ldrb	r2, [r3, #0]
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	701a      	strb	r2, [r3, #0]
	}
      else
	__first[0] = '0' + __val;
    }
 800313a:	e005      	b.n	8003148 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x98>
	__first[0] = '0' + __val;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	b2db      	uxtb	r3, r3
 8003140:	3330      	adds	r3, #48	; 0x30
 8003142:	b2da      	uxtb	r2, r3
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	701a      	strb	r2, [r3, #0]
    }
 8003148:	bf00      	nop
 800314a:	3724      	adds	r7, #36	; 0x24
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr
 8003154:	51eb851f 	.word	0x51eb851f
 8003158:	0800c4b8 	.word	0x0800c4b8

0800315c <_ZN14CircularBufferILj4096EE4sizeEv>:
  std::size_t size() {
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
    if (tail >= head) return tail - head;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800316a:	685a      	ldr	r2, [r3, #4]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	429a      	cmp	r2, r3
 8003176:	d309      	bcc.n	800318c <_ZN14CircularBufferILj4096EE4sizeEv+0x30>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800317e:	685a      	ldr	r2, [r3, #4]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	e00a      	b.n	80031a2 <_ZN14CircularBufferILj4096EE4sizeEv+0x46>
    return maxSize - head - tail;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	4413      	add	r3, r2
 800319e:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
  }
 80031a2:	4618      	mov	r0, r3
 80031a4:	370c      	adds	r7, #12
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr

080031ae <_ZN14CircularBufferILj4096EE8capacityEv>:
  uint32_t capacity(void) {
 80031ae:	b480      	push	{r7}
 80031b0:	b083      	sub	sp, #12
 80031b2:	af00      	add	r7, sp, #0
 80031b4:	6078      	str	r0, [r7, #4]
      return maxSize;
 80031b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    }
 80031ba:	4618      	mov	r0, r3
 80031bc:	370c      	adds	r7, #12
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr

080031c6 <_ZN9__gnu_cxxneIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbRKNS_17__normal_iteratorIT_T0_EESD_>:
    { return __lhs.base() != __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX20_CONSTEXPR
    inline bool
    operator!=(const __normal_iterator<_Iterator, _Container>& __lhs,
 80031c6:	b590      	push	{r4, r7, lr}
 80031c8:	b083      	sub	sp, #12
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	6078      	str	r0, [r7, #4]
 80031ce:	6039      	str	r1, [r7, #0]
	       const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() != __rhs.base(); }
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f000 fa51 	bl	8003678 <_ZNK9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE4baseEv>
 80031d6:	4603      	mov	r3, r0
 80031d8:	681c      	ldr	r4, [r3, #0]
 80031da:	6838      	ldr	r0, [r7, #0]
 80031dc:	f000 fa4c 	bl	8003678 <_ZNK9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE4baseEv>
 80031e0:	4603      	mov	r3, r0
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	429c      	cmp	r4, r3
 80031e6:	bf14      	ite	ne
 80031e8:	2301      	movne	r3, #1
 80031ea:	2300      	moveq	r3, #0
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	4618      	mov	r0, r3
 80031f0:	370c      	adds	r7, #12
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd90      	pop	{r4, r7, pc}

080031f6 <_ZN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 80031f6:	b480      	push	{r7}
 80031f8:	b083      	sub	sp, #12
 80031fa:	af00      	add	r7, sp, #0
 80031fc:	6078      	str	r0, [r7, #4]
	++_M_current;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	1c5a      	adds	r2, r3, #1
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	601a      	str	r2, [r3, #0]
	return *this;
 8003208:	687b      	ldr	r3, [r7, #4]
      }
 800320a:	4618      	mov	r0, r3
 800320c:	370c      	adds	r7, #12
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr

08003216 <_ZNK9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 8003216:	b480      	push	{r7}
 8003218:	b083      	sub	sp, #12
 800321a:	af00      	add	r7, sp, #0
 800321c:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4618      	mov	r0, r3
 8003224:	370c      	adds	r7, #12
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr

0800322e <_ZN14CircularBufferILj4096EE4pushEh>:
  void push(uint8_t item) {
 800322e:	b480      	push	{r7}
 8003230:	b085      	sub	sp, #20
 8003232:	af00      	add	r7, sp, #0
 8003234:	6078      	str	r0, [r7, #4]
 8003236:	460b      	mov	r3, r1
 8003238:	70fb      	strb	r3, [r7, #3]
    if (tail == (head - 1) % maxSize) return;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003240:	685a      	ldr	r2, [r3, #4]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	3b01      	subs	r3, #1
 800324c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003250:	429a      	cmp	r2, r3
 8003252:	d019      	beq.n	8003288 <_ZN14CircularBufferILj4096EE4pushEh+0x5a>
    buffer[tail] = item;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	687a      	ldr	r2, [r7, #4]
 800325e:	78f9      	ldrb	r1, [r7, #3]
 8003260:	54d1      	strb	r1, [r2, r3]
    volatile std::size_t temp = (tail + 1) % maxSize;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	3301      	adds	r3, #1
 800326c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003270:	60fb      	str	r3, [r7, #12]
    tail = temp;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	687a      	ldr	r2, [r7, #4]
 8003276:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800327a:	6053      	str	r3, [r2, #4]
    writeFlag = Char;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003282:	2201      	movs	r2, #1
 8003284:	721a      	strb	r2, [r3, #8]
 8003286:	e000      	b.n	800328a <_ZN14CircularBufferILj4096EE4pushEh+0x5c>
    if (tail == (head - 1) % maxSize) return;
 8003288:	bf00      	nop
  }
 800328a:	3714      	adds	r7, #20
 800328c:	46bd      	mov	sp, r7
 800328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003292:	4770      	bx	lr

08003294 <_ZN14CircularBufferILj4096EE3popEv>:
  uint8_t pop() {
 8003294:	b580      	push	{r7, lr}
 8003296:	b084      	sub	sp, #16
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
	if (empty()) return 0;
 800329c:	6878      	ldr	r0, [r7, #4]
 800329e:	f000 f825 	bl	80032ec <_ZN14CircularBufferILj4096EE5emptyEv>
 80032a2:	4603      	mov	r3, r0
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d001      	beq.n	80032ac <_ZN14CircularBufferILj4096EE3popEv+0x18>
 80032a8:	2300      	movs	r3, #0
 80032aa:	e01b      	b.n	80032e4 <_ZN14CircularBufferILj4096EE3popEv+0x50>
    uint8_t item = buffer[head];
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	687a      	ldr	r2, [r7, #4]
 80032b6:	5cd3      	ldrb	r3, [r2, r3]
 80032b8:	73fb      	strb	r3, [r7, #15]
    buffer[head] = 0;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	2100      	movs	r1, #0
 80032c6:	54d1      	strb	r1, [r2, r3]
    volatile std::size_t temp = (head + 1) % maxSize;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	3301      	adds	r3, #1
 80032d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032d6:	60bb      	str	r3, [r7, #8]
    head = temp;
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	687a      	ldr	r2, [r7, #4]
 80032dc:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80032e0:	6013      	str	r3, [r2, #0]
    return item;
 80032e2:	7bfb      	ldrb	r3, [r7, #15]
  }
 80032e4:	4618      	mov	r0, r3
 80032e6:	3710      	adds	r7, #16
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}

080032ec <_ZN14CircularBufferILj4096EE5emptyEv>:
  bool empty() {
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
    return head == tail;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	429a      	cmp	r2, r3
 8003306:	bf0c      	ite	eq
 8003308:	2301      	moveq	r3, #1
 800330a:	2300      	movne	r3, #0
 800330c:	b2db      	uxtb	r3, r3
  }
 800330e:	4618      	mov	r0, r3
 8003310:	370c      	adds	r7, #12
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr

0800331a <_ZN9__gnu_cxxneIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbRKNS_17__normal_iteratorIT_T0_EESE_>:
    operator!=(const __normal_iterator<_Iterator, _Container>& __lhs,
 800331a:	b590      	push	{r4, r7, lr}
 800331c:	b083      	sub	sp, #12
 800331e:	af00      	add	r7, sp, #0
 8003320:	6078      	str	r0, [r7, #4]
 8003322:	6039      	str	r1, [r7, #0]
    { return __lhs.base() != __rhs.base(); }
 8003324:	6878      	ldr	r0, [r7, #4]
 8003326:	f000 f9b2 	bl	800368e <_ZNK9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE4baseEv>
 800332a:	4603      	mov	r3, r0
 800332c:	681c      	ldr	r4, [r3, #0]
 800332e:	6838      	ldr	r0, [r7, #0]
 8003330:	f000 f9ad 	bl	800368e <_ZNK9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE4baseEv>
 8003334:	4603      	mov	r3, r0
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	429c      	cmp	r4, r3
 800333a:	bf14      	ite	ne
 800333c:	2301      	movne	r3, #1
 800333e:	2300      	moveq	r3, #0
 8003340:	b2db      	uxtb	r3, r3
 8003342:	4618      	mov	r0, r3
 8003344:	370c      	adds	r7, #12
 8003346:	46bd      	mov	sp, r7
 8003348:	bd90      	pop	{r4, r7, pc}

0800334a <_ZN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 800334a:	b480      	push	{r7}
 800334c:	b083      	sub	sp, #12
 800334e:	af00      	add	r7, sp, #0
 8003350:	6078      	str	r0, [r7, #4]
	++_M_current;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	1c5a      	adds	r2, r3, #1
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	601a      	str	r2, [r3, #0]
	return *this;
 800335c:	687b      	ldr	r3, [r7, #4]
      }
 800335e:	4618      	mov	r0, r3
 8003360:	370c      	adds	r7, #12
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr

0800336a <_ZNK9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 800336a:	b480      	push	{r7}
 800336c:	b083      	sub	sp, #12
 800336e:	af00      	add	r7, sp, #0
 8003370:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4618      	mov	r0, r3
 8003378:	370c      	adds	r7, #12
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr

08003382 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_>:
    }
#endif  // !_GLIBCXX_USE_CXX11_ABI
   
  template<typename _CharT, typename _Traits, typename _Alloc>
    basic_string<_CharT, _Traits, _Alloc>
    operator+(const _CharT* __lhs,
 8003382:	b580      	push	{r7, lr}
 8003384:	b088      	sub	sp, #32
 8003386:	af00      	add	r7, sp, #0
 8003388:	60f8      	str	r0, [r7, #12]
 800338a:	60b9      	str	r1, [r7, #8]
 800338c:	607a      	str	r2, [r7, #4]
      typedef basic_string<_CharT, _Traits, _Alloc> __string_type;
      typedef typename __string_type::size_type	  __size_type;
      typedef typename __gnu_cxx::__alloc_traits<_Alloc>::template
	rebind<_CharT>::other _Char_alloc_type;
      typedef __gnu_cxx::__alloc_traits<_Char_alloc_type> _Alloc_traits;
      const __size_type __len = _Traits::length(__lhs);
 800338e:	68b8      	ldr	r0, [r7, #8]
 8003390:	f7fd fe4e 	bl	8001030 <_ZNSt11char_traitsIcE6lengthEPKc>
 8003394:	61f8      	str	r0, [r7, #28]
      __string_type __str(_Alloc_traits::_S_select_on_copy(
 8003396:	f107 0318 	add.w	r3, r7, #24
 800339a:	6879      	ldr	r1, [r7, #4]
 800339c:	4618      	mov	r0, r3
 800339e:	f004 facd 	bl	800793c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13get_allocatorEv>
 80033a2:	f107 0314 	add.w	r3, r7, #20
 80033a6:	f107 0218 	add.w	r2, r7, #24
 80033aa:	4611      	mov	r1, r2
 80033ac:	4618      	mov	r0, r3
 80033ae:	f000 f979 	bl	80036a4 <_ZN9__gnu_cxx14__alloc_traitsISaIcEcE17_S_select_on_copyERKS1_>
 80033b2:	f107 0314 	add.w	r3, r7, #20
 80033b6:	4619      	mov	r1, r3
 80033b8:	68f8      	ldr	r0, [r7, #12]
 80033ba:	f004 f87e 	bl	80074ba <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS3_>
 80033be:	f107 0314 	add.w	r3, r7, #20
 80033c2:	4618      	mov	r0, r3
 80033c4:	f003 feb4 	bl	8007130 <_ZNSaIcED1Ev>
 80033c8:	f107 0318 	add.w	r3, r7, #24
 80033cc:	4618      	mov	r0, r3
 80033ce:	f003 feaf 	bl	8007130 <_ZNSaIcED1Ev>
          __rhs.get_allocator()));
      __str.reserve(__len + __rhs.size());
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f004 f8d8 	bl	8007588 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 80033d8:	4602      	mov	r2, r0
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	4413      	add	r3, r2
 80033de:	4619      	mov	r1, r3
 80033e0:	68f8      	ldr	r0, [r7, #12]
 80033e2:	f004 f8dd 	bl	80075a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEj>
      __str.append(__lhs, __len);
 80033e6:	69fa      	ldr	r2, [r7, #28]
 80033e8:	68b9      	ldr	r1, [r7, #8]
 80033ea:	68f8      	ldr	r0, [r7, #12]
 80033ec:	f004 fa7e 	bl	80078ec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcj>
      __str.append(__rhs);
 80033f0:	6879      	ldr	r1, [r7, #4]
 80033f2:	68f8      	ldr	r0, [r7, #12]
 80033f4:	f004 fa74 	bl	80078e0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
      return __str;
 80033f8:	bf00      	nop
    }
 80033fa:	68f8      	ldr	r0, [r7, #12]
 80033fc:	3720      	adds	r7, #32
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}

08003402 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>:
    operator+(const _CharT* __lhs,
 8003402:	b580      	push	{r7, lr}
 8003404:	b084      	sub	sp, #16
 8003406:	af00      	add	r7, sp, #0
 8003408:	60f8      	str	r0, [r7, #12]
 800340a:	60b9      	str	r1, [r7, #8]
 800340c:	607a      	str	r2, [r7, #4]
    { return std::move(__rhs.insert(0, __lhs)); }
 800340e:	68ba      	ldr	r2, [r7, #8]
 8003410:	2100      	movs	r1, #0
 8003412:	6878      	ldr	r0, [r7, #4]
 8003414:	f004 fa2a 	bl	800786c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEjPKc>
 8003418:	4603      	mov	r3, r0
 800341a:	4618      	mov	r0, r3
 800341c:	f000 f950 	bl	80036c0 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 8003420:	4603      	mov	r3, r0
 8003422:	4619      	mov	r1, r3
 8003424:	68f8      	ldr	r0, [r7, #12]
 8003426:	f004 f858 	bl	80074da <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 800342a:	68f8      	ldr	r0, [r7, #12]
 800342c:	3710      	adds	r7, #16
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}

08003432 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>:
    operator+(basic_string<_CharT, _Traits, _Alloc>&& __lhs,
 8003432:	b580      	push	{r7, lr}
 8003434:	b084      	sub	sp, #16
 8003436:	af00      	add	r7, sp, #0
 8003438:	60f8      	str	r0, [r7, #12]
 800343a:	60b9      	str	r1, [r7, #8]
 800343c:	607a      	str	r2, [r7, #4]
    { return std::move(__lhs.append(__rhs)); }
 800343e:	6879      	ldr	r1, [r7, #4]
 8003440:	68b8      	ldr	r0, [r7, #8]
 8003442:	f004 fa63 	bl	800790c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
 8003446:	4603      	mov	r3, r0
 8003448:	4618      	mov	r0, r3
 800344a:	f000 f939 	bl	80036c0 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 800344e:	4603      	mov	r3, r0
 8003450:	4619      	mov	r1, r3
 8003452:	68f8      	ldr	r0, [r7, #12]
 8003454:	f004 f841 	bl	80074da <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 8003458:	68f8      	ldr	r0, [r7, #12]
 800345a:	3710      	adds	r7, #16
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}

08003460 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_RKS8_>:
    operator+(basic_string<_CharT, _Traits, _Alloc>&& __lhs,
 8003460:	b580      	push	{r7, lr}
 8003462:	b084      	sub	sp, #16
 8003464:	af00      	add	r7, sp, #0
 8003466:	60f8      	str	r0, [r7, #12]
 8003468:	60b9      	str	r1, [r7, #8]
 800346a:	607a      	str	r2, [r7, #4]
    { return std::move(__lhs.append(__rhs)); }
 800346c:	6879      	ldr	r1, [r7, #4]
 800346e:	68b8      	ldr	r0, [r7, #8]
 8003470:	f004 fa36 	bl	80078e0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
 8003474:	4603      	mov	r3, r0
 8003476:	4618      	mov	r0, r3
 8003478:	f000 f922 	bl	80036c0 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 800347c:	4603      	mov	r3, r0
 800347e:	4619      	mov	r1, r3
 8003480:	68f8      	ldr	r0, [r7, #12]
 8003482:	f004 f82a 	bl	80074da <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 8003486:	68f8      	ldr	r0, [r7, #12]
 8003488:	3710      	adds	r7, #16
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}

0800348e <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_>:
    operator+(basic_string<_CharT, _Traits, _Alloc>&& __lhs,
 800348e:	b590      	push	{r4, r7, lr}
 8003490:	b08b      	sub	sp, #44	; 0x2c
 8003492:	af00      	add	r7, sp, #0
 8003494:	60f8      	str	r0, [r7, #12]
 8003496:	60b9      	str	r1, [r7, #8]
 8003498:	607a      	str	r2, [r7, #4]
      bool __use_rhs = false;
 800349a:	2300      	movs	r3, #0
 800349c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      if _GLIBCXX17_CONSTEXPR (typename _Alloc_traits::is_always_equal{})
 80034a0:	f107 0314 	add.w	r3, r7, #20
 80034a4:	4618      	mov	r0, r3
 80034a6:	f7fd ffc1 	bl	800142c <_ZNKSt17integral_constantIbLb1EEcvbEv>
 80034aa:	4603      	mov	r3, r0
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d003      	beq.n	80034b8 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x2a>
	__use_rhs = true;
 80034b0:	2301      	movs	r3, #1
 80034b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80034b6:	e024      	b.n	8003502 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x74>
      else if (__lhs.get_allocator() == __rhs.get_allocator())
 80034b8:	f107 0318 	add.w	r3, r7, #24
 80034bc:	68b9      	ldr	r1, [r7, #8]
 80034be:	4618      	mov	r0, r3
 80034c0:	f004 fa3c 	bl	800793c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13get_allocatorEv>
 80034c4:	f107 031c 	add.w	r3, r7, #28
 80034c8:	6879      	ldr	r1, [r7, #4]
 80034ca:	4618      	mov	r0, r3
 80034cc:	f004 fa36 	bl	800793c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13get_allocatorEv>
 80034d0:	f107 021c 	add.w	r2, r7, #28
 80034d4:	f107 0318 	add.w	r3, r7, #24
 80034d8:	4611      	mov	r1, r2
 80034da:	4618      	mov	r0, r3
 80034dc:	f000 f8fb 	bl	80036d6 <_ZSteqRKSaIcES1_>
 80034e0:	4603      	mov	r3, r0
 80034e2:	461c      	mov	r4, r3
 80034e4:	f107 031c 	add.w	r3, r7, #28
 80034e8:	4618      	mov	r0, r3
 80034ea:	f003 fe21 	bl	8007130 <_ZNSaIcED1Ev>
 80034ee:	f107 0318 	add.w	r3, r7, #24
 80034f2:	4618      	mov	r0, r3
 80034f4:	f003 fe1c 	bl	8007130 <_ZNSaIcED1Ev>
 80034f8:	2c00      	cmp	r4, #0
 80034fa:	d002      	beq.n	8003502 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x74>
	__use_rhs = true;
 80034fc:	2301      	movs	r3, #1
 80034fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      if (__use_rhs)
 8003502:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003506:	2b00      	cmp	r3, #0
 8003508:	d02b      	beq.n	8003562 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0xd4>
	  const auto __size = __lhs.size() + __rhs.size();
 800350a:	68b8      	ldr	r0, [r7, #8]
 800350c:	f004 f83c 	bl	8007588 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8003510:	4604      	mov	r4, r0
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f004 f838 	bl	8007588 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8003518:	4603      	mov	r3, r0
 800351a:	4423      	add	r3, r4
 800351c:	623b      	str	r3, [r7, #32]
	  if (__size > __lhs.capacity() && __size <= __rhs.capacity())
 800351e:	68b8      	ldr	r0, [r7, #8]
 8003520:	f004 f836 	bl	8007590 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 8003524:	4602      	mov	r2, r0
 8003526:	6a3b      	ldr	r3, [r7, #32]
 8003528:	4293      	cmp	r3, r2
 800352a:	d908      	bls.n	800353e <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0xb0>
 800352c:	6878      	ldr	r0, [r7, #4]
 800352e:	f004 f82f 	bl	8007590 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 8003532:	4602      	mov	r2, r0
 8003534:	6a3b      	ldr	r3, [r7, #32]
 8003536:	4293      	cmp	r3, r2
 8003538:	d801      	bhi.n	800353e <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0xb0>
 800353a:	2301      	movs	r3, #1
 800353c:	e000      	b.n	8003540 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0xb2>
 800353e:	2300      	movs	r3, #0
 8003540:	2b00      	cmp	r3, #0
 8003542:	d00e      	beq.n	8003562 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0xd4>
	    return std::move(__rhs.insert(0, __lhs));
 8003544:	68ba      	ldr	r2, [r7, #8]
 8003546:	2100      	movs	r1, #0
 8003548:	6878      	ldr	r0, [r7, #4]
 800354a:	f004 f985 	bl	8007858 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEjRKS4_>
 800354e:	4603      	mov	r3, r0
 8003550:	4618      	mov	r0, r3
 8003552:	f000 f8b5 	bl	80036c0 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 8003556:	4603      	mov	r3, r0
 8003558:	4619      	mov	r1, r3
 800355a:	68f8      	ldr	r0, [r7, #12]
 800355c:	f003 ffbd 	bl	80074da <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 8003560:	e00c      	b.n	800357c <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0xee>
      return std::move(__lhs.append(__rhs));
 8003562:	6879      	ldr	r1, [r7, #4]
 8003564:	68b8      	ldr	r0, [r7, #8]
 8003566:	f004 f9bb 	bl	80078e0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
 800356a:	4603      	mov	r3, r0
 800356c:	4618      	mov	r0, r3
 800356e:	f000 f8a7 	bl	80036c0 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 8003572:	4603      	mov	r3, r0
 8003574:	4619      	mov	r1, r3
 8003576:	68f8      	ldr	r0, [r7, #12]
 8003578:	f003 ffaf 	bl	80074da <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
    }
 800357c:	68f8      	ldr	r0, [r7, #12]
 800357e:	372c      	adds	r7, #44	; 0x2c
 8003580:	46bd      	mov	sp, r7
 8003582:	bd90      	pop	{r4, r7, pc}

08003584 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EES5_RKS8_>:

  template<typename _CharT, typename _Traits, typename _Alloc>
    basic_string<_CharT, _Traits, _Alloc>
    operator+(_CharT __lhs, const basic_string<_CharT, _Traits, _Alloc>& __rhs)
 8003584:	b580      	push	{r7, lr}
 8003586:	b088      	sub	sp, #32
 8003588:	af00      	add	r7, sp, #0
 800358a:	60f8      	str	r0, [r7, #12]
 800358c:	460b      	mov	r3, r1
 800358e:	607a      	str	r2, [r7, #4]
 8003590:	72fb      	strb	r3, [r7, #11]
      typedef basic_string<_CharT, _Traits, _Alloc> __string_type;
      typedef typename __string_type::size_type	  __size_type;
      typedef typename __gnu_cxx::__alloc_traits<_Alloc>::template
	rebind<_CharT>::other _Char_alloc_type;
      typedef __gnu_cxx::__alloc_traits<_Char_alloc_type> _Alloc_traits;
      __string_type __str(_Alloc_traits::_S_select_on_copy(
 8003592:	f107 0318 	add.w	r3, r7, #24
 8003596:	6879      	ldr	r1, [r7, #4]
 8003598:	4618      	mov	r0, r3
 800359a:	f004 f9cf 	bl	800793c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13get_allocatorEv>
 800359e:	f107 0314 	add.w	r3, r7, #20
 80035a2:	f107 0218 	add.w	r2, r7, #24
 80035a6:	4611      	mov	r1, r2
 80035a8:	4618      	mov	r0, r3
 80035aa:	f000 f87b 	bl	80036a4 <_ZN9__gnu_cxx14__alloc_traitsISaIcEcE17_S_select_on_copyERKS1_>
 80035ae:	f107 0314 	add.w	r3, r7, #20
 80035b2:	4619      	mov	r1, r3
 80035b4:	68f8      	ldr	r0, [r7, #12]
 80035b6:	f003 ff80 	bl	80074ba <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS3_>
 80035ba:	f107 0314 	add.w	r3, r7, #20
 80035be:	4618      	mov	r0, r3
 80035c0:	f003 fdb6 	bl	8007130 <_ZNSaIcED1Ev>
 80035c4:	f107 0318 	add.w	r3, r7, #24
 80035c8:	4618      	mov	r0, r3
 80035ca:	f003 fdb1 	bl	8007130 <_ZNSaIcED1Ev>
          __rhs.get_allocator()));
      const __size_type __len = __rhs.size();
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f003 ffda 	bl	8007588 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 80035d4:	61f8      	str	r0, [r7, #28]
      __str.reserve(__len + 1);
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	3301      	adds	r3, #1
 80035da:	4619      	mov	r1, r3
 80035dc:	68f8      	ldr	r0, [r7, #12]
 80035de:	f003 ffdf 	bl	80075a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEj>
      __str.append(__size_type(1), __lhs);
 80035e2:	7afb      	ldrb	r3, [r7, #11]
 80035e4:	461a      	mov	r2, r3
 80035e6:	2101      	movs	r1, #1
 80035e8:	68f8      	ldr	r0, [r7, #12]
 80035ea:	f004 f881 	bl	80076f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEjc>
      __str.append(__rhs);
 80035ee:	6879      	ldr	r1, [r7, #4]
 80035f0:	68f8      	ldr	r0, [r7, #12]
 80035f2:	f004 f975 	bl	80078e0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
      return __str;
 80035f6:	bf00      	nop
    }
 80035f8:	68f8      	ldr	r0, [r7, #12]
 80035fa:	3720      	adds	r7, #32
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <_ZN14CircularBufferILj4096EE7writtenEv>:
  bool written() {
 8003600:	b480      	push	{r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
    return writeFlag;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800360e:	7a1b      	ldrb	r3, [r3, #8]
 8003610:	2b00      	cmp	r3, #0
 8003612:	bf14      	ite	ne
 8003614:	2301      	movne	r3, #1
 8003616:	2300      	moveq	r3, #0
 8003618:	b2db      	uxtb	r3, r3
  }
 800361a:	4618      	mov	r0, r3
 800361c:	370c      	adds	r7, #12
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr

08003626 <_ZN14CircularBufferILj4096EE4readB5cxx11Ev>:
  std::string read() {
 8003626:	b580      	push	{r7, lr}
 8003628:	b082      	sub	sp, #8
 800362a:	af00      	add	r7, sp, #0
 800362c:	6078      	str	r0, [r7, #4]
 800362e:	6039      	str	r1, [r7, #0]
	std::string a;
 8003630:	6878      	ldr	r0, [r7, #4]
 8003632:	f003 ff3b 	bl	80074ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
    switch (writeFlag) {
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800363c:	7a1b      	ldrb	r3, [r3, #8]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d00f      	beq.n	8003662 <_ZN14CircularBufferILj4096EE4readB5cxx11Ev+0x3c>
 8003642:	2b01      	cmp	r3, #1
 8003644:	d10e      	bne.n	8003664 <_ZN14CircularBufferILj4096EE4readB5cxx11Ev+0x3e>
        a.push_back(buffer[(tail - 1) % maxSize]);
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	3b01      	subs	r3, #1
 8003650:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003654:	683a      	ldr	r2, [r7, #0]
 8003656:	5cd3      	ldrb	r3, [r2, r3]
 8003658:	4619      	mov	r1, r3
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f003 ffca 	bl	80075f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
        break;
 8003660:	e000      	b.n	8003664 <_ZN14CircularBufferILj4096EE4readB5cxx11Ev+0x3e>
        break;
 8003662:	bf00      	nop
    writeFlag = None;
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800366a:	2200      	movs	r2, #0
 800366c:	721a      	strb	r2, [r3, #8]
    return a;
 800366e:	bf00      	nop
  }
 8003670:	6878      	ldr	r0, [r7, #4]
 8003672:	3708      	adds	r7, #8
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}

08003678 <_ZNK9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8003678:	b480      	push	{r7}
 800367a:	b083      	sub	sp, #12
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	4618      	mov	r0, r3
 8003684:	370c      	adds	r7, #12
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr

0800368e <_ZNK9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 800368e:	b480      	push	{r7}
 8003690:	b083      	sub	sp, #12
 8003692:	af00      	add	r7, sp, #0
 8003694:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	4618      	mov	r0, r3
 800369a:	370c      	adds	r7, #12
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <_ZN9__gnu_cxx14__alloc_traitsISaIcEcE17_S_select_on_copyERKS1_>:
      std::__enable_if_t<__is_custom_pointer<_Ptr>::value>
      destroy(_Alloc& __a, _Ptr __p)
      noexcept(noexcept(_Base_type::destroy(__a, std::__to_address(__p))))
      { _Base_type::destroy(__a, std::__to_address(__p)); }

    static constexpr _Alloc _S_select_on_copy(const _Alloc& __a)
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	6039      	str	r1, [r7, #0]
    { return _Base_type::select_on_container_copy_construction(__a); }
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6839      	ldr	r1, [r7, #0]
 80036b2:	4618      	mov	r0, r3
 80036b4:	f000 f81b 	bl	80036ee <_ZNSt16allocator_traitsISaIcEE37select_on_container_copy_constructionERKS0_>
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	3708      	adds	r7, #8
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}

080036c0 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 80036c0:	b480      	push	{r7}
 80036c2:	b083      	sub	sp, #12
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	4618      	mov	r0, r3
 80036cc:	370c      	adds	r7, #12
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr

080036d6 <_ZSteqRKSaIcES1_>:
	__allocator_base<_Tp>::deallocate(__p, __n);
      }
#endif // C++20

      friend _GLIBCXX20_CONSTEXPR bool
      operator==(const allocator&, const allocator&) _GLIBCXX_NOTHROW
 80036d6:	b480      	push	{r7}
 80036d8:	b083      	sub	sp, #12
 80036da:	af00      	add	r7, sp, #0
 80036dc:	6078      	str	r0, [r7, #4]
 80036de:	6039      	str	r1, [r7, #0]
      { return true; }
 80036e0:	2301      	movs	r3, #1
 80036e2:	4618      	mov	r0, r3
 80036e4:	370c      	adds	r7, #12
 80036e6:	46bd      	mov	sp, r7
 80036e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ec:	4770      	bx	lr

080036ee <_ZNSt16allocator_traitsISaIcEE37select_on_container_copy_constructionERKS0_>:
       *  @brief  Obtain an allocator to use when copying a container.
       *  @param  __rhs  An allocator.
       *  @return @c __rhs
      */
      static _GLIBCXX20_CONSTEXPR allocator_type
      select_on_container_copy_construction(const allocator_type& __rhs)
 80036ee:	b580      	push	{r7, lr}
 80036f0:	b082      	sub	sp, #8
 80036f2:	af00      	add	r7, sp, #0
 80036f4:	6078      	str	r0, [r7, #4]
 80036f6:	6039      	str	r1, [r7, #0]
      { return __rhs; }
 80036f8:	6839      	ldr	r1, [r7, #0]
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f003 fd17 	bl	800712e <_ZNSaIcEC1ERKS_>
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	3708      	adds	r7, #8
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}

08003708 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8003708:	b580      	push	{r7, lr}
 800370a:	b084      	sub	sp, #16
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
 8003710:	6039      	str	r1, [r7, #0]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2b01      	cmp	r3, #1
 8003716:	d125      	bne.n	8003764 <_Z41__static_initialization_and_destruction_0ii+0x5c>
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800371e:	4293      	cmp	r3, r2
 8003720:	d120      	bne.n	8003764 <_Z41__static_initialization_and_destruction_0ii+0x5c>
CircularBuffer<4096> rx;
 8003722:	4818      	ldr	r0, [pc, #96]	; (8003784 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 8003724:	f7fd fd2a 	bl	800117c <_ZN14CircularBufferILj4096EEC1Ev>
CircularBuffer<4096> tx;
 8003728:	4817      	ldr	r0, [pc, #92]	; (8003788 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 800372a:	f7fd fd27 	bl	800117c <_ZN14CircularBufferILj4096EEC1Ev>
float timemul=MULTIPL,realshotdelay=DELTIME*timemul;
 800372e:	4b17      	ldr	r3, [pc, #92]	; (800378c <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8003730:	edd3 7a00 	vldr	s15, [r3]
 8003734:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8003790 <_Z41__static_initialization_and_destruction_0ii+0x88>
 8003738:	ee67 7a87 	vmul.f32	s15, s15, s14
 800373c:	4b15      	ldr	r3, [pc, #84]	; (8003794 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 800373e:	edc3 7a00 	vstr	s15, [r3]
	std::string frameMainBuffer="";
 8003742:	f107 030c 	add.w	r3, r7, #12
 8003746:	4618      	mov	r0, r3
 8003748:	f003 fcf0 	bl	800712c <_ZNSaIcEC1Ev>
 800374c:	f107 030c 	add.w	r3, r7, #12
 8003750:	461a      	mov	r2, r3
 8003752:	4911      	ldr	r1, [pc, #68]	; (8003798 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8003754:	4811      	ldr	r0, [pc, #68]	; (800379c <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8003756:	f004 f9b5 	bl	8007ac4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800375a:	f107 030c 	add.w	r3, r7, #12
 800375e:	4618      	mov	r0, r3
 8003760:	f003 fce6 	bl	8007130 <_ZNSaIcED1Ev>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d107      	bne.n	800377a <_Z41__static_initialization_and_destruction_0ii+0x72>
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003770:	4293      	cmp	r3, r2
 8003772:	d102      	bne.n	800377a <_Z41__static_initialization_and_destruction_0ii+0x72>
 8003774:	4809      	ldr	r0, [pc, #36]	; (800379c <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8003776:	f003 feca 	bl	800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
}
 800377a:	bf00      	nop
 800377c:	3710      	adds	r7, #16
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}
 8003782:	bf00      	nop
 8003784:	200002fc 	.word	0x200002fc
 8003788:	2000130c 	.word	0x2000130c
 800378c:	20000010 	.word	0x20000010
 8003790:	42f20000 	.word	0x42f20000
 8003794:	20002318 	.word	0x20002318
 8003798:	0800c4b4 	.word	0x0800c4b4
 800379c:	20002b40 	.word	0x20002b40

080037a0 <_GLOBAL__sub_I_hadc1>:
 80037a0:	b580      	push	{r7, lr}
 80037a2:	af00      	add	r7, sp, #0
 80037a4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80037a8:	2001      	movs	r0, #1
 80037aa:	f7ff ffad 	bl	8003708 <_Z41__static_initialization_and_destruction_0ii>
 80037ae:	bd80      	pop	{r7, pc}

080037b0 <_GLOBAL__sub_D_hadc1>:
 80037b0:	b580      	push	{r7, lr}
 80037b2:	af00      	add	r7, sp, #0
 80037b4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80037b8:	2000      	movs	r0, #0
 80037ba:	f7ff ffa5 	bl	8003708 <_Z41__static_initialization_and_destruction_0ii>
 80037be:	bd80      	pop	{r7, pc}

080037c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b082      	sub	sp, #8
 80037c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037c6:	2300      	movs	r3, #0
 80037c8:	607b      	str	r3, [r7, #4]
 80037ca:	4b10      	ldr	r3, [pc, #64]	; (800380c <HAL_MspInit+0x4c>)
 80037cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037ce:	4a0f      	ldr	r2, [pc, #60]	; (800380c <HAL_MspInit+0x4c>)
 80037d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80037d4:	6453      	str	r3, [r2, #68]	; 0x44
 80037d6:	4b0d      	ldr	r3, [pc, #52]	; (800380c <HAL_MspInit+0x4c>)
 80037d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80037de:	607b      	str	r3, [r7, #4]
 80037e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80037e2:	2300      	movs	r3, #0
 80037e4:	603b      	str	r3, [r7, #0]
 80037e6:	4b09      	ldr	r3, [pc, #36]	; (800380c <HAL_MspInit+0x4c>)
 80037e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ea:	4a08      	ldr	r2, [pc, #32]	; (800380c <HAL_MspInit+0x4c>)
 80037ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037f0:	6413      	str	r3, [r2, #64]	; 0x40
 80037f2:	4b06      	ldr	r3, [pc, #24]	; (800380c <HAL_MspInit+0x4c>)
 80037f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037fa:	603b      	str	r3, [r7, #0]
 80037fc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80037fe:	2007      	movs	r0, #7
 8003800:	f001 f8ca 	bl	8004998 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003804:	bf00      	nop
 8003806:	3708      	adds	r7, #8
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}
 800380c:	40023800 	.word	0x40023800

08003810 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b08a      	sub	sp, #40	; 0x28
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003818:	f107 0314 	add.w	r3, r7, #20
 800381c:	2200      	movs	r2, #0
 800381e:	601a      	str	r2, [r3, #0]
 8003820:	605a      	str	r2, [r3, #4]
 8003822:	609a      	str	r2, [r3, #8]
 8003824:	60da      	str	r2, [r3, #12]
 8003826:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a33      	ldr	r2, [pc, #204]	; (80038fc <HAL_ADC_MspInit+0xec>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d15f      	bne.n	80038f2 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003832:	2300      	movs	r3, #0
 8003834:	613b      	str	r3, [r7, #16]
 8003836:	4b32      	ldr	r3, [pc, #200]	; (8003900 <HAL_ADC_MspInit+0xf0>)
 8003838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800383a:	4a31      	ldr	r2, [pc, #196]	; (8003900 <HAL_ADC_MspInit+0xf0>)
 800383c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003840:	6453      	str	r3, [r2, #68]	; 0x44
 8003842:	4b2f      	ldr	r3, [pc, #188]	; (8003900 <HAL_ADC_MspInit+0xf0>)
 8003844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003846:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800384a:	613b      	str	r3, [r7, #16]
 800384c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800384e:	2300      	movs	r3, #0
 8003850:	60fb      	str	r3, [r7, #12]
 8003852:	4b2b      	ldr	r3, [pc, #172]	; (8003900 <HAL_ADC_MspInit+0xf0>)
 8003854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003856:	4a2a      	ldr	r2, [pc, #168]	; (8003900 <HAL_ADC_MspInit+0xf0>)
 8003858:	f043 0301 	orr.w	r3, r3, #1
 800385c:	6313      	str	r3, [r2, #48]	; 0x30
 800385e:	4b28      	ldr	r3, [pc, #160]	; (8003900 <HAL_ADC_MspInit+0xf0>)
 8003860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003862:	f003 0301 	and.w	r3, r3, #1
 8003866:	60fb      	str	r3, [r7, #12]
 8003868:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800386a:	2303      	movs	r3, #3
 800386c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800386e:	2303      	movs	r3, #3
 8003870:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003872:	2300      	movs	r3, #0
 8003874:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003876:	f107 0314 	add.w	r3, r7, #20
 800387a:	4619      	mov	r1, r3
 800387c:	4821      	ldr	r0, [pc, #132]	; (8003904 <HAL_ADC_MspInit+0xf4>)
 800387e:	f001 fcdd 	bl	800523c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8003882:	4b21      	ldr	r3, [pc, #132]	; (8003908 <HAL_ADC_MspInit+0xf8>)
 8003884:	4a21      	ldr	r2, [pc, #132]	; (800390c <HAL_ADC_MspInit+0xfc>)
 8003886:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003888:	4b1f      	ldr	r3, [pc, #124]	; (8003908 <HAL_ADC_MspInit+0xf8>)
 800388a:	2200      	movs	r2, #0
 800388c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800388e:	4b1e      	ldr	r3, [pc, #120]	; (8003908 <HAL_ADC_MspInit+0xf8>)
 8003890:	2200      	movs	r2, #0
 8003892:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003894:	4b1c      	ldr	r3, [pc, #112]	; (8003908 <HAL_ADC_MspInit+0xf8>)
 8003896:	2200      	movs	r2, #0
 8003898:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800389a:	4b1b      	ldr	r3, [pc, #108]	; (8003908 <HAL_ADC_MspInit+0xf8>)
 800389c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80038a0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80038a2:	4b19      	ldr	r3, [pc, #100]	; (8003908 <HAL_ADC_MspInit+0xf8>)
 80038a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80038a8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80038aa:	4b17      	ldr	r3, [pc, #92]	; (8003908 <HAL_ADC_MspInit+0xf8>)
 80038ac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80038b0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80038b2:	4b15      	ldr	r3, [pc, #84]	; (8003908 <HAL_ADC_MspInit+0xf8>)
 80038b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80038b8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80038ba:	4b13      	ldr	r3, [pc, #76]	; (8003908 <HAL_ADC_MspInit+0xf8>)
 80038bc:	2200      	movs	r2, #0
 80038be:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80038c0:	4b11      	ldr	r3, [pc, #68]	; (8003908 <HAL_ADC_MspInit+0xf8>)
 80038c2:	2200      	movs	r2, #0
 80038c4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80038c6:	4810      	ldr	r0, [pc, #64]	; (8003908 <HAL_ADC_MspInit+0xf8>)
 80038c8:	f001 f8b6 	bl	8004a38 <HAL_DMA_Init>
 80038cc:	4603      	mov	r3, r0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d001      	beq.n	80038d6 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80038d2:	f7ff faa5 	bl	8002e20 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a0b      	ldr	r2, [pc, #44]	; (8003908 <HAL_ADC_MspInit+0xf8>)
 80038da:	639a      	str	r2, [r3, #56]	; 0x38
 80038dc:	4a0a      	ldr	r2, [pc, #40]	; (8003908 <HAL_ADC_MspInit+0xf8>)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80038e2:	2200      	movs	r2, #0
 80038e4:	2100      	movs	r1, #0
 80038e6:	2012      	movs	r0, #18
 80038e8:	f001 f861 	bl	80049ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80038ec:	2012      	movs	r0, #18
 80038ee:	f001 f87a 	bl	80049e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80038f2:	bf00      	nop
 80038f4:	3728      	adds	r7, #40	; 0x28
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	bf00      	nop
 80038fc:	40012000 	.word	0x40012000
 8003900:	40023800 	.word	0x40023800
 8003904:	40020000 	.word	0x40020000
 8003908:	20000254 	.word	0x20000254
 800390c:	40026410 	.word	0x40026410

08003910 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b08a      	sub	sp, #40	; 0x28
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003918:	f107 0314 	add.w	r3, r7, #20
 800391c:	2200      	movs	r2, #0
 800391e:	601a      	str	r2, [r3, #0]
 8003920:	605a      	str	r2, [r3, #4]
 8003922:	609a      	str	r2, [r3, #8]
 8003924:	60da      	str	r2, [r3, #12]
 8003926:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a1d      	ldr	r2, [pc, #116]	; (80039a4 <HAL_UART_MspInit+0x94>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d133      	bne.n	800399a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003932:	2300      	movs	r3, #0
 8003934:	613b      	str	r3, [r7, #16]
 8003936:	4b1c      	ldr	r3, [pc, #112]	; (80039a8 <HAL_UART_MspInit+0x98>)
 8003938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800393a:	4a1b      	ldr	r2, [pc, #108]	; (80039a8 <HAL_UART_MspInit+0x98>)
 800393c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003940:	6413      	str	r3, [r2, #64]	; 0x40
 8003942:	4b19      	ldr	r3, [pc, #100]	; (80039a8 <HAL_UART_MspInit+0x98>)
 8003944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003946:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800394a:	613b      	str	r3, [r7, #16]
 800394c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800394e:	2300      	movs	r3, #0
 8003950:	60fb      	str	r3, [r7, #12]
 8003952:	4b15      	ldr	r3, [pc, #84]	; (80039a8 <HAL_UART_MspInit+0x98>)
 8003954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003956:	4a14      	ldr	r2, [pc, #80]	; (80039a8 <HAL_UART_MspInit+0x98>)
 8003958:	f043 0301 	orr.w	r3, r3, #1
 800395c:	6313      	str	r3, [r2, #48]	; 0x30
 800395e:	4b12      	ldr	r3, [pc, #72]	; (80039a8 <HAL_UART_MspInit+0x98>)
 8003960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003962:	f003 0301 	and.w	r3, r3, #1
 8003966:	60fb      	str	r3, [r7, #12]
 8003968:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800396a:	230c      	movs	r3, #12
 800396c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800396e:	2302      	movs	r3, #2
 8003970:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003972:	2300      	movs	r3, #0
 8003974:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003976:	2303      	movs	r3, #3
 8003978:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800397a:	2307      	movs	r3, #7
 800397c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800397e:	f107 0314 	add.w	r3, r7, #20
 8003982:	4619      	mov	r1, r3
 8003984:	4809      	ldr	r0, [pc, #36]	; (80039ac <HAL_UART_MspInit+0x9c>)
 8003986:	f001 fc59 	bl	800523c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800398a:	2200      	movs	r2, #0
 800398c:	2100      	movs	r1, #0
 800398e:	2026      	movs	r0, #38	; 0x26
 8003990:	f001 f80d 	bl	80049ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003994:	2026      	movs	r0, #38	; 0x26
 8003996:	f001 f826 	bl	80049e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800399a:	bf00      	nop
 800399c:	3728      	adds	r7, #40	; 0x28
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	40004400 	.word	0x40004400
 80039a8:	40023800 	.word	0x40023800
 80039ac:	40020000 	.word	0x40020000

080039b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80039b0:	b480      	push	{r7}
 80039b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80039b4:	e7fe      	b.n	80039b4 <NMI_Handler+0x4>

080039b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80039b6:	b480      	push	{r7}
 80039b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80039ba:	e7fe      	b.n	80039ba <HardFault_Handler+0x4>

080039bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80039bc:	b480      	push	{r7}
 80039be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80039c0:	e7fe      	b.n	80039c0 <MemManage_Handler+0x4>

080039c2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80039c2:	b480      	push	{r7}
 80039c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80039c6:	e7fe      	b.n	80039c6 <BusFault_Handler+0x4>

080039c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80039c8:	b480      	push	{r7}
 80039ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80039cc:	e7fe      	b.n	80039cc <UsageFault_Handler+0x4>

080039ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80039ce:	b480      	push	{r7}
 80039d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80039d2:	bf00      	nop
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr

080039dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80039dc:	b480      	push	{r7}
 80039de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80039e0:	bf00      	nop
 80039e2:	46bd      	mov	sp, r7
 80039e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e8:	4770      	bx	lr

080039ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80039ea:	b480      	push	{r7}
 80039ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80039ee:	bf00      	nop
 80039f0:	46bd      	mov	sp, r7
 80039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f6:	4770      	bx	lr

080039f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	//przerwania co 1ms
	firingswitch();
 80039fc:	f7fe ff2a 	bl	8002854 <firingswitch>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a00:	f000 f984 	bl	8003d0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003a04:	bf00      	nop
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003a0c:	4802      	ldr	r0, [pc, #8]	; (8003a18 <ADC_IRQHandler+0x10>)
 8003a0e:	f000 f9e0 	bl	8003dd2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8003a12:	bf00      	nop
 8003a14:	bd80      	pop	{r7, pc}
 8003a16:	bf00      	nop
 8003a18:	2000020c 	.word	0x2000020c

08003a1c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(FB_Pin);
 8003a20:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003a24:	f001 fdd0 	bl	80055c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003a28:	bf00      	nop
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003a30:	4802      	ldr	r0, [pc, #8]	; (8003a3c <USART2_IRQHandler+0x10>)
 8003a32:	f002 fc8b 	bl	800634c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003a36:	bf00      	nop
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	200002b4 	.word	0x200002b4

08003a40 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8003a44:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003a48:	f001 fdbe 	bl	80055c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003a4c:	bf00      	nop
 8003a4e:	bd80      	pop	{r7, pc}

08003a50 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003a54:	4802      	ldr	r0, [pc, #8]	; (8003a60 <DMA2_Stream0_IRQHandler+0x10>)
 8003a56:	f001 f987 	bl	8004d68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003a5a:	bf00      	nop
 8003a5c:	bd80      	pop	{r7, pc}
 8003a5e:	bf00      	nop
 8003a60:	20000254 	.word	0x20000254

08003a64 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003a64:	b480      	push	{r7}
 8003a66:	af00      	add	r7, sp, #0
  return 1;
 8003a68:	2301      	movs	r3, #1
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr

08003a74 <_kill>:

int _kill(int pid, int sig)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b082      	sub	sp, #8
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
 8003a7c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003a7e:	f006 f857 	bl	8009b30 <__errno>
 8003a82:	4603      	mov	r3, r0
 8003a84:	2216      	movs	r2, #22
 8003a86:	601a      	str	r2, [r3, #0]
  return -1;
 8003a88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3708      	adds	r7, #8
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <_exit>:

void _exit (int status)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b082      	sub	sp, #8
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003a9c:	f04f 31ff 	mov.w	r1, #4294967295
 8003aa0:	6878      	ldr	r0, [r7, #4]
 8003aa2:	f7ff ffe7 	bl	8003a74 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003aa6:	e7fe      	b.n	8003aa6 <_exit+0x12>

08003aa8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b086      	sub	sp, #24
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	60f8      	str	r0, [r7, #12]
 8003ab0:	60b9      	str	r1, [r7, #8]
 8003ab2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	617b      	str	r3, [r7, #20]
 8003ab8:	e00a      	b.n	8003ad0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003aba:	f3af 8000 	nop.w
 8003abe:	4601      	mov	r1, r0
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	1c5a      	adds	r2, r3, #1
 8003ac4:	60ba      	str	r2, [r7, #8]
 8003ac6:	b2ca      	uxtb	r2, r1
 8003ac8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	3301      	adds	r3, #1
 8003ace:	617b      	str	r3, [r7, #20]
 8003ad0:	697a      	ldr	r2, [r7, #20]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	429a      	cmp	r2, r3
 8003ad6:	dbf0      	blt.n	8003aba <_read+0x12>
  }

  return len;
 8003ad8:	687b      	ldr	r3, [r7, #4]
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3718      	adds	r7, #24
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}

08003ae2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003ae2:	b580      	push	{r7, lr}
 8003ae4:	b086      	sub	sp, #24
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	60f8      	str	r0, [r7, #12]
 8003aea:	60b9      	str	r1, [r7, #8]
 8003aec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003aee:	2300      	movs	r3, #0
 8003af0:	617b      	str	r3, [r7, #20]
 8003af2:	e009      	b.n	8003b08 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	1c5a      	adds	r2, r3, #1
 8003af8:	60ba      	str	r2, [r7, #8]
 8003afa:	781b      	ldrb	r3, [r3, #0]
 8003afc:	4618      	mov	r0, r3
 8003afe:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	3301      	adds	r3, #1
 8003b06:	617b      	str	r3, [r7, #20]
 8003b08:	697a      	ldr	r2, [r7, #20]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	dbf1      	blt.n	8003af4 <_write+0x12>
  }
  return len;
 8003b10:	687b      	ldr	r3, [r7, #4]
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3718      	adds	r7, #24
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}

08003b1a <_close>:

int _close(int file)
{
 8003b1a:	b480      	push	{r7}
 8003b1c:	b083      	sub	sp, #12
 8003b1e:	af00      	add	r7, sp, #0
 8003b20:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003b22:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	370c      	adds	r7, #12
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr

08003b32 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003b32:	b480      	push	{r7}
 8003b34:	b083      	sub	sp, #12
 8003b36:	af00      	add	r7, sp, #0
 8003b38:	6078      	str	r0, [r7, #4]
 8003b3a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003b42:	605a      	str	r2, [r3, #4]
  return 0;
 8003b44:	2300      	movs	r3, #0
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	370c      	adds	r7, #12
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b50:	4770      	bx	lr

08003b52 <_isatty>:

int _isatty(int file)
{
 8003b52:	b480      	push	{r7}
 8003b54:	b083      	sub	sp, #12
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003b5a:	2301      	movs	r3, #1
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	370c      	adds	r7, #12
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr

08003b68 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b085      	sub	sp, #20
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	60f8      	str	r0, [r7, #12]
 8003b70:	60b9      	str	r1, [r7, #8]
 8003b72:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003b74:	2300      	movs	r3, #0
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3714      	adds	r7, #20
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr
	...

08003b84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b086      	sub	sp, #24
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b8c:	4a14      	ldr	r2, [pc, #80]	; (8003be0 <_sbrk+0x5c>)
 8003b8e:	4b15      	ldr	r3, [pc, #84]	; (8003be4 <_sbrk+0x60>)
 8003b90:	1ad3      	subs	r3, r2, r3
 8003b92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b98:	4b13      	ldr	r3, [pc, #76]	; (8003be8 <_sbrk+0x64>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d102      	bne.n	8003ba6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003ba0:	4b11      	ldr	r3, [pc, #68]	; (8003be8 <_sbrk+0x64>)
 8003ba2:	4a12      	ldr	r2, [pc, #72]	; (8003bec <_sbrk+0x68>)
 8003ba4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003ba6:	4b10      	ldr	r3, [pc, #64]	; (8003be8 <_sbrk+0x64>)
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	4413      	add	r3, r2
 8003bae:	693a      	ldr	r2, [r7, #16]
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d207      	bcs.n	8003bc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003bb4:	f005 ffbc 	bl	8009b30 <__errno>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	220c      	movs	r2, #12
 8003bbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003bbe:	f04f 33ff 	mov.w	r3, #4294967295
 8003bc2:	e009      	b.n	8003bd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003bc4:	4b08      	ldr	r3, [pc, #32]	; (8003be8 <_sbrk+0x64>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003bca:	4b07      	ldr	r3, [pc, #28]	; (8003be8 <_sbrk+0x64>)
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4413      	add	r3, r2
 8003bd2:	4a05      	ldr	r2, [pc, #20]	; (8003be8 <_sbrk+0x64>)
 8003bd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	3718      	adds	r7, #24
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}
 8003be0:	20020000 	.word	0x20020000
 8003be4:	00000400 	.word	0x00000400
 8003be8:	20002b5c 	.word	0x20002b5c
 8003bec:	20002cb8 	.word	0x20002cb8

08003bf0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003bf4:	4b06      	ldr	r3, [pc, #24]	; (8003c10 <SystemInit+0x20>)
 8003bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bfa:	4a05      	ldr	r2, [pc, #20]	; (8003c10 <SystemInit+0x20>)
 8003bfc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003c00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c04:	bf00      	nop
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr
 8003c0e:	bf00      	nop
 8003c10:	e000ed00 	.word	0xe000ed00

08003c14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003c14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003c4c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003c18:	480d      	ldr	r0, [pc, #52]	; (8003c50 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003c1a:	490e      	ldr	r1, [pc, #56]	; (8003c54 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003c1c:	4a0e      	ldr	r2, [pc, #56]	; (8003c58 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003c1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003c20:	e002      	b.n	8003c28 <LoopCopyDataInit>

08003c22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c26:	3304      	adds	r3, #4

08003c28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c2c:	d3f9      	bcc.n	8003c22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c2e:	4a0b      	ldr	r2, [pc, #44]	; (8003c5c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003c30:	4c0b      	ldr	r4, [pc, #44]	; (8003c60 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003c32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c34:	e001      	b.n	8003c3a <LoopFillZerobss>

08003c36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003c38:	3204      	adds	r2, #4

08003c3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003c3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c3c:	d3fb      	bcc.n	8003c36 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003c3e:	f7ff ffd7 	bl	8003bf0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003c42:	f005 ff7b 	bl	8009b3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003c46:	f7fe fe2d 	bl	80028a4 <main>
  bx  lr    
 8003c4a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003c4c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003c50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c54:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8003c58:	0800cb74 	.word	0x0800cb74
  ldr r2, =_sbss
 8003c5c:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8003c60:	20002cb4 	.word	0x20002cb4

08003c64 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c64:	e7fe      	b.n	8003c64 <CAN1_RX0_IRQHandler>
	...

08003c68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003c6c:	4b0e      	ldr	r3, [pc, #56]	; (8003ca8 <HAL_Init+0x40>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a0d      	ldr	r2, [pc, #52]	; (8003ca8 <HAL_Init+0x40>)
 8003c72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003c78:	4b0b      	ldr	r3, [pc, #44]	; (8003ca8 <HAL_Init+0x40>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a0a      	ldr	r2, [pc, #40]	; (8003ca8 <HAL_Init+0x40>)
 8003c7e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c84:	4b08      	ldr	r3, [pc, #32]	; (8003ca8 <HAL_Init+0x40>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a07      	ldr	r2, [pc, #28]	; (8003ca8 <HAL_Init+0x40>)
 8003c8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c90:	2003      	movs	r0, #3
 8003c92:	f000 fe81 	bl	8004998 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c96:	2000      	movs	r0, #0
 8003c98:	f000 f808 	bl	8003cac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003c9c:	f7ff fd90 	bl	80037c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ca0:	2300      	movs	r3, #0
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	bd80      	pop	{r7, pc}
 8003ca6:	bf00      	nop
 8003ca8:	40023c00 	.word	0x40023c00

08003cac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b082      	sub	sp, #8
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003cb4:	4b12      	ldr	r3, [pc, #72]	; (8003d00 <HAL_InitTick+0x54>)
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	4b12      	ldr	r3, [pc, #72]	; (8003d04 <HAL_InitTick+0x58>)
 8003cba:	781b      	ldrb	r3, [r3, #0]
 8003cbc:	4619      	mov	r1, r3
 8003cbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003cc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8003cc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f000 fea7 	bl	8004a1e <HAL_SYSTICK_Config>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d001      	beq.n	8003cda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e00e      	b.n	8003cf8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2b0f      	cmp	r3, #15
 8003cde:	d80a      	bhi.n	8003cf6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	6879      	ldr	r1, [r7, #4]
 8003ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ce8:	f000 fe61 	bl	80049ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003cec:	4a06      	ldr	r2, [pc, #24]	; (8003d08 <HAL_InitTick+0x5c>)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	e000      	b.n	8003cf8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3708      	adds	r7, #8
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}
 8003d00:	2000001c 	.word	0x2000001c
 8003d04:	20000024 	.word	0x20000024
 8003d08:	20000020 	.word	0x20000020

08003d0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003d10:	4b06      	ldr	r3, [pc, #24]	; (8003d2c <HAL_IncTick+0x20>)
 8003d12:	781b      	ldrb	r3, [r3, #0]
 8003d14:	461a      	mov	r2, r3
 8003d16:	4b06      	ldr	r3, [pc, #24]	; (8003d30 <HAL_IncTick+0x24>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4413      	add	r3, r2
 8003d1c:	4a04      	ldr	r2, [pc, #16]	; (8003d30 <HAL_IncTick+0x24>)
 8003d1e:	6013      	str	r3, [r2, #0]
}
 8003d20:	bf00      	nop
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr
 8003d2a:	bf00      	nop
 8003d2c:	20000024 	.word	0x20000024
 8003d30:	20002b60 	.word	0x20002b60

08003d34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d34:	b480      	push	{r7}
 8003d36:	af00      	add	r7, sp, #0
  return uwTick;
 8003d38:	4b03      	ldr	r3, [pc, #12]	; (8003d48 <HAL_GetTick+0x14>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d44:	4770      	bx	lr
 8003d46:	bf00      	nop
 8003d48:	20002b60 	.word	0x20002b60

08003d4c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b084      	sub	sp, #16
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d54:	2300      	movs	r3, #0
 8003d56:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d101      	bne.n	8003d62 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e033      	b.n	8003dca <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d109      	bne.n	8003d7e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	f7ff fd50 	bl	8003810 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2200      	movs	r2, #0
 8003d74:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d82:	f003 0310 	and.w	r3, r3, #16
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d118      	bne.n	8003dbc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d8e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003d92:	f023 0302 	bic.w	r3, r3, #2
 8003d96:	f043 0202 	orr.w	r2, r3, #2
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f000 fb7e 	bl	80044a0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2200      	movs	r2, #0
 8003da8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dae:	f023 0303 	bic.w	r3, r3, #3
 8003db2:	f043 0201 	orr.w	r2, r3, #1
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	641a      	str	r2, [r3, #64]	; 0x40
 8003dba:	e001      	b.n	8003dc0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003dc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	3710      	adds	r7, #16
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}

08003dd2 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003dd2:	b580      	push	{r7, lr}
 8003dd4:	b086      	sub	sp, #24
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	617b      	str	r3, [r7, #20]
 8003dde:	2300      	movs	r3, #0
 8003de0:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	f003 0302 	and.w	r3, r3, #2
 8003df8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	f003 0320 	and.w	r3, r3, #32
 8003e00:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d049      	beq.n	8003e9c <HAL_ADC_IRQHandler+0xca>
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d046      	beq.n	8003e9c <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e12:	f003 0310 	and.w	r3, r3, #16
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d105      	bne.n	8003e26 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e1e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d12b      	bne.n	8003e8c <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d127      	bne.n	8003e8c <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e42:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d006      	beq.n	8003e58 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d119      	bne.n	8003e8c <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	685a      	ldr	r2, [r3, #4]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f022 0220 	bic.w	r2, r2, #32
 8003e66:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e6c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d105      	bne.n	8003e8c <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e84:	f043 0201 	orr.w	r2, r3, #1
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003e8c:	6878      	ldr	r0, [r7, #4]
 8003e8e:	f7fe fb81 	bl	8002594 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f06f 0212 	mvn.w	r2, #18
 8003e9a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	f003 0304 	and.w	r3, r3, #4
 8003ea2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003eaa:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d057      	beq.n	8003f62 <HAL_ADC_IRQHandler+0x190>
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d054      	beq.n	8003f62 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ebc:	f003 0310 	and.w	r3, r3, #16
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d105      	bne.n	8003ed0 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d139      	bne.n	8003f52 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ee4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d006      	beq.n	8003efa <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d12b      	bne.n	8003f52 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d124      	bne.n	8003f52 <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d11d      	bne.n	8003f52 <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d119      	bne.n	8003f52 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	685a      	ldr	r2, [r3, #4]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f2c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f32:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d105      	bne.n	8003f52 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f4a:	f043 0201 	orr.w	r2, r3, #1
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f000 fc22 	bl	800479c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f06f 020c 	mvn.w	r2, #12
 8003f60:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	f003 0301 	and.w	r3, r3, #1
 8003f68:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f70:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d017      	beq.n	8003fa8 <HAL_ADC_IRQHandler+0x1d6>
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d014      	beq.n	8003fa8 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 0301 	and.w	r3, r3, #1
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d10d      	bne.n	8003fa8 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f90:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	f000 f93b 	bl	8004214 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f06f 0201 	mvn.w	r2, #1
 8003fa6:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f003 0320 	and.w	r3, r3, #32
 8003fae:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003fb6:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d015      	beq.n	8003fea <HAL_ADC_IRQHandler+0x218>
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d012      	beq.n	8003fea <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fc8:	f043 0202 	orr.w	r2, r3, #2
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f06f 0220 	mvn.w	r2, #32
 8003fd8:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003fda:	6878      	ldr	r0, [r7, #4]
 8003fdc:	f000 f924 	bl	8004228 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f06f 0220 	mvn.w	r2, #32
 8003fe8:	601a      	str	r2, [r3, #0]
  }
}
 8003fea:	bf00      	nop
 8003fec:	3718      	adds	r7, #24
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}
	...

08003ff4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b086      	sub	sp, #24
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	60f8      	str	r0, [r7, #12]
 8003ffc:	60b9      	str	r1, [r7, #8]
 8003ffe:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004000:	2300      	movs	r3, #0
 8004002:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800400a:	2b01      	cmp	r3, #1
 800400c:	d101      	bne.n	8004012 <HAL_ADC_Start_DMA+0x1e>
 800400e:	2302      	movs	r3, #2
 8004010:	e0e9      	b.n	80041e6 <HAL_ADC_Start_DMA+0x1f2>
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	2201      	movs	r2, #1
 8004016:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	f003 0301 	and.w	r3, r3, #1
 8004024:	2b01      	cmp	r3, #1
 8004026:	d018      	beq.n	800405a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	689a      	ldr	r2, [r3, #8]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f042 0201 	orr.w	r2, r2, #1
 8004036:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004038:	4b6d      	ldr	r3, [pc, #436]	; (80041f0 <HAL_ADC_Start_DMA+0x1fc>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a6d      	ldr	r2, [pc, #436]	; (80041f4 <HAL_ADC_Start_DMA+0x200>)
 800403e:	fba2 2303 	umull	r2, r3, r2, r3
 8004042:	0c9a      	lsrs	r2, r3, #18
 8004044:	4613      	mov	r3, r2
 8004046:	005b      	lsls	r3, r3, #1
 8004048:	4413      	add	r3, r2
 800404a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800404c:	e002      	b.n	8004054 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	3b01      	subs	r3, #1
 8004052:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d1f9      	bne.n	800404e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004064:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004068:	d107      	bne.n	800407a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	689a      	ldr	r2, [r3, #8]
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004078:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	f003 0301 	and.w	r3, r3, #1
 8004084:	2b01      	cmp	r3, #1
 8004086:	f040 80a1 	bne.w	80041cc <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800408e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004092:	f023 0301 	bic.w	r3, r3, #1
 8004096:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d007      	beq.n	80040bc <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040b0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80040b4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80040c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040c8:	d106      	bne.n	80040d8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040ce:	f023 0206 	bic.w	r2, r3, #6
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	645a      	str	r2, [r3, #68]	; 0x44
 80040d6:	e002      	b.n	80040de <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2200      	movs	r2, #0
 80040dc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2200      	movs	r2, #0
 80040e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80040e6:	4b44      	ldr	r3, [pc, #272]	; (80041f8 <HAL_ADC_Start_DMA+0x204>)
 80040e8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ee:	4a43      	ldr	r2, [pc, #268]	; (80041fc <HAL_ADC_Start_DMA+0x208>)
 80040f0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040f6:	4a42      	ldr	r2, [pc, #264]	; (8004200 <HAL_ADC_Start_DMA+0x20c>)
 80040f8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040fe:	4a41      	ldr	r2, [pc, #260]	; (8004204 <HAL_ADC_Start_DMA+0x210>)
 8004100:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800410a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	685a      	ldr	r2, [r3, #4]
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800411a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	689a      	ldr	r2, [r3, #8]
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800412a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	334c      	adds	r3, #76	; 0x4c
 8004136:	4619      	mov	r1, r3
 8004138:	68ba      	ldr	r2, [r7, #8]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	f000 fd2a 	bl	8004b94 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004140:	697b      	ldr	r3, [r7, #20]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	f003 031f 	and.w	r3, r3, #31
 8004148:	2b00      	cmp	r3, #0
 800414a:	d12a      	bne.n	80041a2 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a2d      	ldr	r2, [pc, #180]	; (8004208 <HAL_ADC_Start_DMA+0x214>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d015      	beq.n	8004182 <HAL_ADC_Start_DMA+0x18e>
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a2c      	ldr	r2, [pc, #176]	; (800420c <HAL_ADC_Start_DMA+0x218>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d105      	bne.n	800416c <HAL_ADC_Start_DMA+0x178>
 8004160:	4b25      	ldr	r3, [pc, #148]	; (80041f8 <HAL_ADC_Start_DMA+0x204>)
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	f003 031f 	and.w	r3, r3, #31
 8004168:	2b00      	cmp	r3, #0
 800416a:	d00a      	beq.n	8004182 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a27      	ldr	r2, [pc, #156]	; (8004210 <HAL_ADC_Start_DMA+0x21c>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d136      	bne.n	80041e4 <HAL_ADC_Start_DMA+0x1f0>
 8004176:	4b20      	ldr	r3, [pc, #128]	; (80041f8 <HAL_ADC_Start_DMA+0x204>)
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	f003 0310 	and.w	r3, r3, #16
 800417e:	2b00      	cmp	r3, #0
 8004180:	d130      	bne.n	80041e4 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	689b      	ldr	r3, [r3, #8]
 8004188:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800418c:	2b00      	cmp	r3, #0
 800418e:	d129      	bne.n	80041e4 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	689a      	ldr	r2, [r3, #8]
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800419e:	609a      	str	r2, [r3, #8]
 80041a0:	e020      	b.n	80041e4 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a18      	ldr	r2, [pc, #96]	; (8004208 <HAL_ADC_Start_DMA+0x214>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d11b      	bne.n	80041e4 <HAL_ADC_Start_DMA+0x1f0>
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d114      	bne.n	80041e4 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	689a      	ldr	r2, [r3, #8]
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80041c8:	609a      	str	r2, [r3, #8]
 80041ca:	e00b      	b.n	80041e4 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d0:	f043 0210 	orr.w	r2, r3, #16
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041dc:	f043 0201 	orr.w	r2, r3, #1
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80041e4:	2300      	movs	r3, #0
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3718      	adds	r7, #24
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	2000001c 	.word	0x2000001c
 80041f4:	431bde83 	.word	0x431bde83
 80041f8:	40012300 	.word	0x40012300
 80041fc:	08004699 	.word	0x08004699
 8004200:	08004753 	.word	0x08004753
 8004204:	0800476f 	.word	0x0800476f
 8004208:	40012000 	.word	0x40012000
 800420c:	40012100 	.word	0x40012100
 8004210:	40012200 	.word	0x40012200

08004214 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8004214:	b480      	push	{r7}
 8004216:	b083      	sub	sp, #12
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800421c:	bf00      	nop
 800421e:	370c      	adds	r7, #12
 8004220:	46bd      	mov	sp, r7
 8004222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004226:	4770      	bx	lr

08004228 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004228:	b480      	push	{r7}
 800422a:	b083      	sub	sp, #12
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004230:	bf00      	nop
 8004232:	370c      	adds	r7, #12
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr

0800423c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800423c:	b480      	push	{r7}
 800423e:	b085      	sub	sp, #20
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
 8004244:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004246:	2300      	movs	r3, #0
 8004248:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004250:	2b01      	cmp	r3, #1
 8004252:	d101      	bne.n	8004258 <HAL_ADC_ConfigChannel+0x1c>
 8004254:	2302      	movs	r3, #2
 8004256:	e113      	b.n	8004480 <HAL_ADC_ConfigChannel+0x244>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	2b09      	cmp	r3, #9
 8004266:	d925      	bls.n	80042b4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	68d9      	ldr	r1, [r3, #12]
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	b29b      	uxth	r3, r3
 8004274:	461a      	mov	r2, r3
 8004276:	4613      	mov	r3, r2
 8004278:	005b      	lsls	r3, r3, #1
 800427a:	4413      	add	r3, r2
 800427c:	3b1e      	subs	r3, #30
 800427e:	2207      	movs	r2, #7
 8004280:	fa02 f303 	lsl.w	r3, r2, r3
 8004284:	43da      	mvns	r2, r3
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	400a      	ands	r2, r1
 800428c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	68d9      	ldr	r1, [r3, #12]
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	689a      	ldr	r2, [r3, #8]
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	b29b      	uxth	r3, r3
 800429e:	4618      	mov	r0, r3
 80042a0:	4603      	mov	r3, r0
 80042a2:	005b      	lsls	r3, r3, #1
 80042a4:	4403      	add	r3, r0
 80042a6:	3b1e      	subs	r3, #30
 80042a8:	409a      	lsls	r2, r3
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	430a      	orrs	r2, r1
 80042b0:	60da      	str	r2, [r3, #12]
 80042b2:	e022      	b.n	80042fa <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	6919      	ldr	r1, [r3, #16]
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	b29b      	uxth	r3, r3
 80042c0:	461a      	mov	r2, r3
 80042c2:	4613      	mov	r3, r2
 80042c4:	005b      	lsls	r3, r3, #1
 80042c6:	4413      	add	r3, r2
 80042c8:	2207      	movs	r2, #7
 80042ca:	fa02 f303 	lsl.w	r3, r2, r3
 80042ce:	43da      	mvns	r2, r3
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	400a      	ands	r2, r1
 80042d6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	6919      	ldr	r1, [r3, #16]
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	689a      	ldr	r2, [r3, #8]
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	b29b      	uxth	r3, r3
 80042e8:	4618      	mov	r0, r3
 80042ea:	4603      	mov	r3, r0
 80042ec:	005b      	lsls	r3, r3, #1
 80042ee:	4403      	add	r3, r0
 80042f0:	409a      	lsls	r2, r3
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	430a      	orrs	r2, r1
 80042f8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	2b06      	cmp	r3, #6
 8004300:	d824      	bhi.n	800434c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	685a      	ldr	r2, [r3, #4]
 800430c:	4613      	mov	r3, r2
 800430e:	009b      	lsls	r3, r3, #2
 8004310:	4413      	add	r3, r2
 8004312:	3b05      	subs	r3, #5
 8004314:	221f      	movs	r2, #31
 8004316:	fa02 f303 	lsl.w	r3, r2, r3
 800431a:	43da      	mvns	r2, r3
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	400a      	ands	r2, r1
 8004322:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	b29b      	uxth	r3, r3
 8004330:	4618      	mov	r0, r3
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	685a      	ldr	r2, [r3, #4]
 8004336:	4613      	mov	r3, r2
 8004338:	009b      	lsls	r3, r3, #2
 800433a:	4413      	add	r3, r2
 800433c:	3b05      	subs	r3, #5
 800433e:	fa00 f203 	lsl.w	r2, r0, r3
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	430a      	orrs	r2, r1
 8004348:	635a      	str	r2, [r3, #52]	; 0x34
 800434a:	e04c      	b.n	80043e6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	2b0c      	cmp	r3, #12
 8004352:	d824      	bhi.n	800439e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	685a      	ldr	r2, [r3, #4]
 800435e:	4613      	mov	r3, r2
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	4413      	add	r3, r2
 8004364:	3b23      	subs	r3, #35	; 0x23
 8004366:	221f      	movs	r2, #31
 8004368:	fa02 f303 	lsl.w	r3, r2, r3
 800436c:	43da      	mvns	r2, r3
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	400a      	ands	r2, r1
 8004374:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	b29b      	uxth	r3, r3
 8004382:	4618      	mov	r0, r3
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	685a      	ldr	r2, [r3, #4]
 8004388:	4613      	mov	r3, r2
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	4413      	add	r3, r2
 800438e:	3b23      	subs	r3, #35	; 0x23
 8004390:	fa00 f203 	lsl.w	r2, r0, r3
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	430a      	orrs	r2, r1
 800439a:	631a      	str	r2, [r3, #48]	; 0x30
 800439c:	e023      	b.n	80043e6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	685a      	ldr	r2, [r3, #4]
 80043a8:	4613      	mov	r3, r2
 80043aa:	009b      	lsls	r3, r3, #2
 80043ac:	4413      	add	r3, r2
 80043ae:	3b41      	subs	r3, #65	; 0x41
 80043b0:	221f      	movs	r2, #31
 80043b2:	fa02 f303 	lsl.w	r3, r2, r3
 80043b6:	43da      	mvns	r2, r3
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	400a      	ands	r2, r1
 80043be:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	b29b      	uxth	r3, r3
 80043cc:	4618      	mov	r0, r3
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	685a      	ldr	r2, [r3, #4]
 80043d2:	4613      	mov	r3, r2
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	4413      	add	r3, r2
 80043d8:	3b41      	subs	r3, #65	; 0x41
 80043da:	fa00 f203 	lsl.w	r2, r0, r3
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	430a      	orrs	r2, r1
 80043e4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80043e6:	4b29      	ldr	r3, [pc, #164]	; (800448c <HAL_ADC_ConfigChannel+0x250>)
 80043e8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a28      	ldr	r2, [pc, #160]	; (8004490 <HAL_ADC_ConfigChannel+0x254>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d10f      	bne.n	8004414 <HAL_ADC_ConfigChannel+0x1d8>
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	2b12      	cmp	r3, #18
 80043fa:	d10b      	bne.n	8004414 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a1d      	ldr	r2, [pc, #116]	; (8004490 <HAL_ADC_ConfigChannel+0x254>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d12b      	bne.n	8004476 <HAL_ADC_ConfigChannel+0x23a>
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a1c      	ldr	r2, [pc, #112]	; (8004494 <HAL_ADC_ConfigChannel+0x258>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d003      	beq.n	8004430 <HAL_ADC_ConfigChannel+0x1f4>
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	2b11      	cmp	r3, #17
 800442e:	d122      	bne.n	8004476 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a11      	ldr	r2, [pc, #68]	; (8004494 <HAL_ADC_ConfigChannel+0x258>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d111      	bne.n	8004476 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004452:	4b11      	ldr	r3, [pc, #68]	; (8004498 <HAL_ADC_ConfigChannel+0x25c>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a11      	ldr	r2, [pc, #68]	; (800449c <HAL_ADC_ConfigChannel+0x260>)
 8004458:	fba2 2303 	umull	r2, r3, r2, r3
 800445c:	0c9a      	lsrs	r2, r3, #18
 800445e:	4613      	mov	r3, r2
 8004460:	009b      	lsls	r3, r3, #2
 8004462:	4413      	add	r3, r2
 8004464:	005b      	lsls	r3, r3, #1
 8004466:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004468:	e002      	b.n	8004470 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	3b01      	subs	r3, #1
 800446e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d1f9      	bne.n	800446a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2200      	movs	r2, #0
 800447a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800447e:	2300      	movs	r3, #0
}
 8004480:	4618      	mov	r0, r3
 8004482:	3714      	adds	r7, #20
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr
 800448c:	40012300 	.word	0x40012300
 8004490:	40012000 	.word	0x40012000
 8004494:	10000012 	.word	0x10000012
 8004498:	2000001c 	.word	0x2000001c
 800449c:	431bde83 	.word	0x431bde83

080044a0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b085      	sub	sp, #20
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80044a8:	4b79      	ldr	r3, [pc, #484]	; (8004690 <ADC_Init+0x1f0>)
 80044aa:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	685a      	ldr	r2, [r3, #4]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	431a      	orrs	r2, r3
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	685a      	ldr	r2, [r3, #4]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80044d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	6859      	ldr	r1, [r3, #4]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	691b      	ldr	r3, [r3, #16]
 80044e0:	021a      	lsls	r2, r3, #8
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	430a      	orrs	r2, r1
 80044e8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	685a      	ldr	r2, [r3, #4]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80044f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	6859      	ldr	r1, [r3, #4]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	689a      	ldr	r2, [r3, #8]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	430a      	orrs	r2, r1
 800450a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	689a      	ldr	r2, [r3, #8]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800451a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	6899      	ldr	r1, [r3, #8]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	68da      	ldr	r2, [r3, #12]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	430a      	orrs	r2, r1
 800452c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004532:	4a58      	ldr	r2, [pc, #352]	; (8004694 <ADC_Init+0x1f4>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d022      	beq.n	800457e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	689a      	ldr	r2, [r3, #8]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004546:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	6899      	ldr	r1, [r3, #8]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	430a      	orrs	r2, r1
 8004558:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	689a      	ldr	r2, [r3, #8]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004568:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	6899      	ldr	r1, [r3, #8]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	430a      	orrs	r2, r1
 800457a:	609a      	str	r2, [r3, #8]
 800457c:	e00f      	b.n	800459e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	689a      	ldr	r2, [r3, #8]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800458c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	689a      	ldr	r2, [r3, #8]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800459c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	689a      	ldr	r2, [r3, #8]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f022 0202 	bic.w	r2, r2, #2
 80045ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	6899      	ldr	r1, [r3, #8]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	7e1b      	ldrb	r3, [r3, #24]
 80045b8:	005a      	lsls	r2, r3, #1
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	430a      	orrs	r2, r1
 80045c0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d01b      	beq.n	8004604 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	685a      	ldr	r2, [r3, #4]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80045da:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	685a      	ldr	r2, [r3, #4]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80045ea:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	6859      	ldr	r1, [r3, #4]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f6:	3b01      	subs	r3, #1
 80045f8:	035a      	lsls	r2, r3, #13
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	430a      	orrs	r2, r1
 8004600:	605a      	str	r2, [r3, #4]
 8004602:	e007      	b.n	8004614 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	685a      	ldr	r2, [r3, #4]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004612:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004622:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	69db      	ldr	r3, [r3, #28]
 800462e:	3b01      	subs	r3, #1
 8004630:	051a      	lsls	r2, r3, #20
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	430a      	orrs	r2, r1
 8004638:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	689a      	ldr	r2, [r3, #8]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004648:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	6899      	ldr	r1, [r3, #8]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004656:	025a      	lsls	r2, r3, #9
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	430a      	orrs	r2, r1
 800465e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	689a      	ldr	r2, [r3, #8]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800466e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	6899      	ldr	r1, [r3, #8]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	695b      	ldr	r3, [r3, #20]
 800467a:	029a      	lsls	r2, r3, #10
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	430a      	orrs	r2, r1
 8004682:	609a      	str	r2, [r3, #8]
}
 8004684:	bf00      	nop
 8004686:	3714      	adds	r7, #20
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr
 8004690:	40012300 	.word	0x40012300
 8004694:	0f000001 	.word	0x0f000001

08004698 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b084      	sub	sp, #16
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046a4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046aa:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d13c      	bne.n	800472c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046b6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d12b      	bne.n	8004724 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d127      	bne.n	8004724 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046da:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d006      	beq.n	80046f0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d119      	bne.n	8004724 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	685a      	ldr	r2, [r3, #4]
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f022 0220 	bic.w	r2, r2, #32
 80046fe:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004704:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004710:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004714:	2b00      	cmp	r3, #0
 8004716:	d105      	bne.n	8004724 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800471c:	f043 0201 	orr.w	r2, r3, #1
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004724:	68f8      	ldr	r0, [r7, #12]
 8004726:	f7fd ff35 	bl	8002594 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800472a:	e00e      	b.n	800474a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004730:	f003 0310 	and.w	r3, r3, #16
 8004734:	2b00      	cmp	r3, #0
 8004736:	d003      	beq.n	8004740 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004738:	68f8      	ldr	r0, [r7, #12]
 800473a:	f7ff fd75 	bl	8004228 <HAL_ADC_ErrorCallback>
}
 800473e:	e004      	b.n	800474a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004744:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004746:	6878      	ldr	r0, [r7, #4]
 8004748:	4798      	blx	r3
}
 800474a:	bf00      	nop
 800474c:	3710      	adds	r7, #16
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}

08004752 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004752:	b580      	push	{r7, lr}
 8004754:	b084      	sub	sp, #16
 8004756:	af00      	add	r7, sp, #0
 8004758:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800475e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004760:	68f8      	ldr	r0, [r7, #12]
 8004762:	f7fd ff2b 	bl	80025bc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004766:	bf00      	nop
 8004768:	3710      	adds	r7, #16
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}

0800476e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800476e:	b580      	push	{r7, lr}
 8004770:	b084      	sub	sp, #16
 8004772:	af00      	add	r7, sp, #0
 8004774:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800477a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2240      	movs	r2, #64	; 0x40
 8004780:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004786:	f043 0204 	orr.w	r2, r3, #4
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800478e:	68f8      	ldr	r0, [r7, #12]
 8004790:	f7ff fd4a 	bl	8004228 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004794:	bf00      	nop
 8004796:	3710      	adds	r7, #16
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}

0800479c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800479c:	b480      	push	{r7}
 800479e:	b083      	sub	sp, #12
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80047a4:	bf00      	nop
 80047a6:	370c      	adds	r7, #12
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr

080047b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b085      	sub	sp, #20
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	f003 0307 	and.w	r3, r3, #7
 80047be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80047c0:	4b0c      	ldr	r3, [pc, #48]	; (80047f4 <__NVIC_SetPriorityGrouping+0x44>)
 80047c2:	68db      	ldr	r3, [r3, #12]
 80047c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80047c6:	68ba      	ldr	r2, [r7, #8]
 80047c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80047cc:	4013      	ands	r3, r2
 80047ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80047d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80047dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80047e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80047e2:	4a04      	ldr	r2, [pc, #16]	; (80047f4 <__NVIC_SetPriorityGrouping+0x44>)
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	60d3      	str	r3, [r2, #12]
}
 80047e8:	bf00      	nop
 80047ea:	3714      	adds	r7, #20
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr
 80047f4:	e000ed00 	.word	0xe000ed00

080047f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80047f8:	b480      	push	{r7}
 80047fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80047fc:	4b04      	ldr	r3, [pc, #16]	; (8004810 <__NVIC_GetPriorityGrouping+0x18>)
 80047fe:	68db      	ldr	r3, [r3, #12]
 8004800:	0a1b      	lsrs	r3, r3, #8
 8004802:	f003 0307 	and.w	r3, r3, #7
}
 8004806:	4618      	mov	r0, r3
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr
 8004810:	e000ed00 	.word	0xe000ed00

08004814 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004814:	b480      	push	{r7}
 8004816:	b083      	sub	sp, #12
 8004818:	af00      	add	r7, sp, #0
 800481a:	4603      	mov	r3, r0
 800481c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800481e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004822:	2b00      	cmp	r3, #0
 8004824:	db0b      	blt.n	800483e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004826:	79fb      	ldrb	r3, [r7, #7]
 8004828:	f003 021f 	and.w	r2, r3, #31
 800482c:	4907      	ldr	r1, [pc, #28]	; (800484c <__NVIC_EnableIRQ+0x38>)
 800482e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004832:	095b      	lsrs	r3, r3, #5
 8004834:	2001      	movs	r0, #1
 8004836:	fa00 f202 	lsl.w	r2, r0, r2
 800483a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800483e:	bf00      	nop
 8004840:	370c      	adds	r7, #12
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	e000e100 	.word	0xe000e100

08004850 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	4603      	mov	r3, r0
 8004858:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800485a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800485e:	2b00      	cmp	r3, #0
 8004860:	db12      	blt.n	8004888 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004862:	79fb      	ldrb	r3, [r7, #7]
 8004864:	f003 021f 	and.w	r2, r3, #31
 8004868:	490a      	ldr	r1, [pc, #40]	; (8004894 <__NVIC_DisableIRQ+0x44>)
 800486a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800486e:	095b      	lsrs	r3, r3, #5
 8004870:	2001      	movs	r0, #1
 8004872:	fa00 f202 	lsl.w	r2, r0, r2
 8004876:	3320      	adds	r3, #32
 8004878:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800487c:	f3bf 8f4f 	dsb	sy
}
 8004880:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004882:	f3bf 8f6f 	isb	sy
}
 8004886:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004888:	bf00      	nop
 800488a:	370c      	adds	r7, #12
 800488c:	46bd      	mov	sp, r7
 800488e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004892:	4770      	bx	lr
 8004894:	e000e100 	.word	0xe000e100

08004898 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004898:	b480      	push	{r7}
 800489a:	b083      	sub	sp, #12
 800489c:	af00      	add	r7, sp, #0
 800489e:	4603      	mov	r3, r0
 80048a0:	6039      	str	r1, [r7, #0]
 80048a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80048a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	db0a      	blt.n	80048c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	b2da      	uxtb	r2, r3
 80048b0:	490c      	ldr	r1, [pc, #48]	; (80048e4 <__NVIC_SetPriority+0x4c>)
 80048b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048b6:	0112      	lsls	r2, r2, #4
 80048b8:	b2d2      	uxtb	r2, r2
 80048ba:	440b      	add	r3, r1
 80048bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80048c0:	e00a      	b.n	80048d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	b2da      	uxtb	r2, r3
 80048c6:	4908      	ldr	r1, [pc, #32]	; (80048e8 <__NVIC_SetPriority+0x50>)
 80048c8:	79fb      	ldrb	r3, [r7, #7]
 80048ca:	f003 030f 	and.w	r3, r3, #15
 80048ce:	3b04      	subs	r3, #4
 80048d0:	0112      	lsls	r2, r2, #4
 80048d2:	b2d2      	uxtb	r2, r2
 80048d4:	440b      	add	r3, r1
 80048d6:	761a      	strb	r2, [r3, #24]
}
 80048d8:	bf00      	nop
 80048da:	370c      	adds	r7, #12
 80048dc:	46bd      	mov	sp, r7
 80048de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e2:	4770      	bx	lr
 80048e4:	e000e100 	.word	0xe000e100
 80048e8:	e000ed00 	.word	0xe000ed00

080048ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b089      	sub	sp, #36	; 0x24
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	60f8      	str	r0, [r7, #12]
 80048f4:	60b9      	str	r1, [r7, #8]
 80048f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	f003 0307 	and.w	r3, r3, #7
 80048fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004900:	69fb      	ldr	r3, [r7, #28]
 8004902:	f1c3 0307 	rsb	r3, r3, #7
 8004906:	2b04      	cmp	r3, #4
 8004908:	bf28      	it	cs
 800490a:	2304      	movcs	r3, #4
 800490c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800490e:	69fb      	ldr	r3, [r7, #28]
 8004910:	3304      	adds	r3, #4
 8004912:	2b06      	cmp	r3, #6
 8004914:	d902      	bls.n	800491c <NVIC_EncodePriority+0x30>
 8004916:	69fb      	ldr	r3, [r7, #28]
 8004918:	3b03      	subs	r3, #3
 800491a:	e000      	b.n	800491e <NVIC_EncodePriority+0x32>
 800491c:	2300      	movs	r3, #0
 800491e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004920:	f04f 32ff 	mov.w	r2, #4294967295
 8004924:	69bb      	ldr	r3, [r7, #24]
 8004926:	fa02 f303 	lsl.w	r3, r2, r3
 800492a:	43da      	mvns	r2, r3
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	401a      	ands	r2, r3
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004934:	f04f 31ff 	mov.w	r1, #4294967295
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	fa01 f303 	lsl.w	r3, r1, r3
 800493e:	43d9      	mvns	r1, r3
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004944:	4313      	orrs	r3, r2
         );
}
 8004946:	4618      	mov	r0, r3
 8004948:	3724      	adds	r7, #36	; 0x24
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr
	...

08004954 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b082      	sub	sp, #8
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	3b01      	subs	r3, #1
 8004960:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004964:	d301      	bcc.n	800496a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004966:	2301      	movs	r3, #1
 8004968:	e00f      	b.n	800498a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800496a:	4a0a      	ldr	r2, [pc, #40]	; (8004994 <SysTick_Config+0x40>)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	3b01      	subs	r3, #1
 8004970:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004972:	210f      	movs	r1, #15
 8004974:	f04f 30ff 	mov.w	r0, #4294967295
 8004978:	f7ff ff8e 	bl	8004898 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800497c:	4b05      	ldr	r3, [pc, #20]	; (8004994 <SysTick_Config+0x40>)
 800497e:	2200      	movs	r2, #0
 8004980:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004982:	4b04      	ldr	r3, [pc, #16]	; (8004994 <SysTick_Config+0x40>)
 8004984:	2207      	movs	r2, #7
 8004986:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004988:	2300      	movs	r3, #0
}
 800498a:	4618      	mov	r0, r3
 800498c:	3708      	adds	r7, #8
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}
 8004992:	bf00      	nop
 8004994:	e000e010 	.word	0xe000e010

08004998 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b082      	sub	sp, #8
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	f7ff ff05 	bl	80047b0 <__NVIC_SetPriorityGrouping>
}
 80049a6:	bf00      	nop
 80049a8:	3708      	adds	r7, #8
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}

080049ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80049ae:	b580      	push	{r7, lr}
 80049b0:	b086      	sub	sp, #24
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	4603      	mov	r3, r0
 80049b6:	60b9      	str	r1, [r7, #8]
 80049b8:	607a      	str	r2, [r7, #4]
 80049ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80049bc:	2300      	movs	r3, #0
 80049be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80049c0:	f7ff ff1a 	bl	80047f8 <__NVIC_GetPriorityGrouping>
 80049c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80049c6:	687a      	ldr	r2, [r7, #4]
 80049c8:	68b9      	ldr	r1, [r7, #8]
 80049ca:	6978      	ldr	r0, [r7, #20]
 80049cc:	f7ff ff8e 	bl	80048ec <NVIC_EncodePriority>
 80049d0:	4602      	mov	r2, r0
 80049d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049d6:	4611      	mov	r1, r2
 80049d8:	4618      	mov	r0, r3
 80049da:	f7ff ff5d 	bl	8004898 <__NVIC_SetPriority>
}
 80049de:	bf00      	nop
 80049e0:	3718      	adds	r7, #24
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}

080049e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049e6:	b580      	push	{r7, lr}
 80049e8:	b082      	sub	sp, #8
 80049ea:	af00      	add	r7, sp, #0
 80049ec:	4603      	mov	r3, r0
 80049ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80049f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049f4:	4618      	mov	r0, r3
 80049f6:	f7ff ff0d 	bl	8004814 <__NVIC_EnableIRQ>
}
 80049fa:	bf00      	nop
 80049fc:	3708      	adds	r7, #8
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}

08004a02 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004a02:	b580      	push	{r7, lr}
 8004a04:	b082      	sub	sp, #8
 8004a06:	af00      	add	r7, sp, #0
 8004a08:	4603      	mov	r3, r0
 8004a0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004a0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a10:	4618      	mov	r0, r3
 8004a12:	f7ff ff1d 	bl	8004850 <__NVIC_DisableIRQ>
}
 8004a16:	bf00      	nop
 8004a18:	3708      	adds	r7, #8
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bd80      	pop	{r7, pc}

08004a1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004a1e:	b580      	push	{r7, lr}
 8004a20:	b082      	sub	sp, #8
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	f7ff ff94 	bl	8004954 <SysTick_Config>
 8004a2c:	4603      	mov	r3, r0
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3708      	adds	r7, #8
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}
	...

08004a38 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b086      	sub	sp, #24
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004a40:	2300      	movs	r3, #0
 8004a42:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004a44:	f7ff f976 	bl	8003d34 <HAL_GetTick>
 8004a48:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d101      	bne.n	8004a54 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	e099      	b.n	8004b88 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2202      	movs	r2, #2
 8004a58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f022 0201 	bic.w	r2, r2, #1
 8004a72:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a74:	e00f      	b.n	8004a96 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004a76:	f7ff f95d 	bl	8003d34 <HAL_GetTick>
 8004a7a:	4602      	mov	r2, r0
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	1ad3      	subs	r3, r2, r3
 8004a80:	2b05      	cmp	r3, #5
 8004a82:	d908      	bls.n	8004a96 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2220      	movs	r2, #32
 8004a88:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2203      	movs	r2, #3
 8004a8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004a92:	2303      	movs	r3, #3
 8004a94:	e078      	b.n	8004b88 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f003 0301 	and.w	r3, r3, #1
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d1e8      	bne.n	8004a76 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004aac:	697a      	ldr	r2, [r7, #20]
 8004aae:	4b38      	ldr	r3, [pc, #224]	; (8004b90 <HAL_DMA_Init+0x158>)
 8004ab0:	4013      	ands	r3, r2
 8004ab2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	685a      	ldr	r2, [r3, #4]
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004ac2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	691b      	ldr	r3, [r3, #16]
 8004ac8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ace:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	699b      	ldr	r3, [r3, #24]
 8004ad4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ada:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6a1b      	ldr	r3, [r3, #32]
 8004ae0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004ae2:	697a      	ldr	r2, [r7, #20]
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aec:	2b04      	cmp	r3, #4
 8004aee:	d107      	bne.n	8004b00 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004af8:	4313      	orrs	r3, r2
 8004afa:	697a      	ldr	r2, [r7, #20]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	697a      	ldr	r2, [r7, #20]
 8004b06:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	695b      	ldr	r3, [r3, #20]
 8004b0e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	f023 0307 	bic.w	r3, r3, #7
 8004b16:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b1c:	697a      	ldr	r2, [r7, #20]
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b26:	2b04      	cmp	r3, #4
 8004b28:	d117      	bne.n	8004b5a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b2e:	697a      	ldr	r2, [r7, #20]
 8004b30:	4313      	orrs	r3, r2
 8004b32:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d00e      	beq.n	8004b5a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	f000 fb01 	bl	8005144 <DMA_CheckFifoParam>
 8004b42:	4603      	mov	r3, r0
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d008      	beq.n	8004b5a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2240      	movs	r2, #64	; 0x40
 8004b4c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2201      	movs	r2, #1
 8004b52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004b56:	2301      	movs	r3, #1
 8004b58:	e016      	b.n	8004b88 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	697a      	ldr	r2, [r7, #20]
 8004b60:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f000 fab8 	bl	80050d8 <DMA_CalcBaseAndBitshift>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b70:	223f      	movs	r2, #63	; 0x3f
 8004b72:	409a      	lsls	r2, r3
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2201      	movs	r2, #1
 8004b82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004b86:	2300      	movs	r3, #0
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3718      	adds	r7, #24
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}
 8004b90:	f010803f 	.word	0xf010803f

08004b94 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b086      	sub	sp, #24
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	60f8      	str	r0, [r7, #12]
 8004b9c:	60b9      	str	r1, [r7, #8]
 8004b9e:	607a      	str	r2, [r7, #4]
 8004ba0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004baa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004bb2:	2b01      	cmp	r3, #1
 8004bb4:	d101      	bne.n	8004bba <HAL_DMA_Start_IT+0x26>
 8004bb6:	2302      	movs	r3, #2
 8004bb8:	e040      	b.n	8004c3c <HAL_DMA_Start_IT+0xa8>
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004bc8:	b2db      	uxtb	r3, r3
 8004bca:	2b01      	cmp	r3, #1
 8004bcc:	d12f      	bne.n	8004c2e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2202      	movs	r2, #2
 8004bd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	68b9      	ldr	r1, [r7, #8]
 8004be2:	68f8      	ldr	r0, [r7, #12]
 8004be4:	f000 fa4a 	bl	800507c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bec:	223f      	movs	r2, #63	; 0x3f
 8004bee:	409a      	lsls	r2, r3
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	681a      	ldr	r2, [r3, #0]
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f042 0216 	orr.w	r2, r2, #22
 8004c02:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d007      	beq.n	8004c1c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f042 0208 	orr.w	r2, r2, #8
 8004c1a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f042 0201 	orr.w	r2, r2, #1
 8004c2a:	601a      	str	r2, [r3, #0]
 8004c2c:	e005      	b.n	8004c3a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2200      	movs	r2, #0
 8004c32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004c36:	2302      	movs	r3, #2
 8004c38:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004c3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	3718      	adds	r7, #24
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}

08004c44 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b084      	sub	sp, #16
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c50:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004c52:	f7ff f86f 	bl	8003d34 <HAL_GetTick>
 8004c56:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004c5e:	b2db      	uxtb	r3, r3
 8004c60:	2b02      	cmp	r3, #2
 8004c62:	d008      	beq.n	8004c76 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2280      	movs	r2, #128	; 0x80
 8004c68:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	e052      	b.n	8004d1c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f022 0216 	bic.w	r2, r2, #22
 8004c84:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	695a      	ldr	r2, [r3, #20]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c94:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d103      	bne.n	8004ca6 <HAL_DMA_Abort+0x62>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d007      	beq.n	8004cb6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f022 0208 	bic.w	r2, r2, #8
 8004cb4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f022 0201 	bic.w	r2, r2, #1
 8004cc4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004cc6:	e013      	b.n	8004cf0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004cc8:	f7ff f834 	bl	8003d34 <HAL_GetTick>
 8004ccc:	4602      	mov	r2, r0
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	1ad3      	subs	r3, r2, r3
 8004cd2:	2b05      	cmp	r3, #5
 8004cd4:	d90c      	bls.n	8004cf0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2220      	movs	r2, #32
 8004cda:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2203      	movs	r2, #3
 8004ce0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004cec:	2303      	movs	r3, #3
 8004cee:	e015      	b.n	8004d1c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f003 0301 	and.w	r3, r3, #1
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d1e4      	bne.n	8004cc8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d02:	223f      	movs	r2, #63	; 0x3f
 8004d04:	409a      	lsls	r2, r3
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2200      	movs	r2, #0
 8004d16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004d1a:	2300      	movs	r3, #0
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	3710      	adds	r7, #16
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}

08004d24 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b083      	sub	sp, #12
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d32:	b2db      	uxtb	r3, r3
 8004d34:	2b02      	cmp	r3, #2
 8004d36:	d004      	beq.n	8004d42 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2280      	movs	r2, #128	; 0x80
 8004d3c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004d3e:	2301      	movs	r3, #1
 8004d40:	e00c      	b.n	8004d5c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2205      	movs	r2, #5
 8004d46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f022 0201 	bic.w	r2, r2, #1
 8004d58:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004d5a:	2300      	movs	r3, #0
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	370c      	adds	r7, #12
 8004d60:	46bd      	mov	sp, r7
 8004d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d66:	4770      	bx	lr

08004d68 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b086      	sub	sp, #24
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004d70:	2300      	movs	r3, #0
 8004d72:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004d74:	4b8e      	ldr	r3, [pc, #568]	; (8004fb0 <HAL_DMA_IRQHandler+0x248>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a8e      	ldr	r2, [pc, #568]	; (8004fb4 <HAL_DMA_IRQHandler+0x24c>)
 8004d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d7e:	0a9b      	lsrs	r3, r3, #10
 8004d80:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d86:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d92:	2208      	movs	r2, #8
 8004d94:	409a      	lsls	r2, r3
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	4013      	ands	r3, r2
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d01a      	beq.n	8004dd4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f003 0304 	and.w	r3, r3, #4
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d013      	beq.n	8004dd4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681a      	ldr	r2, [r3, #0]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f022 0204 	bic.w	r2, r2, #4
 8004dba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dc0:	2208      	movs	r2, #8
 8004dc2:	409a      	lsls	r2, r3
 8004dc4:	693b      	ldr	r3, [r7, #16]
 8004dc6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dcc:	f043 0201 	orr.w	r2, r3, #1
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dd8:	2201      	movs	r2, #1
 8004dda:	409a      	lsls	r2, r3
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	4013      	ands	r3, r2
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d012      	beq.n	8004e0a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	695b      	ldr	r3, [r3, #20]
 8004dea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d00b      	beq.n	8004e0a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004df6:	2201      	movs	r2, #1
 8004df8:	409a      	lsls	r2, r3
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e02:	f043 0202 	orr.w	r2, r3, #2
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e0e:	2204      	movs	r2, #4
 8004e10:	409a      	lsls	r2, r3
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	4013      	ands	r3, r2
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d012      	beq.n	8004e40 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0302 	and.w	r3, r3, #2
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d00b      	beq.n	8004e40 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e2c:	2204      	movs	r2, #4
 8004e2e:	409a      	lsls	r2, r3
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e38:	f043 0204 	orr.w	r2, r3, #4
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e44:	2210      	movs	r2, #16
 8004e46:	409a      	lsls	r2, r3
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	4013      	ands	r3, r2
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d043      	beq.n	8004ed8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f003 0308 	and.w	r3, r3, #8
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d03c      	beq.n	8004ed8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e62:	2210      	movs	r2, #16
 8004e64:	409a      	lsls	r2, r3
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d018      	beq.n	8004eaa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d108      	bne.n	8004e98 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d024      	beq.n	8004ed8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e92:	6878      	ldr	r0, [r7, #4]
 8004e94:	4798      	blx	r3
 8004e96:	e01f      	b.n	8004ed8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d01b      	beq.n	8004ed8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	4798      	blx	r3
 8004ea8:	e016      	b.n	8004ed8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d107      	bne.n	8004ec8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f022 0208 	bic.w	r2, r2, #8
 8004ec6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d003      	beq.n	8004ed8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004edc:	2220      	movs	r2, #32
 8004ede:	409a      	lsls	r2, r3
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	4013      	ands	r3, r2
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	f000 808f 	beq.w	8005008 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 0310 	and.w	r3, r3, #16
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	f000 8087 	beq.w	8005008 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004efe:	2220      	movs	r2, #32
 8004f00:	409a      	lsls	r2, r3
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004f0c:	b2db      	uxtb	r3, r3
 8004f0e:	2b05      	cmp	r3, #5
 8004f10:	d136      	bne.n	8004f80 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f022 0216 	bic.w	r2, r2, #22
 8004f20:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	695a      	ldr	r2, [r3, #20]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f30:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d103      	bne.n	8004f42 <HAL_DMA_IRQHandler+0x1da>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d007      	beq.n	8004f52 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	681a      	ldr	r2, [r3, #0]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f022 0208 	bic.w	r2, r2, #8
 8004f50:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f56:	223f      	movs	r2, #63	; 0x3f
 8004f58:	409a      	lsls	r2, r3
 8004f5a:	693b      	ldr	r3, [r7, #16]
 8004f5c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2201      	movs	r2, #1
 8004f62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d07e      	beq.n	8005074 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	4798      	blx	r3
        }
        return;
 8004f7e:	e079      	b.n	8005074 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d01d      	beq.n	8004fca <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d10d      	bne.n	8004fb8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d031      	beq.n	8005008 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	4798      	blx	r3
 8004fac:	e02c      	b.n	8005008 <HAL_DMA_IRQHandler+0x2a0>
 8004fae:	bf00      	nop
 8004fb0:	2000001c 	.word	0x2000001c
 8004fb4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d023      	beq.n	8005008 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fc4:	6878      	ldr	r0, [r7, #4]
 8004fc6:	4798      	blx	r3
 8004fc8:	e01e      	b.n	8005008 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d10f      	bne.n	8004ff8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	681a      	ldr	r2, [r3, #0]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f022 0210 	bic.w	r2, r2, #16
 8004fe6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2201      	movs	r2, #1
 8004fec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d003      	beq.n	8005008 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005004:	6878      	ldr	r0, [r7, #4]
 8005006:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800500c:	2b00      	cmp	r3, #0
 800500e:	d032      	beq.n	8005076 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005014:	f003 0301 	and.w	r3, r3, #1
 8005018:	2b00      	cmp	r3, #0
 800501a:	d022      	beq.n	8005062 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2205      	movs	r2, #5
 8005020:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f022 0201 	bic.w	r2, r2, #1
 8005032:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	3301      	adds	r3, #1
 8005038:	60bb      	str	r3, [r7, #8]
 800503a:	697a      	ldr	r2, [r7, #20]
 800503c:	429a      	cmp	r2, r3
 800503e:	d307      	bcc.n	8005050 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 0301 	and.w	r3, r3, #1
 800504a:	2b00      	cmp	r3, #0
 800504c:	d1f2      	bne.n	8005034 <HAL_DMA_IRQHandler+0x2cc>
 800504e:	e000      	b.n	8005052 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005050:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2201      	movs	r2, #1
 8005056:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2200      	movs	r2, #0
 800505e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005066:	2b00      	cmp	r3, #0
 8005068:	d005      	beq.n	8005076 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	4798      	blx	r3
 8005072:	e000      	b.n	8005076 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005074:	bf00      	nop
    }
  }
}
 8005076:	3718      	adds	r7, #24
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}

0800507c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800507c:	b480      	push	{r7}
 800507e:	b085      	sub	sp, #20
 8005080:	af00      	add	r7, sp, #0
 8005082:	60f8      	str	r0, [r7, #12]
 8005084:	60b9      	str	r1, [r7, #8]
 8005086:	607a      	str	r2, [r7, #4]
 8005088:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	681a      	ldr	r2, [r3, #0]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005098:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	683a      	ldr	r2, [r7, #0]
 80050a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	689b      	ldr	r3, [r3, #8]
 80050a6:	2b40      	cmp	r3, #64	; 0x40
 80050a8:	d108      	bne.n	80050bc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	687a      	ldr	r2, [r7, #4]
 80050b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	68ba      	ldr	r2, [r7, #8]
 80050b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80050ba:	e007      	b.n	80050cc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	68ba      	ldr	r2, [r7, #8]
 80050c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	687a      	ldr	r2, [r7, #4]
 80050ca:	60da      	str	r2, [r3, #12]
}
 80050cc:	bf00      	nop
 80050ce:	3714      	adds	r7, #20
 80050d0:	46bd      	mov	sp, r7
 80050d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d6:	4770      	bx	lr

080050d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80050d8:	b480      	push	{r7}
 80050da:	b085      	sub	sp, #20
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	3b10      	subs	r3, #16
 80050e8:	4a14      	ldr	r2, [pc, #80]	; (800513c <DMA_CalcBaseAndBitshift+0x64>)
 80050ea:	fba2 2303 	umull	r2, r3, r2, r3
 80050ee:	091b      	lsrs	r3, r3, #4
 80050f0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80050f2:	4a13      	ldr	r2, [pc, #76]	; (8005140 <DMA_CalcBaseAndBitshift+0x68>)
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	4413      	add	r3, r2
 80050f8:	781b      	ldrb	r3, [r3, #0]
 80050fa:	461a      	mov	r2, r3
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2b03      	cmp	r3, #3
 8005104:	d909      	bls.n	800511a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800510e:	f023 0303 	bic.w	r3, r3, #3
 8005112:	1d1a      	adds	r2, r3, #4
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	659a      	str	r2, [r3, #88]	; 0x58
 8005118:	e007      	b.n	800512a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005122:	f023 0303 	bic.w	r3, r3, #3
 8005126:	687a      	ldr	r2, [r7, #4]
 8005128:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800512e:	4618      	mov	r0, r3
 8005130:	3714      	adds	r7, #20
 8005132:	46bd      	mov	sp, r7
 8005134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005138:	4770      	bx	lr
 800513a:	bf00      	nop
 800513c:	aaaaaaab 	.word	0xaaaaaaab
 8005140:	0800c59c 	.word	0x0800c59c

08005144 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005144:	b480      	push	{r7}
 8005146:	b085      	sub	sp, #20
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800514c:	2300      	movs	r3, #0
 800514e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005154:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	699b      	ldr	r3, [r3, #24]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d11f      	bne.n	800519e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	2b03      	cmp	r3, #3
 8005162:	d856      	bhi.n	8005212 <DMA_CheckFifoParam+0xce>
 8005164:	a201      	add	r2, pc, #4	; (adr r2, 800516c <DMA_CheckFifoParam+0x28>)
 8005166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800516a:	bf00      	nop
 800516c:	0800517d 	.word	0x0800517d
 8005170:	0800518f 	.word	0x0800518f
 8005174:	0800517d 	.word	0x0800517d
 8005178:	08005213 	.word	0x08005213
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005180:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005184:	2b00      	cmp	r3, #0
 8005186:	d046      	beq.n	8005216 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800518c:	e043      	b.n	8005216 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005192:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005196:	d140      	bne.n	800521a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005198:	2301      	movs	r3, #1
 800519a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800519c:	e03d      	b.n	800521a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	699b      	ldr	r3, [r3, #24]
 80051a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051a6:	d121      	bne.n	80051ec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	2b03      	cmp	r3, #3
 80051ac:	d837      	bhi.n	800521e <DMA_CheckFifoParam+0xda>
 80051ae:	a201      	add	r2, pc, #4	; (adr r2, 80051b4 <DMA_CheckFifoParam+0x70>)
 80051b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051b4:	080051c5 	.word	0x080051c5
 80051b8:	080051cb 	.word	0x080051cb
 80051bc:	080051c5 	.word	0x080051c5
 80051c0:	080051dd 	.word	0x080051dd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80051c4:	2301      	movs	r3, #1
 80051c6:	73fb      	strb	r3, [r7, #15]
      break;
 80051c8:	e030      	b.n	800522c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d025      	beq.n	8005222 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051da:	e022      	b.n	8005222 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051e0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80051e4:	d11f      	bne.n	8005226 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80051ea:	e01c      	b.n	8005226 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	2b02      	cmp	r3, #2
 80051f0:	d903      	bls.n	80051fa <DMA_CheckFifoParam+0xb6>
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	2b03      	cmp	r3, #3
 80051f6:	d003      	beq.n	8005200 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80051f8:	e018      	b.n	800522c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80051fa:	2301      	movs	r3, #1
 80051fc:	73fb      	strb	r3, [r7, #15]
      break;
 80051fe:	e015      	b.n	800522c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005204:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005208:	2b00      	cmp	r3, #0
 800520a:	d00e      	beq.n	800522a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800520c:	2301      	movs	r3, #1
 800520e:	73fb      	strb	r3, [r7, #15]
      break;
 8005210:	e00b      	b.n	800522a <DMA_CheckFifoParam+0xe6>
      break;
 8005212:	bf00      	nop
 8005214:	e00a      	b.n	800522c <DMA_CheckFifoParam+0xe8>
      break;
 8005216:	bf00      	nop
 8005218:	e008      	b.n	800522c <DMA_CheckFifoParam+0xe8>
      break;
 800521a:	bf00      	nop
 800521c:	e006      	b.n	800522c <DMA_CheckFifoParam+0xe8>
      break;
 800521e:	bf00      	nop
 8005220:	e004      	b.n	800522c <DMA_CheckFifoParam+0xe8>
      break;
 8005222:	bf00      	nop
 8005224:	e002      	b.n	800522c <DMA_CheckFifoParam+0xe8>
      break;   
 8005226:	bf00      	nop
 8005228:	e000      	b.n	800522c <DMA_CheckFifoParam+0xe8>
      break;
 800522a:	bf00      	nop
    }
  } 
  
  return status; 
 800522c:	7bfb      	ldrb	r3, [r7, #15]
}
 800522e:	4618      	mov	r0, r3
 8005230:	3714      	adds	r7, #20
 8005232:	46bd      	mov	sp, r7
 8005234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005238:	4770      	bx	lr
 800523a:	bf00      	nop

0800523c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800523c:	b480      	push	{r7}
 800523e:	b089      	sub	sp, #36	; 0x24
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
 8005244:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005246:	2300      	movs	r3, #0
 8005248:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800524a:	2300      	movs	r3, #0
 800524c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800524e:	2300      	movs	r3, #0
 8005250:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005252:	2300      	movs	r3, #0
 8005254:	61fb      	str	r3, [r7, #28]
 8005256:	e165      	b.n	8005524 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005258:	2201      	movs	r2, #1
 800525a:	69fb      	ldr	r3, [r7, #28]
 800525c:	fa02 f303 	lsl.w	r3, r2, r3
 8005260:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	697a      	ldr	r2, [r7, #20]
 8005268:	4013      	ands	r3, r2
 800526a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800526c:	693a      	ldr	r2, [r7, #16]
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	429a      	cmp	r2, r3
 8005272:	f040 8154 	bne.w	800551e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	f003 0303 	and.w	r3, r3, #3
 800527e:	2b01      	cmp	r3, #1
 8005280:	d005      	beq.n	800528e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800528a:	2b02      	cmp	r3, #2
 800528c:	d130      	bne.n	80052f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005294:	69fb      	ldr	r3, [r7, #28]
 8005296:	005b      	lsls	r3, r3, #1
 8005298:	2203      	movs	r2, #3
 800529a:	fa02 f303 	lsl.w	r3, r2, r3
 800529e:	43db      	mvns	r3, r3
 80052a0:	69ba      	ldr	r2, [r7, #24]
 80052a2:	4013      	ands	r3, r2
 80052a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	68da      	ldr	r2, [r3, #12]
 80052aa:	69fb      	ldr	r3, [r7, #28]
 80052ac:	005b      	lsls	r3, r3, #1
 80052ae:	fa02 f303 	lsl.w	r3, r2, r3
 80052b2:	69ba      	ldr	r2, [r7, #24]
 80052b4:	4313      	orrs	r3, r2
 80052b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	69ba      	ldr	r2, [r7, #24]
 80052bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80052c4:	2201      	movs	r2, #1
 80052c6:	69fb      	ldr	r3, [r7, #28]
 80052c8:	fa02 f303 	lsl.w	r3, r2, r3
 80052cc:	43db      	mvns	r3, r3
 80052ce:	69ba      	ldr	r2, [r7, #24]
 80052d0:	4013      	ands	r3, r2
 80052d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	091b      	lsrs	r3, r3, #4
 80052da:	f003 0201 	and.w	r2, r3, #1
 80052de:	69fb      	ldr	r3, [r7, #28]
 80052e0:	fa02 f303 	lsl.w	r3, r2, r3
 80052e4:	69ba      	ldr	r2, [r7, #24]
 80052e6:	4313      	orrs	r3, r2
 80052e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	69ba      	ldr	r2, [r7, #24]
 80052ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	f003 0303 	and.w	r3, r3, #3
 80052f8:	2b03      	cmp	r3, #3
 80052fa:	d017      	beq.n	800532c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	68db      	ldr	r3, [r3, #12]
 8005300:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005302:	69fb      	ldr	r3, [r7, #28]
 8005304:	005b      	lsls	r3, r3, #1
 8005306:	2203      	movs	r2, #3
 8005308:	fa02 f303 	lsl.w	r3, r2, r3
 800530c:	43db      	mvns	r3, r3
 800530e:	69ba      	ldr	r2, [r7, #24]
 8005310:	4013      	ands	r3, r2
 8005312:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	689a      	ldr	r2, [r3, #8]
 8005318:	69fb      	ldr	r3, [r7, #28]
 800531a:	005b      	lsls	r3, r3, #1
 800531c:	fa02 f303 	lsl.w	r3, r2, r3
 8005320:	69ba      	ldr	r2, [r7, #24]
 8005322:	4313      	orrs	r3, r2
 8005324:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	69ba      	ldr	r2, [r7, #24]
 800532a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	f003 0303 	and.w	r3, r3, #3
 8005334:	2b02      	cmp	r3, #2
 8005336:	d123      	bne.n	8005380 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005338:	69fb      	ldr	r3, [r7, #28]
 800533a:	08da      	lsrs	r2, r3, #3
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	3208      	adds	r2, #8
 8005340:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005344:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005346:	69fb      	ldr	r3, [r7, #28]
 8005348:	f003 0307 	and.w	r3, r3, #7
 800534c:	009b      	lsls	r3, r3, #2
 800534e:	220f      	movs	r2, #15
 8005350:	fa02 f303 	lsl.w	r3, r2, r3
 8005354:	43db      	mvns	r3, r3
 8005356:	69ba      	ldr	r2, [r7, #24]
 8005358:	4013      	ands	r3, r2
 800535a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	691a      	ldr	r2, [r3, #16]
 8005360:	69fb      	ldr	r3, [r7, #28]
 8005362:	f003 0307 	and.w	r3, r3, #7
 8005366:	009b      	lsls	r3, r3, #2
 8005368:	fa02 f303 	lsl.w	r3, r2, r3
 800536c:	69ba      	ldr	r2, [r7, #24]
 800536e:	4313      	orrs	r3, r2
 8005370:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005372:	69fb      	ldr	r3, [r7, #28]
 8005374:	08da      	lsrs	r2, r3, #3
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	3208      	adds	r2, #8
 800537a:	69b9      	ldr	r1, [r7, #24]
 800537c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005386:	69fb      	ldr	r3, [r7, #28]
 8005388:	005b      	lsls	r3, r3, #1
 800538a:	2203      	movs	r2, #3
 800538c:	fa02 f303 	lsl.w	r3, r2, r3
 8005390:	43db      	mvns	r3, r3
 8005392:	69ba      	ldr	r2, [r7, #24]
 8005394:	4013      	ands	r3, r2
 8005396:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	f003 0203 	and.w	r2, r3, #3
 80053a0:	69fb      	ldr	r3, [r7, #28]
 80053a2:	005b      	lsls	r3, r3, #1
 80053a4:	fa02 f303 	lsl.w	r3, r2, r3
 80053a8:	69ba      	ldr	r2, [r7, #24]
 80053aa:	4313      	orrs	r3, r2
 80053ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	69ba      	ldr	r2, [r7, #24]
 80053b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80053bc:	2b00      	cmp	r3, #0
 80053be:	f000 80ae 	beq.w	800551e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80053c2:	2300      	movs	r3, #0
 80053c4:	60fb      	str	r3, [r7, #12]
 80053c6:	4b5d      	ldr	r3, [pc, #372]	; (800553c <HAL_GPIO_Init+0x300>)
 80053c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053ca:	4a5c      	ldr	r2, [pc, #368]	; (800553c <HAL_GPIO_Init+0x300>)
 80053cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80053d0:	6453      	str	r3, [r2, #68]	; 0x44
 80053d2:	4b5a      	ldr	r3, [pc, #360]	; (800553c <HAL_GPIO_Init+0x300>)
 80053d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80053da:	60fb      	str	r3, [r7, #12]
 80053dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80053de:	4a58      	ldr	r2, [pc, #352]	; (8005540 <HAL_GPIO_Init+0x304>)
 80053e0:	69fb      	ldr	r3, [r7, #28]
 80053e2:	089b      	lsrs	r3, r3, #2
 80053e4:	3302      	adds	r3, #2
 80053e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80053ec:	69fb      	ldr	r3, [r7, #28]
 80053ee:	f003 0303 	and.w	r3, r3, #3
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	220f      	movs	r2, #15
 80053f6:	fa02 f303 	lsl.w	r3, r2, r3
 80053fa:	43db      	mvns	r3, r3
 80053fc:	69ba      	ldr	r2, [r7, #24]
 80053fe:	4013      	ands	r3, r2
 8005400:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	4a4f      	ldr	r2, [pc, #316]	; (8005544 <HAL_GPIO_Init+0x308>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d025      	beq.n	8005456 <HAL_GPIO_Init+0x21a>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	4a4e      	ldr	r2, [pc, #312]	; (8005548 <HAL_GPIO_Init+0x30c>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d01f      	beq.n	8005452 <HAL_GPIO_Init+0x216>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	4a4d      	ldr	r2, [pc, #308]	; (800554c <HAL_GPIO_Init+0x310>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d019      	beq.n	800544e <HAL_GPIO_Init+0x212>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	4a4c      	ldr	r2, [pc, #304]	; (8005550 <HAL_GPIO_Init+0x314>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d013      	beq.n	800544a <HAL_GPIO_Init+0x20e>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	4a4b      	ldr	r2, [pc, #300]	; (8005554 <HAL_GPIO_Init+0x318>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d00d      	beq.n	8005446 <HAL_GPIO_Init+0x20a>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	4a4a      	ldr	r2, [pc, #296]	; (8005558 <HAL_GPIO_Init+0x31c>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d007      	beq.n	8005442 <HAL_GPIO_Init+0x206>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	4a49      	ldr	r2, [pc, #292]	; (800555c <HAL_GPIO_Init+0x320>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d101      	bne.n	800543e <HAL_GPIO_Init+0x202>
 800543a:	2306      	movs	r3, #6
 800543c:	e00c      	b.n	8005458 <HAL_GPIO_Init+0x21c>
 800543e:	2307      	movs	r3, #7
 8005440:	e00a      	b.n	8005458 <HAL_GPIO_Init+0x21c>
 8005442:	2305      	movs	r3, #5
 8005444:	e008      	b.n	8005458 <HAL_GPIO_Init+0x21c>
 8005446:	2304      	movs	r3, #4
 8005448:	e006      	b.n	8005458 <HAL_GPIO_Init+0x21c>
 800544a:	2303      	movs	r3, #3
 800544c:	e004      	b.n	8005458 <HAL_GPIO_Init+0x21c>
 800544e:	2302      	movs	r3, #2
 8005450:	e002      	b.n	8005458 <HAL_GPIO_Init+0x21c>
 8005452:	2301      	movs	r3, #1
 8005454:	e000      	b.n	8005458 <HAL_GPIO_Init+0x21c>
 8005456:	2300      	movs	r3, #0
 8005458:	69fa      	ldr	r2, [r7, #28]
 800545a:	f002 0203 	and.w	r2, r2, #3
 800545e:	0092      	lsls	r2, r2, #2
 8005460:	4093      	lsls	r3, r2
 8005462:	69ba      	ldr	r2, [r7, #24]
 8005464:	4313      	orrs	r3, r2
 8005466:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005468:	4935      	ldr	r1, [pc, #212]	; (8005540 <HAL_GPIO_Init+0x304>)
 800546a:	69fb      	ldr	r3, [r7, #28]
 800546c:	089b      	lsrs	r3, r3, #2
 800546e:	3302      	adds	r3, #2
 8005470:	69ba      	ldr	r2, [r7, #24]
 8005472:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005476:	4b3a      	ldr	r3, [pc, #232]	; (8005560 <HAL_GPIO_Init+0x324>)
 8005478:	689b      	ldr	r3, [r3, #8]
 800547a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800547c:	693b      	ldr	r3, [r7, #16]
 800547e:	43db      	mvns	r3, r3
 8005480:	69ba      	ldr	r2, [r7, #24]
 8005482:	4013      	ands	r3, r2
 8005484:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800548e:	2b00      	cmp	r3, #0
 8005490:	d003      	beq.n	800549a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8005492:	69ba      	ldr	r2, [r7, #24]
 8005494:	693b      	ldr	r3, [r7, #16]
 8005496:	4313      	orrs	r3, r2
 8005498:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800549a:	4a31      	ldr	r2, [pc, #196]	; (8005560 <HAL_GPIO_Init+0x324>)
 800549c:	69bb      	ldr	r3, [r7, #24]
 800549e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80054a0:	4b2f      	ldr	r3, [pc, #188]	; (8005560 <HAL_GPIO_Init+0x324>)
 80054a2:	68db      	ldr	r3, [r3, #12]
 80054a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	43db      	mvns	r3, r3
 80054aa:	69ba      	ldr	r2, [r7, #24]
 80054ac:	4013      	ands	r3, r2
 80054ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d003      	beq.n	80054c4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80054bc:	69ba      	ldr	r2, [r7, #24]
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	4313      	orrs	r3, r2
 80054c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80054c4:	4a26      	ldr	r2, [pc, #152]	; (8005560 <HAL_GPIO_Init+0x324>)
 80054c6:	69bb      	ldr	r3, [r7, #24]
 80054c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80054ca:	4b25      	ldr	r3, [pc, #148]	; (8005560 <HAL_GPIO_Init+0x324>)
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	43db      	mvns	r3, r3
 80054d4:	69ba      	ldr	r2, [r7, #24]
 80054d6:	4013      	ands	r3, r2
 80054d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d003      	beq.n	80054ee <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80054e6:	69ba      	ldr	r2, [r7, #24]
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80054ee:	4a1c      	ldr	r2, [pc, #112]	; (8005560 <HAL_GPIO_Init+0x324>)
 80054f0:	69bb      	ldr	r3, [r7, #24]
 80054f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80054f4:	4b1a      	ldr	r3, [pc, #104]	; (8005560 <HAL_GPIO_Init+0x324>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	43db      	mvns	r3, r3
 80054fe:	69ba      	ldr	r2, [r7, #24]
 8005500:	4013      	ands	r3, r2
 8005502:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800550c:	2b00      	cmp	r3, #0
 800550e:	d003      	beq.n	8005518 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005510:	69ba      	ldr	r2, [r7, #24]
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	4313      	orrs	r3, r2
 8005516:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005518:	4a11      	ldr	r2, [pc, #68]	; (8005560 <HAL_GPIO_Init+0x324>)
 800551a:	69bb      	ldr	r3, [r7, #24]
 800551c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800551e:	69fb      	ldr	r3, [r7, #28]
 8005520:	3301      	adds	r3, #1
 8005522:	61fb      	str	r3, [r7, #28]
 8005524:	69fb      	ldr	r3, [r7, #28]
 8005526:	2b0f      	cmp	r3, #15
 8005528:	f67f ae96 	bls.w	8005258 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800552c:	bf00      	nop
 800552e:	bf00      	nop
 8005530:	3724      	adds	r7, #36	; 0x24
 8005532:	46bd      	mov	sp, r7
 8005534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005538:	4770      	bx	lr
 800553a:	bf00      	nop
 800553c:	40023800 	.word	0x40023800
 8005540:	40013800 	.word	0x40013800
 8005544:	40020000 	.word	0x40020000
 8005548:	40020400 	.word	0x40020400
 800554c:	40020800 	.word	0x40020800
 8005550:	40020c00 	.word	0x40020c00
 8005554:	40021000 	.word	0x40021000
 8005558:	40021400 	.word	0x40021400
 800555c:	40021800 	.word	0x40021800
 8005560:	40013c00 	.word	0x40013c00

08005564 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005564:	b480      	push	{r7}
 8005566:	b085      	sub	sp, #20
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
 800556c:	460b      	mov	r3, r1
 800556e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	691a      	ldr	r2, [r3, #16]
 8005574:	887b      	ldrh	r3, [r7, #2]
 8005576:	4013      	ands	r3, r2
 8005578:	2b00      	cmp	r3, #0
 800557a:	d002      	beq.n	8005582 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800557c:	2301      	movs	r3, #1
 800557e:	73fb      	strb	r3, [r7, #15]
 8005580:	e001      	b.n	8005586 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005582:	2300      	movs	r3, #0
 8005584:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005586:	7bfb      	ldrb	r3, [r7, #15]
}
 8005588:	4618      	mov	r0, r3
 800558a:	3714      	adds	r7, #20
 800558c:	46bd      	mov	sp, r7
 800558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005592:	4770      	bx	lr

08005594 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005594:	b480      	push	{r7}
 8005596:	b083      	sub	sp, #12
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
 800559c:	460b      	mov	r3, r1
 800559e:	807b      	strh	r3, [r7, #2]
 80055a0:	4613      	mov	r3, r2
 80055a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80055a4:	787b      	ldrb	r3, [r7, #1]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d003      	beq.n	80055b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80055aa:	887a      	ldrh	r2, [r7, #2]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80055b0:	e003      	b.n	80055ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80055b2:	887b      	ldrh	r3, [r7, #2]
 80055b4:	041a      	lsls	r2, r3, #16
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	619a      	str	r2, [r3, #24]
}
 80055ba:	bf00      	nop
 80055bc:	370c      	adds	r7, #12
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr
	...

080055c8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b082      	sub	sp, #8
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	4603      	mov	r3, r0
 80055d0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80055d2:	4b08      	ldr	r3, [pc, #32]	; (80055f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80055d4:	695a      	ldr	r2, [r3, #20]
 80055d6:	88fb      	ldrh	r3, [r7, #6]
 80055d8:	4013      	ands	r3, r2
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d006      	beq.n	80055ec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80055de:	4a05      	ldr	r2, [pc, #20]	; (80055f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80055e0:	88fb      	ldrh	r3, [r7, #6]
 80055e2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80055e4:	88fb      	ldrh	r3, [r7, #6]
 80055e6:	4618      	mov	r0, r3
 80055e8:	f7fd f81a 	bl	8002620 <HAL_GPIO_EXTI_Callback>
  }
}
 80055ec:	bf00      	nop
 80055ee:	3708      	adds	r7, #8
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}
 80055f4:	40013c00 	.word	0x40013c00

080055f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b084      	sub	sp, #16
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
 8005600:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d101      	bne.n	800560c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	e0cc      	b.n	80057a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800560c:	4b68      	ldr	r3, [pc, #416]	; (80057b0 <HAL_RCC_ClockConfig+0x1b8>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 030f 	and.w	r3, r3, #15
 8005614:	683a      	ldr	r2, [r7, #0]
 8005616:	429a      	cmp	r2, r3
 8005618:	d90c      	bls.n	8005634 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800561a:	4b65      	ldr	r3, [pc, #404]	; (80057b0 <HAL_RCC_ClockConfig+0x1b8>)
 800561c:	683a      	ldr	r2, [r7, #0]
 800561e:	b2d2      	uxtb	r2, r2
 8005620:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005622:	4b63      	ldr	r3, [pc, #396]	; (80057b0 <HAL_RCC_ClockConfig+0x1b8>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f003 030f 	and.w	r3, r3, #15
 800562a:	683a      	ldr	r2, [r7, #0]
 800562c:	429a      	cmp	r2, r3
 800562e:	d001      	beq.n	8005634 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005630:	2301      	movs	r3, #1
 8005632:	e0b8      	b.n	80057a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 0302 	and.w	r3, r3, #2
 800563c:	2b00      	cmp	r3, #0
 800563e:	d020      	beq.n	8005682 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f003 0304 	and.w	r3, r3, #4
 8005648:	2b00      	cmp	r3, #0
 800564a:	d005      	beq.n	8005658 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800564c:	4b59      	ldr	r3, [pc, #356]	; (80057b4 <HAL_RCC_ClockConfig+0x1bc>)
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	4a58      	ldr	r2, [pc, #352]	; (80057b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005652:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005656:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f003 0308 	and.w	r3, r3, #8
 8005660:	2b00      	cmp	r3, #0
 8005662:	d005      	beq.n	8005670 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005664:	4b53      	ldr	r3, [pc, #332]	; (80057b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005666:	689b      	ldr	r3, [r3, #8]
 8005668:	4a52      	ldr	r2, [pc, #328]	; (80057b4 <HAL_RCC_ClockConfig+0x1bc>)
 800566a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800566e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005670:	4b50      	ldr	r3, [pc, #320]	; (80057b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	689b      	ldr	r3, [r3, #8]
 800567c:	494d      	ldr	r1, [pc, #308]	; (80057b4 <HAL_RCC_ClockConfig+0x1bc>)
 800567e:	4313      	orrs	r3, r2
 8005680:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f003 0301 	and.w	r3, r3, #1
 800568a:	2b00      	cmp	r3, #0
 800568c:	d044      	beq.n	8005718 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	2b01      	cmp	r3, #1
 8005694:	d107      	bne.n	80056a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005696:	4b47      	ldr	r3, [pc, #284]	; (80057b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d119      	bne.n	80056d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
 80056a4:	e07f      	b.n	80057a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	2b02      	cmp	r3, #2
 80056ac:	d003      	beq.n	80056b6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80056b2:	2b03      	cmp	r3, #3
 80056b4:	d107      	bne.n	80056c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056b6:	4b3f      	ldr	r3, [pc, #252]	; (80057b4 <HAL_RCC_ClockConfig+0x1bc>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d109      	bne.n	80056d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e06f      	b.n	80057a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056c6:	4b3b      	ldr	r3, [pc, #236]	; (80057b4 <HAL_RCC_ClockConfig+0x1bc>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f003 0302 	and.w	r3, r3, #2
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d101      	bne.n	80056d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	e067      	b.n	80057a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80056d6:	4b37      	ldr	r3, [pc, #220]	; (80057b4 <HAL_RCC_ClockConfig+0x1bc>)
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	f023 0203 	bic.w	r2, r3, #3
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	4934      	ldr	r1, [pc, #208]	; (80057b4 <HAL_RCC_ClockConfig+0x1bc>)
 80056e4:	4313      	orrs	r3, r2
 80056e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80056e8:	f7fe fb24 	bl	8003d34 <HAL_GetTick>
 80056ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056ee:	e00a      	b.n	8005706 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056f0:	f7fe fb20 	bl	8003d34 <HAL_GetTick>
 80056f4:	4602      	mov	r2, r0
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	1ad3      	subs	r3, r2, r3
 80056fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80056fe:	4293      	cmp	r3, r2
 8005700:	d901      	bls.n	8005706 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005702:	2303      	movs	r3, #3
 8005704:	e04f      	b.n	80057a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005706:	4b2b      	ldr	r3, [pc, #172]	; (80057b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	f003 020c 	and.w	r2, r3, #12
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	009b      	lsls	r3, r3, #2
 8005714:	429a      	cmp	r2, r3
 8005716:	d1eb      	bne.n	80056f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005718:	4b25      	ldr	r3, [pc, #148]	; (80057b0 <HAL_RCC_ClockConfig+0x1b8>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f003 030f 	and.w	r3, r3, #15
 8005720:	683a      	ldr	r2, [r7, #0]
 8005722:	429a      	cmp	r2, r3
 8005724:	d20c      	bcs.n	8005740 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005726:	4b22      	ldr	r3, [pc, #136]	; (80057b0 <HAL_RCC_ClockConfig+0x1b8>)
 8005728:	683a      	ldr	r2, [r7, #0]
 800572a:	b2d2      	uxtb	r2, r2
 800572c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800572e:	4b20      	ldr	r3, [pc, #128]	; (80057b0 <HAL_RCC_ClockConfig+0x1b8>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 030f 	and.w	r3, r3, #15
 8005736:	683a      	ldr	r2, [r7, #0]
 8005738:	429a      	cmp	r2, r3
 800573a:	d001      	beq.n	8005740 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800573c:	2301      	movs	r3, #1
 800573e:	e032      	b.n	80057a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f003 0304 	and.w	r3, r3, #4
 8005748:	2b00      	cmp	r3, #0
 800574a:	d008      	beq.n	800575e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800574c:	4b19      	ldr	r3, [pc, #100]	; (80057b4 <HAL_RCC_ClockConfig+0x1bc>)
 800574e:	689b      	ldr	r3, [r3, #8]
 8005750:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	68db      	ldr	r3, [r3, #12]
 8005758:	4916      	ldr	r1, [pc, #88]	; (80057b4 <HAL_RCC_ClockConfig+0x1bc>)
 800575a:	4313      	orrs	r3, r2
 800575c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f003 0308 	and.w	r3, r3, #8
 8005766:	2b00      	cmp	r3, #0
 8005768:	d009      	beq.n	800577e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800576a:	4b12      	ldr	r3, [pc, #72]	; (80057b4 <HAL_RCC_ClockConfig+0x1bc>)
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	691b      	ldr	r3, [r3, #16]
 8005776:	00db      	lsls	r3, r3, #3
 8005778:	490e      	ldr	r1, [pc, #56]	; (80057b4 <HAL_RCC_ClockConfig+0x1bc>)
 800577a:	4313      	orrs	r3, r2
 800577c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800577e:	f000 f855 	bl	800582c <HAL_RCC_GetSysClockFreq>
 8005782:	4602      	mov	r2, r0
 8005784:	4b0b      	ldr	r3, [pc, #44]	; (80057b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	091b      	lsrs	r3, r3, #4
 800578a:	f003 030f 	and.w	r3, r3, #15
 800578e:	490a      	ldr	r1, [pc, #40]	; (80057b8 <HAL_RCC_ClockConfig+0x1c0>)
 8005790:	5ccb      	ldrb	r3, [r1, r3]
 8005792:	fa22 f303 	lsr.w	r3, r2, r3
 8005796:	4a09      	ldr	r2, [pc, #36]	; (80057bc <HAL_RCC_ClockConfig+0x1c4>)
 8005798:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800579a:	4b09      	ldr	r3, [pc, #36]	; (80057c0 <HAL_RCC_ClockConfig+0x1c8>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4618      	mov	r0, r3
 80057a0:	f7fe fa84 	bl	8003cac <HAL_InitTick>

  return HAL_OK;
 80057a4:	2300      	movs	r3, #0
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3710      	adds	r7, #16
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
 80057ae:	bf00      	nop
 80057b0:	40023c00 	.word	0x40023c00
 80057b4:	40023800 	.word	0x40023800
 80057b8:	0800c584 	.word	0x0800c584
 80057bc:	2000001c 	.word	0x2000001c
 80057c0:	20000020 	.word	0x20000020

080057c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80057c4:	b480      	push	{r7}
 80057c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80057c8:	4b03      	ldr	r3, [pc, #12]	; (80057d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80057ca:	681b      	ldr	r3, [r3, #0]
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	46bd      	mov	sp, r7
 80057d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d4:	4770      	bx	lr
 80057d6:	bf00      	nop
 80057d8:	2000001c 	.word	0x2000001c

080057dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80057e0:	f7ff fff0 	bl	80057c4 <HAL_RCC_GetHCLKFreq>
 80057e4:	4602      	mov	r2, r0
 80057e6:	4b05      	ldr	r3, [pc, #20]	; (80057fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80057e8:	689b      	ldr	r3, [r3, #8]
 80057ea:	0a9b      	lsrs	r3, r3, #10
 80057ec:	f003 0307 	and.w	r3, r3, #7
 80057f0:	4903      	ldr	r1, [pc, #12]	; (8005800 <HAL_RCC_GetPCLK1Freq+0x24>)
 80057f2:	5ccb      	ldrb	r3, [r1, r3]
 80057f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	bd80      	pop	{r7, pc}
 80057fc:	40023800 	.word	0x40023800
 8005800:	0800c594 	.word	0x0800c594

08005804 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005808:	f7ff ffdc 	bl	80057c4 <HAL_RCC_GetHCLKFreq>
 800580c:	4602      	mov	r2, r0
 800580e:	4b05      	ldr	r3, [pc, #20]	; (8005824 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	0b5b      	lsrs	r3, r3, #13
 8005814:	f003 0307 	and.w	r3, r3, #7
 8005818:	4903      	ldr	r1, [pc, #12]	; (8005828 <HAL_RCC_GetPCLK2Freq+0x24>)
 800581a:	5ccb      	ldrb	r3, [r1, r3]
 800581c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005820:	4618      	mov	r0, r3
 8005822:	bd80      	pop	{r7, pc}
 8005824:	40023800 	.word	0x40023800
 8005828:	0800c594 	.word	0x0800c594

0800582c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800582c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005830:	b0ae      	sub	sp, #184	; 0xb8
 8005832:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005834:	2300      	movs	r3, #0
 8005836:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800583a:	2300      	movs	r3, #0
 800583c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8005840:	2300      	movs	r3, #0
 8005842:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8005846:	2300      	movs	r3, #0
 8005848:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 800584c:	2300      	movs	r3, #0
 800584e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005852:	4bcb      	ldr	r3, [pc, #812]	; (8005b80 <HAL_RCC_GetSysClockFreq+0x354>)
 8005854:	689b      	ldr	r3, [r3, #8]
 8005856:	f003 030c 	and.w	r3, r3, #12
 800585a:	2b0c      	cmp	r3, #12
 800585c:	f200 8206 	bhi.w	8005c6c <HAL_RCC_GetSysClockFreq+0x440>
 8005860:	a201      	add	r2, pc, #4	; (adr r2, 8005868 <HAL_RCC_GetSysClockFreq+0x3c>)
 8005862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005866:	bf00      	nop
 8005868:	0800589d 	.word	0x0800589d
 800586c:	08005c6d 	.word	0x08005c6d
 8005870:	08005c6d 	.word	0x08005c6d
 8005874:	08005c6d 	.word	0x08005c6d
 8005878:	080058a5 	.word	0x080058a5
 800587c:	08005c6d 	.word	0x08005c6d
 8005880:	08005c6d 	.word	0x08005c6d
 8005884:	08005c6d 	.word	0x08005c6d
 8005888:	080058ad 	.word	0x080058ad
 800588c:	08005c6d 	.word	0x08005c6d
 8005890:	08005c6d 	.word	0x08005c6d
 8005894:	08005c6d 	.word	0x08005c6d
 8005898:	08005a9d 	.word	0x08005a9d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800589c:	4bb9      	ldr	r3, [pc, #740]	; (8005b84 <HAL_RCC_GetSysClockFreq+0x358>)
 800589e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80058a2:	e1e7      	b.n	8005c74 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80058a4:	4bb8      	ldr	r3, [pc, #736]	; (8005b88 <HAL_RCC_GetSysClockFreq+0x35c>)
 80058a6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80058aa:	e1e3      	b.n	8005c74 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80058ac:	4bb4      	ldr	r3, [pc, #720]	; (8005b80 <HAL_RCC_GetSysClockFreq+0x354>)
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80058b4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80058b8:	4bb1      	ldr	r3, [pc, #708]	; (8005b80 <HAL_RCC_GetSysClockFreq+0x354>)
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d071      	beq.n	80059a8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80058c4:	4bae      	ldr	r3, [pc, #696]	; (8005b80 <HAL_RCC_GetSysClockFreq+0x354>)
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	099b      	lsrs	r3, r3, #6
 80058ca:	2200      	movs	r2, #0
 80058cc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80058d0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80058d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80058d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058dc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80058e0:	2300      	movs	r3, #0
 80058e2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80058e6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80058ea:	4622      	mov	r2, r4
 80058ec:	462b      	mov	r3, r5
 80058ee:	f04f 0000 	mov.w	r0, #0
 80058f2:	f04f 0100 	mov.w	r1, #0
 80058f6:	0159      	lsls	r1, r3, #5
 80058f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80058fc:	0150      	lsls	r0, r2, #5
 80058fe:	4602      	mov	r2, r0
 8005900:	460b      	mov	r3, r1
 8005902:	4621      	mov	r1, r4
 8005904:	1a51      	subs	r1, r2, r1
 8005906:	6439      	str	r1, [r7, #64]	; 0x40
 8005908:	4629      	mov	r1, r5
 800590a:	eb63 0301 	sbc.w	r3, r3, r1
 800590e:	647b      	str	r3, [r7, #68]	; 0x44
 8005910:	f04f 0200 	mov.w	r2, #0
 8005914:	f04f 0300 	mov.w	r3, #0
 8005918:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 800591c:	4649      	mov	r1, r9
 800591e:	018b      	lsls	r3, r1, #6
 8005920:	4641      	mov	r1, r8
 8005922:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005926:	4641      	mov	r1, r8
 8005928:	018a      	lsls	r2, r1, #6
 800592a:	4641      	mov	r1, r8
 800592c:	1a51      	subs	r1, r2, r1
 800592e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005930:	4649      	mov	r1, r9
 8005932:	eb63 0301 	sbc.w	r3, r3, r1
 8005936:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005938:	f04f 0200 	mov.w	r2, #0
 800593c:	f04f 0300 	mov.w	r3, #0
 8005940:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8005944:	4649      	mov	r1, r9
 8005946:	00cb      	lsls	r3, r1, #3
 8005948:	4641      	mov	r1, r8
 800594a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800594e:	4641      	mov	r1, r8
 8005950:	00ca      	lsls	r2, r1, #3
 8005952:	4610      	mov	r0, r2
 8005954:	4619      	mov	r1, r3
 8005956:	4603      	mov	r3, r0
 8005958:	4622      	mov	r2, r4
 800595a:	189b      	adds	r3, r3, r2
 800595c:	633b      	str	r3, [r7, #48]	; 0x30
 800595e:	462b      	mov	r3, r5
 8005960:	460a      	mov	r2, r1
 8005962:	eb42 0303 	adc.w	r3, r2, r3
 8005966:	637b      	str	r3, [r7, #52]	; 0x34
 8005968:	f04f 0200 	mov.w	r2, #0
 800596c:	f04f 0300 	mov.w	r3, #0
 8005970:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005974:	4629      	mov	r1, r5
 8005976:	024b      	lsls	r3, r1, #9
 8005978:	4621      	mov	r1, r4
 800597a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800597e:	4621      	mov	r1, r4
 8005980:	024a      	lsls	r2, r1, #9
 8005982:	4610      	mov	r0, r2
 8005984:	4619      	mov	r1, r3
 8005986:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800598a:	2200      	movs	r2, #0
 800598c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005990:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005994:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8005998:	f7fb f996 	bl	8000cc8 <__aeabi_uldivmod>
 800599c:	4602      	mov	r2, r0
 800599e:	460b      	mov	r3, r1
 80059a0:	4613      	mov	r3, r2
 80059a2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80059a6:	e067      	b.n	8005a78 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059a8:	4b75      	ldr	r3, [pc, #468]	; (8005b80 <HAL_RCC_GetSysClockFreq+0x354>)
 80059aa:	685b      	ldr	r3, [r3, #4]
 80059ac:	099b      	lsrs	r3, r3, #6
 80059ae:	2200      	movs	r2, #0
 80059b0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80059b4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80059b8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80059bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059c0:	67bb      	str	r3, [r7, #120]	; 0x78
 80059c2:	2300      	movs	r3, #0
 80059c4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80059c6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80059ca:	4622      	mov	r2, r4
 80059cc:	462b      	mov	r3, r5
 80059ce:	f04f 0000 	mov.w	r0, #0
 80059d2:	f04f 0100 	mov.w	r1, #0
 80059d6:	0159      	lsls	r1, r3, #5
 80059d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80059dc:	0150      	lsls	r0, r2, #5
 80059de:	4602      	mov	r2, r0
 80059e0:	460b      	mov	r3, r1
 80059e2:	4621      	mov	r1, r4
 80059e4:	1a51      	subs	r1, r2, r1
 80059e6:	62b9      	str	r1, [r7, #40]	; 0x28
 80059e8:	4629      	mov	r1, r5
 80059ea:	eb63 0301 	sbc.w	r3, r3, r1
 80059ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059f0:	f04f 0200 	mov.w	r2, #0
 80059f4:	f04f 0300 	mov.w	r3, #0
 80059f8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80059fc:	4649      	mov	r1, r9
 80059fe:	018b      	lsls	r3, r1, #6
 8005a00:	4641      	mov	r1, r8
 8005a02:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005a06:	4641      	mov	r1, r8
 8005a08:	018a      	lsls	r2, r1, #6
 8005a0a:	4641      	mov	r1, r8
 8005a0c:	ebb2 0a01 	subs.w	sl, r2, r1
 8005a10:	4649      	mov	r1, r9
 8005a12:	eb63 0b01 	sbc.w	fp, r3, r1
 8005a16:	f04f 0200 	mov.w	r2, #0
 8005a1a:	f04f 0300 	mov.w	r3, #0
 8005a1e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005a22:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005a26:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005a2a:	4692      	mov	sl, r2
 8005a2c:	469b      	mov	fp, r3
 8005a2e:	4623      	mov	r3, r4
 8005a30:	eb1a 0303 	adds.w	r3, sl, r3
 8005a34:	623b      	str	r3, [r7, #32]
 8005a36:	462b      	mov	r3, r5
 8005a38:	eb4b 0303 	adc.w	r3, fp, r3
 8005a3c:	627b      	str	r3, [r7, #36]	; 0x24
 8005a3e:	f04f 0200 	mov.w	r2, #0
 8005a42:	f04f 0300 	mov.w	r3, #0
 8005a46:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8005a4a:	4629      	mov	r1, r5
 8005a4c:	028b      	lsls	r3, r1, #10
 8005a4e:	4621      	mov	r1, r4
 8005a50:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005a54:	4621      	mov	r1, r4
 8005a56:	028a      	lsls	r2, r1, #10
 8005a58:	4610      	mov	r0, r2
 8005a5a:	4619      	mov	r1, r3
 8005a5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005a60:	2200      	movs	r2, #0
 8005a62:	673b      	str	r3, [r7, #112]	; 0x70
 8005a64:	677a      	str	r2, [r7, #116]	; 0x74
 8005a66:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8005a6a:	f7fb f92d 	bl	8000cc8 <__aeabi_uldivmod>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	460b      	mov	r3, r1
 8005a72:	4613      	mov	r3, r2
 8005a74:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005a78:	4b41      	ldr	r3, [pc, #260]	; (8005b80 <HAL_RCC_GetSysClockFreq+0x354>)
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	0c1b      	lsrs	r3, r3, #16
 8005a7e:	f003 0303 	and.w	r3, r3, #3
 8005a82:	3301      	adds	r3, #1
 8005a84:	005b      	lsls	r3, r3, #1
 8005a86:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8005a8a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005a8e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005a92:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a96:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8005a9a:	e0eb      	b.n	8005c74 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005a9c:	4b38      	ldr	r3, [pc, #224]	; (8005b80 <HAL_RCC_GetSysClockFreq+0x354>)
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005aa4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005aa8:	4b35      	ldr	r3, [pc, #212]	; (8005b80 <HAL_RCC_GetSysClockFreq+0x354>)
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d06b      	beq.n	8005b8c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ab4:	4b32      	ldr	r3, [pc, #200]	; (8005b80 <HAL_RCC_GetSysClockFreq+0x354>)
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	099b      	lsrs	r3, r3, #6
 8005aba:	2200      	movs	r2, #0
 8005abc:	66bb      	str	r3, [r7, #104]	; 0x68
 8005abe:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005ac0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005ac2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ac6:	663b      	str	r3, [r7, #96]	; 0x60
 8005ac8:	2300      	movs	r3, #0
 8005aca:	667b      	str	r3, [r7, #100]	; 0x64
 8005acc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8005ad0:	4622      	mov	r2, r4
 8005ad2:	462b      	mov	r3, r5
 8005ad4:	f04f 0000 	mov.w	r0, #0
 8005ad8:	f04f 0100 	mov.w	r1, #0
 8005adc:	0159      	lsls	r1, r3, #5
 8005ade:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005ae2:	0150      	lsls	r0, r2, #5
 8005ae4:	4602      	mov	r2, r0
 8005ae6:	460b      	mov	r3, r1
 8005ae8:	4621      	mov	r1, r4
 8005aea:	1a51      	subs	r1, r2, r1
 8005aec:	61b9      	str	r1, [r7, #24]
 8005aee:	4629      	mov	r1, r5
 8005af0:	eb63 0301 	sbc.w	r3, r3, r1
 8005af4:	61fb      	str	r3, [r7, #28]
 8005af6:	f04f 0200 	mov.w	r2, #0
 8005afa:	f04f 0300 	mov.w	r3, #0
 8005afe:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8005b02:	4659      	mov	r1, fp
 8005b04:	018b      	lsls	r3, r1, #6
 8005b06:	4651      	mov	r1, sl
 8005b08:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005b0c:	4651      	mov	r1, sl
 8005b0e:	018a      	lsls	r2, r1, #6
 8005b10:	4651      	mov	r1, sl
 8005b12:	ebb2 0801 	subs.w	r8, r2, r1
 8005b16:	4659      	mov	r1, fp
 8005b18:	eb63 0901 	sbc.w	r9, r3, r1
 8005b1c:	f04f 0200 	mov.w	r2, #0
 8005b20:	f04f 0300 	mov.w	r3, #0
 8005b24:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b28:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b2c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b30:	4690      	mov	r8, r2
 8005b32:	4699      	mov	r9, r3
 8005b34:	4623      	mov	r3, r4
 8005b36:	eb18 0303 	adds.w	r3, r8, r3
 8005b3a:	613b      	str	r3, [r7, #16]
 8005b3c:	462b      	mov	r3, r5
 8005b3e:	eb49 0303 	adc.w	r3, r9, r3
 8005b42:	617b      	str	r3, [r7, #20]
 8005b44:	f04f 0200 	mov.w	r2, #0
 8005b48:	f04f 0300 	mov.w	r3, #0
 8005b4c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8005b50:	4629      	mov	r1, r5
 8005b52:	024b      	lsls	r3, r1, #9
 8005b54:	4621      	mov	r1, r4
 8005b56:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005b5a:	4621      	mov	r1, r4
 8005b5c:	024a      	lsls	r2, r1, #9
 8005b5e:	4610      	mov	r0, r2
 8005b60:	4619      	mov	r1, r3
 8005b62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005b66:	2200      	movs	r2, #0
 8005b68:	65bb      	str	r3, [r7, #88]	; 0x58
 8005b6a:	65fa      	str	r2, [r7, #92]	; 0x5c
 8005b6c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005b70:	f7fb f8aa 	bl	8000cc8 <__aeabi_uldivmod>
 8005b74:	4602      	mov	r2, r0
 8005b76:	460b      	mov	r3, r1
 8005b78:	4613      	mov	r3, r2
 8005b7a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005b7e:	e065      	b.n	8005c4c <HAL_RCC_GetSysClockFreq+0x420>
 8005b80:	40023800 	.word	0x40023800
 8005b84:	00f42400 	.word	0x00f42400
 8005b88:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b8c:	4b3d      	ldr	r3, [pc, #244]	; (8005c84 <HAL_RCC_GetSysClockFreq+0x458>)
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	099b      	lsrs	r3, r3, #6
 8005b92:	2200      	movs	r2, #0
 8005b94:	4618      	mov	r0, r3
 8005b96:	4611      	mov	r1, r2
 8005b98:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005b9c:	653b      	str	r3, [r7, #80]	; 0x50
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	657b      	str	r3, [r7, #84]	; 0x54
 8005ba2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8005ba6:	4642      	mov	r2, r8
 8005ba8:	464b      	mov	r3, r9
 8005baa:	f04f 0000 	mov.w	r0, #0
 8005bae:	f04f 0100 	mov.w	r1, #0
 8005bb2:	0159      	lsls	r1, r3, #5
 8005bb4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005bb8:	0150      	lsls	r0, r2, #5
 8005bba:	4602      	mov	r2, r0
 8005bbc:	460b      	mov	r3, r1
 8005bbe:	4641      	mov	r1, r8
 8005bc0:	1a51      	subs	r1, r2, r1
 8005bc2:	60b9      	str	r1, [r7, #8]
 8005bc4:	4649      	mov	r1, r9
 8005bc6:	eb63 0301 	sbc.w	r3, r3, r1
 8005bca:	60fb      	str	r3, [r7, #12]
 8005bcc:	f04f 0200 	mov.w	r2, #0
 8005bd0:	f04f 0300 	mov.w	r3, #0
 8005bd4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8005bd8:	4659      	mov	r1, fp
 8005bda:	018b      	lsls	r3, r1, #6
 8005bdc:	4651      	mov	r1, sl
 8005bde:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005be2:	4651      	mov	r1, sl
 8005be4:	018a      	lsls	r2, r1, #6
 8005be6:	4651      	mov	r1, sl
 8005be8:	1a54      	subs	r4, r2, r1
 8005bea:	4659      	mov	r1, fp
 8005bec:	eb63 0501 	sbc.w	r5, r3, r1
 8005bf0:	f04f 0200 	mov.w	r2, #0
 8005bf4:	f04f 0300 	mov.w	r3, #0
 8005bf8:	00eb      	lsls	r3, r5, #3
 8005bfa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005bfe:	00e2      	lsls	r2, r4, #3
 8005c00:	4614      	mov	r4, r2
 8005c02:	461d      	mov	r5, r3
 8005c04:	4643      	mov	r3, r8
 8005c06:	18e3      	adds	r3, r4, r3
 8005c08:	603b      	str	r3, [r7, #0]
 8005c0a:	464b      	mov	r3, r9
 8005c0c:	eb45 0303 	adc.w	r3, r5, r3
 8005c10:	607b      	str	r3, [r7, #4]
 8005c12:	f04f 0200 	mov.w	r2, #0
 8005c16:	f04f 0300 	mov.w	r3, #0
 8005c1a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005c1e:	4629      	mov	r1, r5
 8005c20:	028b      	lsls	r3, r1, #10
 8005c22:	4621      	mov	r1, r4
 8005c24:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005c28:	4621      	mov	r1, r4
 8005c2a:	028a      	lsls	r2, r1, #10
 8005c2c:	4610      	mov	r0, r2
 8005c2e:	4619      	mov	r1, r3
 8005c30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005c34:	2200      	movs	r2, #0
 8005c36:	64bb      	str	r3, [r7, #72]	; 0x48
 8005c38:	64fa      	str	r2, [r7, #76]	; 0x4c
 8005c3a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005c3e:	f7fb f843 	bl	8000cc8 <__aeabi_uldivmod>
 8005c42:	4602      	mov	r2, r0
 8005c44:	460b      	mov	r3, r1
 8005c46:	4613      	mov	r3, r2
 8005c48:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005c4c:	4b0d      	ldr	r3, [pc, #52]	; (8005c84 <HAL_RCC_GetSysClockFreq+0x458>)
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	0f1b      	lsrs	r3, r3, #28
 8005c52:	f003 0307 	and.w	r3, r3, #7
 8005c56:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8005c5a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005c5e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005c62:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c66:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8005c6a:	e003      	b.n	8005c74 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005c6c:	4b06      	ldr	r3, [pc, #24]	; (8005c88 <HAL_RCC_GetSysClockFreq+0x45c>)
 8005c6e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8005c72:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c74:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	37b8      	adds	r7, #184	; 0xb8
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c82:	bf00      	nop
 8005c84:	40023800 	.word	0x40023800
 8005c88:	00f42400 	.word	0x00f42400

08005c8c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b086      	sub	sp, #24
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d101      	bne.n	8005c9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	e28d      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f003 0301 	and.w	r3, r3, #1
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	f000 8083 	beq.w	8005db2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005cac:	4b94      	ldr	r3, [pc, #592]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005cae:	689b      	ldr	r3, [r3, #8]
 8005cb0:	f003 030c 	and.w	r3, r3, #12
 8005cb4:	2b04      	cmp	r3, #4
 8005cb6:	d019      	beq.n	8005cec <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005cb8:	4b91      	ldr	r3, [pc, #580]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005cc0:	2b08      	cmp	r3, #8
 8005cc2:	d106      	bne.n	8005cd2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005cc4:	4b8e      	ldr	r3, [pc, #568]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ccc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005cd0:	d00c      	beq.n	8005cec <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005cd2:	4b8b      	ldr	r3, [pc, #556]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005cda:	2b0c      	cmp	r3, #12
 8005cdc:	d112      	bne.n	8005d04 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005cde:	4b88      	ldr	r3, [pc, #544]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005ce0:	685b      	ldr	r3, [r3, #4]
 8005ce2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ce6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005cea:	d10b      	bne.n	8005d04 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005cec:	4b84      	ldr	r3, [pc, #528]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d05b      	beq.n	8005db0 <HAL_RCC_OscConfig+0x124>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d157      	bne.n	8005db0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005d00:	2301      	movs	r3, #1
 8005d02:	e25a      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d0c:	d106      	bne.n	8005d1c <HAL_RCC_OscConfig+0x90>
 8005d0e:	4b7c      	ldr	r3, [pc, #496]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a7b      	ldr	r2, [pc, #492]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005d14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d18:	6013      	str	r3, [r2, #0]
 8005d1a:	e01d      	b.n	8005d58 <HAL_RCC_OscConfig+0xcc>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	685b      	ldr	r3, [r3, #4]
 8005d20:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d24:	d10c      	bne.n	8005d40 <HAL_RCC_OscConfig+0xb4>
 8005d26:	4b76      	ldr	r3, [pc, #472]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a75      	ldr	r2, [pc, #468]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005d2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d30:	6013      	str	r3, [r2, #0]
 8005d32:	4b73      	ldr	r3, [pc, #460]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4a72      	ldr	r2, [pc, #456]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005d38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d3c:	6013      	str	r3, [r2, #0]
 8005d3e:	e00b      	b.n	8005d58 <HAL_RCC_OscConfig+0xcc>
 8005d40:	4b6f      	ldr	r3, [pc, #444]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a6e      	ldr	r2, [pc, #440]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005d46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d4a:	6013      	str	r3, [r2, #0]
 8005d4c:	4b6c      	ldr	r3, [pc, #432]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a6b      	ldr	r2, [pc, #428]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005d52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d013      	beq.n	8005d88 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d60:	f7fd ffe8 	bl	8003d34 <HAL_GetTick>
 8005d64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d66:	e008      	b.n	8005d7a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d68:	f7fd ffe4 	bl	8003d34 <HAL_GetTick>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	1ad3      	subs	r3, r2, r3
 8005d72:	2b64      	cmp	r3, #100	; 0x64
 8005d74:	d901      	bls.n	8005d7a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8005d76:	2303      	movs	r3, #3
 8005d78:	e21f      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d7a:	4b61      	ldr	r3, [pc, #388]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d0f0      	beq.n	8005d68 <HAL_RCC_OscConfig+0xdc>
 8005d86:	e014      	b.n	8005db2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d88:	f7fd ffd4 	bl	8003d34 <HAL_GetTick>
 8005d8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d8e:	e008      	b.n	8005da2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d90:	f7fd ffd0 	bl	8003d34 <HAL_GetTick>
 8005d94:	4602      	mov	r2, r0
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	1ad3      	subs	r3, r2, r3
 8005d9a:	2b64      	cmp	r3, #100	; 0x64
 8005d9c:	d901      	bls.n	8005da2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8005d9e:	2303      	movs	r3, #3
 8005da0:	e20b      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005da2:	4b57      	ldr	r3, [pc, #348]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d1f0      	bne.n	8005d90 <HAL_RCC_OscConfig+0x104>
 8005dae:	e000      	b.n	8005db2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005db0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f003 0302 	and.w	r3, r3, #2
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d06f      	beq.n	8005e9e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005dbe:	4b50      	ldr	r3, [pc, #320]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005dc0:	689b      	ldr	r3, [r3, #8]
 8005dc2:	f003 030c 	and.w	r3, r3, #12
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d017      	beq.n	8005dfa <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005dca:	4b4d      	ldr	r3, [pc, #308]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005dcc:	689b      	ldr	r3, [r3, #8]
 8005dce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005dd2:	2b08      	cmp	r3, #8
 8005dd4:	d105      	bne.n	8005de2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005dd6:	4b4a      	ldr	r3, [pc, #296]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d00b      	beq.n	8005dfa <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005de2:	4b47      	ldr	r3, [pc, #284]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005de4:	689b      	ldr	r3, [r3, #8]
 8005de6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005dea:	2b0c      	cmp	r3, #12
 8005dec:	d11c      	bne.n	8005e28 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005dee:	4b44      	ldr	r3, [pc, #272]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d116      	bne.n	8005e28 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005dfa:	4b41      	ldr	r3, [pc, #260]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f003 0302 	and.w	r3, r3, #2
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d005      	beq.n	8005e12 <HAL_RCC_OscConfig+0x186>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	68db      	ldr	r3, [r3, #12]
 8005e0a:	2b01      	cmp	r3, #1
 8005e0c:	d001      	beq.n	8005e12 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005e0e:	2301      	movs	r3, #1
 8005e10:	e1d3      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e12:	4b3b      	ldr	r3, [pc, #236]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	691b      	ldr	r3, [r3, #16]
 8005e1e:	00db      	lsls	r3, r3, #3
 8005e20:	4937      	ldr	r1, [pc, #220]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005e22:	4313      	orrs	r3, r2
 8005e24:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e26:	e03a      	b.n	8005e9e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	68db      	ldr	r3, [r3, #12]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d020      	beq.n	8005e72 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e30:	4b34      	ldr	r3, [pc, #208]	; (8005f04 <HAL_RCC_OscConfig+0x278>)
 8005e32:	2201      	movs	r2, #1
 8005e34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e36:	f7fd ff7d 	bl	8003d34 <HAL_GetTick>
 8005e3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e3c:	e008      	b.n	8005e50 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e3e:	f7fd ff79 	bl	8003d34 <HAL_GetTick>
 8005e42:	4602      	mov	r2, r0
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	1ad3      	subs	r3, r2, r3
 8005e48:	2b02      	cmp	r3, #2
 8005e4a:	d901      	bls.n	8005e50 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8005e4c:	2303      	movs	r3, #3
 8005e4e:	e1b4      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e50:	4b2b      	ldr	r3, [pc, #172]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f003 0302 	and.w	r3, r3, #2
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d0f0      	beq.n	8005e3e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e5c:	4b28      	ldr	r3, [pc, #160]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	691b      	ldr	r3, [r3, #16]
 8005e68:	00db      	lsls	r3, r3, #3
 8005e6a:	4925      	ldr	r1, [pc, #148]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	600b      	str	r3, [r1, #0]
 8005e70:	e015      	b.n	8005e9e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e72:	4b24      	ldr	r3, [pc, #144]	; (8005f04 <HAL_RCC_OscConfig+0x278>)
 8005e74:	2200      	movs	r2, #0
 8005e76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e78:	f7fd ff5c 	bl	8003d34 <HAL_GetTick>
 8005e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e7e:	e008      	b.n	8005e92 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e80:	f7fd ff58 	bl	8003d34 <HAL_GetTick>
 8005e84:	4602      	mov	r2, r0
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	1ad3      	subs	r3, r2, r3
 8005e8a:	2b02      	cmp	r3, #2
 8005e8c:	d901      	bls.n	8005e92 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005e8e:	2303      	movs	r3, #3
 8005e90:	e193      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e92:	4b1b      	ldr	r3, [pc, #108]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f003 0302 	and.w	r3, r3, #2
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d1f0      	bne.n	8005e80 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f003 0308 	and.w	r3, r3, #8
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d036      	beq.n	8005f18 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	695b      	ldr	r3, [r3, #20]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d016      	beq.n	8005ee0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005eb2:	4b15      	ldr	r3, [pc, #84]	; (8005f08 <HAL_RCC_OscConfig+0x27c>)
 8005eb4:	2201      	movs	r2, #1
 8005eb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005eb8:	f7fd ff3c 	bl	8003d34 <HAL_GetTick>
 8005ebc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ebe:	e008      	b.n	8005ed2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ec0:	f7fd ff38 	bl	8003d34 <HAL_GetTick>
 8005ec4:	4602      	mov	r2, r0
 8005ec6:	693b      	ldr	r3, [r7, #16]
 8005ec8:	1ad3      	subs	r3, r2, r3
 8005eca:	2b02      	cmp	r3, #2
 8005ecc:	d901      	bls.n	8005ed2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8005ece:	2303      	movs	r3, #3
 8005ed0:	e173      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ed2:	4b0b      	ldr	r3, [pc, #44]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005ed4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ed6:	f003 0302 	and.w	r3, r3, #2
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d0f0      	beq.n	8005ec0 <HAL_RCC_OscConfig+0x234>
 8005ede:	e01b      	b.n	8005f18 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ee0:	4b09      	ldr	r3, [pc, #36]	; (8005f08 <HAL_RCC_OscConfig+0x27c>)
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ee6:	f7fd ff25 	bl	8003d34 <HAL_GetTick>
 8005eea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005eec:	e00e      	b.n	8005f0c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005eee:	f7fd ff21 	bl	8003d34 <HAL_GetTick>
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	1ad3      	subs	r3, r2, r3
 8005ef8:	2b02      	cmp	r3, #2
 8005efa:	d907      	bls.n	8005f0c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005efc:	2303      	movs	r3, #3
 8005efe:	e15c      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
 8005f00:	40023800 	.word	0x40023800
 8005f04:	42470000 	.word	0x42470000
 8005f08:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f0c:	4b8a      	ldr	r3, [pc, #552]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005f0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f10:	f003 0302 	and.w	r3, r3, #2
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d1ea      	bne.n	8005eee <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f003 0304 	and.w	r3, r3, #4
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	f000 8097 	beq.w	8006054 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f26:	2300      	movs	r3, #0
 8005f28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f2a:	4b83      	ldr	r3, [pc, #524]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d10f      	bne.n	8005f56 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f36:	2300      	movs	r3, #0
 8005f38:	60bb      	str	r3, [r7, #8]
 8005f3a:	4b7f      	ldr	r3, [pc, #508]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f3e:	4a7e      	ldr	r2, [pc, #504]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005f40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f44:	6413      	str	r3, [r2, #64]	; 0x40
 8005f46:	4b7c      	ldr	r3, [pc, #496]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f4e:	60bb      	str	r3, [r7, #8]
 8005f50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f52:	2301      	movs	r3, #1
 8005f54:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f56:	4b79      	ldr	r3, [pc, #484]	; (800613c <HAL_RCC_OscConfig+0x4b0>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d118      	bne.n	8005f94 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f62:	4b76      	ldr	r3, [pc, #472]	; (800613c <HAL_RCC_OscConfig+0x4b0>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a75      	ldr	r2, [pc, #468]	; (800613c <HAL_RCC_OscConfig+0x4b0>)
 8005f68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f6e:	f7fd fee1 	bl	8003d34 <HAL_GetTick>
 8005f72:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f74:	e008      	b.n	8005f88 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f76:	f7fd fedd 	bl	8003d34 <HAL_GetTick>
 8005f7a:	4602      	mov	r2, r0
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	1ad3      	subs	r3, r2, r3
 8005f80:	2b02      	cmp	r3, #2
 8005f82:	d901      	bls.n	8005f88 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005f84:	2303      	movs	r3, #3
 8005f86:	e118      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f88:	4b6c      	ldr	r3, [pc, #432]	; (800613c <HAL_RCC_OscConfig+0x4b0>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d0f0      	beq.n	8005f76 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	2b01      	cmp	r3, #1
 8005f9a:	d106      	bne.n	8005faa <HAL_RCC_OscConfig+0x31e>
 8005f9c:	4b66      	ldr	r3, [pc, #408]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005f9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fa0:	4a65      	ldr	r2, [pc, #404]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005fa2:	f043 0301 	orr.w	r3, r3, #1
 8005fa6:	6713      	str	r3, [r2, #112]	; 0x70
 8005fa8:	e01c      	b.n	8005fe4 <HAL_RCC_OscConfig+0x358>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	2b05      	cmp	r3, #5
 8005fb0:	d10c      	bne.n	8005fcc <HAL_RCC_OscConfig+0x340>
 8005fb2:	4b61      	ldr	r3, [pc, #388]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005fb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fb6:	4a60      	ldr	r2, [pc, #384]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005fb8:	f043 0304 	orr.w	r3, r3, #4
 8005fbc:	6713      	str	r3, [r2, #112]	; 0x70
 8005fbe:	4b5e      	ldr	r3, [pc, #376]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005fc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fc2:	4a5d      	ldr	r2, [pc, #372]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005fc4:	f043 0301 	orr.w	r3, r3, #1
 8005fc8:	6713      	str	r3, [r2, #112]	; 0x70
 8005fca:	e00b      	b.n	8005fe4 <HAL_RCC_OscConfig+0x358>
 8005fcc:	4b5a      	ldr	r3, [pc, #360]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005fce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fd0:	4a59      	ldr	r2, [pc, #356]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005fd2:	f023 0301 	bic.w	r3, r3, #1
 8005fd6:	6713      	str	r3, [r2, #112]	; 0x70
 8005fd8:	4b57      	ldr	r3, [pc, #348]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005fda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fdc:	4a56      	ldr	r2, [pc, #344]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005fde:	f023 0304 	bic.w	r3, r3, #4
 8005fe2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d015      	beq.n	8006018 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fec:	f7fd fea2 	bl	8003d34 <HAL_GetTick>
 8005ff0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ff2:	e00a      	b.n	800600a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ff4:	f7fd fe9e 	bl	8003d34 <HAL_GetTick>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	1ad3      	subs	r3, r2, r3
 8005ffe:	f241 3288 	movw	r2, #5000	; 0x1388
 8006002:	4293      	cmp	r3, r2
 8006004:	d901      	bls.n	800600a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8006006:	2303      	movs	r3, #3
 8006008:	e0d7      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800600a:	4b4b      	ldr	r3, [pc, #300]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 800600c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800600e:	f003 0302 	and.w	r3, r3, #2
 8006012:	2b00      	cmp	r3, #0
 8006014:	d0ee      	beq.n	8005ff4 <HAL_RCC_OscConfig+0x368>
 8006016:	e014      	b.n	8006042 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006018:	f7fd fe8c 	bl	8003d34 <HAL_GetTick>
 800601c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800601e:	e00a      	b.n	8006036 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006020:	f7fd fe88 	bl	8003d34 <HAL_GetTick>
 8006024:	4602      	mov	r2, r0
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	1ad3      	subs	r3, r2, r3
 800602a:	f241 3288 	movw	r2, #5000	; 0x1388
 800602e:	4293      	cmp	r3, r2
 8006030:	d901      	bls.n	8006036 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8006032:	2303      	movs	r3, #3
 8006034:	e0c1      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006036:	4b40      	ldr	r3, [pc, #256]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8006038:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800603a:	f003 0302 	and.w	r3, r3, #2
 800603e:	2b00      	cmp	r3, #0
 8006040:	d1ee      	bne.n	8006020 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006042:	7dfb      	ldrb	r3, [r7, #23]
 8006044:	2b01      	cmp	r3, #1
 8006046:	d105      	bne.n	8006054 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006048:	4b3b      	ldr	r3, [pc, #236]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 800604a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800604c:	4a3a      	ldr	r2, [pc, #232]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 800604e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006052:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	699b      	ldr	r3, [r3, #24]
 8006058:	2b00      	cmp	r3, #0
 800605a:	f000 80ad 	beq.w	80061b8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800605e:	4b36      	ldr	r3, [pc, #216]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8006060:	689b      	ldr	r3, [r3, #8]
 8006062:	f003 030c 	and.w	r3, r3, #12
 8006066:	2b08      	cmp	r3, #8
 8006068:	d060      	beq.n	800612c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	699b      	ldr	r3, [r3, #24]
 800606e:	2b02      	cmp	r3, #2
 8006070:	d145      	bne.n	80060fe <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006072:	4b33      	ldr	r3, [pc, #204]	; (8006140 <HAL_RCC_OscConfig+0x4b4>)
 8006074:	2200      	movs	r2, #0
 8006076:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006078:	f7fd fe5c 	bl	8003d34 <HAL_GetTick>
 800607c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800607e:	e008      	b.n	8006092 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006080:	f7fd fe58 	bl	8003d34 <HAL_GetTick>
 8006084:	4602      	mov	r2, r0
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	1ad3      	subs	r3, r2, r3
 800608a:	2b02      	cmp	r3, #2
 800608c:	d901      	bls.n	8006092 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800608e:	2303      	movs	r3, #3
 8006090:	e093      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006092:	4b29      	ldr	r3, [pc, #164]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800609a:	2b00      	cmp	r3, #0
 800609c:	d1f0      	bne.n	8006080 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	69da      	ldr	r2, [r3, #28]
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6a1b      	ldr	r3, [r3, #32]
 80060a6:	431a      	orrs	r2, r3
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ac:	019b      	lsls	r3, r3, #6
 80060ae:	431a      	orrs	r2, r3
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060b4:	085b      	lsrs	r3, r3, #1
 80060b6:	3b01      	subs	r3, #1
 80060b8:	041b      	lsls	r3, r3, #16
 80060ba:	431a      	orrs	r2, r3
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060c0:	061b      	lsls	r3, r3, #24
 80060c2:	431a      	orrs	r2, r3
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060c8:	071b      	lsls	r3, r3, #28
 80060ca:	491b      	ldr	r1, [pc, #108]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 80060cc:	4313      	orrs	r3, r2
 80060ce:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80060d0:	4b1b      	ldr	r3, [pc, #108]	; (8006140 <HAL_RCC_OscConfig+0x4b4>)
 80060d2:	2201      	movs	r2, #1
 80060d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060d6:	f7fd fe2d 	bl	8003d34 <HAL_GetTick>
 80060da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060dc:	e008      	b.n	80060f0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060de:	f7fd fe29 	bl	8003d34 <HAL_GetTick>
 80060e2:	4602      	mov	r2, r0
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	1ad3      	subs	r3, r2, r3
 80060e8:	2b02      	cmp	r3, #2
 80060ea:	d901      	bls.n	80060f0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80060ec:	2303      	movs	r3, #3
 80060ee:	e064      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060f0:	4b11      	ldr	r3, [pc, #68]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d0f0      	beq.n	80060de <HAL_RCC_OscConfig+0x452>
 80060fc:	e05c      	b.n	80061b8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060fe:	4b10      	ldr	r3, [pc, #64]	; (8006140 <HAL_RCC_OscConfig+0x4b4>)
 8006100:	2200      	movs	r2, #0
 8006102:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006104:	f7fd fe16 	bl	8003d34 <HAL_GetTick>
 8006108:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800610a:	e008      	b.n	800611e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800610c:	f7fd fe12 	bl	8003d34 <HAL_GetTick>
 8006110:	4602      	mov	r2, r0
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	1ad3      	subs	r3, r2, r3
 8006116:	2b02      	cmp	r3, #2
 8006118:	d901      	bls.n	800611e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800611a:	2303      	movs	r3, #3
 800611c:	e04d      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800611e:	4b06      	ldr	r3, [pc, #24]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006126:	2b00      	cmp	r3, #0
 8006128:	d1f0      	bne.n	800610c <HAL_RCC_OscConfig+0x480>
 800612a:	e045      	b.n	80061b8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	699b      	ldr	r3, [r3, #24]
 8006130:	2b01      	cmp	r3, #1
 8006132:	d107      	bne.n	8006144 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8006134:	2301      	movs	r3, #1
 8006136:	e040      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
 8006138:	40023800 	.word	0x40023800
 800613c:	40007000 	.word	0x40007000
 8006140:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006144:	4b1f      	ldr	r3, [pc, #124]	; (80061c4 <HAL_RCC_OscConfig+0x538>)
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	699b      	ldr	r3, [r3, #24]
 800614e:	2b01      	cmp	r3, #1
 8006150:	d030      	beq.n	80061b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800615c:	429a      	cmp	r2, r3
 800615e:	d129      	bne.n	80061b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800616a:	429a      	cmp	r2, r3
 800616c:	d122      	bne.n	80061b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800616e:	68fa      	ldr	r2, [r7, #12]
 8006170:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006174:	4013      	ands	r3, r2
 8006176:	687a      	ldr	r2, [r7, #4]
 8006178:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800617a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800617c:	4293      	cmp	r3, r2
 800617e:	d119      	bne.n	80061b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800618a:	085b      	lsrs	r3, r3, #1
 800618c:	3b01      	subs	r3, #1
 800618e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006190:	429a      	cmp	r2, r3
 8006192:	d10f      	bne.n	80061b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800619e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d107      	bne.n	80061b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061ae:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80061b0:	429a      	cmp	r2, r3
 80061b2:	d001      	beq.n	80061b8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80061b4:	2301      	movs	r3, #1
 80061b6:	e000      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80061b8:	2300      	movs	r3, #0
}
 80061ba:	4618      	mov	r0, r3
 80061bc:	3718      	adds	r7, #24
 80061be:	46bd      	mov	sp, r7
 80061c0:	bd80      	pop	{r7, pc}
 80061c2:	bf00      	nop
 80061c4:	40023800 	.word	0x40023800

080061c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b082      	sub	sp, #8
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d101      	bne.n	80061da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80061d6:	2301      	movs	r3, #1
 80061d8:	e03f      	b.n	800625a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061e0:	b2db      	uxtb	r3, r3
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d106      	bne.n	80061f4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2200      	movs	r2, #0
 80061ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80061ee:	6878      	ldr	r0, [r7, #4]
 80061f0:	f7fd fb8e 	bl	8003910 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2224      	movs	r2, #36	; 0x24
 80061f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	68da      	ldr	r2, [r3, #12]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800620a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800620c:	6878      	ldr	r0, [r7, #4]
 800620e:	f000 fd19 	bl	8006c44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	691a      	ldr	r2, [r3, #16]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006220:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	695a      	ldr	r2, [r3, #20]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006230:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	68da      	ldr	r2, [r3, #12]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006240:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2200      	movs	r2, #0
 8006246:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2220      	movs	r2, #32
 800624c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2220      	movs	r2, #32
 8006254:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006258:	2300      	movs	r3, #0
}
 800625a:	4618      	mov	r0, r3
 800625c:	3708      	adds	r7, #8
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}

08006262 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006262:	b480      	push	{r7}
 8006264:	b085      	sub	sp, #20
 8006266:	af00      	add	r7, sp, #0
 8006268:	60f8      	str	r0, [r7, #12]
 800626a:	60b9      	str	r1, [r7, #8]
 800626c:	4613      	mov	r3, r2
 800626e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006276:	b2db      	uxtb	r3, r3
 8006278:	2b20      	cmp	r3, #32
 800627a:	d130      	bne.n	80062de <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d002      	beq.n	8006288 <HAL_UART_Transmit_IT+0x26>
 8006282:	88fb      	ldrh	r3, [r7, #6]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d101      	bne.n	800628c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8006288:	2301      	movs	r3, #1
 800628a:	e029      	b.n	80062e0 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006292:	2b01      	cmp	r3, #1
 8006294:	d101      	bne.n	800629a <HAL_UART_Transmit_IT+0x38>
 8006296:	2302      	movs	r3, #2
 8006298:	e022      	b.n	80062e0 <HAL_UART_Transmit_IT+0x7e>
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	2201      	movs	r2, #1
 800629e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	68ba      	ldr	r2, [r7, #8]
 80062a6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	88fa      	ldrh	r2, [r7, #6]
 80062ac:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	88fa      	ldrh	r2, [r7, #6]
 80062b2:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2200      	movs	r2, #0
 80062b8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2221      	movs	r2, #33	; 0x21
 80062be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	2200      	movs	r2, #0
 80062c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	68da      	ldr	r2, [r3, #12]
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80062d8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80062da:	2300      	movs	r3, #0
 80062dc:	e000      	b.n	80062e0 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80062de:	2302      	movs	r3, #2
  }
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	3714      	adds	r7, #20
 80062e4:	46bd      	mov	sp, r7
 80062e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ea:	4770      	bx	lr

080062ec <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b084      	sub	sp, #16
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	60f8      	str	r0, [r7, #12]
 80062f4:	60b9      	str	r1, [r7, #8]
 80062f6:	4613      	mov	r3, r2
 80062f8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006300:	b2db      	uxtb	r3, r3
 8006302:	2b20      	cmp	r3, #32
 8006304:	d11d      	bne.n	8006342 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d002      	beq.n	8006312 <HAL_UART_Receive_IT+0x26>
 800630c:	88fb      	ldrh	r3, [r7, #6]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d101      	bne.n	8006316 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	e016      	b.n	8006344 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800631c:	2b01      	cmp	r3, #1
 800631e:	d101      	bne.n	8006324 <HAL_UART_Receive_IT+0x38>
 8006320:	2302      	movs	r3, #2
 8006322:	e00f      	b.n	8006344 <HAL_UART_Receive_IT+0x58>
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	2201      	movs	r2, #1
 8006328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2200      	movs	r2, #0
 8006330:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006332:	88fb      	ldrh	r3, [r7, #6]
 8006334:	461a      	mov	r2, r3
 8006336:	68b9      	ldr	r1, [r7, #8]
 8006338:	68f8      	ldr	r0, [r7, #12]
 800633a:	f000 faab 	bl	8006894 <UART_Start_Receive_IT>
 800633e:	4603      	mov	r3, r0
 8006340:	e000      	b.n	8006344 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006342:	2302      	movs	r3, #2
  }
}
 8006344:	4618      	mov	r0, r3
 8006346:	3710      	adds	r7, #16
 8006348:	46bd      	mov	sp, r7
 800634a:	bd80      	pop	{r7, pc}

0800634c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b0ba      	sub	sp, #232	; 0xe8
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	68db      	ldr	r3, [r3, #12]
 8006364:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	695b      	ldr	r3, [r3, #20]
 800636e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006372:	2300      	movs	r3, #0
 8006374:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006378:	2300      	movs	r3, #0
 800637a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800637e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006382:	f003 030f 	and.w	r3, r3, #15
 8006386:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800638a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800638e:	2b00      	cmp	r3, #0
 8006390:	d10f      	bne.n	80063b2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006392:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006396:	f003 0320 	and.w	r3, r3, #32
 800639a:	2b00      	cmp	r3, #0
 800639c:	d009      	beq.n	80063b2 <HAL_UART_IRQHandler+0x66>
 800639e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063a2:	f003 0320 	and.w	r3, r3, #32
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d003      	beq.n	80063b2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f000 fb8f 	bl	8006ace <UART_Receive_IT>
      return;
 80063b0:	e256      	b.n	8006860 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80063b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	f000 80de 	beq.w	8006578 <HAL_UART_IRQHandler+0x22c>
 80063bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80063c0:	f003 0301 	and.w	r3, r3, #1
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d106      	bne.n	80063d6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80063c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063cc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	f000 80d1 	beq.w	8006578 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80063d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063da:	f003 0301 	and.w	r3, r3, #1
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d00b      	beq.n	80063fa <HAL_UART_IRQHandler+0xae>
 80063e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d005      	beq.n	80063fa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063f2:	f043 0201 	orr.w	r2, r3, #1
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80063fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063fe:	f003 0304 	and.w	r3, r3, #4
 8006402:	2b00      	cmp	r3, #0
 8006404:	d00b      	beq.n	800641e <HAL_UART_IRQHandler+0xd2>
 8006406:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800640a:	f003 0301 	and.w	r3, r3, #1
 800640e:	2b00      	cmp	r3, #0
 8006410:	d005      	beq.n	800641e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006416:	f043 0202 	orr.w	r2, r3, #2
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800641e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006422:	f003 0302 	and.w	r3, r3, #2
 8006426:	2b00      	cmp	r3, #0
 8006428:	d00b      	beq.n	8006442 <HAL_UART_IRQHandler+0xf6>
 800642a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800642e:	f003 0301 	and.w	r3, r3, #1
 8006432:	2b00      	cmp	r3, #0
 8006434:	d005      	beq.n	8006442 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800643a:	f043 0204 	orr.w	r2, r3, #4
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006442:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006446:	f003 0308 	and.w	r3, r3, #8
 800644a:	2b00      	cmp	r3, #0
 800644c:	d011      	beq.n	8006472 <HAL_UART_IRQHandler+0x126>
 800644e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006452:	f003 0320 	and.w	r3, r3, #32
 8006456:	2b00      	cmp	r3, #0
 8006458:	d105      	bne.n	8006466 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800645a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800645e:	f003 0301 	and.w	r3, r3, #1
 8006462:	2b00      	cmp	r3, #0
 8006464:	d005      	beq.n	8006472 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800646a:	f043 0208 	orr.w	r2, r3, #8
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006476:	2b00      	cmp	r3, #0
 8006478:	f000 81ed 	beq.w	8006856 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800647c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006480:	f003 0320 	and.w	r3, r3, #32
 8006484:	2b00      	cmp	r3, #0
 8006486:	d008      	beq.n	800649a <HAL_UART_IRQHandler+0x14e>
 8006488:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800648c:	f003 0320 	and.w	r3, r3, #32
 8006490:	2b00      	cmp	r3, #0
 8006492:	d002      	beq.n	800649a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006494:	6878      	ldr	r0, [r7, #4]
 8006496:	f000 fb1a 	bl	8006ace <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	695b      	ldr	r3, [r3, #20]
 80064a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064a4:	2b40      	cmp	r3, #64	; 0x40
 80064a6:	bf0c      	ite	eq
 80064a8:	2301      	moveq	r3, #1
 80064aa:	2300      	movne	r3, #0
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064b6:	f003 0308 	and.w	r3, r3, #8
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d103      	bne.n	80064c6 <HAL_UART_IRQHandler+0x17a>
 80064be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d04f      	beq.n	8006566 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f000 fa22 	bl	8006910 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	695b      	ldr	r3, [r3, #20]
 80064d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064d6:	2b40      	cmp	r3, #64	; 0x40
 80064d8:	d141      	bne.n	800655e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	3314      	adds	r3, #20
 80064e0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80064e8:	e853 3f00 	ldrex	r3, [r3]
 80064ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80064f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80064f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80064f8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	3314      	adds	r3, #20
 8006502:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006506:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800650a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800650e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006512:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006516:	e841 2300 	strex	r3, r2, [r1]
 800651a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800651e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006522:	2b00      	cmp	r3, #0
 8006524:	d1d9      	bne.n	80064da <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800652a:	2b00      	cmp	r3, #0
 800652c:	d013      	beq.n	8006556 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006532:	4a7d      	ldr	r2, [pc, #500]	; (8006728 <HAL_UART_IRQHandler+0x3dc>)
 8006534:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800653a:	4618      	mov	r0, r3
 800653c:	f7fe fbf2 	bl	8004d24 <HAL_DMA_Abort_IT>
 8006540:	4603      	mov	r3, r0
 8006542:	2b00      	cmp	r3, #0
 8006544:	d016      	beq.n	8006574 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800654a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800654c:	687a      	ldr	r2, [r7, #4]
 800654e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006550:	4610      	mov	r0, r2
 8006552:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006554:	e00e      	b.n	8006574 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006556:	6878      	ldr	r0, [r7, #4]
 8006558:	f000 f986 	bl	8006868 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800655c:	e00a      	b.n	8006574 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f000 f982 	bl	8006868 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006564:	e006      	b.n	8006574 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f000 f97e 	bl	8006868 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2200      	movs	r2, #0
 8006570:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006572:	e170      	b.n	8006856 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006574:	bf00      	nop
    return;
 8006576:	e16e      	b.n	8006856 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800657c:	2b01      	cmp	r3, #1
 800657e:	f040 814a 	bne.w	8006816 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006582:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006586:	f003 0310 	and.w	r3, r3, #16
 800658a:	2b00      	cmp	r3, #0
 800658c:	f000 8143 	beq.w	8006816 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006590:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006594:	f003 0310 	and.w	r3, r3, #16
 8006598:	2b00      	cmp	r3, #0
 800659a:	f000 813c 	beq.w	8006816 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800659e:	2300      	movs	r3, #0
 80065a0:	60bb      	str	r3, [r7, #8]
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	60bb      	str	r3, [r7, #8]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	60bb      	str	r3, [r7, #8]
 80065b2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	695b      	ldr	r3, [r3, #20]
 80065ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065be:	2b40      	cmp	r3, #64	; 0x40
 80065c0:	f040 80b4 	bne.w	800672c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80065d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	f000 8140 	beq.w	800685a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80065de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80065e2:	429a      	cmp	r2, r3
 80065e4:	f080 8139 	bcs.w	800685a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80065ee:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065f4:	69db      	ldr	r3, [r3, #28]
 80065f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065fa:	f000 8088 	beq.w	800670e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	330c      	adds	r3, #12
 8006604:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006608:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800660c:	e853 3f00 	ldrex	r3, [r3]
 8006610:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006614:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006618:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800661c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	330c      	adds	r3, #12
 8006626:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800662a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800662e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006632:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006636:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800663a:	e841 2300 	strex	r3, r2, [r1]
 800663e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006642:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006646:	2b00      	cmp	r3, #0
 8006648:	d1d9      	bne.n	80065fe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	3314      	adds	r3, #20
 8006650:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006652:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006654:	e853 3f00 	ldrex	r3, [r3]
 8006658:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800665a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800665c:	f023 0301 	bic.w	r3, r3, #1
 8006660:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	3314      	adds	r3, #20
 800666a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800666e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006672:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006674:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006676:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800667a:	e841 2300 	strex	r3, r2, [r1]
 800667e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006680:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006682:	2b00      	cmp	r3, #0
 8006684:	d1e1      	bne.n	800664a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	3314      	adds	r3, #20
 800668c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800668e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006690:	e853 3f00 	ldrex	r3, [r3]
 8006694:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006696:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006698:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800669c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	3314      	adds	r3, #20
 80066a6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80066aa:	66fa      	str	r2, [r7, #108]	; 0x6c
 80066ac:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ae:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80066b0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80066b2:	e841 2300 	strex	r3, r2, [r1]
 80066b6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80066b8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d1e3      	bne.n	8006686 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2220      	movs	r2, #32
 80066c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2200      	movs	r2, #0
 80066ca:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	330c      	adds	r3, #12
 80066d2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80066d6:	e853 3f00 	ldrex	r3, [r3]
 80066da:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80066dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066de:	f023 0310 	bic.w	r3, r3, #16
 80066e2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	330c      	adds	r3, #12
 80066ec:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80066f0:	65ba      	str	r2, [r7, #88]	; 0x58
 80066f2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80066f6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80066f8:	e841 2300 	strex	r3, r2, [r1]
 80066fc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80066fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006700:	2b00      	cmp	r3, #0
 8006702:	d1e3      	bne.n	80066cc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006708:	4618      	mov	r0, r3
 800670a:	f7fe fa9b 	bl	8004c44 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006716:	b29b      	uxth	r3, r3
 8006718:	1ad3      	subs	r3, r2, r3
 800671a:	b29b      	uxth	r3, r3
 800671c:	4619      	mov	r1, r3
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	f000 f8ac 	bl	800687c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006724:	e099      	b.n	800685a <HAL_UART_IRQHandler+0x50e>
 8006726:	bf00      	nop
 8006728:	080069d7 	.word	0x080069d7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006734:	b29b      	uxth	r3, r3
 8006736:	1ad3      	subs	r3, r2, r3
 8006738:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006740:	b29b      	uxth	r3, r3
 8006742:	2b00      	cmp	r3, #0
 8006744:	f000 808b 	beq.w	800685e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006748:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800674c:	2b00      	cmp	r3, #0
 800674e:	f000 8086 	beq.w	800685e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	330c      	adds	r3, #12
 8006758:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800675a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800675c:	e853 3f00 	ldrex	r3, [r3]
 8006760:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006762:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006764:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006768:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	330c      	adds	r3, #12
 8006772:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006776:	647a      	str	r2, [r7, #68]	; 0x44
 8006778:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800677a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800677c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800677e:	e841 2300 	strex	r3, r2, [r1]
 8006782:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006784:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006786:	2b00      	cmp	r3, #0
 8006788:	d1e3      	bne.n	8006752 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	3314      	adds	r3, #20
 8006790:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006794:	e853 3f00 	ldrex	r3, [r3]
 8006798:	623b      	str	r3, [r7, #32]
   return(result);
 800679a:	6a3b      	ldr	r3, [r7, #32]
 800679c:	f023 0301 	bic.w	r3, r3, #1
 80067a0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	3314      	adds	r3, #20
 80067aa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80067ae:	633a      	str	r2, [r7, #48]	; 0x30
 80067b0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80067b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80067b6:	e841 2300 	strex	r3, r2, [r1]
 80067ba:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80067bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d1e3      	bne.n	800678a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2220      	movs	r2, #32
 80067c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2200      	movs	r2, #0
 80067ce:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	330c      	adds	r3, #12
 80067d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	e853 3f00 	ldrex	r3, [r3]
 80067de:	60fb      	str	r3, [r7, #12]
   return(result);
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f023 0310 	bic.w	r3, r3, #16
 80067e6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	330c      	adds	r3, #12
 80067f0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80067f4:	61fa      	str	r2, [r7, #28]
 80067f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067f8:	69b9      	ldr	r1, [r7, #24]
 80067fa:	69fa      	ldr	r2, [r7, #28]
 80067fc:	e841 2300 	strex	r3, r2, [r1]
 8006800:	617b      	str	r3, [r7, #20]
   return(result);
 8006802:	697b      	ldr	r3, [r7, #20]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d1e3      	bne.n	80067d0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006808:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800680c:	4619      	mov	r1, r3
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f000 f834 	bl	800687c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006814:	e023      	b.n	800685e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006816:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800681a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800681e:	2b00      	cmp	r3, #0
 8006820:	d009      	beq.n	8006836 <HAL_UART_IRQHandler+0x4ea>
 8006822:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006826:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800682a:	2b00      	cmp	r3, #0
 800682c:	d003      	beq.n	8006836 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800682e:	6878      	ldr	r0, [r7, #4]
 8006830:	f000 f8e5 	bl	80069fe <UART_Transmit_IT>
    return;
 8006834:	e014      	b.n	8006860 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006836:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800683a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800683e:	2b00      	cmp	r3, #0
 8006840:	d00e      	beq.n	8006860 <HAL_UART_IRQHandler+0x514>
 8006842:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800684a:	2b00      	cmp	r3, #0
 800684c:	d008      	beq.n	8006860 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	f000 f925 	bl	8006a9e <UART_EndTransmit_IT>
    return;
 8006854:	e004      	b.n	8006860 <HAL_UART_IRQHandler+0x514>
    return;
 8006856:	bf00      	nop
 8006858:	e002      	b.n	8006860 <HAL_UART_IRQHandler+0x514>
      return;
 800685a:	bf00      	nop
 800685c:	e000      	b.n	8006860 <HAL_UART_IRQHandler+0x514>
      return;
 800685e:	bf00      	nop
  }
}
 8006860:	37e8      	adds	r7, #232	; 0xe8
 8006862:	46bd      	mov	sp, r7
 8006864:	bd80      	pop	{r7, pc}
 8006866:	bf00      	nop

08006868 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006868:	b480      	push	{r7}
 800686a:	b083      	sub	sp, #12
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006870:	bf00      	nop
 8006872:	370c      	adds	r7, #12
 8006874:	46bd      	mov	sp, r7
 8006876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687a:	4770      	bx	lr

0800687c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800687c:	b480      	push	{r7}
 800687e:	b083      	sub	sp, #12
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
 8006884:	460b      	mov	r3, r1
 8006886:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006888:	bf00      	nop
 800688a:	370c      	adds	r7, #12
 800688c:	46bd      	mov	sp, r7
 800688e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006892:	4770      	bx	lr

08006894 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006894:	b480      	push	{r7}
 8006896:	b085      	sub	sp, #20
 8006898:	af00      	add	r7, sp, #0
 800689a:	60f8      	str	r0, [r7, #12]
 800689c:	60b9      	str	r1, [r7, #8]
 800689e:	4613      	mov	r3, r2
 80068a0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	68ba      	ldr	r2, [r7, #8]
 80068a6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	88fa      	ldrh	r2, [r7, #6]
 80068ac:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	88fa      	ldrh	r2, [r7, #6]
 80068b2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	2200      	movs	r2, #0
 80068b8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	2222      	movs	r2, #34	; 0x22
 80068be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	2200      	movs	r2, #0
 80068c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	691b      	ldr	r3, [r3, #16]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d007      	beq.n	80068e2 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	68da      	ldr	r2, [r3, #12]
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80068e0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	695a      	ldr	r2, [r3, #20]
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f042 0201 	orr.w	r2, r2, #1
 80068f0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	68da      	ldr	r2, [r3, #12]
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f042 0220 	orr.w	r2, r2, #32
 8006900:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006902:	2300      	movs	r3, #0
}
 8006904:	4618      	mov	r0, r3
 8006906:	3714      	adds	r7, #20
 8006908:	46bd      	mov	sp, r7
 800690a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690e:	4770      	bx	lr

08006910 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006910:	b480      	push	{r7}
 8006912:	b095      	sub	sp, #84	; 0x54
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	330c      	adds	r3, #12
 800691e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006920:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006922:	e853 3f00 	ldrex	r3, [r3]
 8006926:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800692a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800692e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	330c      	adds	r3, #12
 8006936:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006938:	643a      	str	r2, [r7, #64]	; 0x40
 800693a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800693c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800693e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006940:	e841 2300 	strex	r3, r2, [r1]
 8006944:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006948:	2b00      	cmp	r3, #0
 800694a:	d1e5      	bne.n	8006918 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	3314      	adds	r3, #20
 8006952:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006954:	6a3b      	ldr	r3, [r7, #32]
 8006956:	e853 3f00 	ldrex	r3, [r3]
 800695a:	61fb      	str	r3, [r7, #28]
   return(result);
 800695c:	69fb      	ldr	r3, [r7, #28]
 800695e:	f023 0301 	bic.w	r3, r3, #1
 8006962:	64bb      	str	r3, [r7, #72]	; 0x48
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	3314      	adds	r3, #20
 800696a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800696c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800696e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006970:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006972:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006974:	e841 2300 	strex	r3, r2, [r1]
 8006978:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800697a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800697c:	2b00      	cmp	r3, #0
 800697e:	d1e5      	bne.n	800694c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006984:	2b01      	cmp	r3, #1
 8006986:	d119      	bne.n	80069bc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	330c      	adds	r3, #12
 800698e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	e853 3f00 	ldrex	r3, [r3]
 8006996:	60bb      	str	r3, [r7, #8]
   return(result);
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	f023 0310 	bic.w	r3, r3, #16
 800699e:	647b      	str	r3, [r7, #68]	; 0x44
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	330c      	adds	r3, #12
 80069a6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80069a8:	61ba      	str	r2, [r7, #24]
 80069aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ac:	6979      	ldr	r1, [r7, #20]
 80069ae:	69ba      	ldr	r2, [r7, #24]
 80069b0:	e841 2300 	strex	r3, r2, [r1]
 80069b4:	613b      	str	r3, [r7, #16]
   return(result);
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d1e5      	bne.n	8006988 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2220      	movs	r2, #32
 80069c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2200      	movs	r2, #0
 80069c8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80069ca:	bf00      	nop
 80069cc:	3754      	adds	r7, #84	; 0x54
 80069ce:	46bd      	mov	sp, r7
 80069d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d4:	4770      	bx	lr

080069d6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80069d6:	b580      	push	{r7, lr}
 80069d8:	b084      	sub	sp, #16
 80069da:	af00      	add	r7, sp, #0
 80069dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069e2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	2200      	movs	r2, #0
 80069e8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	2200      	movs	r2, #0
 80069ee:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80069f0:	68f8      	ldr	r0, [r7, #12]
 80069f2:	f7ff ff39 	bl	8006868 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069f6:	bf00      	nop
 80069f8:	3710      	adds	r7, #16
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}

080069fe <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80069fe:	b480      	push	{r7}
 8006a00:	b085      	sub	sp, #20
 8006a02:	af00      	add	r7, sp, #0
 8006a04:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a0c:	b2db      	uxtb	r3, r3
 8006a0e:	2b21      	cmp	r3, #33	; 0x21
 8006a10:	d13e      	bne.n	8006a90 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	689b      	ldr	r3, [r3, #8]
 8006a16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a1a:	d114      	bne.n	8006a46 <UART_Transmit_IT+0x48>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	691b      	ldr	r3, [r3, #16]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d110      	bne.n	8006a46 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6a1b      	ldr	r3, [r3, #32]
 8006a28:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	881b      	ldrh	r3, [r3, #0]
 8006a2e:	461a      	mov	r2, r3
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a38:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6a1b      	ldr	r3, [r3, #32]
 8006a3e:	1c9a      	adds	r2, r3, #2
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	621a      	str	r2, [r3, #32]
 8006a44:	e008      	b.n	8006a58 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6a1b      	ldr	r3, [r3, #32]
 8006a4a:	1c59      	adds	r1, r3, #1
 8006a4c:	687a      	ldr	r2, [r7, #4]
 8006a4e:	6211      	str	r1, [r2, #32]
 8006a50:	781a      	ldrb	r2, [r3, #0]
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006a5c:	b29b      	uxth	r3, r3
 8006a5e:	3b01      	subs	r3, #1
 8006a60:	b29b      	uxth	r3, r3
 8006a62:	687a      	ldr	r2, [r7, #4]
 8006a64:	4619      	mov	r1, r3
 8006a66:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d10f      	bne.n	8006a8c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	68da      	ldr	r2, [r3, #12]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a7a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	68da      	ldr	r2, [r3, #12]
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a8a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	e000      	b.n	8006a92 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006a90:	2302      	movs	r3, #2
  }
}
 8006a92:	4618      	mov	r0, r3
 8006a94:	3714      	adds	r7, #20
 8006a96:	46bd      	mov	sp, r7
 8006a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9c:	4770      	bx	lr

08006a9e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006a9e:	b580      	push	{r7, lr}
 8006aa0:	b082      	sub	sp, #8
 8006aa2:	af00      	add	r7, sp, #0
 8006aa4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	68da      	ldr	r2, [r3, #12]
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ab4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2220      	movs	r2, #32
 8006aba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f7fa fbe6 	bl	8001290 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006ac4:	2300      	movs	r3, #0
}
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	3708      	adds	r7, #8
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd80      	pop	{r7, pc}

08006ace <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006ace:	b580      	push	{r7, lr}
 8006ad0:	b08c      	sub	sp, #48	; 0x30
 8006ad2:	af00      	add	r7, sp, #0
 8006ad4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006adc:	b2db      	uxtb	r3, r3
 8006ade:	2b22      	cmp	r3, #34	; 0x22
 8006ae0:	f040 80ab 	bne.w	8006c3a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006aec:	d117      	bne.n	8006b1e <UART_Receive_IT+0x50>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	691b      	ldr	r3, [r3, #16]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d113      	bne.n	8006b1e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006af6:	2300      	movs	r3, #0
 8006af8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006afe:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	b29b      	uxth	r3, r3
 8006b08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b0c:	b29a      	uxth	r2, r3
 8006b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b10:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b16:	1c9a      	adds	r2, r3, #2
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	629a      	str	r2, [r3, #40]	; 0x28
 8006b1c:	e026      	b.n	8006b6c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b22:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006b24:	2300      	movs	r3, #0
 8006b26:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	689b      	ldr	r3, [r3, #8]
 8006b2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b30:	d007      	beq.n	8006b42 <UART_Receive_IT+0x74>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	689b      	ldr	r3, [r3, #8]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d10a      	bne.n	8006b50 <UART_Receive_IT+0x82>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	691b      	ldr	r3, [r3, #16]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d106      	bne.n	8006b50 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	685b      	ldr	r3, [r3, #4]
 8006b48:	b2da      	uxtb	r2, r3
 8006b4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b4c:	701a      	strb	r2, [r3, #0]
 8006b4e:	e008      	b.n	8006b62 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	685b      	ldr	r3, [r3, #4]
 8006b56:	b2db      	uxtb	r3, r3
 8006b58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b5c:	b2da      	uxtb	r2, r3
 8006b5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b60:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b66:	1c5a      	adds	r2, r3, #1
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b70:	b29b      	uxth	r3, r3
 8006b72:	3b01      	subs	r3, #1
 8006b74:	b29b      	uxth	r3, r3
 8006b76:	687a      	ldr	r2, [r7, #4]
 8006b78:	4619      	mov	r1, r3
 8006b7a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d15a      	bne.n	8006c36 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	68da      	ldr	r2, [r3, #12]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f022 0220 	bic.w	r2, r2, #32
 8006b8e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	68da      	ldr	r2, [r3, #12]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006b9e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	695a      	ldr	r2, [r3, #20]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f022 0201 	bic.w	r2, r2, #1
 8006bae:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2220      	movs	r2, #32
 8006bb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bbc:	2b01      	cmp	r3, #1
 8006bbe:	d135      	bne.n	8006c2c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	330c      	adds	r3, #12
 8006bcc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	e853 3f00 	ldrex	r3, [r3]
 8006bd4:	613b      	str	r3, [r7, #16]
   return(result);
 8006bd6:	693b      	ldr	r3, [r7, #16]
 8006bd8:	f023 0310 	bic.w	r3, r3, #16
 8006bdc:	627b      	str	r3, [r7, #36]	; 0x24
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	330c      	adds	r3, #12
 8006be4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006be6:	623a      	str	r2, [r7, #32]
 8006be8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bea:	69f9      	ldr	r1, [r7, #28]
 8006bec:	6a3a      	ldr	r2, [r7, #32]
 8006bee:	e841 2300 	strex	r3, r2, [r1]
 8006bf2:	61bb      	str	r3, [r7, #24]
   return(result);
 8006bf4:	69bb      	ldr	r3, [r7, #24]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d1e5      	bne.n	8006bc6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f003 0310 	and.w	r3, r3, #16
 8006c04:	2b10      	cmp	r3, #16
 8006c06:	d10a      	bne.n	8006c1e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006c08:	2300      	movs	r3, #0
 8006c0a:	60fb      	str	r3, [r7, #12]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	60fb      	str	r3, [r7, #12]
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	685b      	ldr	r3, [r3, #4]
 8006c1a:	60fb      	str	r3, [r7, #12]
 8006c1c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006c22:	4619      	mov	r1, r3
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f7ff fe29 	bl	800687c <HAL_UARTEx_RxEventCallback>
 8006c2a:	e002      	b.n	8006c32 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006c2c:	6878      	ldr	r0, [r7, #4]
 8006c2e:	f7fa fb57 	bl	80012e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006c32:	2300      	movs	r3, #0
 8006c34:	e002      	b.n	8006c3c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006c36:	2300      	movs	r3, #0
 8006c38:	e000      	b.n	8006c3c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006c3a:	2302      	movs	r3, #2
  }
}
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	3730      	adds	r7, #48	; 0x30
 8006c40:	46bd      	mov	sp, r7
 8006c42:	bd80      	pop	{r7, pc}

08006c44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c48:	b0c0      	sub	sp, #256	; 0x100
 8006c4a:	af00      	add	r7, sp, #0
 8006c4c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	691b      	ldr	r3, [r3, #16]
 8006c58:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c60:	68d9      	ldr	r1, [r3, #12]
 8006c62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c66:	681a      	ldr	r2, [r3, #0]
 8006c68:	ea40 0301 	orr.w	r3, r0, r1
 8006c6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006c6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c72:	689a      	ldr	r2, [r3, #8]
 8006c74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c78:	691b      	ldr	r3, [r3, #16]
 8006c7a:	431a      	orrs	r2, r3
 8006c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c80:	695b      	ldr	r3, [r3, #20]
 8006c82:	431a      	orrs	r2, r3
 8006c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c88:	69db      	ldr	r3, [r3, #28]
 8006c8a:	4313      	orrs	r3, r2
 8006c8c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006c90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	68db      	ldr	r3, [r3, #12]
 8006c98:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006c9c:	f021 010c 	bic.w	r1, r1, #12
 8006ca0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ca4:	681a      	ldr	r2, [r3, #0]
 8006ca6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006caa:	430b      	orrs	r3, r1
 8006cac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006cae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	695b      	ldr	r3, [r3, #20]
 8006cb6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006cba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cbe:	6999      	ldr	r1, [r3, #24]
 8006cc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cc4:	681a      	ldr	r2, [r3, #0]
 8006cc6:	ea40 0301 	orr.w	r3, r0, r1
 8006cca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006ccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cd0:	681a      	ldr	r2, [r3, #0]
 8006cd2:	4b8f      	ldr	r3, [pc, #572]	; (8006f10 <UART_SetConfig+0x2cc>)
 8006cd4:	429a      	cmp	r2, r3
 8006cd6:	d005      	beq.n	8006ce4 <UART_SetConfig+0xa0>
 8006cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cdc:	681a      	ldr	r2, [r3, #0]
 8006cde:	4b8d      	ldr	r3, [pc, #564]	; (8006f14 <UART_SetConfig+0x2d0>)
 8006ce0:	429a      	cmp	r2, r3
 8006ce2:	d104      	bne.n	8006cee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006ce4:	f7fe fd8e 	bl	8005804 <HAL_RCC_GetPCLK2Freq>
 8006ce8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006cec:	e003      	b.n	8006cf6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006cee:	f7fe fd75 	bl	80057dc <HAL_RCC_GetPCLK1Freq>
 8006cf2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006cf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cfa:	69db      	ldr	r3, [r3, #28]
 8006cfc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d00:	f040 810c 	bne.w	8006f1c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006d04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d08:	2200      	movs	r2, #0
 8006d0a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006d0e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006d12:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006d16:	4622      	mov	r2, r4
 8006d18:	462b      	mov	r3, r5
 8006d1a:	1891      	adds	r1, r2, r2
 8006d1c:	65b9      	str	r1, [r7, #88]	; 0x58
 8006d1e:	415b      	adcs	r3, r3
 8006d20:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006d22:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006d26:	4621      	mov	r1, r4
 8006d28:	eb12 0801 	adds.w	r8, r2, r1
 8006d2c:	4629      	mov	r1, r5
 8006d2e:	eb43 0901 	adc.w	r9, r3, r1
 8006d32:	f04f 0200 	mov.w	r2, #0
 8006d36:	f04f 0300 	mov.w	r3, #0
 8006d3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006d3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006d42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006d46:	4690      	mov	r8, r2
 8006d48:	4699      	mov	r9, r3
 8006d4a:	4623      	mov	r3, r4
 8006d4c:	eb18 0303 	adds.w	r3, r8, r3
 8006d50:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006d54:	462b      	mov	r3, r5
 8006d56:	eb49 0303 	adc.w	r3, r9, r3
 8006d5a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006d5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	2200      	movs	r2, #0
 8006d66:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006d6a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006d6e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006d72:	460b      	mov	r3, r1
 8006d74:	18db      	adds	r3, r3, r3
 8006d76:	653b      	str	r3, [r7, #80]	; 0x50
 8006d78:	4613      	mov	r3, r2
 8006d7a:	eb42 0303 	adc.w	r3, r2, r3
 8006d7e:	657b      	str	r3, [r7, #84]	; 0x54
 8006d80:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006d84:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006d88:	f7f9 ff9e 	bl	8000cc8 <__aeabi_uldivmod>
 8006d8c:	4602      	mov	r2, r0
 8006d8e:	460b      	mov	r3, r1
 8006d90:	4b61      	ldr	r3, [pc, #388]	; (8006f18 <UART_SetConfig+0x2d4>)
 8006d92:	fba3 2302 	umull	r2, r3, r3, r2
 8006d96:	095b      	lsrs	r3, r3, #5
 8006d98:	011c      	lsls	r4, r3, #4
 8006d9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d9e:	2200      	movs	r2, #0
 8006da0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006da4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006da8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006dac:	4642      	mov	r2, r8
 8006dae:	464b      	mov	r3, r9
 8006db0:	1891      	adds	r1, r2, r2
 8006db2:	64b9      	str	r1, [r7, #72]	; 0x48
 8006db4:	415b      	adcs	r3, r3
 8006db6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006db8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006dbc:	4641      	mov	r1, r8
 8006dbe:	eb12 0a01 	adds.w	sl, r2, r1
 8006dc2:	4649      	mov	r1, r9
 8006dc4:	eb43 0b01 	adc.w	fp, r3, r1
 8006dc8:	f04f 0200 	mov.w	r2, #0
 8006dcc:	f04f 0300 	mov.w	r3, #0
 8006dd0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006dd4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006dd8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006ddc:	4692      	mov	sl, r2
 8006dde:	469b      	mov	fp, r3
 8006de0:	4643      	mov	r3, r8
 8006de2:	eb1a 0303 	adds.w	r3, sl, r3
 8006de6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006dea:	464b      	mov	r3, r9
 8006dec:	eb4b 0303 	adc.w	r3, fp, r3
 8006df0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006e00:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006e04:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006e08:	460b      	mov	r3, r1
 8006e0a:	18db      	adds	r3, r3, r3
 8006e0c:	643b      	str	r3, [r7, #64]	; 0x40
 8006e0e:	4613      	mov	r3, r2
 8006e10:	eb42 0303 	adc.w	r3, r2, r3
 8006e14:	647b      	str	r3, [r7, #68]	; 0x44
 8006e16:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006e1a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006e1e:	f7f9 ff53 	bl	8000cc8 <__aeabi_uldivmod>
 8006e22:	4602      	mov	r2, r0
 8006e24:	460b      	mov	r3, r1
 8006e26:	4611      	mov	r1, r2
 8006e28:	4b3b      	ldr	r3, [pc, #236]	; (8006f18 <UART_SetConfig+0x2d4>)
 8006e2a:	fba3 2301 	umull	r2, r3, r3, r1
 8006e2e:	095b      	lsrs	r3, r3, #5
 8006e30:	2264      	movs	r2, #100	; 0x64
 8006e32:	fb02 f303 	mul.w	r3, r2, r3
 8006e36:	1acb      	subs	r3, r1, r3
 8006e38:	00db      	lsls	r3, r3, #3
 8006e3a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006e3e:	4b36      	ldr	r3, [pc, #216]	; (8006f18 <UART_SetConfig+0x2d4>)
 8006e40:	fba3 2302 	umull	r2, r3, r3, r2
 8006e44:	095b      	lsrs	r3, r3, #5
 8006e46:	005b      	lsls	r3, r3, #1
 8006e48:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006e4c:	441c      	add	r4, r3
 8006e4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006e52:	2200      	movs	r2, #0
 8006e54:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006e58:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006e5c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006e60:	4642      	mov	r2, r8
 8006e62:	464b      	mov	r3, r9
 8006e64:	1891      	adds	r1, r2, r2
 8006e66:	63b9      	str	r1, [r7, #56]	; 0x38
 8006e68:	415b      	adcs	r3, r3
 8006e6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006e6c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006e70:	4641      	mov	r1, r8
 8006e72:	1851      	adds	r1, r2, r1
 8006e74:	6339      	str	r1, [r7, #48]	; 0x30
 8006e76:	4649      	mov	r1, r9
 8006e78:	414b      	adcs	r3, r1
 8006e7a:	637b      	str	r3, [r7, #52]	; 0x34
 8006e7c:	f04f 0200 	mov.w	r2, #0
 8006e80:	f04f 0300 	mov.w	r3, #0
 8006e84:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006e88:	4659      	mov	r1, fp
 8006e8a:	00cb      	lsls	r3, r1, #3
 8006e8c:	4651      	mov	r1, sl
 8006e8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e92:	4651      	mov	r1, sl
 8006e94:	00ca      	lsls	r2, r1, #3
 8006e96:	4610      	mov	r0, r2
 8006e98:	4619      	mov	r1, r3
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	4642      	mov	r2, r8
 8006e9e:	189b      	adds	r3, r3, r2
 8006ea0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006ea4:	464b      	mov	r3, r9
 8006ea6:	460a      	mov	r2, r1
 8006ea8:	eb42 0303 	adc.w	r3, r2, r3
 8006eac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006eb4:	685b      	ldr	r3, [r3, #4]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006ebc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006ec0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006ec4:	460b      	mov	r3, r1
 8006ec6:	18db      	adds	r3, r3, r3
 8006ec8:	62bb      	str	r3, [r7, #40]	; 0x28
 8006eca:	4613      	mov	r3, r2
 8006ecc:	eb42 0303 	adc.w	r3, r2, r3
 8006ed0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006ed2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006ed6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006eda:	f7f9 fef5 	bl	8000cc8 <__aeabi_uldivmod>
 8006ede:	4602      	mov	r2, r0
 8006ee0:	460b      	mov	r3, r1
 8006ee2:	4b0d      	ldr	r3, [pc, #52]	; (8006f18 <UART_SetConfig+0x2d4>)
 8006ee4:	fba3 1302 	umull	r1, r3, r3, r2
 8006ee8:	095b      	lsrs	r3, r3, #5
 8006eea:	2164      	movs	r1, #100	; 0x64
 8006eec:	fb01 f303 	mul.w	r3, r1, r3
 8006ef0:	1ad3      	subs	r3, r2, r3
 8006ef2:	00db      	lsls	r3, r3, #3
 8006ef4:	3332      	adds	r3, #50	; 0x32
 8006ef6:	4a08      	ldr	r2, [pc, #32]	; (8006f18 <UART_SetConfig+0x2d4>)
 8006ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8006efc:	095b      	lsrs	r3, r3, #5
 8006efe:	f003 0207 	and.w	r2, r3, #7
 8006f02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4422      	add	r2, r4
 8006f0a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006f0c:	e106      	b.n	800711c <UART_SetConfig+0x4d8>
 8006f0e:	bf00      	nop
 8006f10:	40011000 	.word	0x40011000
 8006f14:	40011400 	.word	0x40011400
 8006f18:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006f1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006f20:	2200      	movs	r2, #0
 8006f22:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006f26:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006f2a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006f2e:	4642      	mov	r2, r8
 8006f30:	464b      	mov	r3, r9
 8006f32:	1891      	adds	r1, r2, r2
 8006f34:	6239      	str	r1, [r7, #32]
 8006f36:	415b      	adcs	r3, r3
 8006f38:	627b      	str	r3, [r7, #36]	; 0x24
 8006f3a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006f3e:	4641      	mov	r1, r8
 8006f40:	1854      	adds	r4, r2, r1
 8006f42:	4649      	mov	r1, r9
 8006f44:	eb43 0501 	adc.w	r5, r3, r1
 8006f48:	f04f 0200 	mov.w	r2, #0
 8006f4c:	f04f 0300 	mov.w	r3, #0
 8006f50:	00eb      	lsls	r3, r5, #3
 8006f52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f56:	00e2      	lsls	r2, r4, #3
 8006f58:	4614      	mov	r4, r2
 8006f5a:	461d      	mov	r5, r3
 8006f5c:	4643      	mov	r3, r8
 8006f5e:	18e3      	adds	r3, r4, r3
 8006f60:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006f64:	464b      	mov	r3, r9
 8006f66:	eb45 0303 	adc.w	r3, r5, r3
 8006f6a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006f6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f72:	685b      	ldr	r3, [r3, #4]
 8006f74:	2200      	movs	r2, #0
 8006f76:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006f7a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006f7e:	f04f 0200 	mov.w	r2, #0
 8006f82:	f04f 0300 	mov.w	r3, #0
 8006f86:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006f8a:	4629      	mov	r1, r5
 8006f8c:	008b      	lsls	r3, r1, #2
 8006f8e:	4621      	mov	r1, r4
 8006f90:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f94:	4621      	mov	r1, r4
 8006f96:	008a      	lsls	r2, r1, #2
 8006f98:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006f9c:	f7f9 fe94 	bl	8000cc8 <__aeabi_uldivmod>
 8006fa0:	4602      	mov	r2, r0
 8006fa2:	460b      	mov	r3, r1
 8006fa4:	4b60      	ldr	r3, [pc, #384]	; (8007128 <UART_SetConfig+0x4e4>)
 8006fa6:	fba3 2302 	umull	r2, r3, r3, r2
 8006faa:	095b      	lsrs	r3, r3, #5
 8006fac:	011c      	lsls	r4, r3, #4
 8006fae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006fb8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006fbc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006fc0:	4642      	mov	r2, r8
 8006fc2:	464b      	mov	r3, r9
 8006fc4:	1891      	adds	r1, r2, r2
 8006fc6:	61b9      	str	r1, [r7, #24]
 8006fc8:	415b      	adcs	r3, r3
 8006fca:	61fb      	str	r3, [r7, #28]
 8006fcc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006fd0:	4641      	mov	r1, r8
 8006fd2:	1851      	adds	r1, r2, r1
 8006fd4:	6139      	str	r1, [r7, #16]
 8006fd6:	4649      	mov	r1, r9
 8006fd8:	414b      	adcs	r3, r1
 8006fda:	617b      	str	r3, [r7, #20]
 8006fdc:	f04f 0200 	mov.w	r2, #0
 8006fe0:	f04f 0300 	mov.w	r3, #0
 8006fe4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006fe8:	4659      	mov	r1, fp
 8006fea:	00cb      	lsls	r3, r1, #3
 8006fec:	4651      	mov	r1, sl
 8006fee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ff2:	4651      	mov	r1, sl
 8006ff4:	00ca      	lsls	r2, r1, #3
 8006ff6:	4610      	mov	r0, r2
 8006ff8:	4619      	mov	r1, r3
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	4642      	mov	r2, r8
 8006ffe:	189b      	adds	r3, r3, r2
 8007000:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007004:	464b      	mov	r3, r9
 8007006:	460a      	mov	r2, r1
 8007008:	eb42 0303 	adc.w	r3, r2, r3
 800700c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007014:	685b      	ldr	r3, [r3, #4]
 8007016:	2200      	movs	r2, #0
 8007018:	67bb      	str	r3, [r7, #120]	; 0x78
 800701a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800701c:	f04f 0200 	mov.w	r2, #0
 8007020:	f04f 0300 	mov.w	r3, #0
 8007024:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007028:	4649      	mov	r1, r9
 800702a:	008b      	lsls	r3, r1, #2
 800702c:	4641      	mov	r1, r8
 800702e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007032:	4641      	mov	r1, r8
 8007034:	008a      	lsls	r2, r1, #2
 8007036:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800703a:	f7f9 fe45 	bl	8000cc8 <__aeabi_uldivmod>
 800703e:	4602      	mov	r2, r0
 8007040:	460b      	mov	r3, r1
 8007042:	4611      	mov	r1, r2
 8007044:	4b38      	ldr	r3, [pc, #224]	; (8007128 <UART_SetConfig+0x4e4>)
 8007046:	fba3 2301 	umull	r2, r3, r3, r1
 800704a:	095b      	lsrs	r3, r3, #5
 800704c:	2264      	movs	r2, #100	; 0x64
 800704e:	fb02 f303 	mul.w	r3, r2, r3
 8007052:	1acb      	subs	r3, r1, r3
 8007054:	011b      	lsls	r3, r3, #4
 8007056:	3332      	adds	r3, #50	; 0x32
 8007058:	4a33      	ldr	r2, [pc, #204]	; (8007128 <UART_SetConfig+0x4e4>)
 800705a:	fba2 2303 	umull	r2, r3, r2, r3
 800705e:	095b      	lsrs	r3, r3, #5
 8007060:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007064:	441c      	add	r4, r3
 8007066:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800706a:	2200      	movs	r2, #0
 800706c:	673b      	str	r3, [r7, #112]	; 0x70
 800706e:	677a      	str	r2, [r7, #116]	; 0x74
 8007070:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007074:	4642      	mov	r2, r8
 8007076:	464b      	mov	r3, r9
 8007078:	1891      	adds	r1, r2, r2
 800707a:	60b9      	str	r1, [r7, #8]
 800707c:	415b      	adcs	r3, r3
 800707e:	60fb      	str	r3, [r7, #12]
 8007080:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007084:	4641      	mov	r1, r8
 8007086:	1851      	adds	r1, r2, r1
 8007088:	6039      	str	r1, [r7, #0]
 800708a:	4649      	mov	r1, r9
 800708c:	414b      	adcs	r3, r1
 800708e:	607b      	str	r3, [r7, #4]
 8007090:	f04f 0200 	mov.w	r2, #0
 8007094:	f04f 0300 	mov.w	r3, #0
 8007098:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800709c:	4659      	mov	r1, fp
 800709e:	00cb      	lsls	r3, r1, #3
 80070a0:	4651      	mov	r1, sl
 80070a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80070a6:	4651      	mov	r1, sl
 80070a8:	00ca      	lsls	r2, r1, #3
 80070aa:	4610      	mov	r0, r2
 80070ac:	4619      	mov	r1, r3
 80070ae:	4603      	mov	r3, r0
 80070b0:	4642      	mov	r2, r8
 80070b2:	189b      	adds	r3, r3, r2
 80070b4:	66bb      	str	r3, [r7, #104]	; 0x68
 80070b6:	464b      	mov	r3, r9
 80070b8:	460a      	mov	r2, r1
 80070ba:	eb42 0303 	adc.w	r3, r2, r3
 80070be:	66fb      	str	r3, [r7, #108]	; 0x6c
 80070c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	2200      	movs	r2, #0
 80070c8:	663b      	str	r3, [r7, #96]	; 0x60
 80070ca:	667a      	str	r2, [r7, #100]	; 0x64
 80070cc:	f04f 0200 	mov.w	r2, #0
 80070d0:	f04f 0300 	mov.w	r3, #0
 80070d4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80070d8:	4649      	mov	r1, r9
 80070da:	008b      	lsls	r3, r1, #2
 80070dc:	4641      	mov	r1, r8
 80070de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80070e2:	4641      	mov	r1, r8
 80070e4:	008a      	lsls	r2, r1, #2
 80070e6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80070ea:	f7f9 fded 	bl	8000cc8 <__aeabi_uldivmod>
 80070ee:	4602      	mov	r2, r0
 80070f0:	460b      	mov	r3, r1
 80070f2:	4b0d      	ldr	r3, [pc, #52]	; (8007128 <UART_SetConfig+0x4e4>)
 80070f4:	fba3 1302 	umull	r1, r3, r3, r2
 80070f8:	095b      	lsrs	r3, r3, #5
 80070fa:	2164      	movs	r1, #100	; 0x64
 80070fc:	fb01 f303 	mul.w	r3, r1, r3
 8007100:	1ad3      	subs	r3, r2, r3
 8007102:	011b      	lsls	r3, r3, #4
 8007104:	3332      	adds	r3, #50	; 0x32
 8007106:	4a08      	ldr	r2, [pc, #32]	; (8007128 <UART_SetConfig+0x4e4>)
 8007108:	fba2 2303 	umull	r2, r3, r2, r3
 800710c:	095b      	lsrs	r3, r3, #5
 800710e:	f003 020f 	and.w	r2, r3, #15
 8007112:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4422      	add	r2, r4
 800711a:	609a      	str	r2, [r3, #8]
}
 800711c:	bf00      	nop
 800711e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007122:	46bd      	mov	sp, r7
 8007124:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007128:	51eb851f 	.word	0x51eb851f

0800712c <_ZNSaIcEC1Ev>:
 800712c:	4770      	bx	lr

0800712e <_ZNSaIcEC1ERKS_>:
 800712e:	4770      	bx	lr

08007130 <_ZNSaIcED1Ev>:
 8007130:	4770      	bx	lr

08007132 <_ZSt17__throw_bad_allocv>:
 8007132:	b508      	push	{r3, lr}
 8007134:	f000 fd2e 	bl	8007b94 <abort>

08007138 <_ZSt19__throw_logic_errorPKc>:
 8007138:	b508      	push	{r3, lr}
 800713a:	f000 fd2b 	bl	8007b94 <abort>

0800713e <_ZSt24__throw_invalid_argumentPKc>:
 800713e:	b508      	push	{r3, lr}
 8007140:	f000 fd28 	bl	8007b94 <abort>

08007144 <_ZSt20__throw_length_errorPKc>:
 8007144:	b508      	push	{r3, lr}
 8007146:	f000 fd25 	bl	8007b94 <abort>

0800714a <_ZSt20__throw_out_of_rangePKc>:
 800714a:	b508      	push	{r3, lr}
 800714c:	f000 fd22 	bl	8007b94 <abort>

08007150 <_ZSt24__throw_out_of_range_fmtPKcz>:
 8007150:	b40f      	push	{r0, r1, r2, r3}
 8007152:	b580      	push	{r7, lr}
 8007154:	b084      	sub	sp, #16
 8007156:	af00      	add	r7, sp, #0
 8007158:	f107 0418 	add.w	r4, r7, #24
 800715c:	f854 2b04 	ldr.w	r2, [r4], #4
 8007160:	607a      	str	r2, [r7, #4]
 8007162:	4610      	mov	r0, r2
 8007164:	f7f9 f8a4 	bl	80002b0 <strlen>
 8007168:	f200 2307 	addw	r3, r0, #519	; 0x207
 800716c:	f023 0307 	bic.w	r3, r3, #7
 8007170:	ebad 0d03 	sub.w	sp, sp, r3
 8007174:	f500 7100 	add.w	r1, r0, #512	; 0x200
 8007178:	687a      	ldr	r2, [r7, #4]
 800717a:	60fc      	str	r4, [r7, #12]
 800717c:	4623      	mov	r3, r4
 800717e:	4668      	mov	r0, sp
 8007180:	f000 f854 	bl	800722c <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list>
 8007184:	f000 fd06 	bl	8007b94 <abort>

08007188 <_ZN9__gnu_cxx26__throw_insufficient_spaceEPKcS1_>:
 8007188:	b580      	push	{r7, lr}
 800718a:	b09c      	sub	sp, #112	; 0x70
 800718c:	4606      	mov	r6, r0
 800718e:	af00      	add	r7, sp, #0
 8007190:	460c      	mov	r4, r1
 8007192:	1ba4      	subs	r4, r4, r6
 8007194:	490e      	ldr	r1, [pc, #56]	; (80071d0 <_ZN9__gnu_cxx26__throw_insufficient_spaceEPKcS1_+0x48>)
 8007196:	2269      	movs	r2, #105	; 0x69
 8007198:	1d38      	adds	r0, r7, #4
 800719a:	f002 fcf6 	bl	8009b8a <memcpy>
 800719e:	f104 0370 	add.w	r3, r4, #112	; 0x70
 80071a2:	f023 0307 	bic.w	r3, r3, #7
 80071a6:	ebad 0d03 	sub.w	sp, sp, r3
 80071aa:	466d      	mov	r5, sp
 80071ac:	2268      	movs	r2, #104	; 0x68
 80071ae:	1d39      	adds	r1, r7, #4
 80071b0:	4628      	mov	r0, r5
 80071b2:	f002 fcea 	bl	8009b8a <memcpy>
 80071b6:	4622      	mov	r2, r4
 80071b8:	4631      	mov	r1, r6
 80071ba:	f105 0068 	add.w	r0, r5, #104	; 0x68
 80071be:	442c      	add	r4, r5
 80071c0:	f002 fce3 	bl	8009b8a <memcpy>
 80071c4:	2300      	movs	r3, #0
 80071c6:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 80071ca:	4628      	mov	r0, r5
 80071cc:	f7ff ffb4 	bl	8007138 <_ZSt19__throw_logic_errorPKc>
 80071d0:	0800c5a4 	.word	0x0800c5a4

080071d4 <_ZN9__gnu_cxx15__concat_size_tEPcjj>:
 80071d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071d8:	af00      	add	r7, sp, #0
 80071da:	b084      	sub	sp, #16
 80071dc:	466d      	mov	r5, sp
 80071de:	f105 040c 	add.w	r4, r5, #12
 80071e2:	f8df 8044 	ldr.w	r8, [pc, #68]	; 8007228 <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x54>
 80071e6:	4623      	mov	r3, r4
 80071e8:	f04f 0c0a 	mov.w	ip, #10
 80071ec:	fbb2 f6fc 	udiv	r6, r2, ip
 80071f0:	fb0c 2e16 	mls	lr, ip, r6, r2
 80071f4:	f818 e00e 	ldrb.w	lr, [r8, lr]
 80071f8:	f803 ed01 	strb.w	lr, [r3, #-1]!
 80071fc:	4696      	mov	lr, r2
 80071fe:	f1be 0f09 	cmp.w	lr, #9
 8007202:	4632      	mov	r2, r6
 8007204:	d8f2      	bhi.n	80071ec <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x18>
 8007206:	1ae4      	subs	r4, r4, r3
 8007208:	428c      	cmp	r4, r1
 800720a:	d809      	bhi.n	8007220 <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x4c>
 800720c:	f1c4 010c 	rsb	r1, r4, #12
 8007210:	4622      	mov	r2, r4
 8007212:	4429      	add	r1, r5
 8007214:	f002 fcb9 	bl	8009b8a <memcpy>
 8007218:	4620      	mov	r0, r4
 800721a:	46bd      	mov	sp, r7
 800721c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007220:	f04f 34ff 	mov.w	r4, #4294967295
 8007224:	e7f8      	b.n	8007218 <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x44>
 8007226:	bf00      	nop
 8007228:	0800c60d 	.word	0x0800c60d

0800722c <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list>:
 800722c:	3901      	subs	r1, #1
 800722e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007232:	4607      	mov	r7, r0
 8007234:	4615      	mov	r5, r2
 8007236:	eb00 0801 	add.w	r8, r0, r1
 800723a:	4604      	mov	r4, r0
 800723c:	782a      	ldrb	r2, [r5, #0]
 800723e:	b392      	cbz	r2, 80072a6 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x7a>
 8007240:	4544      	cmp	r4, r8
 8007242:	d216      	bcs.n	8007272 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x46>
 8007244:	2a25      	cmp	r2, #37	; 0x25
 8007246:	d107      	bne.n	8007258 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x2c>
 8007248:	786a      	ldrb	r2, [r5, #1]
 800724a:	2a73      	cmp	r2, #115	; 0x73
 800724c:	d009      	beq.n	8007262 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x36>
 800724e:	2a7a      	cmp	r2, #122	; 0x7a
 8007250:	d016      	beq.n	8007280 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x54>
 8007252:	2a25      	cmp	r2, #37	; 0x25
 8007254:	d100      	bne.n	8007258 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x2c>
 8007256:	3501      	adds	r5, #1
 8007258:	f815 2b01 	ldrb.w	r2, [r5], #1
 800725c:	f804 2b01 	strb.w	r2, [r4], #1
 8007260:	e7ec      	b.n	800723c <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x10>
 8007262:	f853 2b04 	ldr.w	r2, [r3], #4
 8007266:	3a01      	subs	r2, #1
 8007268:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 800726c:	b1c9      	cbz	r1, 80072a2 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x76>
 800726e:	4544      	cmp	r4, r8
 8007270:	d103      	bne.n	800727a <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x4e>
 8007272:	4621      	mov	r1, r4
 8007274:	4638      	mov	r0, r7
 8007276:	f7ff ff87 	bl	8007188 <_ZN9__gnu_cxx26__throw_insufficient_spaceEPKcS1_>
 800727a:	f804 1b01 	strb.w	r1, [r4], #1
 800727e:	e7f3      	b.n	8007268 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x3c>
 8007280:	78aa      	ldrb	r2, [r5, #2]
 8007282:	2a75      	cmp	r2, #117	; 0x75
 8007284:	d1e8      	bne.n	8007258 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x2c>
 8007286:	461e      	mov	r6, r3
 8007288:	eba8 0104 	sub.w	r1, r8, r4
 800728c:	f856 2b04 	ldr.w	r2, [r6], #4
 8007290:	4620      	mov	r0, r4
 8007292:	f7ff ff9f 	bl	80071d4 <_ZN9__gnu_cxx15__concat_size_tEPcjj>
 8007296:	2800      	cmp	r0, #0
 8007298:	ddeb      	ble.n	8007272 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x46>
 800729a:	4404      	add	r4, r0
 800729c:	3503      	adds	r5, #3
 800729e:	4633      	mov	r3, r6
 80072a0:	e7cc      	b.n	800723c <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x10>
 80072a2:	3502      	adds	r5, #2
 80072a4:	e7ca      	b.n	800723c <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x10>
 80072a6:	7022      	strb	r2, [r4, #0]
 80072a8:	1be0      	subs	r0, r4, r7
 80072aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080072ae <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>:
 80072ae:	b10a      	cbz	r2, 80072b4 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0+0x6>
 80072b0:	f002 bc6b 	b.w	8009b8a <memcpy>
 80072b4:	4770      	bx	lr

080072b6 <_ZNSt11char_traitsIcE7compareEPKcS2_j>:
 80072b6:	b10a      	cbz	r2, 80072bc <_ZNSt11char_traitsIcE7compareEPKcS2_j+0x6>
 80072b8:	f002 bb57 	b.w	800996a <memcmp>
 80072bc:	4610      	mov	r0, r2
 80072be:	4770      	bx	lr

080072c0 <_ZNSt11char_traitsIcE4findEPKcjRS1_>:
 80072c0:	4613      	mov	r3, r2
 80072c2:	460a      	mov	r2, r1
 80072c4:	b111      	cbz	r1, 80072cc <_ZNSt11char_traitsIcE4findEPKcjRS1_+0xc>
 80072c6:	7819      	ldrb	r1, [r3, #0]
 80072c8:	f7f8 bfa2 	b.w	8000210 <memchr>
 80072cc:	4608      	mov	r0, r1
 80072ce:	4770      	bx	lr

080072d0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 80072d0:	b508      	push	{r3, lr}
 80072d2:	680b      	ldr	r3, [r1, #0]
 80072d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072d8:	d302      	bcc.n	80072e0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x10>
 80072da:	480d      	ldr	r0, [pc, #52]	; (8007310 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x40>)
 80072dc:	f7ff ff32 	bl	8007144 <_ZSt20__throw_length_errorPKc>
 80072e0:	4293      	cmp	r3, r2
 80072e2:	d90b      	bls.n	80072fc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 80072e4:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 80072e8:	ea4f 0042 	mov.w	r0, r2, lsl #1
 80072ec:	d206      	bcs.n	80072fc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 80072ee:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80072f2:	bf2a      	itet	cs
 80072f4:	f06f 4340 	mvncs.w	r3, #3221225472	; 0xc0000000
 80072f8:	6008      	strcc	r0, [r1, #0]
 80072fa:	600b      	strcs	r3, [r1, #0]
 80072fc:	6808      	ldr	r0, [r1, #0]
 80072fe:	3001      	adds	r0, #1
 8007300:	d501      	bpl.n	8007306 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x36>
 8007302:	f7ff ff16 	bl	8007132 <_ZSt17__throw_bad_allocv>
 8007306:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800730a:	f000 bc29 	b.w	8007b60 <_Znwj>
 800730e:	bf00      	nop
 8007310:	0800c618 	.word	0x0800c618

08007314 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 8007314:	f850 3b08 	ldr.w	r3, [r0], #8
 8007318:	4283      	cmp	r3, r0
 800731a:	d002      	beq.n	8007322 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0xe>
 800731c:	4618      	mov	r0, r3
 800731e:	f000 bc1d 	b.w	8007b5c <_ZdlPv>
 8007322:	4770      	bx	lr

08007324 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>:
 8007324:	b508      	push	{r3, lr}
 8007326:	4603      	mov	r3, r0
 8007328:	4608      	mov	r0, r1
 800732a:	685b      	ldr	r3, [r3, #4]
 800732c:	4298      	cmp	r0, r3
 800732e:	4611      	mov	r1, r2
 8007330:	d903      	bls.n	800733a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc+0x16>
 8007332:	4602      	mov	r2, r0
 8007334:	4801      	ldr	r0, [pc, #4]	; (800733c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc+0x18>)
 8007336:	f7ff ff0b 	bl	8007150 <_ZSt24__throw_out_of_range_fmtPKcz>
 800733a:	bd08      	pop	{r3, pc}
 800733c:	0800c630 	.word	0x0800c630

08007340 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>:
 8007340:	6840      	ldr	r0, [r0, #4]
 8007342:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8007346:	3901      	subs	r1, #1
 8007348:	1a09      	subs	r1, r1, r0
 800734a:	4291      	cmp	r1, r2
 800734c:	b508      	push	{r3, lr}
 800734e:	d202      	bcs.n	8007356 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc+0x16>
 8007350:	4618      	mov	r0, r3
 8007352:	f7ff fef7 	bl	8007144 <_ZSt20__throw_length_errorPKc>
 8007356:	bd08      	pop	{r3, pc}

08007358 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc>:
 8007358:	6803      	ldr	r3, [r0, #0]
 800735a:	428b      	cmp	r3, r1
 800735c:	d806      	bhi.n	800736c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc+0x14>
 800735e:	6842      	ldr	r2, [r0, #4]
 8007360:	4413      	add	r3, r2
 8007362:	4299      	cmp	r1, r3
 8007364:	bf94      	ite	ls
 8007366:	2000      	movls	r0, #0
 8007368:	2001      	movhi	r0, #1
 800736a:	4770      	bx	lr
 800736c:	2001      	movs	r0, #1
 800736e:	4770      	bx	lr

08007370 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
 8007370:	2a01      	cmp	r2, #1
 8007372:	b410      	push	{r4}
 8007374:	d104      	bne.n	8007380 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0x10>
 8007376:	780a      	ldrb	r2, [r1, #0]
 8007378:	f85d 4b04 	ldr.w	r4, [sp], #4
 800737c:	7002      	strb	r2, [r0, #0]
 800737e:	4770      	bx	lr
 8007380:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007384:	f7ff bf93 	b.w	80072ae <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>

08007388 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>:
 8007388:	2a01      	cmp	r2, #1
 800738a:	b430      	push	{r4, r5}
 800738c:	d103      	bne.n	8007396 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0xe>
 800738e:	780b      	ldrb	r3, [r1, #0]
 8007390:	7003      	strb	r3, [r0, #0]
 8007392:	bc30      	pop	{r4, r5}
 8007394:	4770      	bx	lr
 8007396:	2a00      	cmp	r2, #0
 8007398:	d0fb      	beq.n	8007392 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0xa>
 800739a:	bc30      	pop	{r4, r5}
 800739c:	f002 baf5 	b.w	800998a <memmove>

080073a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>:
 80073a0:	460b      	mov	r3, r1
 80073a2:	2b01      	cmp	r3, #1
 80073a4:	b410      	push	{r4}
 80073a6:	4611      	mov	r1, r2
 80073a8:	4604      	mov	r4, r0
 80073aa:	d103      	bne.n	80073b4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0x14>
 80073ac:	7022      	strb	r2, [r4, #0]
 80073ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073b2:	4770      	bx	lr
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d0fa      	beq.n	80073ae <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0xe>
 80073b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073bc:	461a      	mov	r2, r3
 80073be:	f002 bafe 	b.w	80099be <memset>

080073c2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc>:
 80073c2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80073c4:	290f      	cmp	r1, #15
 80073c6:	4604      	mov	r4, r0
 80073c8:	9101      	str	r1, [sp, #4]
 80073ca:	4615      	mov	r5, r2
 80073cc:	d906      	bls.n	80073dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x1a>
 80073ce:	2200      	movs	r2, #0
 80073d0:	a901      	add	r1, sp, #4
 80073d2:	f7ff ff7d 	bl	80072d0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 80073d6:	9b01      	ldr	r3, [sp, #4]
 80073d8:	6020      	str	r0, [r4, #0]
 80073da:	60a3      	str	r3, [r4, #8]
 80073dc:	9901      	ldr	r1, [sp, #4]
 80073de:	b119      	cbz	r1, 80073e8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x26>
 80073e0:	6820      	ldr	r0, [r4, #0]
 80073e2:	462a      	mov	r2, r5
 80073e4:	f7ff ffdc 	bl	80073a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>
 80073e8:	9b01      	ldr	r3, [sp, #4]
 80073ea:	6822      	ldr	r2, [r4, #0]
 80073ec:	6063      	str	r3, [r4, #4]
 80073ee:	2100      	movs	r1, #0
 80073f0:	54d1      	strb	r1, [r2, r3]
 80073f2:	b003      	add	sp, #12
 80073f4:	bd30      	pop	{r4, r5, pc}

080073f6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>:
 80073f6:	b508      	push	{r3, lr}
 80073f8:	1a52      	subs	r2, r2, r1
 80073fa:	f7ff ffb9 	bl	8007370 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 80073fe:	bd08      	pop	{r3, pc}

08007400 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>:
 8007400:	b508      	push	{r3, lr}
 8007402:	1a52      	subs	r2, r2, r1
 8007404:	f7ff ffb4 	bl	8007370 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007408:	bd08      	pop	{r3, pc}

0800740a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>:
 800740a:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 800740e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8007410:	461f      	mov	r7, r3
 8007412:	6843      	ldr	r3, [r0, #4]
 8007414:	eb01 0802 	add.w	r8, r1, r2
 8007418:	1ab2      	subs	r2, r6, r2
 800741a:	441a      	add	r2, r3
 800741c:	eba3 0908 	sub.w	r9, r3, r8
 8007420:	4603      	mov	r3, r0
 8007422:	9201      	str	r2, [sp, #4]
 8007424:	f853 2b08 	ldr.w	r2, [r3], #8
 8007428:	429a      	cmp	r2, r3
 800742a:	bf18      	it	ne
 800742c:	6882      	ldrne	r2, [r0, #8]
 800742e:	460d      	mov	r5, r1
 8007430:	bf08      	it	eq
 8007432:	220f      	moveq	r2, #15
 8007434:	a901      	add	r1, sp, #4
 8007436:	4604      	mov	r4, r0
 8007438:	f7ff ff4a 	bl	80072d0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800743c:	4682      	mov	sl, r0
 800743e:	b11d      	cbz	r5, 8007448 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x3e>
 8007440:	6821      	ldr	r1, [r4, #0]
 8007442:	462a      	mov	r2, r5
 8007444:	f7ff ff94 	bl	8007370 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007448:	b137      	cbz	r7, 8007458 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x4e>
 800744a:	b12e      	cbz	r6, 8007458 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x4e>
 800744c:	4632      	mov	r2, r6
 800744e:	4639      	mov	r1, r7
 8007450:	eb0a 0005 	add.w	r0, sl, r5
 8007454:	f7ff ff8c 	bl	8007370 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007458:	f1b9 0f00 	cmp.w	r9, #0
 800745c:	d007      	beq.n	800746e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x64>
 800745e:	6821      	ldr	r1, [r4, #0]
 8007460:	4435      	add	r5, r6
 8007462:	464a      	mov	r2, r9
 8007464:	4441      	add	r1, r8
 8007466:	eb0a 0005 	add.w	r0, sl, r5
 800746a:	f7ff ff81 	bl	8007370 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800746e:	4620      	mov	r0, r4
 8007470:	f7ff ff50 	bl	8007314 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8007474:	9b01      	ldr	r3, [sp, #4]
 8007476:	f8c4 a000 	str.w	sl, [r4]
 800747a:	60a3      	str	r3, [r4, #8]
 800747c:	b002      	add	sp, #8
 800747e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08007482 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_eraseEjj>:
 8007482:	b538      	push	{r3, r4, r5, lr}
 8007484:	4604      	mov	r4, r0
 8007486:	4615      	mov	r5, r2
 8007488:	4608      	mov	r0, r1
 800748a:	4411      	add	r1, r2
 800748c:	6862      	ldr	r2, [r4, #4]
 800748e:	1a52      	subs	r2, r2, r1
 8007490:	d005      	beq.n	800749e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_eraseEjj+0x1c>
 8007492:	b125      	cbz	r5, 800749e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_eraseEjj+0x1c>
 8007494:	6823      	ldr	r3, [r4, #0]
 8007496:	4419      	add	r1, r3
 8007498:	4418      	add	r0, r3
 800749a:	f7ff ff75 	bl	8007388 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 800749e:	6863      	ldr	r3, [r4, #4]
 80074a0:	6822      	ldr	r2, [r4, #0]
 80074a2:	1b5b      	subs	r3, r3, r5
 80074a4:	2100      	movs	r1, #0
 80074a6:	6063      	str	r3, [r4, #4]
 80074a8:	54d1      	strb	r1, [r2, r3]
 80074aa:	bd38      	pop	{r3, r4, r5, pc}

080074ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>:
 80074ac:	f100 0208 	add.w	r2, r0, #8
 80074b0:	6002      	str	r2, [r0, #0]
 80074b2:	2200      	movs	r2, #0
 80074b4:	6042      	str	r2, [r0, #4]
 80074b6:	7202      	strb	r2, [r0, #8]
 80074b8:	4770      	bx	lr

080074ba <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS3_>:
 80074ba:	f100 0208 	add.w	r2, r0, #8
 80074be:	6002      	str	r2, [r0, #0]
 80074c0:	2200      	movs	r2, #0
 80074c2:	6042      	str	r2, [r0, #4]
 80074c4:	7202      	strb	r2, [r0, #8]
 80074c6:	4770      	bx	lr

080074c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EjcRKS3_>:
 80074c8:	b510      	push	{r4, lr}
 80074ca:	f100 0308 	add.w	r3, r0, #8
 80074ce:	4604      	mov	r4, r0
 80074d0:	6003      	str	r3, [r0, #0]
 80074d2:	f7ff ff76 	bl	80073c2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc>
 80074d6:	4620      	mov	r0, r4
 80074d8:	bd10      	pop	{r4, pc}

080074da <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>:
 80074da:	b570      	push	{r4, r5, r6, lr}
 80074dc:	4604      	mov	r4, r0
 80074de:	460e      	mov	r6, r1
 80074e0:	3008      	adds	r0, #8
 80074e2:	6020      	str	r0, [r4, #0]
 80074e4:	f856 3b08 	ldr.w	r3, [r6], #8
 80074e8:	429e      	cmp	r6, r3
 80074ea:	460d      	mov	r5, r1
 80074ec:	d10b      	bne.n	8007506 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x2c>
 80074ee:	2210      	movs	r2, #16
 80074f0:	4631      	mov	r1, r6
 80074f2:	f7ff fedc 	bl	80072ae <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>
 80074f6:	686b      	ldr	r3, [r5, #4]
 80074f8:	6063      	str	r3, [r4, #4]
 80074fa:	2300      	movs	r3, #0
 80074fc:	602e      	str	r6, [r5, #0]
 80074fe:	606b      	str	r3, [r5, #4]
 8007500:	722b      	strb	r3, [r5, #8]
 8007502:	4620      	mov	r0, r4
 8007504:	bd70      	pop	{r4, r5, r6, pc}
 8007506:	6023      	str	r3, [r4, #0]
 8007508:	688b      	ldr	r3, [r1, #8]
 800750a:	60a3      	str	r3, [r4, #8]
 800750c:	e7f3      	b.n	80074f6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x1c>

0800750e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 800750e:	b510      	push	{r4, lr}
 8007510:	4604      	mov	r4, r0
 8007512:	f7ff feff 	bl	8007314 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8007516:	4620      	mov	r0, r4
 8007518:	bd10      	pop	{r4, pc}

0800751a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>:
 800751a:	b570      	push	{r4, r5, r6, lr}
 800751c:	460c      	mov	r4, r1
 800751e:	f851 3b08 	ldr.w	r3, [r1], #8
 8007522:	4299      	cmp	r1, r3
 8007524:	4605      	mov	r5, r0
 8007526:	6800      	ldr	r0, [r0, #0]
 8007528:	d110      	bne.n	800754c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x32>
 800752a:	42a5      	cmp	r5, r4
 800752c:	d008      	beq.n	8007540 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x26>
 800752e:	6862      	ldr	r2, [r4, #4]
 8007530:	b10a      	cbz	r2, 8007536 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x1c>
 8007532:	f7ff ff1d 	bl	8007370 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007536:	6863      	ldr	r3, [r4, #4]
 8007538:	682a      	ldr	r2, [r5, #0]
 800753a:	606b      	str	r3, [r5, #4]
 800753c:	2100      	movs	r1, #0
 800753e:	54d1      	strb	r1, [r2, r3]
 8007540:	6822      	ldr	r2, [r4, #0]
 8007542:	2300      	movs	r3, #0
 8007544:	6063      	str	r3, [r4, #4]
 8007546:	7013      	strb	r3, [r2, #0]
 8007548:	4628      	mov	r0, r5
 800754a:	bd70      	pop	{r4, r5, r6, pc}
 800754c:	602b      	str	r3, [r5, #0]
 800754e:	f105 0608 	add.w	r6, r5, #8
 8007552:	6863      	ldr	r3, [r4, #4]
 8007554:	606b      	str	r3, [r5, #4]
 8007556:	42b0      	cmp	r0, r6
 8007558:	68a3      	ldr	r3, [r4, #8]
 800755a:	bf18      	it	ne
 800755c:	68aa      	ldrne	r2, [r5, #8]
 800755e:	60ab      	str	r3, [r5, #8]
 8007560:	bf08      	it	eq
 8007562:	2000      	moveq	r0, #0
 8007564:	b110      	cbz	r0, 800756c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x52>
 8007566:	6020      	str	r0, [r4, #0]
 8007568:	60a2      	str	r2, [r4, #8]
 800756a:	e7e9      	b.n	8007540 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x26>
 800756c:	6021      	str	r1, [r4, #0]
 800756e:	e7e7      	b.n	8007540 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x26>

08007570 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5beginEv>:
 8007570:	6800      	ldr	r0, [r0, #0]
 8007572:	4770      	bx	lr

08007574 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5beginEv>:
 8007574:	6800      	ldr	r0, [r0, #0]
 8007576:	4770      	bx	lr

08007578 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE3endEv>:
 8007578:	e9d0 2000 	ldrd	r2, r0, [r0]
 800757c:	4410      	add	r0, r2
 800757e:	4770      	bx	lr

08007580 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE3endEv>:
 8007580:	e9d0 2000 	ldrd	r2, r0, [r0]
 8007584:	4410      	add	r0, r2
 8007586:	4770      	bx	lr

08007588 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>:
 8007588:	6840      	ldr	r0, [r0, #4]
 800758a:	4770      	bx	lr

0800758c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>:
 800758c:	6840      	ldr	r0, [r0, #4]
 800758e:	4770      	bx	lr

08007590 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>:
 8007590:	4603      	mov	r3, r0
 8007592:	f853 2b08 	ldr.w	r2, [r3], #8
 8007596:	429a      	cmp	r2, r3
 8007598:	bf14      	ite	ne
 800759a:	6880      	ldrne	r0, [r0, #8]
 800759c:	200f      	moveq	r0, #15
 800759e:	4770      	bx	lr

080075a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEj>:
 80075a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80075a2:	4603      	mov	r3, r0
 80075a4:	9101      	str	r1, [sp, #4]
 80075a6:	f853 2b08 	ldr.w	r2, [r3], #8
 80075aa:	429a      	cmp	r2, r3
 80075ac:	bf18      	it	ne
 80075ae:	6882      	ldrne	r2, [r0, #8]
 80075b0:	9b01      	ldr	r3, [sp, #4]
 80075b2:	bf08      	it	eq
 80075b4:	220f      	moveq	r2, #15
 80075b6:	4293      	cmp	r3, r2
 80075b8:	4604      	mov	r4, r0
 80075ba:	d90e      	bls.n	80075da <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEj+0x3a>
 80075bc:	a901      	add	r1, sp, #4
 80075be:	f7ff fe87 	bl	80072d0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 80075c2:	6862      	ldr	r2, [r4, #4]
 80075c4:	6821      	ldr	r1, [r4, #0]
 80075c6:	3201      	adds	r2, #1
 80075c8:	4605      	mov	r5, r0
 80075ca:	f7ff fed1 	bl	8007370 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 80075ce:	4620      	mov	r0, r4
 80075d0:	f7ff fea0 	bl	8007314 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 80075d4:	9b01      	ldr	r3, [sp, #4]
 80075d6:	6025      	str	r5, [r4, #0]
 80075d8:	60a3      	str	r3, [r4, #8]
 80075da:	b003      	add	sp, #12
 80075dc:	bd30      	pop	{r4, r5, pc}

080075de <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5clearEv>:
 80075de:	6802      	ldr	r2, [r0, #0]
 80075e0:	2300      	movs	r3, #0
 80075e2:	6043      	str	r3, [r0, #4]
 80075e4:	7013      	strb	r3, [r2, #0]
 80075e6:	4770      	bx	lr

080075e8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>:
 80075e8:	6800      	ldr	r0, [r0, #0]
 80075ea:	4408      	add	r0, r1
 80075ec:	4770      	bx	lr

080075ee <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>:
 80075ee:	6800      	ldr	r0, [r0, #0]
 80075f0:	4408      	add	r0, r1
 80075f2:	4770      	bx	lr

080075f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>:
 80075f4:	4603      	mov	r3, r0
 80075f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80075f8:	f853 2b08 	ldr.w	r2, [r3], #8
 80075fc:	6846      	ldr	r6, [r0, #4]
 80075fe:	429a      	cmp	r2, r3
 8007600:	bf18      	it	ne
 8007602:	6883      	ldrne	r3, [r0, #8]
 8007604:	f106 0501 	add.w	r5, r6, #1
 8007608:	bf08      	it	eq
 800760a:	230f      	moveq	r3, #15
 800760c:	429d      	cmp	r5, r3
 800760e:	4604      	mov	r4, r0
 8007610:	460f      	mov	r7, r1
 8007612:	d906      	bls.n	8007622 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc+0x2e>
 8007614:	2301      	movs	r3, #1
 8007616:	9300      	str	r3, [sp, #0]
 8007618:	2300      	movs	r3, #0
 800761a:	461a      	mov	r2, r3
 800761c:	4631      	mov	r1, r6
 800761e:	f7ff fef4 	bl	800740a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>
 8007622:	6823      	ldr	r3, [r4, #0]
 8007624:	559f      	strb	r7, [r3, r6]
 8007626:	6823      	ldr	r3, [r4, #0]
 8007628:	6065      	str	r5, [r4, #4]
 800762a:	2200      	movs	r2, #0
 800762c:	555a      	strb	r2, [r3, r5]
 800762e:	b003      	add	sp, #12
 8007630:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08007634 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5eraseEjj>:
 8007634:	b570      	push	{r4, r5, r6, lr}
 8007636:	4616      	mov	r6, r2
 8007638:	4a0c      	ldr	r2, [pc, #48]	; (800766c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5eraseEjj+0x38>)
 800763a:	4604      	mov	r4, r0
 800763c:	460d      	mov	r5, r1
 800763e:	f7ff fe71 	bl	8007324 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>
 8007642:	1c73      	adds	r3, r6, #1
 8007644:	d105      	bne.n	8007652 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5eraseEjj+0x1e>
 8007646:	6823      	ldr	r3, [r4, #0]
 8007648:	6065      	str	r5, [r4, #4]
 800764a:	2200      	movs	r2, #0
 800764c:	555a      	strb	r2, [r3, r5]
 800764e:	4620      	mov	r0, r4
 8007650:	bd70      	pop	{r4, r5, r6, pc}
 8007652:	2e00      	cmp	r6, #0
 8007654:	d0fb      	beq.n	800764e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5eraseEjj+0x1a>
 8007656:	6862      	ldr	r2, [r4, #4]
 8007658:	1b52      	subs	r2, r2, r5
 800765a:	42b2      	cmp	r2, r6
 800765c:	bf28      	it	cs
 800765e:	4632      	movcs	r2, r6
 8007660:	4629      	mov	r1, r5
 8007662:	4620      	mov	r0, r4
 8007664:	f7ff ff0d 	bl	8007482 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_eraseEjj>
 8007668:	e7f1      	b.n	800764e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5eraseEjj+0x1a>
 800766a:	bf00      	nop
 800766c:	0800c667 	.word	0x0800c667

08007670 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEjjjc>:
 8007670:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007674:	4616      	mov	r6, r2
 8007676:	461d      	mov	r5, r3
 8007678:	4604      	mov	r4, r0
 800767a:	4b1c      	ldr	r3, [pc, #112]	; (80076ec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEjjjc+0x7c>)
 800767c:	462a      	mov	r2, r5
 800767e:	460f      	mov	r7, r1
 8007680:	4631      	mov	r1, r6
 8007682:	f7ff fe5d 	bl	8007340 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
 8007686:	4623      	mov	r3, r4
 8007688:	6862      	ldr	r2, [r4, #4]
 800768a:	f853 0b08 	ldr.w	r0, [r3], #8
 800768e:	4298      	cmp	r0, r3
 8007690:	bf18      	it	ne
 8007692:	68a3      	ldrne	r3, [r4, #8]
 8007694:	eba5 0806 	sub.w	r8, r5, r6
 8007698:	4490      	add	r8, r2
 800769a:	bf08      	it	eq
 800769c:	230f      	moveq	r3, #15
 800769e:	4543      	cmp	r3, r8
 80076a0:	d31b      	bcc.n	80076da <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEjjjc+0x6a>
 80076a2:	19f3      	adds	r3, r6, r7
 80076a4:	1ad2      	subs	r2, r2, r3
 80076a6:	d006      	beq.n	80076b6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEjjjc+0x46>
 80076a8:	42ae      	cmp	r6, r5
 80076aa:	d004      	beq.n	80076b6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEjjjc+0x46>
 80076ac:	4438      	add	r0, r7
 80076ae:	1981      	adds	r1, r0, r6
 80076b0:	4428      	add	r0, r5
 80076b2:	f7ff fe69 	bl	8007388 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 80076b6:	b135      	cbz	r5, 80076c6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEjjjc+0x56>
 80076b8:	6820      	ldr	r0, [r4, #0]
 80076ba:	f89d 2020 	ldrb.w	r2, [sp, #32]
 80076be:	4629      	mov	r1, r5
 80076c0:	4438      	add	r0, r7
 80076c2:	f7ff fe6d 	bl	80073a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>
 80076c6:	6823      	ldr	r3, [r4, #0]
 80076c8:	f8c4 8004 	str.w	r8, [r4, #4]
 80076cc:	2200      	movs	r2, #0
 80076ce:	4620      	mov	r0, r4
 80076d0:	f803 2008 	strb.w	r2, [r3, r8]
 80076d4:	b002      	add	sp, #8
 80076d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076da:	9500      	str	r5, [sp, #0]
 80076dc:	2300      	movs	r3, #0
 80076de:	4632      	mov	r2, r6
 80076e0:	4639      	mov	r1, r7
 80076e2:	4620      	mov	r0, r4
 80076e4:	f7ff fe91 	bl	800740a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>
 80076e8:	e7e5      	b.n	80076b6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEjjjc+0x46>
 80076ea:	bf00      	nop
 80076ec:	0800c67b 	.word	0x0800c67b

080076f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEjc>:
 80076f0:	b507      	push	{r0, r1, r2, lr}
 80076f2:	9200      	str	r2, [sp, #0]
 80076f4:	460b      	mov	r3, r1
 80076f6:	2200      	movs	r2, #0
 80076f8:	6841      	ldr	r1, [r0, #4]
 80076fa:	f7ff ffb9 	bl	8007670 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEjjjc>
 80076fe:	b003      	add	sp, #12
 8007700:	f85d fb04 	ldr.w	pc, [sp], #4

08007704 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>:
 8007704:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007708:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800770a:	4614      	mov	r4, r2
 800770c:	4680      	mov	r8, r0
 800770e:	462a      	mov	r2, r5
 8007710:	4689      	mov	r9, r1
 8007712:	461f      	mov	r7, r3
 8007714:	4621      	mov	r1, r4
 8007716:	4b39      	ldr	r3, [pc, #228]	; (80077fc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xf8>)
 8007718:	f7ff fe12 	bl	8007340 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
 800771c:	4642      	mov	r2, r8
 800771e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007722:	f852 6b08 	ldr.w	r6, [r2], #8
 8007726:	4296      	cmp	r6, r2
 8007728:	bf18      	it	ne
 800772a:	f8d8 2008 	ldrne.w	r2, [r8, #8]
 800772e:	eba5 0b04 	sub.w	fp, r5, r4
 8007732:	eb03 0a0b 	add.w	sl, r3, fp
 8007736:	bf08      	it	eq
 8007738:	220f      	moveq	r2, #15
 800773a:	4552      	cmp	r2, sl
 800773c:	d351      	bcc.n	80077e2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xde>
 800773e:	444e      	add	r6, r9
 8007740:	4639      	mov	r1, r7
 8007742:	44a1      	add	r9, r4
 8007744:	4640      	mov	r0, r8
 8007746:	eba3 0909 	sub.w	r9, r3, r9
 800774a:	f7ff fe05 	bl	8007358 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc>
 800774e:	b180      	cbz	r0, 8007772 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x6e>
 8007750:	f1b9 0f00 	cmp.w	r9, #0
 8007754:	d006      	beq.n	8007764 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x60>
 8007756:	42ac      	cmp	r4, r5
 8007758:	d004      	beq.n	8007764 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x60>
 800775a:	464a      	mov	r2, r9
 800775c:	1931      	adds	r1, r6, r4
 800775e:	1970      	adds	r0, r6, r5
 8007760:	f7ff fe12 	bl	8007388 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 8007764:	b315      	cbz	r5, 80077ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa8>
 8007766:	462a      	mov	r2, r5
 8007768:	4639      	mov	r1, r7
 800776a:	4630      	mov	r0, r6
 800776c:	f7ff fe00 	bl	8007370 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007770:	e01c      	b.n	80077ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa8>
 8007772:	b135      	cbz	r5, 8007782 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x7e>
 8007774:	42ac      	cmp	r4, r5
 8007776:	d33c      	bcc.n	80077f2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xee>
 8007778:	462a      	mov	r2, r5
 800777a:	4639      	mov	r1, r7
 800777c:	4630      	mov	r0, r6
 800777e:	f7ff fe03 	bl	8007388 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 8007782:	f1b9 0f00 	cmp.w	r9, #0
 8007786:	d011      	beq.n	80077ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa8>
 8007788:	42ac      	cmp	r4, r5
 800778a:	d00f      	beq.n	80077ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa8>
 800778c:	464a      	mov	r2, r9
 800778e:	1931      	adds	r1, r6, r4
 8007790:	1970      	adds	r0, r6, r5
 8007792:	f7ff fdf9 	bl	8007388 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 8007796:	42ac      	cmp	r4, r5
 8007798:	d208      	bcs.n	80077ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa8>
 800779a:	4434      	add	r4, r6
 800779c:	197b      	adds	r3, r7, r5
 800779e:	429c      	cmp	r4, r3
 80077a0:	d30f      	bcc.n	80077c2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xbe>
 80077a2:	462a      	mov	r2, r5
 80077a4:	4639      	mov	r1, r7
 80077a6:	4630      	mov	r0, r6
 80077a8:	f7ff fdee 	bl	8007388 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 80077ac:	f8d8 3000 	ldr.w	r3, [r8]
 80077b0:	f8c8 a004 	str.w	sl, [r8, #4]
 80077b4:	2200      	movs	r2, #0
 80077b6:	4640      	mov	r0, r8
 80077b8:	f803 200a 	strb.w	r2, [r3, sl]
 80077bc:	b003      	add	sp, #12
 80077be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077c2:	42bc      	cmp	r4, r7
 80077c4:	d803      	bhi.n	80077ce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xca>
 80077c6:	462a      	mov	r2, r5
 80077c8:	eb07 010b 	add.w	r1, r7, fp
 80077cc:	e7cd      	b.n	800776a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x66>
 80077ce:	1be4      	subs	r4, r4, r7
 80077d0:	4622      	mov	r2, r4
 80077d2:	4639      	mov	r1, r7
 80077d4:	4630      	mov	r0, r6
 80077d6:	f7ff fdd7 	bl	8007388 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 80077da:	1b2a      	subs	r2, r5, r4
 80077dc:	1971      	adds	r1, r6, r5
 80077de:	1930      	adds	r0, r6, r4
 80077e0:	e7c4      	b.n	800776c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x68>
 80077e2:	9500      	str	r5, [sp, #0]
 80077e4:	463b      	mov	r3, r7
 80077e6:	4622      	mov	r2, r4
 80077e8:	4649      	mov	r1, r9
 80077ea:	4640      	mov	r0, r8
 80077ec:	f7ff fe0d 	bl	800740a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>
 80077f0:	e7dc      	b.n	80077ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa8>
 80077f2:	f1b9 0f00 	cmp.w	r9, #0
 80077f6:	d0d0      	beq.n	800779a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x96>
 80077f8:	e7c8      	b.n	800778c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x88>
 80077fa:	bf00      	nop
 80077fc:	0800c6ae 	.word	0x0800c6ae

08007800 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6assignEPKc>:
 8007800:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007802:	4604      	mov	r4, r0
 8007804:	4608      	mov	r0, r1
 8007806:	9103      	str	r1, [sp, #12]
 8007808:	f7f8 fd52 	bl	80002b0 <strlen>
 800780c:	9b03      	ldr	r3, [sp, #12]
 800780e:	9000      	str	r0, [sp, #0]
 8007810:	6862      	ldr	r2, [r4, #4]
 8007812:	2100      	movs	r1, #0
 8007814:	4620      	mov	r0, r4
 8007816:	f7ff ff75 	bl	8007704 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>
 800781a:	b004      	add	sp, #16
 800781c:	bd10      	pop	{r4, pc}

0800781e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEPKc>:
 800781e:	b508      	push	{r3, lr}
 8007820:	f7ff ffee 	bl	8007800 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6assignEPKc>
 8007824:	bd08      	pop	{r3, pc}
	...

08007828 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj>:
 8007828:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800782a:	4604      	mov	r4, r0
 800782c:	4615      	mov	r5, r2
 800782e:	4a09      	ldr	r2, [pc, #36]	; (8007854 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj+0x2c>)
 8007830:	9303      	str	r3, [sp, #12]
 8007832:	460e      	mov	r6, r1
 8007834:	f7ff fd76 	bl	8007324 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>
 8007838:	6862      	ldr	r2, [r4, #4]
 800783a:	9b03      	ldr	r3, [sp, #12]
 800783c:	1b92      	subs	r2, r2, r6
 800783e:	4601      	mov	r1, r0
 8007840:	42aa      	cmp	r2, r5
 8007842:	9808      	ldr	r0, [sp, #32]
 8007844:	9000      	str	r0, [sp, #0]
 8007846:	bf28      	it	cs
 8007848:	462a      	movcs	r2, r5
 800784a:	4620      	mov	r0, r4
 800784c:	f7ff ff5a 	bl	8007704 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>
 8007850:	b004      	add	sp, #16
 8007852:	bd70      	pop	{r4, r5, r6, pc}
 8007854:	0800c698 	.word	0x0800c698

08007858 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEjRKS4_>:
 8007858:	b507      	push	{r0, r1, r2, lr}
 800785a:	6853      	ldr	r3, [r2, #4]
 800785c:	9300      	str	r3, [sp, #0]
 800785e:	6813      	ldr	r3, [r2, #0]
 8007860:	2200      	movs	r2, #0
 8007862:	f7ff ffe1 	bl	8007828 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj>
 8007866:	b003      	add	sp, #12
 8007868:	f85d fb04 	ldr.w	pc, [sp], #4

0800786c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEjPKc>:
 800786c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800786e:	4604      	mov	r4, r0
 8007870:	4610      	mov	r0, r2
 8007872:	9103      	str	r1, [sp, #12]
 8007874:	9202      	str	r2, [sp, #8]
 8007876:	f7f8 fd1b 	bl	80002b0 <strlen>
 800787a:	9b02      	ldr	r3, [sp, #8]
 800787c:	9000      	str	r0, [sp, #0]
 800787e:	9903      	ldr	r1, [sp, #12]
 8007880:	2200      	movs	r2, #0
 8007882:	4620      	mov	r0, r4
 8007884:	f7ff ffd0 	bl	8007828 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj>
 8007888:	b004      	add	sp, #16
 800788a:	bd10      	pop	{r4, pc}

0800788c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjRKS4_>:
 800788c:	b513      	push	{r0, r1, r4, lr}
 800788e:	685c      	ldr	r4, [r3, #4]
 8007890:	9400      	str	r4, [sp, #0]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f7ff ffc8 	bl	8007828 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj>
 8007898:	b002      	add	sp, #8
 800789a:	bd10      	pop	{r4, pc}

0800789c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>:
 800789c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800789e:	4604      	mov	r4, r0
 80078a0:	4623      	mov	r3, r4
 80078a2:	6840      	ldr	r0, [r0, #4]
 80078a4:	f853 6b08 	ldr.w	r6, [r3], #8
 80078a8:	429e      	cmp	r6, r3
 80078aa:	bf18      	it	ne
 80078ac:	68a3      	ldrne	r3, [r4, #8]
 80078ae:	eb00 0502 	add.w	r5, r0, r2
 80078b2:	bf08      	it	eq
 80078b4:	230f      	moveq	r3, #15
 80078b6:	429d      	cmp	r5, r3
 80078b8:	d80a      	bhi.n	80078d0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x34>
 80078ba:	b112      	cbz	r2, 80078c2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x26>
 80078bc:	4430      	add	r0, r6
 80078be:	f7ff fd57 	bl	8007370 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 80078c2:	6823      	ldr	r3, [r4, #0]
 80078c4:	6065      	str	r5, [r4, #4]
 80078c6:	2200      	movs	r2, #0
 80078c8:	4620      	mov	r0, r4
 80078ca:	555a      	strb	r2, [r3, r5]
 80078cc:	b002      	add	sp, #8
 80078ce:	bd70      	pop	{r4, r5, r6, pc}
 80078d0:	9200      	str	r2, [sp, #0]
 80078d2:	460b      	mov	r3, r1
 80078d4:	2200      	movs	r2, #0
 80078d6:	4601      	mov	r1, r0
 80078d8:	4620      	mov	r0, r4
 80078da:	f7ff fd96 	bl	800740a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>
 80078de:	e7f0      	b.n	80078c2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x26>

080078e0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>:
 80078e0:	b508      	push	{r3, lr}
 80078e2:	e9d1 1200 	ldrd	r1, r2, [r1]
 80078e6:	f7ff ffd9 	bl	800789c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 80078ea:	bd08      	pop	{r3, pc}

080078ec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcj>:
 80078ec:	b570      	push	{r4, r5, r6, lr}
 80078ee:	4b06      	ldr	r3, [pc, #24]	; (8007908 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcj+0x1c>)
 80078f0:	4604      	mov	r4, r0
 80078f2:	460d      	mov	r5, r1
 80078f4:	4616      	mov	r6, r2
 80078f6:	2100      	movs	r1, #0
 80078f8:	f7ff fd22 	bl	8007340 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
 80078fc:	4632      	mov	r2, r6
 80078fe:	4629      	mov	r1, r5
 8007900:	4620      	mov	r0, r4
 8007902:	f7ff ffcb 	bl	800789c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 8007906:	bd70      	pop	{r4, r5, r6, pc}
 8007908:	0800c6c7 	.word	0x0800c6c7

0800790c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>:
 800790c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800790e:	4604      	mov	r4, r0
 8007910:	4608      	mov	r0, r1
 8007912:	460d      	mov	r5, r1
 8007914:	f7f8 fccc 	bl	80002b0 <strlen>
 8007918:	4b06      	ldr	r3, [pc, #24]	; (8007934 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc+0x28>)
 800791a:	9001      	str	r0, [sp, #4]
 800791c:	4602      	mov	r2, r0
 800791e:	2100      	movs	r1, #0
 8007920:	4620      	mov	r0, r4
 8007922:	f7ff fd0d 	bl	8007340 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
 8007926:	9a01      	ldr	r2, [sp, #4]
 8007928:	4629      	mov	r1, r5
 800792a:	4620      	mov	r0, r4
 800792c:	f7ff ffb6 	bl	800789c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 8007930:	b003      	add	sp, #12
 8007932:	bd30      	pop	{r4, r5, pc}
 8007934:	0800c6c7 	.word	0x0800c6c7

08007938 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>:
 8007938:	6800      	ldr	r0, [r0, #0]
 800793a:	4770      	bx	lr

0800793c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13get_allocatorEv>:
 800793c:	4770      	bx	lr

0800793e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj>:
 800793e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007942:	460e      	mov	r6, r1
 8007944:	461d      	mov	r5, r3
 8007946:	6841      	ldr	r1, [r0, #4]
 8007948:	b93b      	cbnz	r3, 800795a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj+0x1c>
 800794a:	4291      	cmp	r1, r2
 800794c:	d201      	bcs.n	8007952 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj+0x14>
 800794e:	f04f 32ff 	mov.w	r2, #4294967295
 8007952:	4610      	mov	r0, r2
 8007954:	b003      	add	sp, #12
 8007956:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800795a:	4291      	cmp	r1, r2
 800795c:	d9f7      	bls.n	800794e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj+0x10>
 800795e:	f8d0 8000 	ldr.w	r8, [r0]
 8007962:	7833      	ldrb	r3, [r6, #0]
 8007964:	f88d 3007 	strb.w	r3, [sp, #7]
 8007968:	eb08 0701 	add.w	r7, r8, r1
 800796c:	eb08 0002 	add.w	r0, r8, r2
 8007970:	1a89      	subs	r1, r1, r2
 8007972:	f1c5 0901 	rsb	r9, r5, #1
 8007976:	42a9      	cmp	r1, r5
 8007978:	d3e9      	bcc.n	800794e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj+0x10>
 800797a:	f10d 0207 	add.w	r2, sp, #7
 800797e:	4449      	add	r1, r9
 8007980:	f7ff fc9e 	bl	80072c0 <_ZNSt11char_traitsIcE4findEPKcjRS1_>
 8007984:	4604      	mov	r4, r0
 8007986:	2800      	cmp	r0, #0
 8007988:	d0e1      	beq.n	800794e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj+0x10>
 800798a:	462a      	mov	r2, r5
 800798c:	4631      	mov	r1, r6
 800798e:	f7ff fc92 	bl	80072b6 <_ZNSt11char_traitsIcE7compareEPKcS2_j>
 8007992:	b910      	cbnz	r0, 800799a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj+0x5c>
 8007994:	eba4 0208 	sub.w	r2, r4, r8
 8007998:	e7db      	b.n	8007952 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj+0x14>
 800799a:	1c60      	adds	r0, r4, #1
 800799c:	1a39      	subs	r1, r7, r0
 800799e:	e7ea      	b.n	8007976 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj+0x38>

080079a0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findERKS4_j>:
 80079a0:	b508      	push	{r3, lr}
 80079a2:	e9d1 1300 	ldrd	r1, r3, [r1]
 80079a6:	f7ff ffca 	bl	800793e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEPKcjj>
 80079aa:	bd08      	pop	{r3, pc}

080079ac <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEcj>:
 80079ac:	b513      	push	{r0, r1, r4, lr}
 80079ae:	f88d 1007 	strb.w	r1, [sp, #7]
 80079b2:	6841      	ldr	r1, [r0, #4]
 80079b4:	428a      	cmp	r2, r1
 80079b6:	4613      	mov	r3, r2
 80079b8:	d20a      	bcs.n	80079d0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEcj+0x24>
 80079ba:	6804      	ldr	r4, [r0, #0]
 80079bc:	f10d 0207 	add.w	r2, sp, #7
 80079c0:	1ac9      	subs	r1, r1, r3
 80079c2:	18e0      	adds	r0, r4, r3
 80079c4:	f7ff fc7c 	bl	80072c0 <_ZNSt11char_traitsIcE4findEPKcjRS1_>
 80079c8:	b110      	cbz	r0, 80079d0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEcj+0x24>
 80079ca:	1b00      	subs	r0, r0, r4
 80079cc:	b002      	add	sp, #8
 80079ce:	bd10      	pop	{r4, pc}
 80079d0:	f04f 30ff 	mov.w	r0, #4294967295
 80079d4:	e7fa      	b.n	80079cc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4findEcj+0x20>

080079d6 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE17find_first_not_ofEcj>:
 80079d6:	b510      	push	{r4, lr}
 80079d8:	6843      	ldr	r3, [r0, #4]
 80079da:	429a      	cmp	r2, r3
 80079dc:	d303      	bcc.n	80079e6 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE17find_first_not_ofEcj+0x10>
 80079de:	f04f 32ff 	mov.w	r2, #4294967295
 80079e2:	4610      	mov	r0, r2
 80079e4:	bd10      	pop	{r4, pc}
 80079e6:	6804      	ldr	r4, [r0, #0]
 80079e8:	5ca4      	ldrb	r4, [r4, r2]
 80079ea:	428c      	cmp	r4, r1
 80079ec:	d1f9      	bne.n	80079e2 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE17find_first_not_ofEcj+0xc>
 80079ee:	3201      	adds	r2, #1
 80079f0:	e7f3      	b.n	80079da <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE17find_first_not_ofEcj+0x4>

080079f2 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16find_last_not_ofEcj>:
 80079f2:	6843      	ldr	r3, [r0, #4]
 80079f4:	b15b      	cbz	r3, 8007a0e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16find_last_not_ofEcj+0x1c>
 80079f6:	3b01      	subs	r3, #1
 80079f8:	429a      	cmp	r2, r3
 80079fa:	bf28      	it	cs
 80079fc:	461a      	movcs	r2, r3
 80079fe:	6803      	ldr	r3, [r0, #0]
 8007a00:	5c98      	ldrb	r0, [r3, r2]
 8007a02:	4288      	cmp	r0, r1
 8007a04:	d101      	bne.n	8007a0a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16find_last_not_ofEcj+0x18>
 8007a06:	3a01      	subs	r2, #1
 8007a08:	d2fa      	bcs.n	8007a00 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16find_last_not_ofEcj+0xe>
 8007a0a:	4610      	mov	r0, r2
 8007a0c:	4770      	bx	lr
 8007a0e:	f04f 32ff 	mov.w	r2, #4294967295
 8007a12:	e7fa      	b.n	8007a0a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16find_last_not_ofEcj+0x18>

08007a14 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
 8007a14:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007a16:	4604      	mov	r4, r0
 8007a18:	4616      	mov	r6, r2
 8007a1a:	460d      	mov	r5, r1
 8007a1c:	b919      	cbnz	r1, 8007a26 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x12>
 8007a1e:	b112      	cbz	r2, 8007a26 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x12>
 8007a20:	480d      	ldr	r0, [pc, #52]	; (8007a58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x44>)
 8007a22:	f7ff fb89 	bl	8007138 <_ZSt19__throw_logic_errorPKc>
 8007a26:	1b73      	subs	r3, r6, r5
 8007a28:	2b0f      	cmp	r3, #15
 8007a2a:	9301      	str	r3, [sp, #4]
 8007a2c:	d907      	bls.n	8007a3e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x2a>
 8007a2e:	2200      	movs	r2, #0
 8007a30:	a901      	add	r1, sp, #4
 8007a32:	4620      	mov	r0, r4
 8007a34:	f7ff fc4c 	bl	80072d0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8007a38:	9b01      	ldr	r3, [sp, #4]
 8007a3a:	6020      	str	r0, [r4, #0]
 8007a3c:	60a3      	str	r3, [r4, #8]
 8007a3e:	4632      	mov	r2, r6
 8007a40:	4629      	mov	r1, r5
 8007a42:	6820      	ldr	r0, [r4, #0]
 8007a44:	f7ff fcd7 	bl	80073f6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>
 8007a48:	9b01      	ldr	r3, [sp, #4]
 8007a4a:	6822      	ldr	r2, [r4, #0]
 8007a4c:	6063      	str	r3, [r4, #4]
 8007a4e:	2100      	movs	r1, #0
 8007a50:	54d1      	strb	r1, [r2, r3]
 8007a52:	b002      	add	sp, #8
 8007a54:	bd70      	pop	{r4, r5, r6, pc}
 8007a56:	bf00      	nop
 8007a58:	0800c6dc 	.word	0x0800c6dc

08007a5c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>:
 8007a5c:	b538      	push	{r3, r4, r5, lr}
 8007a5e:	f100 0308 	add.w	r3, r0, #8
 8007a62:	6003      	str	r3, [r0, #0]
 8007a64:	e9d1 5200 	ldrd	r5, r2, [r1]
 8007a68:	4604      	mov	r4, r0
 8007a6a:	f04f 0300 	mov.w	r3, #0
 8007a6e:	442a      	add	r2, r5
 8007a70:	4629      	mov	r1, r5
 8007a72:	f7ff ffcf 	bl	8007a14 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
 8007a76:	4620      	mov	r0, r4
 8007a78:	bd38      	pop	{r3, r4, r5, pc}
	...

08007a7c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
 8007a7c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007a7e:	4604      	mov	r4, r0
 8007a80:	4616      	mov	r6, r2
 8007a82:	460d      	mov	r5, r1
 8007a84:	b919      	cbnz	r1, 8007a8e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x12>
 8007a86:	b112      	cbz	r2, 8007a8e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x12>
 8007a88:	480d      	ldr	r0, [pc, #52]	; (8007ac0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x44>)
 8007a8a:	f7ff fb55 	bl	8007138 <_ZSt19__throw_logic_errorPKc>
 8007a8e:	1b73      	subs	r3, r6, r5
 8007a90:	2b0f      	cmp	r3, #15
 8007a92:	9301      	str	r3, [sp, #4]
 8007a94:	d907      	bls.n	8007aa6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x2a>
 8007a96:	2200      	movs	r2, #0
 8007a98:	a901      	add	r1, sp, #4
 8007a9a:	4620      	mov	r0, r4
 8007a9c:	f7ff fc18 	bl	80072d0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8007aa0:	9b01      	ldr	r3, [sp, #4]
 8007aa2:	6020      	str	r0, [r4, #0]
 8007aa4:	60a3      	str	r3, [r4, #8]
 8007aa6:	4632      	mov	r2, r6
 8007aa8:	4629      	mov	r1, r5
 8007aaa:	6820      	ldr	r0, [r4, #0]
 8007aac:	f7ff fca8 	bl	8007400 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
 8007ab0:	9b01      	ldr	r3, [sp, #4]
 8007ab2:	6822      	ldr	r2, [r4, #0]
 8007ab4:	6063      	str	r3, [r4, #4]
 8007ab6:	2100      	movs	r1, #0
 8007ab8:	54d1      	strb	r1, [r2, r3]
 8007aba:	b002      	add	sp, #8
 8007abc:	bd70      	pop	{r4, r5, r6, pc}
 8007abe:	bf00      	nop
 8007ac0:	0800c6dc 	.word	0x0800c6dc

08007ac4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>:
 8007ac4:	b538      	push	{r3, r4, r5, lr}
 8007ac6:	f100 0308 	add.w	r3, r0, #8
 8007aca:	4604      	mov	r4, r0
 8007acc:	6003      	str	r3, [r0, #0]
 8007ace:	460d      	mov	r5, r1
 8007ad0:	b159      	cbz	r1, 8007aea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x26>
 8007ad2:	4608      	mov	r0, r1
 8007ad4:	f7f8 fbec 	bl	80002b0 <strlen>
 8007ad8:	182a      	adds	r2, r5, r0
 8007ada:	4620      	mov	r0, r4
 8007adc:	f04f 0300 	mov.w	r3, #0
 8007ae0:	4629      	mov	r1, r5
 8007ae2:	f7ff ffcb 	bl	8007a7c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
 8007ae6:	4620      	mov	r0, r4
 8007ae8:	bd38      	pop	{r3, r4, r5, pc}
 8007aea:	2201      	movs	r2, #1
 8007aec:	e7f5      	b.n	8007ada <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x16>
	...

08007af0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_jj>:
 8007af0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007af4:	460d      	mov	r5, r1
 8007af6:	4617      	mov	r7, r2
 8007af8:	4698      	mov	r8, r3
 8007afa:	f100 0308 	add.w	r3, r0, #8
 8007afe:	4604      	mov	r4, r0
 8007b00:	6003      	str	r3, [r0, #0]
 8007b02:	4639      	mov	r1, r7
 8007b04:	4a0a      	ldr	r2, [pc, #40]	; (8007b30 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_jj+0x40>)
 8007b06:	4628      	mov	r0, r5
 8007b08:	f7ff fc0c 	bl	8007324 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>
 8007b0c:	682e      	ldr	r6, [r5, #0]
 8007b0e:	686a      	ldr	r2, [r5, #4]
 8007b10:	1831      	adds	r1, r6, r0
 8007b12:	1bd2      	subs	r2, r2, r7
 8007b14:	4620      	mov	r0, r4
 8007b16:	f04f 0300 	mov.w	r3, #0
 8007b1a:	4542      	cmp	r2, r8
 8007b1c:	bf94      	ite	ls
 8007b1e:	188a      	addls	r2, r1, r2
 8007b20:	eb01 0208 	addhi.w	r2, r1, r8
 8007b24:	f7ff ffaa 	bl	8007a7c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
 8007b28:	4620      	mov	r0, r4
 8007b2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b2e:	bf00      	nop
 8007b30:	0800c706 	.word	0x0800c706

08007b34 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6substrEjj>:
 8007b34:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007b36:	460d      	mov	r5, r1
 8007b38:	4604      	mov	r4, r0
 8007b3a:	4611      	mov	r1, r2
 8007b3c:	4628      	mov	r0, r5
 8007b3e:	4a06      	ldr	r2, [pc, #24]	; (8007b58 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6substrEjj+0x24>)
 8007b40:	9301      	str	r3, [sp, #4]
 8007b42:	f7ff fbef 	bl	8007324 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>
 8007b46:	9b01      	ldr	r3, [sp, #4]
 8007b48:	4602      	mov	r2, r0
 8007b4a:	4629      	mov	r1, r5
 8007b4c:	4620      	mov	r0, r4
 8007b4e:	f7ff ffcf 	bl	8007af0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_jj>
 8007b52:	4620      	mov	r0, r4
 8007b54:	b003      	add	sp, #12
 8007b56:	bd30      	pop	{r4, r5, pc}
 8007b58:	0800c721 	.word	0x0800c721

08007b5c <_ZdlPv>:
 8007b5c:	f000 b82a 	b.w	8007bb4 <free>

08007b60 <_Znwj>:
 8007b60:	2801      	cmp	r0, #1
 8007b62:	bf38      	it	cc
 8007b64:	2001      	movcc	r0, #1
 8007b66:	b510      	push	{r4, lr}
 8007b68:	4604      	mov	r4, r0
 8007b6a:	4620      	mov	r0, r4
 8007b6c:	f000 f81a 	bl	8007ba4 <malloc>
 8007b70:	b100      	cbz	r0, 8007b74 <_Znwj+0x14>
 8007b72:	bd10      	pop	{r4, pc}
 8007b74:	f000 f806 	bl	8007b84 <_ZSt15get_new_handlerv>
 8007b78:	b908      	cbnz	r0, 8007b7e <_Znwj+0x1e>
 8007b7a:	f000 f80b 	bl	8007b94 <abort>
 8007b7e:	4780      	blx	r0
 8007b80:	e7f3      	b.n	8007b6a <_Znwj+0xa>
	...

08007b84 <_ZSt15get_new_handlerv>:
 8007b84:	4b02      	ldr	r3, [pc, #8]	; (8007b90 <_ZSt15get_new_handlerv+0xc>)
 8007b86:	6818      	ldr	r0, [r3, #0]
 8007b88:	f3bf 8f5b 	dmb	ish
 8007b8c:	4770      	bx	lr
 8007b8e:	bf00      	nop
 8007b90:	20002b64 	.word	0x20002b64

08007b94 <abort>:
 8007b94:	b508      	push	{r3, lr}
 8007b96:	2006      	movs	r0, #6
 8007b98:	f001 ff54 	bl	8009a44 <raise>
 8007b9c:	2001      	movs	r0, #1
 8007b9e:	f7fb ff79 	bl	8003a94 <_exit>
	...

08007ba4 <malloc>:
 8007ba4:	4b02      	ldr	r3, [pc, #8]	; (8007bb0 <malloc+0xc>)
 8007ba6:	4601      	mov	r1, r0
 8007ba8:	6818      	ldr	r0, [r3, #0]
 8007baa:	f000 b82b 	b.w	8007c04 <_malloc_r>
 8007bae:	bf00      	nop
 8007bb0:	200001ec 	.word	0x200001ec

08007bb4 <free>:
 8007bb4:	4b02      	ldr	r3, [pc, #8]	; (8007bc0 <free+0xc>)
 8007bb6:	4601      	mov	r1, r0
 8007bb8:	6818      	ldr	r0, [r3, #0]
 8007bba:	f002 be7f 	b.w	800a8bc <_free_r>
 8007bbe:	bf00      	nop
 8007bc0:	200001ec 	.word	0x200001ec

08007bc4 <sbrk_aligned>:
 8007bc4:	b570      	push	{r4, r5, r6, lr}
 8007bc6:	4e0e      	ldr	r6, [pc, #56]	; (8007c00 <sbrk_aligned+0x3c>)
 8007bc8:	460c      	mov	r4, r1
 8007bca:	6831      	ldr	r1, [r6, #0]
 8007bcc:	4605      	mov	r5, r0
 8007bce:	b911      	cbnz	r1, 8007bd6 <sbrk_aligned+0x12>
 8007bd0:	f001 ff8c 	bl	8009aec <_sbrk_r>
 8007bd4:	6030      	str	r0, [r6, #0]
 8007bd6:	4621      	mov	r1, r4
 8007bd8:	4628      	mov	r0, r5
 8007bda:	f001 ff87 	bl	8009aec <_sbrk_r>
 8007bde:	1c43      	adds	r3, r0, #1
 8007be0:	d00a      	beq.n	8007bf8 <sbrk_aligned+0x34>
 8007be2:	1cc4      	adds	r4, r0, #3
 8007be4:	f024 0403 	bic.w	r4, r4, #3
 8007be8:	42a0      	cmp	r0, r4
 8007bea:	d007      	beq.n	8007bfc <sbrk_aligned+0x38>
 8007bec:	1a21      	subs	r1, r4, r0
 8007bee:	4628      	mov	r0, r5
 8007bf0:	f001 ff7c 	bl	8009aec <_sbrk_r>
 8007bf4:	3001      	adds	r0, #1
 8007bf6:	d101      	bne.n	8007bfc <sbrk_aligned+0x38>
 8007bf8:	f04f 34ff 	mov.w	r4, #4294967295
 8007bfc:	4620      	mov	r0, r4
 8007bfe:	bd70      	pop	{r4, r5, r6, pc}
 8007c00:	20002b6c 	.word	0x20002b6c

08007c04 <_malloc_r>:
 8007c04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c08:	1ccd      	adds	r5, r1, #3
 8007c0a:	f025 0503 	bic.w	r5, r5, #3
 8007c0e:	3508      	adds	r5, #8
 8007c10:	2d0c      	cmp	r5, #12
 8007c12:	bf38      	it	cc
 8007c14:	250c      	movcc	r5, #12
 8007c16:	2d00      	cmp	r5, #0
 8007c18:	4607      	mov	r7, r0
 8007c1a:	db01      	blt.n	8007c20 <_malloc_r+0x1c>
 8007c1c:	42a9      	cmp	r1, r5
 8007c1e:	d905      	bls.n	8007c2c <_malloc_r+0x28>
 8007c20:	230c      	movs	r3, #12
 8007c22:	603b      	str	r3, [r7, #0]
 8007c24:	2600      	movs	r6, #0
 8007c26:	4630      	mov	r0, r6
 8007c28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c2c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007d00 <_malloc_r+0xfc>
 8007c30:	f000 f868 	bl	8007d04 <__malloc_lock>
 8007c34:	f8d8 3000 	ldr.w	r3, [r8]
 8007c38:	461c      	mov	r4, r3
 8007c3a:	bb5c      	cbnz	r4, 8007c94 <_malloc_r+0x90>
 8007c3c:	4629      	mov	r1, r5
 8007c3e:	4638      	mov	r0, r7
 8007c40:	f7ff ffc0 	bl	8007bc4 <sbrk_aligned>
 8007c44:	1c43      	adds	r3, r0, #1
 8007c46:	4604      	mov	r4, r0
 8007c48:	d155      	bne.n	8007cf6 <_malloc_r+0xf2>
 8007c4a:	f8d8 4000 	ldr.w	r4, [r8]
 8007c4e:	4626      	mov	r6, r4
 8007c50:	2e00      	cmp	r6, #0
 8007c52:	d145      	bne.n	8007ce0 <_malloc_r+0xdc>
 8007c54:	2c00      	cmp	r4, #0
 8007c56:	d048      	beq.n	8007cea <_malloc_r+0xe6>
 8007c58:	6823      	ldr	r3, [r4, #0]
 8007c5a:	4631      	mov	r1, r6
 8007c5c:	4638      	mov	r0, r7
 8007c5e:	eb04 0903 	add.w	r9, r4, r3
 8007c62:	f001 ff43 	bl	8009aec <_sbrk_r>
 8007c66:	4581      	cmp	r9, r0
 8007c68:	d13f      	bne.n	8007cea <_malloc_r+0xe6>
 8007c6a:	6821      	ldr	r1, [r4, #0]
 8007c6c:	1a6d      	subs	r5, r5, r1
 8007c6e:	4629      	mov	r1, r5
 8007c70:	4638      	mov	r0, r7
 8007c72:	f7ff ffa7 	bl	8007bc4 <sbrk_aligned>
 8007c76:	3001      	adds	r0, #1
 8007c78:	d037      	beq.n	8007cea <_malloc_r+0xe6>
 8007c7a:	6823      	ldr	r3, [r4, #0]
 8007c7c:	442b      	add	r3, r5
 8007c7e:	6023      	str	r3, [r4, #0]
 8007c80:	f8d8 3000 	ldr.w	r3, [r8]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d038      	beq.n	8007cfa <_malloc_r+0xf6>
 8007c88:	685a      	ldr	r2, [r3, #4]
 8007c8a:	42a2      	cmp	r2, r4
 8007c8c:	d12b      	bne.n	8007ce6 <_malloc_r+0xe2>
 8007c8e:	2200      	movs	r2, #0
 8007c90:	605a      	str	r2, [r3, #4]
 8007c92:	e00f      	b.n	8007cb4 <_malloc_r+0xb0>
 8007c94:	6822      	ldr	r2, [r4, #0]
 8007c96:	1b52      	subs	r2, r2, r5
 8007c98:	d41f      	bmi.n	8007cda <_malloc_r+0xd6>
 8007c9a:	2a0b      	cmp	r2, #11
 8007c9c:	d917      	bls.n	8007cce <_malloc_r+0xca>
 8007c9e:	1961      	adds	r1, r4, r5
 8007ca0:	42a3      	cmp	r3, r4
 8007ca2:	6025      	str	r5, [r4, #0]
 8007ca4:	bf18      	it	ne
 8007ca6:	6059      	strne	r1, [r3, #4]
 8007ca8:	6863      	ldr	r3, [r4, #4]
 8007caa:	bf08      	it	eq
 8007cac:	f8c8 1000 	streq.w	r1, [r8]
 8007cb0:	5162      	str	r2, [r4, r5]
 8007cb2:	604b      	str	r3, [r1, #4]
 8007cb4:	4638      	mov	r0, r7
 8007cb6:	f104 060b 	add.w	r6, r4, #11
 8007cba:	f000 f829 	bl	8007d10 <__malloc_unlock>
 8007cbe:	f026 0607 	bic.w	r6, r6, #7
 8007cc2:	1d23      	adds	r3, r4, #4
 8007cc4:	1af2      	subs	r2, r6, r3
 8007cc6:	d0ae      	beq.n	8007c26 <_malloc_r+0x22>
 8007cc8:	1b9b      	subs	r3, r3, r6
 8007cca:	50a3      	str	r3, [r4, r2]
 8007ccc:	e7ab      	b.n	8007c26 <_malloc_r+0x22>
 8007cce:	42a3      	cmp	r3, r4
 8007cd0:	6862      	ldr	r2, [r4, #4]
 8007cd2:	d1dd      	bne.n	8007c90 <_malloc_r+0x8c>
 8007cd4:	f8c8 2000 	str.w	r2, [r8]
 8007cd8:	e7ec      	b.n	8007cb4 <_malloc_r+0xb0>
 8007cda:	4623      	mov	r3, r4
 8007cdc:	6864      	ldr	r4, [r4, #4]
 8007cde:	e7ac      	b.n	8007c3a <_malloc_r+0x36>
 8007ce0:	4634      	mov	r4, r6
 8007ce2:	6876      	ldr	r6, [r6, #4]
 8007ce4:	e7b4      	b.n	8007c50 <_malloc_r+0x4c>
 8007ce6:	4613      	mov	r3, r2
 8007ce8:	e7cc      	b.n	8007c84 <_malloc_r+0x80>
 8007cea:	230c      	movs	r3, #12
 8007cec:	603b      	str	r3, [r7, #0]
 8007cee:	4638      	mov	r0, r7
 8007cf0:	f000 f80e 	bl	8007d10 <__malloc_unlock>
 8007cf4:	e797      	b.n	8007c26 <_malloc_r+0x22>
 8007cf6:	6025      	str	r5, [r4, #0]
 8007cf8:	e7dc      	b.n	8007cb4 <_malloc_r+0xb0>
 8007cfa:	605b      	str	r3, [r3, #4]
 8007cfc:	deff      	udf	#255	; 0xff
 8007cfe:	bf00      	nop
 8007d00:	20002b68 	.word	0x20002b68

08007d04 <__malloc_lock>:
 8007d04:	4801      	ldr	r0, [pc, #4]	; (8007d0c <__malloc_lock+0x8>)
 8007d06:	f001 bf3e 	b.w	8009b86 <__retarget_lock_acquire_recursive>
 8007d0a:	bf00      	nop
 8007d0c:	20002cb0 	.word	0x20002cb0

08007d10 <__malloc_unlock>:
 8007d10:	4801      	ldr	r0, [pc, #4]	; (8007d18 <__malloc_unlock+0x8>)
 8007d12:	f001 bf39 	b.w	8009b88 <__retarget_lock_release_recursive>
 8007d16:	bf00      	nop
 8007d18:	20002cb0 	.word	0x20002cb0

08007d1c <sulp>:
 8007d1c:	b570      	push	{r4, r5, r6, lr}
 8007d1e:	4604      	mov	r4, r0
 8007d20:	460d      	mov	r5, r1
 8007d22:	ec45 4b10 	vmov	d0, r4, r5
 8007d26:	4616      	mov	r6, r2
 8007d28:	f003 fcea 	bl	800b700 <__ulp>
 8007d2c:	ec51 0b10 	vmov	r0, r1, d0
 8007d30:	b17e      	cbz	r6, 8007d52 <sulp+0x36>
 8007d32:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007d36:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	dd09      	ble.n	8007d52 <sulp+0x36>
 8007d3e:	051b      	lsls	r3, r3, #20
 8007d40:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007d44:	2400      	movs	r4, #0
 8007d46:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007d4a:	4622      	mov	r2, r4
 8007d4c:	462b      	mov	r3, r5
 8007d4e:	f7f8 fc73 	bl	8000638 <__aeabi_dmul>
 8007d52:	bd70      	pop	{r4, r5, r6, pc}
 8007d54:	0000      	movs	r0, r0
	...

08007d58 <_strtod_l>:
 8007d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d5c:	ed2d 8b02 	vpush	{d8}
 8007d60:	b09b      	sub	sp, #108	; 0x6c
 8007d62:	4604      	mov	r4, r0
 8007d64:	9213      	str	r2, [sp, #76]	; 0x4c
 8007d66:	2200      	movs	r2, #0
 8007d68:	9216      	str	r2, [sp, #88]	; 0x58
 8007d6a:	460d      	mov	r5, r1
 8007d6c:	f04f 0800 	mov.w	r8, #0
 8007d70:	f04f 0900 	mov.w	r9, #0
 8007d74:	460a      	mov	r2, r1
 8007d76:	9215      	str	r2, [sp, #84]	; 0x54
 8007d78:	7811      	ldrb	r1, [r2, #0]
 8007d7a:	292b      	cmp	r1, #43	; 0x2b
 8007d7c:	d04c      	beq.n	8007e18 <_strtod_l+0xc0>
 8007d7e:	d83a      	bhi.n	8007df6 <_strtod_l+0x9e>
 8007d80:	290d      	cmp	r1, #13
 8007d82:	d834      	bhi.n	8007dee <_strtod_l+0x96>
 8007d84:	2908      	cmp	r1, #8
 8007d86:	d834      	bhi.n	8007df2 <_strtod_l+0x9a>
 8007d88:	2900      	cmp	r1, #0
 8007d8a:	d03d      	beq.n	8007e08 <_strtod_l+0xb0>
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	920a      	str	r2, [sp, #40]	; 0x28
 8007d90:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8007d92:	7832      	ldrb	r2, [r6, #0]
 8007d94:	2a30      	cmp	r2, #48	; 0x30
 8007d96:	f040 80b4 	bne.w	8007f02 <_strtod_l+0x1aa>
 8007d9a:	7872      	ldrb	r2, [r6, #1]
 8007d9c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8007da0:	2a58      	cmp	r2, #88	; 0x58
 8007da2:	d170      	bne.n	8007e86 <_strtod_l+0x12e>
 8007da4:	9302      	str	r3, [sp, #8]
 8007da6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007da8:	9301      	str	r3, [sp, #4]
 8007daa:	ab16      	add	r3, sp, #88	; 0x58
 8007dac:	9300      	str	r3, [sp, #0]
 8007dae:	4a8e      	ldr	r2, [pc, #568]	; (8007fe8 <_strtod_l+0x290>)
 8007db0:	ab17      	add	r3, sp, #92	; 0x5c
 8007db2:	a915      	add	r1, sp, #84	; 0x54
 8007db4:	4620      	mov	r0, r4
 8007db6:	f002 fe35 	bl	800aa24 <__gethex>
 8007dba:	f010 070f 	ands.w	r7, r0, #15
 8007dbe:	4605      	mov	r5, r0
 8007dc0:	d005      	beq.n	8007dce <_strtod_l+0x76>
 8007dc2:	2f06      	cmp	r7, #6
 8007dc4:	d12a      	bne.n	8007e1c <_strtod_l+0xc4>
 8007dc6:	3601      	adds	r6, #1
 8007dc8:	2300      	movs	r3, #0
 8007dca:	9615      	str	r6, [sp, #84]	; 0x54
 8007dcc:	930a      	str	r3, [sp, #40]	; 0x28
 8007dce:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	f040 857f 	bne.w	80088d4 <_strtod_l+0xb7c>
 8007dd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007dd8:	b1db      	cbz	r3, 8007e12 <_strtod_l+0xba>
 8007dda:	4642      	mov	r2, r8
 8007ddc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007de0:	ec43 2b10 	vmov	d0, r2, r3
 8007de4:	b01b      	add	sp, #108	; 0x6c
 8007de6:	ecbd 8b02 	vpop	{d8}
 8007dea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dee:	2920      	cmp	r1, #32
 8007df0:	d1cc      	bne.n	8007d8c <_strtod_l+0x34>
 8007df2:	3201      	adds	r2, #1
 8007df4:	e7bf      	b.n	8007d76 <_strtod_l+0x1e>
 8007df6:	292d      	cmp	r1, #45	; 0x2d
 8007df8:	d1c8      	bne.n	8007d8c <_strtod_l+0x34>
 8007dfa:	2101      	movs	r1, #1
 8007dfc:	910a      	str	r1, [sp, #40]	; 0x28
 8007dfe:	1c51      	adds	r1, r2, #1
 8007e00:	9115      	str	r1, [sp, #84]	; 0x54
 8007e02:	7852      	ldrb	r2, [r2, #1]
 8007e04:	2a00      	cmp	r2, #0
 8007e06:	d1c3      	bne.n	8007d90 <_strtod_l+0x38>
 8007e08:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007e0a:	9515      	str	r5, [sp, #84]	; 0x54
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	f040 855f 	bne.w	80088d0 <_strtod_l+0xb78>
 8007e12:	4642      	mov	r2, r8
 8007e14:	464b      	mov	r3, r9
 8007e16:	e7e3      	b.n	8007de0 <_strtod_l+0x88>
 8007e18:	2100      	movs	r1, #0
 8007e1a:	e7ef      	b.n	8007dfc <_strtod_l+0xa4>
 8007e1c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007e1e:	b13a      	cbz	r2, 8007e30 <_strtod_l+0xd8>
 8007e20:	2135      	movs	r1, #53	; 0x35
 8007e22:	a818      	add	r0, sp, #96	; 0x60
 8007e24:	f003 fd69 	bl	800b8fa <__copybits>
 8007e28:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007e2a:	4620      	mov	r0, r4
 8007e2c:	f003 f93c 	bl	800b0a8 <_Bfree>
 8007e30:	3f01      	subs	r7, #1
 8007e32:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007e34:	2f04      	cmp	r7, #4
 8007e36:	d806      	bhi.n	8007e46 <_strtod_l+0xee>
 8007e38:	e8df f007 	tbb	[pc, r7]
 8007e3c:	201d0314 	.word	0x201d0314
 8007e40:	14          	.byte	0x14
 8007e41:	00          	.byte	0x00
 8007e42:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8007e46:	05e9      	lsls	r1, r5, #23
 8007e48:	bf48      	it	mi
 8007e4a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8007e4e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007e52:	0d1b      	lsrs	r3, r3, #20
 8007e54:	051b      	lsls	r3, r3, #20
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d1b9      	bne.n	8007dce <_strtod_l+0x76>
 8007e5a:	f001 fe69 	bl	8009b30 <__errno>
 8007e5e:	2322      	movs	r3, #34	; 0x22
 8007e60:	6003      	str	r3, [r0, #0]
 8007e62:	e7b4      	b.n	8007dce <_strtod_l+0x76>
 8007e64:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8007e68:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007e6c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007e70:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8007e74:	e7e7      	b.n	8007e46 <_strtod_l+0xee>
 8007e76:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007ff0 <_strtod_l+0x298>
 8007e7a:	e7e4      	b.n	8007e46 <_strtod_l+0xee>
 8007e7c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007e80:	f04f 38ff 	mov.w	r8, #4294967295
 8007e84:	e7df      	b.n	8007e46 <_strtod_l+0xee>
 8007e86:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007e88:	1c5a      	adds	r2, r3, #1
 8007e8a:	9215      	str	r2, [sp, #84]	; 0x54
 8007e8c:	785b      	ldrb	r3, [r3, #1]
 8007e8e:	2b30      	cmp	r3, #48	; 0x30
 8007e90:	d0f9      	beq.n	8007e86 <_strtod_l+0x12e>
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d09b      	beq.n	8007dce <_strtod_l+0x76>
 8007e96:	2301      	movs	r3, #1
 8007e98:	f04f 0a00 	mov.w	sl, #0
 8007e9c:	9304      	str	r3, [sp, #16]
 8007e9e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007ea0:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ea2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8007ea6:	46d3      	mov	fp, sl
 8007ea8:	220a      	movs	r2, #10
 8007eaa:	9815      	ldr	r0, [sp, #84]	; 0x54
 8007eac:	7806      	ldrb	r6, [r0, #0]
 8007eae:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007eb2:	b2d9      	uxtb	r1, r3
 8007eb4:	2909      	cmp	r1, #9
 8007eb6:	d926      	bls.n	8007f06 <_strtod_l+0x1ae>
 8007eb8:	494c      	ldr	r1, [pc, #304]	; (8007fec <_strtod_l+0x294>)
 8007eba:	2201      	movs	r2, #1
 8007ebc:	f001 fd87 	bl	80099ce <strncmp>
 8007ec0:	2800      	cmp	r0, #0
 8007ec2:	d030      	beq.n	8007f26 <_strtod_l+0x1ce>
 8007ec4:	2000      	movs	r0, #0
 8007ec6:	4632      	mov	r2, r6
 8007ec8:	9005      	str	r0, [sp, #20]
 8007eca:	465e      	mov	r6, fp
 8007ecc:	4603      	mov	r3, r0
 8007ece:	2a65      	cmp	r2, #101	; 0x65
 8007ed0:	d001      	beq.n	8007ed6 <_strtod_l+0x17e>
 8007ed2:	2a45      	cmp	r2, #69	; 0x45
 8007ed4:	d113      	bne.n	8007efe <_strtod_l+0x1a6>
 8007ed6:	b91e      	cbnz	r6, 8007ee0 <_strtod_l+0x188>
 8007ed8:	9a04      	ldr	r2, [sp, #16]
 8007eda:	4302      	orrs	r2, r0
 8007edc:	d094      	beq.n	8007e08 <_strtod_l+0xb0>
 8007ede:	2600      	movs	r6, #0
 8007ee0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8007ee2:	1c6a      	adds	r2, r5, #1
 8007ee4:	9215      	str	r2, [sp, #84]	; 0x54
 8007ee6:	786a      	ldrb	r2, [r5, #1]
 8007ee8:	2a2b      	cmp	r2, #43	; 0x2b
 8007eea:	d074      	beq.n	8007fd6 <_strtod_l+0x27e>
 8007eec:	2a2d      	cmp	r2, #45	; 0x2d
 8007eee:	d078      	beq.n	8007fe2 <_strtod_l+0x28a>
 8007ef0:	f04f 0c00 	mov.w	ip, #0
 8007ef4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007ef8:	2909      	cmp	r1, #9
 8007efa:	d97f      	bls.n	8007ffc <_strtod_l+0x2a4>
 8007efc:	9515      	str	r5, [sp, #84]	; 0x54
 8007efe:	2700      	movs	r7, #0
 8007f00:	e09e      	b.n	8008040 <_strtod_l+0x2e8>
 8007f02:	2300      	movs	r3, #0
 8007f04:	e7c8      	b.n	8007e98 <_strtod_l+0x140>
 8007f06:	f1bb 0f08 	cmp.w	fp, #8
 8007f0a:	bfd8      	it	le
 8007f0c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8007f0e:	f100 0001 	add.w	r0, r0, #1
 8007f12:	bfda      	itte	le
 8007f14:	fb02 3301 	mlale	r3, r2, r1, r3
 8007f18:	9309      	strle	r3, [sp, #36]	; 0x24
 8007f1a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8007f1e:	f10b 0b01 	add.w	fp, fp, #1
 8007f22:	9015      	str	r0, [sp, #84]	; 0x54
 8007f24:	e7c1      	b.n	8007eaa <_strtod_l+0x152>
 8007f26:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007f28:	1c5a      	adds	r2, r3, #1
 8007f2a:	9215      	str	r2, [sp, #84]	; 0x54
 8007f2c:	785a      	ldrb	r2, [r3, #1]
 8007f2e:	f1bb 0f00 	cmp.w	fp, #0
 8007f32:	d037      	beq.n	8007fa4 <_strtod_l+0x24c>
 8007f34:	9005      	str	r0, [sp, #20]
 8007f36:	465e      	mov	r6, fp
 8007f38:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007f3c:	2b09      	cmp	r3, #9
 8007f3e:	d912      	bls.n	8007f66 <_strtod_l+0x20e>
 8007f40:	2301      	movs	r3, #1
 8007f42:	e7c4      	b.n	8007ece <_strtod_l+0x176>
 8007f44:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007f46:	1c5a      	adds	r2, r3, #1
 8007f48:	9215      	str	r2, [sp, #84]	; 0x54
 8007f4a:	785a      	ldrb	r2, [r3, #1]
 8007f4c:	3001      	adds	r0, #1
 8007f4e:	2a30      	cmp	r2, #48	; 0x30
 8007f50:	d0f8      	beq.n	8007f44 <_strtod_l+0x1ec>
 8007f52:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007f56:	2b08      	cmp	r3, #8
 8007f58:	f200 84c1 	bhi.w	80088de <_strtod_l+0xb86>
 8007f5c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007f5e:	9005      	str	r0, [sp, #20]
 8007f60:	2000      	movs	r0, #0
 8007f62:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f64:	4606      	mov	r6, r0
 8007f66:	3a30      	subs	r2, #48	; 0x30
 8007f68:	f100 0301 	add.w	r3, r0, #1
 8007f6c:	d014      	beq.n	8007f98 <_strtod_l+0x240>
 8007f6e:	9905      	ldr	r1, [sp, #20]
 8007f70:	4419      	add	r1, r3
 8007f72:	9105      	str	r1, [sp, #20]
 8007f74:	4633      	mov	r3, r6
 8007f76:	eb00 0c06 	add.w	ip, r0, r6
 8007f7a:	210a      	movs	r1, #10
 8007f7c:	4563      	cmp	r3, ip
 8007f7e:	d113      	bne.n	8007fa8 <_strtod_l+0x250>
 8007f80:	1833      	adds	r3, r6, r0
 8007f82:	2b08      	cmp	r3, #8
 8007f84:	f106 0601 	add.w	r6, r6, #1
 8007f88:	4406      	add	r6, r0
 8007f8a:	dc1a      	bgt.n	8007fc2 <_strtod_l+0x26a>
 8007f8c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007f8e:	230a      	movs	r3, #10
 8007f90:	fb03 2301 	mla	r3, r3, r1, r2
 8007f94:	9309      	str	r3, [sp, #36]	; 0x24
 8007f96:	2300      	movs	r3, #0
 8007f98:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007f9a:	1c51      	adds	r1, r2, #1
 8007f9c:	9115      	str	r1, [sp, #84]	; 0x54
 8007f9e:	7852      	ldrb	r2, [r2, #1]
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	e7c9      	b.n	8007f38 <_strtod_l+0x1e0>
 8007fa4:	4658      	mov	r0, fp
 8007fa6:	e7d2      	b.n	8007f4e <_strtod_l+0x1f6>
 8007fa8:	2b08      	cmp	r3, #8
 8007faa:	f103 0301 	add.w	r3, r3, #1
 8007fae:	dc03      	bgt.n	8007fb8 <_strtod_l+0x260>
 8007fb0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007fb2:	434f      	muls	r7, r1
 8007fb4:	9709      	str	r7, [sp, #36]	; 0x24
 8007fb6:	e7e1      	b.n	8007f7c <_strtod_l+0x224>
 8007fb8:	2b10      	cmp	r3, #16
 8007fba:	bfd8      	it	le
 8007fbc:	fb01 fa0a 	mulle.w	sl, r1, sl
 8007fc0:	e7dc      	b.n	8007f7c <_strtod_l+0x224>
 8007fc2:	2e10      	cmp	r6, #16
 8007fc4:	bfdc      	itt	le
 8007fc6:	230a      	movle	r3, #10
 8007fc8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8007fcc:	e7e3      	b.n	8007f96 <_strtod_l+0x23e>
 8007fce:	2300      	movs	r3, #0
 8007fd0:	9305      	str	r3, [sp, #20]
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	e780      	b.n	8007ed8 <_strtod_l+0x180>
 8007fd6:	f04f 0c00 	mov.w	ip, #0
 8007fda:	1caa      	adds	r2, r5, #2
 8007fdc:	9215      	str	r2, [sp, #84]	; 0x54
 8007fde:	78aa      	ldrb	r2, [r5, #2]
 8007fe0:	e788      	b.n	8007ef4 <_strtod_l+0x19c>
 8007fe2:	f04f 0c01 	mov.w	ip, #1
 8007fe6:	e7f8      	b.n	8007fda <_strtod_l+0x282>
 8007fe8:	0800c738 	.word	0x0800c738
 8007fec:	0800c736 	.word	0x0800c736
 8007ff0:	7ff00000 	.word	0x7ff00000
 8007ff4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007ff6:	1c51      	adds	r1, r2, #1
 8007ff8:	9115      	str	r1, [sp, #84]	; 0x54
 8007ffa:	7852      	ldrb	r2, [r2, #1]
 8007ffc:	2a30      	cmp	r2, #48	; 0x30
 8007ffe:	d0f9      	beq.n	8007ff4 <_strtod_l+0x29c>
 8008000:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008004:	2908      	cmp	r1, #8
 8008006:	f63f af7a 	bhi.w	8007efe <_strtod_l+0x1a6>
 800800a:	3a30      	subs	r2, #48	; 0x30
 800800c:	9208      	str	r2, [sp, #32]
 800800e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008010:	920c      	str	r2, [sp, #48]	; 0x30
 8008012:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008014:	1c57      	adds	r7, r2, #1
 8008016:	9715      	str	r7, [sp, #84]	; 0x54
 8008018:	7852      	ldrb	r2, [r2, #1]
 800801a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800801e:	f1be 0f09 	cmp.w	lr, #9
 8008022:	d938      	bls.n	8008096 <_strtod_l+0x33e>
 8008024:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008026:	1a7f      	subs	r7, r7, r1
 8008028:	2f08      	cmp	r7, #8
 800802a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800802e:	dc03      	bgt.n	8008038 <_strtod_l+0x2e0>
 8008030:	9908      	ldr	r1, [sp, #32]
 8008032:	428f      	cmp	r7, r1
 8008034:	bfa8      	it	ge
 8008036:	460f      	movge	r7, r1
 8008038:	f1bc 0f00 	cmp.w	ip, #0
 800803c:	d000      	beq.n	8008040 <_strtod_l+0x2e8>
 800803e:	427f      	negs	r7, r7
 8008040:	2e00      	cmp	r6, #0
 8008042:	d14f      	bne.n	80080e4 <_strtod_l+0x38c>
 8008044:	9904      	ldr	r1, [sp, #16]
 8008046:	4301      	orrs	r1, r0
 8008048:	f47f aec1 	bne.w	8007dce <_strtod_l+0x76>
 800804c:	2b00      	cmp	r3, #0
 800804e:	f47f aedb 	bne.w	8007e08 <_strtod_l+0xb0>
 8008052:	2a69      	cmp	r2, #105	; 0x69
 8008054:	d029      	beq.n	80080aa <_strtod_l+0x352>
 8008056:	dc26      	bgt.n	80080a6 <_strtod_l+0x34e>
 8008058:	2a49      	cmp	r2, #73	; 0x49
 800805a:	d026      	beq.n	80080aa <_strtod_l+0x352>
 800805c:	2a4e      	cmp	r2, #78	; 0x4e
 800805e:	f47f aed3 	bne.w	8007e08 <_strtod_l+0xb0>
 8008062:	499b      	ldr	r1, [pc, #620]	; (80082d0 <_strtod_l+0x578>)
 8008064:	a815      	add	r0, sp, #84	; 0x54
 8008066:	f002 ff1d 	bl	800aea4 <__match>
 800806a:	2800      	cmp	r0, #0
 800806c:	f43f aecc 	beq.w	8007e08 <_strtod_l+0xb0>
 8008070:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008072:	781b      	ldrb	r3, [r3, #0]
 8008074:	2b28      	cmp	r3, #40	; 0x28
 8008076:	d12f      	bne.n	80080d8 <_strtod_l+0x380>
 8008078:	4996      	ldr	r1, [pc, #600]	; (80082d4 <_strtod_l+0x57c>)
 800807a:	aa18      	add	r2, sp, #96	; 0x60
 800807c:	a815      	add	r0, sp, #84	; 0x54
 800807e:	f002 ff25 	bl	800aecc <__hexnan>
 8008082:	2805      	cmp	r0, #5
 8008084:	d128      	bne.n	80080d8 <_strtod_l+0x380>
 8008086:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008088:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800808c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8008090:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8008094:	e69b      	b.n	8007dce <_strtod_l+0x76>
 8008096:	9f08      	ldr	r7, [sp, #32]
 8008098:	210a      	movs	r1, #10
 800809a:	fb01 2107 	mla	r1, r1, r7, r2
 800809e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80080a2:	9208      	str	r2, [sp, #32]
 80080a4:	e7b5      	b.n	8008012 <_strtod_l+0x2ba>
 80080a6:	2a6e      	cmp	r2, #110	; 0x6e
 80080a8:	e7d9      	b.n	800805e <_strtod_l+0x306>
 80080aa:	498b      	ldr	r1, [pc, #556]	; (80082d8 <_strtod_l+0x580>)
 80080ac:	a815      	add	r0, sp, #84	; 0x54
 80080ae:	f002 fef9 	bl	800aea4 <__match>
 80080b2:	2800      	cmp	r0, #0
 80080b4:	f43f aea8 	beq.w	8007e08 <_strtod_l+0xb0>
 80080b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80080ba:	4988      	ldr	r1, [pc, #544]	; (80082dc <_strtod_l+0x584>)
 80080bc:	3b01      	subs	r3, #1
 80080be:	a815      	add	r0, sp, #84	; 0x54
 80080c0:	9315      	str	r3, [sp, #84]	; 0x54
 80080c2:	f002 feef 	bl	800aea4 <__match>
 80080c6:	b910      	cbnz	r0, 80080ce <_strtod_l+0x376>
 80080c8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80080ca:	3301      	adds	r3, #1
 80080cc:	9315      	str	r3, [sp, #84]	; 0x54
 80080ce:	f8df 921c 	ldr.w	r9, [pc, #540]	; 80082ec <_strtod_l+0x594>
 80080d2:	f04f 0800 	mov.w	r8, #0
 80080d6:	e67a      	b.n	8007dce <_strtod_l+0x76>
 80080d8:	4881      	ldr	r0, [pc, #516]	; (80082e0 <_strtod_l+0x588>)
 80080da:	f001 fd65 	bl	8009ba8 <nan>
 80080de:	ec59 8b10 	vmov	r8, r9, d0
 80080e2:	e674      	b.n	8007dce <_strtod_l+0x76>
 80080e4:	9b05      	ldr	r3, [sp, #20]
 80080e6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80080e8:	1afb      	subs	r3, r7, r3
 80080ea:	f1bb 0f00 	cmp.w	fp, #0
 80080ee:	bf08      	it	eq
 80080f0:	46b3      	moveq	fp, r6
 80080f2:	2e10      	cmp	r6, #16
 80080f4:	9308      	str	r3, [sp, #32]
 80080f6:	4635      	mov	r5, r6
 80080f8:	bfa8      	it	ge
 80080fa:	2510      	movge	r5, #16
 80080fc:	f7f8 fa22 	bl	8000544 <__aeabi_ui2d>
 8008100:	2e09      	cmp	r6, #9
 8008102:	4680      	mov	r8, r0
 8008104:	4689      	mov	r9, r1
 8008106:	dd13      	ble.n	8008130 <_strtod_l+0x3d8>
 8008108:	4b76      	ldr	r3, [pc, #472]	; (80082e4 <_strtod_l+0x58c>)
 800810a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800810e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008112:	f7f8 fa91 	bl	8000638 <__aeabi_dmul>
 8008116:	4680      	mov	r8, r0
 8008118:	4650      	mov	r0, sl
 800811a:	4689      	mov	r9, r1
 800811c:	f7f8 fa12 	bl	8000544 <__aeabi_ui2d>
 8008120:	4602      	mov	r2, r0
 8008122:	460b      	mov	r3, r1
 8008124:	4640      	mov	r0, r8
 8008126:	4649      	mov	r1, r9
 8008128:	f7f8 f8d0 	bl	80002cc <__adddf3>
 800812c:	4680      	mov	r8, r0
 800812e:	4689      	mov	r9, r1
 8008130:	2e0f      	cmp	r6, #15
 8008132:	dc38      	bgt.n	80081a6 <_strtod_l+0x44e>
 8008134:	9b08      	ldr	r3, [sp, #32]
 8008136:	2b00      	cmp	r3, #0
 8008138:	f43f ae49 	beq.w	8007dce <_strtod_l+0x76>
 800813c:	dd24      	ble.n	8008188 <_strtod_l+0x430>
 800813e:	2b16      	cmp	r3, #22
 8008140:	dc0b      	bgt.n	800815a <_strtod_l+0x402>
 8008142:	4968      	ldr	r1, [pc, #416]	; (80082e4 <_strtod_l+0x58c>)
 8008144:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008148:	e9d1 0100 	ldrd	r0, r1, [r1]
 800814c:	4642      	mov	r2, r8
 800814e:	464b      	mov	r3, r9
 8008150:	f7f8 fa72 	bl	8000638 <__aeabi_dmul>
 8008154:	4680      	mov	r8, r0
 8008156:	4689      	mov	r9, r1
 8008158:	e639      	b.n	8007dce <_strtod_l+0x76>
 800815a:	9a08      	ldr	r2, [sp, #32]
 800815c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8008160:	4293      	cmp	r3, r2
 8008162:	db20      	blt.n	80081a6 <_strtod_l+0x44e>
 8008164:	4c5f      	ldr	r4, [pc, #380]	; (80082e4 <_strtod_l+0x58c>)
 8008166:	f1c6 060f 	rsb	r6, r6, #15
 800816a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800816e:	4642      	mov	r2, r8
 8008170:	464b      	mov	r3, r9
 8008172:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008176:	f7f8 fa5f 	bl	8000638 <__aeabi_dmul>
 800817a:	9b08      	ldr	r3, [sp, #32]
 800817c:	1b9e      	subs	r6, r3, r6
 800817e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8008182:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008186:	e7e3      	b.n	8008150 <_strtod_l+0x3f8>
 8008188:	9b08      	ldr	r3, [sp, #32]
 800818a:	3316      	adds	r3, #22
 800818c:	db0b      	blt.n	80081a6 <_strtod_l+0x44e>
 800818e:	9b05      	ldr	r3, [sp, #20]
 8008190:	1bdf      	subs	r7, r3, r7
 8008192:	4b54      	ldr	r3, [pc, #336]	; (80082e4 <_strtod_l+0x58c>)
 8008194:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008198:	e9d7 2300 	ldrd	r2, r3, [r7]
 800819c:	4640      	mov	r0, r8
 800819e:	4649      	mov	r1, r9
 80081a0:	f7f8 fb74 	bl	800088c <__aeabi_ddiv>
 80081a4:	e7d6      	b.n	8008154 <_strtod_l+0x3fc>
 80081a6:	9b08      	ldr	r3, [sp, #32]
 80081a8:	1b75      	subs	r5, r6, r5
 80081aa:	441d      	add	r5, r3
 80081ac:	2d00      	cmp	r5, #0
 80081ae:	dd70      	ble.n	8008292 <_strtod_l+0x53a>
 80081b0:	f015 030f 	ands.w	r3, r5, #15
 80081b4:	d00a      	beq.n	80081cc <_strtod_l+0x474>
 80081b6:	494b      	ldr	r1, [pc, #300]	; (80082e4 <_strtod_l+0x58c>)
 80081b8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80081bc:	4642      	mov	r2, r8
 80081be:	464b      	mov	r3, r9
 80081c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80081c4:	f7f8 fa38 	bl	8000638 <__aeabi_dmul>
 80081c8:	4680      	mov	r8, r0
 80081ca:	4689      	mov	r9, r1
 80081cc:	f035 050f 	bics.w	r5, r5, #15
 80081d0:	d04d      	beq.n	800826e <_strtod_l+0x516>
 80081d2:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 80081d6:	dd22      	ble.n	800821e <_strtod_l+0x4c6>
 80081d8:	2500      	movs	r5, #0
 80081da:	46ab      	mov	fp, r5
 80081dc:	9509      	str	r5, [sp, #36]	; 0x24
 80081de:	9505      	str	r5, [sp, #20]
 80081e0:	2322      	movs	r3, #34	; 0x22
 80081e2:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80082ec <_strtod_l+0x594>
 80081e6:	6023      	str	r3, [r4, #0]
 80081e8:	f04f 0800 	mov.w	r8, #0
 80081ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	f43f aded 	beq.w	8007dce <_strtod_l+0x76>
 80081f4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80081f6:	4620      	mov	r0, r4
 80081f8:	f002 ff56 	bl	800b0a8 <_Bfree>
 80081fc:	9905      	ldr	r1, [sp, #20]
 80081fe:	4620      	mov	r0, r4
 8008200:	f002 ff52 	bl	800b0a8 <_Bfree>
 8008204:	4659      	mov	r1, fp
 8008206:	4620      	mov	r0, r4
 8008208:	f002 ff4e 	bl	800b0a8 <_Bfree>
 800820c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800820e:	4620      	mov	r0, r4
 8008210:	f002 ff4a 	bl	800b0a8 <_Bfree>
 8008214:	4629      	mov	r1, r5
 8008216:	4620      	mov	r0, r4
 8008218:	f002 ff46 	bl	800b0a8 <_Bfree>
 800821c:	e5d7      	b.n	8007dce <_strtod_l+0x76>
 800821e:	4b32      	ldr	r3, [pc, #200]	; (80082e8 <_strtod_l+0x590>)
 8008220:	9304      	str	r3, [sp, #16]
 8008222:	2300      	movs	r3, #0
 8008224:	112d      	asrs	r5, r5, #4
 8008226:	4640      	mov	r0, r8
 8008228:	4649      	mov	r1, r9
 800822a:	469a      	mov	sl, r3
 800822c:	2d01      	cmp	r5, #1
 800822e:	dc21      	bgt.n	8008274 <_strtod_l+0x51c>
 8008230:	b10b      	cbz	r3, 8008236 <_strtod_l+0x4de>
 8008232:	4680      	mov	r8, r0
 8008234:	4689      	mov	r9, r1
 8008236:	492c      	ldr	r1, [pc, #176]	; (80082e8 <_strtod_l+0x590>)
 8008238:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800823c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008240:	4642      	mov	r2, r8
 8008242:	464b      	mov	r3, r9
 8008244:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008248:	f7f8 f9f6 	bl	8000638 <__aeabi_dmul>
 800824c:	4b27      	ldr	r3, [pc, #156]	; (80082ec <_strtod_l+0x594>)
 800824e:	460a      	mov	r2, r1
 8008250:	400b      	ands	r3, r1
 8008252:	4927      	ldr	r1, [pc, #156]	; (80082f0 <_strtod_l+0x598>)
 8008254:	428b      	cmp	r3, r1
 8008256:	4680      	mov	r8, r0
 8008258:	d8be      	bhi.n	80081d8 <_strtod_l+0x480>
 800825a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800825e:	428b      	cmp	r3, r1
 8008260:	bf86      	itte	hi
 8008262:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 80082f4 <_strtod_l+0x59c>
 8008266:	f04f 38ff 	movhi.w	r8, #4294967295
 800826a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800826e:	2300      	movs	r3, #0
 8008270:	9304      	str	r3, [sp, #16]
 8008272:	e07b      	b.n	800836c <_strtod_l+0x614>
 8008274:	07ea      	lsls	r2, r5, #31
 8008276:	d505      	bpl.n	8008284 <_strtod_l+0x52c>
 8008278:	9b04      	ldr	r3, [sp, #16]
 800827a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800827e:	f7f8 f9db 	bl	8000638 <__aeabi_dmul>
 8008282:	2301      	movs	r3, #1
 8008284:	9a04      	ldr	r2, [sp, #16]
 8008286:	3208      	adds	r2, #8
 8008288:	f10a 0a01 	add.w	sl, sl, #1
 800828c:	106d      	asrs	r5, r5, #1
 800828e:	9204      	str	r2, [sp, #16]
 8008290:	e7cc      	b.n	800822c <_strtod_l+0x4d4>
 8008292:	d0ec      	beq.n	800826e <_strtod_l+0x516>
 8008294:	426d      	negs	r5, r5
 8008296:	f015 020f 	ands.w	r2, r5, #15
 800829a:	d00a      	beq.n	80082b2 <_strtod_l+0x55a>
 800829c:	4b11      	ldr	r3, [pc, #68]	; (80082e4 <_strtod_l+0x58c>)
 800829e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80082a2:	4640      	mov	r0, r8
 80082a4:	4649      	mov	r1, r9
 80082a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082aa:	f7f8 faef 	bl	800088c <__aeabi_ddiv>
 80082ae:	4680      	mov	r8, r0
 80082b0:	4689      	mov	r9, r1
 80082b2:	112d      	asrs	r5, r5, #4
 80082b4:	d0db      	beq.n	800826e <_strtod_l+0x516>
 80082b6:	2d1f      	cmp	r5, #31
 80082b8:	dd1e      	ble.n	80082f8 <_strtod_l+0x5a0>
 80082ba:	2500      	movs	r5, #0
 80082bc:	46ab      	mov	fp, r5
 80082be:	9509      	str	r5, [sp, #36]	; 0x24
 80082c0:	9505      	str	r5, [sp, #20]
 80082c2:	2322      	movs	r3, #34	; 0x22
 80082c4:	f04f 0800 	mov.w	r8, #0
 80082c8:	f04f 0900 	mov.w	r9, #0
 80082cc:	6023      	str	r3, [r4, #0]
 80082ce:	e78d      	b.n	80081ec <_strtod_l+0x494>
 80082d0:	0800c896 	.word	0x0800c896
 80082d4:	0800c74c 	.word	0x0800c74c
 80082d8:	0800c88e 	.word	0x0800c88e
 80082dc:	0800c8c8 	.word	0x0800c8c8
 80082e0:	0800cb58 	.word	0x0800cb58
 80082e4:	0800ca38 	.word	0x0800ca38
 80082e8:	0800ca10 	.word	0x0800ca10
 80082ec:	7ff00000 	.word	0x7ff00000
 80082f0:	7ca00000 	.word	0x7ca00000
 80082f4:	7fefffff 	.word	0x7fefffff
 80082f8:	f015 0310 	ands.w	r3, r5, #16
 80082fc:	bf18      	it	ne
 80082fe:	236a      	movne	r3, #106	; 0x6a
 8008300:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 80086a4 <_strtod_l+0x94c>
 8008304:	9304      	str	r3, [sp, #16]
 8008306:	4640      	mov	r0, r8
 8008308:	4649      	mov	r1, r9
 800830a:	2300      	movs	r3, #0
 800830c:	07ea      	lsls	r2, r5, #31
 800830e:	d504      	bpl.n	800831a <_strtod_l+0x5c2>
 8008310:	e9da 2300 	ldrd	r2, r3, [sl]
 8008314:	f7f8 f990 	bl	8000638 <__aeabi_dmul>
 8008318:	2301      	movs	r3, #1
 800831a:	106d      	asrs	r5, r5, #1
 800831c:	f10a 0a08 	add.w	sl, sl, #8
 8008320:	d1f4      	bne.n	800830c <_strtod_l+0x5b4>
 8008322:	b10b      	cbz	r3, 8008328 <_strtod_l+0x5d0>
 8008324:	4680      	mov	r8, r0
 8008326:	4689      	mov	r9, r1
 8008328:	9b04      	ldr	r3, [sp, #16]
 800832a:	b1bb      	cbz	r3, 800835c <_strtod_l+0x604>
 800832c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8008330:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008334:	2b00      	cmp	r3, #0
 8008336:	4649      	mov	r1, r9
 8008338:	dd10      	ble.n	800835c <_strtod_l+0x604>
 800833a:	2b1f      	cmp	r3, #31
 800833c:	f340 811e 	ble.w	800857c <_strtod_l+0x824>
 8008340:	2b34      	cmp	r3, #52	; 0x34
 8008342:	bfde      	ittt	le
 8008344:	f04f 33ff 	movle.w	r3, #4294967295
 8008348:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800834c:	4093      	lslle	r3, r2
 800834e:	f04f 0800 	mov.w	r8, #0
 8008352:	bfcc      	ite	gt
 8008354:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008358:	ea03 0901 	andle.w	r9, r3, r1
 800835c:	2200      	movs	r2, #0
 800835e:	2300      	movs	r3, #0
 8008360:	4640      	mov	r0, r8
 8008362:	4649      	mov	r1, r9
 8008364:	f7f8 fbd0 	bl	8000b08 <__aeabi_dcmpeq>
 8008368:	2800      	cmp	r0, #0
 800836a:	d1a6      	bne.n	80082ba <_strtod_l+0x562>
 800836c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800836e:	9300      	str	r3, [sp, #0]
 8008370:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008372:	4633      	mov	r3, r6
 8008374:	465a      	mov	r2, fp
 8008376:	4620      	mov	r0, r4
 8008378:	f002 fefe 	bl	800b178 <__s2b>
 800837c:	9009      	str	r0, [sp, #36]	; 0x24
 800837e:	2800      	cmp	r0, #0
 8008380:	f43f af2a 	beq.w	80081d8 <_strtod_l+0x480>
 8008384:	9a08      	ldr	r2, [sp, #32]
 8008386:	9b05      	ldr	r3, [sp, #20]
 8008388:	2a00      	cmp	r2, #0
 800838a:	eba3 0307 	sub.w	r3, r3, r7
 800838e:	bfa8      	it	ge
 8008390:	2300      	movge	r3, #0
 8008392:	930c      	str	r3, [sp, #48]	; 0x30
 8008394:	2500      	movs	r5, #0
 8008396:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800839a:	9312      	str	r3, [sp, #72]	; 0x48
 800839c:	46ab      	mov	fp, r5
 800839e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083a0:	4620      	mov	r0, r4
 80083a2:	6859      	ldr	r1, [r3, #4]
 80083a4:	f002 fe40 	bl	800b028 <_Balloc>
 80083a8:	9005      	str	r0, [sp, #20]
 80083aa:	2800      	cmp	r0, #0
 80083ac:	f43f af18 	beq.w	80081e0 <_strtod_l+0x488>
 80083b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083b2:	691a      	ldr	r2, [r3, #16]
 80083b4:	3202      	adds	r2, #2
 80083b6:	f103 010c 	add.w	r1, r3, #12
 80083ba:	0092      	lsls	r2, r2, #2
 80083bc:	300c      	adds	r0, #12
 80083be:	f001 fbe4 	bl	8009b8a <memcpy>
 80083c2:	ec49 8b10 	vmov	d0, r8, r9
 80083c6:	aa18      	add	r2, sp, #96	; 0x60
 80083c8:	a917      	add	r1, sp, #92	; 0x5c
 80083ca:	4620      	mov	r0, r4
 80083cc:	f003 fa08 	bl	800b7e0 <__d2b>
 80083d0:	ec49 8b18 	vmov	d8, r8, r9
 80083d4:	9016      	str	r0, [sp, #88]	; 0x58
 80083d6:	2800      	cmp	r0, #0
 80083d8:	f43f af02 	beq.w	80081e0 <_strtod_l+0x488>
 80083dc:	2101      	movs	r1, #1
 80083de:	4620      	mov	r0, r4
 80083e0:	f002 ff62 	bl	800b2a8 <__i2b>
 80083e4:	4683      	mov	fp, r0
 80083e6:	2800      	cmp	r0, #0
 80083e8:	f43f aefa 	beq.w	80081e0 <_strtod_l+0x488>
 80083ec:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80083ee:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80083f0:	2e00      	cmp	r6, #0
 80083f2:	bfab      	itete	ge
 80083f4:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 80083f6:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 80083f8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80083fa:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 80083fe:	bfac      	ite	ge
 8008400:	eb06 0a03 	addge.w	sl, r6, r3
 8008404:	1b9f      	sublt	r7, r3, r6
 8008406:	9b04      	ldr	r3, [sp, #16]
 8008408:	1af6      	subs	r6, r6, r3
 800840a:	4416      	add	r6, r2
 800840c:	4ba0      	ldr	r3, [pc, #640]	; (8008690 <_strtod_l+0x938>)
 800840e:	3e01      	subs	r6, #1
 8008410:	429e      	cmp	r6, r3
 8008412:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008416:	f280 80c4 	bge.w	80085a2 <_strtod_l+0x84a>
 800841a:	1b9b      	subs	r3, r3, r6
 800841c:	2b1f      	cmp	r3, #31
 800841e:	eba2 0203 	sub.w	r2, r2, r3
 8008422:	f04f 0101 	mov.w	r1, #1
 8008426:	f300 80b0 	bgt.w	800858a <_strtod_l+0x832>
 800842a:	fa01 f303 	lsl.w	r3, r1, r3
 800842e:	930e      	str	r3, [sp, #56]	; 0x38
 8008430:	2300      	movs	r3, #0
 8008432:	930d      	str	r3, [sp, #52]	; 0x34
 8008434:	eb0a 0602 	add.w	r6, sl, r2
 8008438:	9b04      	ldr	r3, [sp, #16]
 800843a:	45b2      	cmp	sl, r6
 800843c:	4417      	add	r7, r2
 800843e:	441f      	add	r7, r3
 8008440:	4653      	mov	r3, sl
 8008442:	bfa8      	it	ge
 8008444:	4633      	movge	r3, r6
 8008446:	42bb      	cmp	r3, r7
 8008448:	bfa8      	it	ge
 800844a:	463b      	movge	r3, r7
 800844c:	2b00      	cmp	r3, #0
 800844e:	bfc2      	ittt	gt
 8008450:	1af6      	subgt	r6, r6, r3
 8008452:	1aff      	subgt	r7, r7, r3
 8008454:	ebaa 0a03 	subgt.w	sl, sl, r3
 8008458:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800845a:	2b00      	cmp	r3, #0
 800845c:	dd17      	ble.n	800848e <_strtod_l+0x736>
 800845e:	4659      	mov	r1, fp
 8008460:	461a      	mov	r2, r3
 8008462:	4620      	mov	r0, r4
 8008464:	f002 ffe0 	bl	800b428 <__pow5mult>
 8008468:	4683      	mov	fp, r0
 800846a:	2800      	cmp	r0, #0
 800846c:	f43f aeb8 	beq.w	80081e0 <_strtod_l+0x488>
 8008470:	4601      	mov	r1, r0
 8008472:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008474:	4620      	mov	r0, r4
 8008476:	f002 ff2d 	bl	800b2d4 <__multiply>
 800847a:	900b      	str	r0, [sp, #44]	; 0x2c
 800847c:	2800      	cmp	r0, #0
 800847e:	f43f aeaf 	beq.w	80081e0 <_strtod_l+0x488>
 8008482:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008484:	4620      	mov	r0, r4
 8008486:	f002 fe0f 	bl	800b0a8 <_Bfree>
 800848a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800848c:	9316      	str	r3, [sp, #88]	; 0x58
 800848e:	2e00      	cmp	r6, #0
 8008490:	f300 808c 	bgt.w	80085ac <_strtod_l+0x854>
 8008494:	9b08      	ldr	r3, [sp, #32]
 8008496:	2b00      	cmp	r3, #0
 8008498:	dd08      	ble.n	80084ac <_strtod_l+0x754>
 800849a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800849c:	9905      	ldr	r1, [sp, #20]
 800849e:	4620      	mov	r0, r4
 80084a0:	f002 ffc2 	bl	800b428 <__pow5mult>
 80084a4:	9005      	str	r0, [sp, #20]
 80084a6:	2800      	cmp	r0, #0
 80084a8:	f43f ae9a 	beq.w	80081e0 <_strtod_l+0x488>
 80084ac:	2f00      	cmp	r7, #0
 80084ae:	dd08      	ble.n	80084c2 <_strtod_l+0x76a>
 80084b0:	9905      	ldr	r1, [sp, #20]
 80084b2:	463a      	mov	r2, r7
 80084b4:	4620      	mov	r0, r4
 80084b6:	f003 f811 	bl	800b4dc <__lshift>
 80084ba:	9005      	str	r0, [sp, #20]
 80084bc:	2800      	cmp	r0, #0
 80084be:	f43f ae8f 	beq.w	80081e0 <_strtod_l+0x488>
 80084c2:	f1ba 0f00 	cmp.w	sl, #0
 80084c6:	dd08      	ble.n	80084da <_strtod_l+0x782>
 80084c8:	4659      	mov	r1, fp
 80084ca:	4652      	mov	r2, sl
 80084cc:	4620      	mov	r0, r4
 80084ce:	f003 f805 	bl	800b4dc <__lshift>
 80084d2:	4683      	mov	fp, r0
 80084d4:	2800      	cmp	r0, #0
 80084d6:	f43f ae83 	beq.w	80081e0 <_strtod_l+0x488>
 80084da:	9a05      	ldr	r2, [sp, #20]
 80084dc:	9916      	ldr	r1, [sp, #88]	; 0x58
 80084de:	4620      	mov	r0, r4
 80084e0:	f003 f884 	bl	800b5ec <__mdiff>
 80084e4:	4605      	mov	r5, r0
 80084e6:	2800      	cmp	r0, #0
 80084e8:	f43f ae7a 	beq.w	80081e0 <_strtod_l+0x488>
 80084ec:	68c3      	ldr	r3, [r0, #12]
 80084ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80084f0:	2300      	movs	r3, #0
 80084f2:	60c3      	str	r3, [r0, #12]
 80084f4:	4659      	mov	r1, fp
 80084f6:	f003 f85d 	bl	800b5b4 <__mcmp>
 80084fa:	2800      	cmp	r0, #0
 80084fc:	da60      	bge.n	80085c0 <_strtod_l+0x868>
 80084fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008500:	ea53 0308 	orrs.w	r3, r3, r8
 8008504:	f040 8084 	bne.w	8008610 <_strtod_l+0x8b8>
 8008508:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800850c:	2b00      	cmp	r3, #0
 800850e:	d17f      	bne.n	8008610 <_strtod_l+0x8b8>
 8008510:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008514:	0d1b      	lsrs	r3, r3, #20
 8008516:	051b      	lsls	r3, r3, #20
 8008518:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800851c:	d978      	bls.n	8008610 <_strtod_l+0x8b8>
 800851e:	696b      	ldr	r3, [r5, #20]
 8008520:	b913      	cbnz	r3, 8008528 <_strtod_l+0x7d0>
 8008522:	692b      	ldr	r3, [r5, #16]
 8008524:	2b01      	cmp	r3, #1
 8008526:	dd73      	ble.n	8008610 <_strtod_l+0x8b8>
 8008528:	4629      	mov	r1, r5
 800852a:	2201      	movs	r2, #1
 800852c:	4620      	mov	r0, r4
 800852e:	f002 ffd5 	bl	800b4dc <__lshift>
 8008532:	4659      	mov	r1, fp
 8008534:	4605      	mov	r5, r0
 8008536:	f003 f83d 	bl	800b5b4 <__mcmp>
 800853a:	2800      	cmp	r0, #0
 800853c:	dd68      	ble.n	8008610 <_strtod_l+0x8b8>
 800853e:	9904      	ldr	r1, [sp, #16]
 8008540:	4a54      	ldr	r2, [pc, #336]	; (8008694 <_strtod_l+0x93c>)
 8008542:	464b      	mov	r3, r9
 8008544:	2900      	cmp	r1, #0
 8008546:	f000 8084 	beq.w	8008652 <_strtod_l+0x8fa>
 800854a:	ea02 0109 	and.w	r1, r2, r9
 800854e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008552:	dc7e      	bgt.n	8008652 <_strtod_l+0x8fa>
 8008554:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008558:	f77f aeb3 	ble.w	80082c2 <_strtod_l+0x56a>
 800855c:	4b4e      	ldr	r3, [pc, #312]	; (8008698 <_strtod_l+0x940>)
 800855e:	4640      	mov	r0, r8
 8008560:	4649      	mov	r1, r9
 8008562:	2200      	movs	r2, #0
 8008564:	f7f8 f868 	bl	8000638 <__aeabi_dmul>
 8008568:	4b4a      	ldr	r3, [pc, #296]	; (8008694 <_strtod_l+0x93c>)
 800856a:	400b      	ands	r3, r1
 800856c:	4680      	mov	r8, r0
 800856e:	4689      	mov	r9, r1
 8008570:	2b00      	cmp	r3, #0
 8008572:	f47f ae3f 	bne.w	80081f4 <_strtod_l+0x49c>
 8008576:	2322      	movs	r3, #34	; 0x22
 8008578:	6023      	str	r3, [r4, #0]
 800857a:	e63b      	b.n	80081f4 <_strtod_l+0x49c>
 800857c:	f04f 32ff 	mov.w	r2, #4294967295
 8008580:	fa02 f303 	lsl.w	r3, r2, r3
 8008584:	ea03 0808 	and.w	r8, r3, r8
 8008588:	e6e8      	b.n	800835c <_strtod_l+0x604>
 800858a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800858e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8008592:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8008596:	36e2      	adds	r6, #226	; 0xe2
 8008598:	fa01 f306 	lsl.w	r3, r1, r6
 800859c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 80085a0:	e748      	b.n	8008434 <_strtod_l+0x6dc>
 80085a2:	2100      	movs	r1, #0
 80085a4:	2301      	movs	r3, #1
 80085a6:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 80085aa:	e743      	b.n	8008434 <_strtod_l+0x6dc>
 80085ac:	9916      	ldr	r1, [sp, #88]	; 0x58
 80085ae:	4632      	mov	r2, r6
 80085b0:	4620      	mov	r0, r4
 80085b2:	f002 ff93 	bl	800b4dc <__lshift>
 80085b6:	9016      	str	r0, [sp, #88]	; 0x58
 80085b8:	2800      	cmp	r0, #0
 80085ba:	f47f af6b 	bne.w	8008494 <_strtod_l+0x73c>
 80085be:	e60f      	b.n	80081e0 <_strtod_l+0x488>
 80085c0:	46ca      	mov	sl, r9
 80085c2:	d171      	bne.n	80086a8 <_strtod_l+0x950>
 80085c4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80085c6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80085ca:	b352      	cbz	r2, 8008622 <_strtod_l+0x8ca>
 80085cc:	4a33      	ldr	r2, [pc, #204]	; (800869c <_strtod_l+0x944>)
 80085ce:	4293      	cmp	r3, r2
 80085d0:	d12a      	bne.n	8008628 <_strtod_l+0x8d0>
 80085d2:	9b04      	ldr	r3, [sp, #16]
 80085d4:	4641      	mov	r1, r8
 80085d6:	b1fb      	cbz	r3, 8008618 <_strtod_l+0x8c0>
 80085d8:	4b2e      	ldr	r3, [pc, #184]	; (8008694 <_strtod_l+0x93c>)
 80085da:	ea09 0303 	and.w	r3, r9, r3
 80085de:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80085e2:	f04f 32ff 	mov.w	r2, #4294967295
 80085e6:	d81a      	bhi.n	800861e <_strtod_l+0x8c6>
 80085e8:	0d1b      	lsrs	r3, r3, #20
 80085ea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80085ee:	fa02 f303 	lsl.w	r3, r2, r3
 80085f2:	4299      	cmp	r1, r3
 80085f4:	d118      	bne.n	8008628 <_strtod_l+0x8d0>
 80085f6:	4b2a      	ldr	r3, [pc, #168]	; (80086a0 <_strtod_l+0x948>)
 80085f8:	459a      	cmp	sl, r3
 80085fa:	d102      	bne.n	8008602 <_strtod_l+0x8aa>
 80085fc:	3101      	adds	r1, #1
 80085fe:	f43f adef 	beq.w	80081e0 <_strtod_l+0x488>
 8008602:	4b24      	ldr	r3, [pc, #144]	; (8008694 <_strtod_l+0x93c>)
 8008604:	ea0a 0303 	and.w	r3, sl, r3
 8008608:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800860c:	f04f 0800 	mov.w	r8, #0
 8008610:	9b04      	ldr	r3, [sp, #16]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d1a2      	bne.n	800855c <_strtod_l+0x804>
 8008616:	e5ed      	b.n	80081f4 <_strtod_l+0x49c>
 8008618:	f04f 33ff 	mov.w	r3, #4294967295
 800861c:	e7e9      	b.n	80085f2 <_strtod_l+0x89a>
 800861e:	4613      	mov	r3, r2
 8008620:	e7e7      	b.n	80085f2 <_strtod_l+0x89a>
 8008622:	ea53 0308 	orrs.w	r3, r3, r8
 8008626:	d08a      	beq.n	800853e <_strtod_l+0x7e6>
 8008628:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800862a:	b1e3      	cbz	r3, 8008666 <_strtod_l+0x90e>
 800862c:	ea13 0f0a 	tst.w	r3, sl
 8008630:	d0ee      	beq.n	8008610 <_strtod_l+0x8b8>
 8008632:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008634:	9a04      	ldr	r2, [sp, #16]
 8008636:	4640      	mov	r0, r8
 8008638:	4649      	mov	r1, r9
 800863a:	b1c3      	cbz	r3, 800866e <_strtod_l+0x916>
 800863c:	f7ff fb6e 	bl	8007d1c <sulp>
 8008640:	4602      	mov	r2, r0
 8008642:	460b      	mov	r3, r1
 8008644:	ec51 0b18 	vmov	r0, r1, d8
 8008648:	f7f7 fe40 	bl	80002cc <__adddf3>
 800864c:	4680      	mov	r8, r0
 800864e:	4689      	mov	r9, r1
 8008650:	e7de      	b.n	8008610 <_strtod_l+0x8b8>
 8008652:	4013      	ands	r3, r2
 8008654:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008658:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800865c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8008660:	f04f 38ff 	mov.w	r8, #4294967295
 8008664:	e7d4      	b.n	8008610 <_strtod_l+0x8b8>
 8008666:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008668:	ea13 0f08 	tst.w	r3, r8
 800866c:	e7e0      	b.n	8008630 <_strtod_l+0x8d8>
 800866e:	f7ff fb55 	bl	8007d1c <sulp>
 8008672:	4602      	mov	r2, r0
 8008674:	460b      	mov	r3, r1
 8008676:	ec51 0b18 	vmov	r0, r1, d8
 800867a:	f7f7 fe25 	bl	80002c8 <__aeabi_dsub>
 800867e:	2200      	movs	r2, #0
 8008680:	2300      	movs	r3, #0
 8008682:	4680      	mov	r8, r0
 8008684:	4689      	mov	r9, r1
 8008686:	f7f8 fa3f 	bl	8000b08 <__aeabi_dcmpeq>
 800868a:	2800      	cmp	r0, #0
 800868c:	d0c0      	beq.n	8008610 <_strtod_l+0x8b8>
 800868e:	e618      	b.n	80082c2 <_strtod_l+0x56a>
 8008690:	fffffc02 	.word	0xfffffc02
 8008694:	7ff00000 	.word	0x7ff00000
 8008698:	39500000 	.word	0x39500000
 800869c:	000fffff 	.word	0x000fffff
 80086a0:	7fefffff 	.word	0x7fefffff
 80086a4:	0800c760 	.word	0x0800c760
 80086a8:	4659      	mov	r1, fp
 80086aa:	4628      	mov	r0, r5
 80086ac:	f003 f8f2 	bl	800b894 <__ratio>
 80086b0:	ec57 6b10 	vmov	r6, r7, d0
 80086b4:	ee10 0a10 	vmov	r0, s0
 80086b8:	2200      	movs	r2, #0
 80086ba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80086be:	4639      	mov	r1, r7
 80086c0:	f7f8 fa36 	bl	8000b30 <__aeabi_dcmple>
 80086c4:	2800      	cmp	r0, #0
 80086c6:	d071      	beq.n	80087ac <_strtod_l+0xa54>
 80086c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d17c      	bne.n	80087c8 <_strtod_l+0xa70>
 80086ce:	f1b8 0f00 	cmp.w	r8, #0
 80086d2:	d15a      	bne.n	800878a <_strtod_l+0xa32>
 80086d4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d15d      	bne.n	8008798 <_strtod_l+0xa40>
 80086dc:	4b90      	ldr	r3, [pc, #576]	; (8008920 <_strtod_l+0xbc8>)
 80086de:	2200      	movs	r2, #0
 80086e0:	4630      	mov	r0, r6
 80086e2:	4639      	mov	r1, r7
 80086e4:	f7f8 fa1a 	bl	8000b1c <__aeabi_dcmplt>
 80086e8:	2800      	cmp	r0, #0
 80086ea:	d15c      	bne.n	80087a6 <_strtod_l+0xa4e>
 80086ec:	4630      	mov	r0, r6
 80086ee:	4639      	mov	r1, r7
 80086f0:	4b8c      	ldr	r3, [pc, #560]	; (8008924 <_strtod_l+0xbcc>)
 80086f2:	2200      	movs	r2, #0
 80086f4:	f7f7 ffa0 	bl	8000638 <__aeabi_dmul>
 80086f8:	4606      	mov	r6, r0
 80086fa:	460f      	mov	r7, r1
 80086fc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8008700:	9606      	str	r6, [sp, #24]
 8008702:	9307      	str	r3, [sp, #28]
 8008704:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008708:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800870c:	4b86      	ldr	r3, [pc, #536]	; (8008928 <_strtod_l+0xbd0>)
 800870e:	ea0a 0303 	and.w	r3, sl, r3
 8008712:	930d      	str	r3, [sp, #52]	; 0x34
 8008714:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008716:	4b85      	ldr	r3, [pc, #532]	; (800892c <_strtod_l+0xbd4>)
 8008718:	429a      	cmp	r2, r3
 800871a:	f040 8090 	bne.w	800883e <_strtod_l+0xae6>
 800871e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8008722:	ec49 8b10 	vmov	d0, r8, r9
 8008726:	f002 ffeb 	bl	800b700 <__ulp>
 800872a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800872e:	ec51 0b10 	vmov	r0, r1, d0
 8008732:	f7f7 ff81 	bl	8000638 <__aeabi_dmul>
 8008736:	4642      	mov	r2, r8
 8008738:	464b      	mov	r3, r9
 800873a:	f7f7 fdc7 	bl	80002cc <__adddf3>
 800873e:	460b      	mov	r3, r1
 8008740:	4979      	ldr	r1, [pc, #484]	; (8008928 <_strtod_l+0xbd0>)
 8008742:	4a7b      	ldr	r2, [pc, #492]	; (8008930 <_strtod_l+0xbd8>)
 8008744:	4019      	ands	r1, r3
 8008746:	4291      	cmp	r1, r2
 8008748:	4680      	mov	r8, r0
 800874a:	d944      	bls.n	80087d6 <_strtod_l+0xa7e>
 800874c:	ee18 2a90 	vmov	r2, s17
 8008750:	4b78      	ldr	r3, [pc, #480]	; (8008934 <_strtod_l+0xbdc>)
 8008752:	429a      	cmp	r2, r3
 8008754:	d104      	bne.n	8008760 <_strtod_l+0xa08>
 8008756:	ee18 3a10 	vmov	r3, s16
 800875a:	3301      	adds	r3, #1
 800875c:	f43f ad40 	beq.w	80081e0 <_strtod_l+0x488>
 8008760:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8008934 <_strtod_l+0xbdc>
 8008764:	f04f 38ff 	mov.w	r8, #4294967295
 8008768:	9916      	ldr	r1, [sp, #88]	; 0x58
 800876a:	4620      	mov	r0, r4
 800876c:	f002 fc9c 	bl	800b0a8 <_Bfree>
 8008770:	9905      	ldr	r1, [sp, #20]
 8008772:	4620      	mov	r0, r4
 8008774:	f002 fc98 	bl	800b0a8 <_Bfree>
 8008778:	4659      	mov	r1, fp
 800877a:	4620      	mov	r0, r4
 800877c:	f002 fc94 	bl	800b0a8 <_Bfree>
 8008780:	4629      	mov	r1, r5
 8008782:	4620      	mov	r0, r4
 8008784:	f002 fc90 	bl	800b0a8 <_Bfree>
 8008788:	e609      	b.n	800839e <_strtod_l+0x646>
 800878a:	f1b8 0f01 	cmp.w	r8, #1
 800878e:	d103      	bne.n	8008798 <_strtod_l+0xa40>
 8008790:	f1b9 0f00 	cmp.w	r9, #0
 8008794:	f43f ad95 	beq.w	80082c2 <_strtod_l+0x56a>
 8008798:	ed9f 7b55 	vldr	d7, [pc, #340]	; 80088f0 <_strtod_l+0xb98>
 800879c:	4f60      	ldr	r7, [pc, #384]	; (8008920 <_strtod_l+0xbc8>)
 800879e:	ed8d 7b06 	vstr	d7, [sp, #24]
 80087a2:	2600      	movs	r6, #0
 80087a4:	e7ae      	b.n	8008704 <_strtod_l+0x9ac>
 80087a6:	4f5f      	ldr	r7, [pc, #380]	; (8008924 <_strtod_l+0xbcc>)
 80087a8:	2600      	movs	r6, #0
 80087aa:	e7a7      	b.n	80086fc <_strtod_l+0x9a4>
 80087ac:	4b5d      	ldr	r3, [pc, #372]	; (8008924 <_strtod_l+0xbcc>)
 80087ae:	4630      	mov	r0, r6
 80087b0:	4639      	mov	r1, r7
 80087b2:	2200      	movs	r2, #0
 80087b4:	f7f7 ff40 	bl	8000638 <__aeabi_dmul>
 80087b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087ba:	4606      	mov	r6, r0
 80087bc:	460f      	mov	r7, r1
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d09c      	beq.n	80086fc <_strtod_l+0x9a4>
 80087c2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80087c6:	e79d      	b.n	8008704 <_strtod_l+0x9ac>
 80087c8:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 80088f8 <_strtod_l+0xba0>
 80087cc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80087d0:	ec57 6b17 	vmov	r6, r7, d7
 80087d4:	e796      	b.n	8008704 <_strtod_l+0x9ac>
 80087d6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80087da:	9b04      	ldr	r3, [sp, #16]
 80087dc:	46ca      	mov	sl, r9
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d1c2      	bne.n	8008768 <_strtod_l+0xa10>
 80087e2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80087e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80087e8:	0d1b      	lsrs	r3, r3, #20
 80087ea:	051b      	lsls	r3, r3, #20
 80087ec:	429a      	cmp	r2, r3
 80087ee:	d1bb      	bne.n	8008768 <_strtod_l+0xa10>
 80087f0:	4630      	mov	r0, r6
 80087f2:	4639      	mov	r1, r7
 80087f4:	f7f8 fa80 	bl	8000cf8 <__aeabi_d2lz>
 80087f8:	f7f7 fef0 	bl	80005dc <__aeabi_l2d>
 80087fc:	4602      	mov	r2, r0
 80087fe:	460b      	mov	r3, r1
 8008800:	4630      	mov	r0, r6
 8008802:	4639      	mov	r1, r7
 8008804:	f7f7 fd60 	bl	80002c8 <__aeabi_dsub>
 8008808:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800880a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800880e:	ea43 0308 	orr.w	r3, r3, r8
 8008812:	4313      	orrs	r3, r2
 8008814:	4606      	mov	r6, r0
 8008816:	460f      	mov	r7, r1
 8008818:	d054      	beq.n	80088c4 <_strtod_l+0xb6c>
 800881a:	a339      	add	r3, pc, #228	; (adr r3, 8008900 <_strtod_l+0xba8>)
 800881c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008820:	f7f8 f97c 	bl	8000b1c <__aeabi_dcmplt>
 8008824:	2800      	cmp	r0, #0
 8008826:	f47f ace5 	bne.w	80081f4 <_strtod_l+0x49c>
 800882a:	a337      	add	r3, pc, #220	; (adr r3, 8008908 <_strtod_l+0xbb0>)
 800882c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008830:	4630      	mov	r0, r6
 8008832:	4639      	mov	r1, r7
 8008834:	f7f8 f990 	bl	8000b58 <__aeabi_dcmpgt>
 8008838:	2800      	cmp	r0, #0
 800883a:	d095      	beq.n	8008768 <_strtod_l+0xa10>
 800883c:	e4da      	b.n	80081f4 <_strtod_l+0x49c>
 800883e:	9b04      	ldr	r3, [sp, #16]
 8008840:	b333      	cbz	r3, 8008890 <_strtod_l+0xb38>
 8008842:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008844:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008848:	d822      	bhi.n	8008890 <_strtod_l+0xb38>
 800884a:	a331      	add	r3, pc, #196	; (adr r3, 8008910 <_strtod_l+0xbb8>)
 800884c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008850:	4630      	mov	r0, r6
 8008852:	4639      	mov	r1, r7
 8008854:	f7f8 f96c 	bl	8000b30 <__aeabi_dcmple>
 8008858:	b1a0      	cbz	r0, 8008884 <_strtod_l+0xb2c>
 800885a:	4639      	mov	r1, r7
 800885c:	4630      	mov	r0, r6
 800885e:	f7f8 f9c3 	bl	8000be8 <__aeabi_d2uiz>
 8008862:	2801      	cmp	r0, #1
 8008864:	bf38      	it	cc
 8008866:	2001      	movcc	r0, #1
 8008868:	f7f7 fe6c 	bl	8000544 <__aeabi_ui2d>
 800886c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800886e:	4606      	mov	r6, r0
 8008870:	460f      	mov	r7, r1
 8008872:	bb23      	cbnz	r3, 80088be <_strtod_l+0xb66>
 8008874:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008878:	9010      	str	r0, [sp, #64]	; 0x40
 800887a:	9311      	str	r3, [sp, #68]	; 0x44
 800887c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008880:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8008884:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008886:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008888:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800888c:	1a9b      	subs	r3, r3, r2
 800888e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008890:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008894:	eeb0 0a48 	vmov.f32	s0, s16
 8008898:	eef0 0a68 	vmov.f32	s1, s17
 800889c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80088a0:	f002 ff2e 	bl	800b700 <__ulp>
 80088a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80088a8:	ec53 2b10 	vmov	r2, r3, d0
 80088ac:	f7f7 fec4 	bl	8000638 <__aeabi_dmul>
 80088b0:	ec53 2b18 	vmov	r2, r3, d8
 80088b4:	f7f7 fd0a 	bl	80002cc <__adddf3>
 80088b8:	4680      	mov	r8, r0
 80088ba:	4689      	mov	r9, r1
 80088bc:	e78d      	b.n	80087da <_strtod_l+0xa82>
 80088be:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80088c2:	e7db      	b.n	800887c <_strtod_l+0xb24>
 80088c4:	a314      	add	r3, pc, #80	; (adr r3, 8008918 <_strtod_l+0xbc0>)
 80088c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088ca:	f7f8 f927 	bl	8000b1c <__aeabi_dcmplt>
 80088ce:	e7b3      	b.n	8008838 <_strtod_l+0xae0>
 80088d0:	2300      	movs	r3, #0
 80088d2:	930a      	str	r3, [sp, #40]	; 0x28
 80088d4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80088d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80088d8:	6013      	str	r3, [r2, #0]
 80088da:	f7ff ba7c 	b.w	8007dd6 <_strtod_l+0x7e>
 80088de:	2a65      	cmp	r2, #101	; 0x65
 80088e0:	f43f ab75 	beq.w	8007fce <_strtod_l+0x276>
 80088e4:	2a45      	cmp	r2, #69	; 0x45
 80088e6:	f43f ab72 	beq.w	8007fce <_strtod_l+0x276>
 80088ea:	2301      	movs	r3, #1
 80088ec:	f7ff bbaa 	b.w	8008044 <_strtod_l+0x2ec>
 80088f0:	00000000 	.word	0x00000000
 80088f4:	bff00000 	.word	0xbff00000
 80088f8:	00000000 	.word	0x00000000
 80088fc:	3ff00000 	.word	0x3ff00000
 8008900:	94a03595 	.word	0x94a03595
 8008904:	3fdfffff 	.word	0x3fdfffff
 8008908:	35afe535 	.word	0x35afe535
 800890c:	3fe00000 	.word	0x3fe00000
 8008910:	ffc00000 	.word	0xffc00000
 8008914:	41dfffff 	.word	0x41dfffff
 8008918:	94a03595 	.word	0x94a03595
 800891c:	3fcfffff 	.word	0x3fcfffff
 8008920:	3ff00000 	.word	0x3ff00000
 8008924:	3fe00000 	.word	0x3fe00000
 8008928:	7ff00000 	.word	0x7ff00000
 800892c:	7fe00000 	.word	0x7fe00000
 8008930:	7c9fffff 	.word	0x7c9fffff
 8008934:	7fefffff 	.word	0x7fefffff

08008938 <strtof>:
 8008938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800893c:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 8008a00 <strtof+0xc8>
 8008940:	4b2a      	ldr	r3, [pc, #168]	; (80089ec <strtof+0xb4>)
 8008942:	460a      	mov	r2, r1
 8008944:	ed2d 8b02 	vpush	{d8}
 8008948:	4601      	mov	r1, r0
 800894a:	f8d8 0000 	ldr.w	r0, [r8]
 800894e:	f7ff fa03 	bl	8007d58 <_strtod_l>
 8008952:	ec55 4b10 	vmov	r4, r5, d0
 8008956:	ee10 2a10 	vmov	r2, s0
 800895a:	ee10 0a10 	vmov	r0, s0
 800895e:	462b      	mov	r3, r5
 8008960:	4629      	mov	r1, r5
 8008962:	f7f8 f903 	bl	8000b6c <__aeabi_dcmpun>
 8008966:	b190      	cbz	r0, 800898e <strtof+0x56>
 8008968:	2d00      	cmp	r5, #0
 800896a:	4821      	ldr	r0, [pc, #132]	; (80089f0 <strtof+0xb8>)
 800896c:	da09      	bge.n	8008982 <strtof+0x4a>
 800896e:	f001 f923 	bl	8009bb8 <nanf>
 8008972:	eeb1 8a40 	vneg.f32	s16, s0
 8008976:	eeb0 0a48 	vmov.f32	s0, s16
 800897a:	ecbd 8b02 	vpop	{d8}
 800897e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008982:	ecbd 8b02 	vpop	{d8}
 8008986:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800898a:	f001 b915 	b.w	8009bb8 <nanf>
 800898e:	4620      	mov	r0, r4
 8008990:	4629      	mov	r1, r5
 8008992:	f7f8 f949 	bl	8000c28 <__aeabi_d2f>
 8008996:	ee08 0a10 	vmov	s16, r0
 800899a:	eddf 7a16 	vldr	s15, [pc, #88]	; 80089f4 <strtof+0xbc>
 800899e:	eeb0 7ac8 	vabs.f32	s14, s16
 80089a2:	eeb4 7a67 	vcmp.f32	s14, s15
 80089a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089aa:	dd11      	ble.n	80089d0 <strtof+0x98>
 80089ac:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 80089b0:	4b11      	ldr	r3, [pc, #68]	; (80089f8 <strtof+0xc0>)
 80089b2:	f04f 32ff 	mov.w	r2, #4294967295
 80089b6:	4620      	mov	r0, r4
 80089b8:	4639      	mov	r1, r7
 80089ba:	f7f8 f8d7 	bl	8000b6c <__aeabi_dcmpun>
 80089be:	b980      	cbnz	r0, 80089e2 <strtof+0xaa>
 80089c0:	4b0d      	ldr	r3, [pc, #52]	; (80089f8 <strtof+0xc0>)
 80089c2:	f04f 32ff 	mov.w	r2, #4294967295
 80089c6:	4620      	mov	r0, r4
 80089c8:	4639      	mov	r1, r7
 80089ca:	f7f8 f8b1 	bl	8000b30 <__aeabi_dcmple>
 80089ce:	b940      	cbnz	r0, 80089e2 <strtof+0xaa>
 80089d0:	ee18 3a10 	vmov	r3, s16
 80089d4:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 80089d8:	d1cd      	bne.n	8008976 <strtof+0x3e>
 80089da:	4b08      	ldr	r3, [pc, #32]	; (80089fc <strtof+0xc4>)
 80089dc:	402b      	ands	r3, r5
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d0c9      	beq.n	8008976 <strtof+0x3e>
 80089e2:	f8d8 3000 	ldr.w	r3, [r8]
 80089e6:	2222      	movs	r2, #34	; 0x22
 80089e8:	601a      	str	r2, [r3, #0]
 80089ea:	e7c4      	b.n	8008976 <strtof+0x3e>
 80089ec:	20000034 	.word	0x20000034
 80089f0:	0800cb58 	.word	0x0800cb58
 80089f4:	7f7fffff 	.word	0x7f7fffff
 80089f8:	7fefffff 	.word	0x7fefffff
 80089fc:	7ff00000 	.word	0x7ff00000
 8008a00:	200001ec 	.word	0x200001ec

08008a04 <_strtol_l.constprop.0>:
 8008a04:	2b01      	cmp	r3, #1
 8008a06:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a0a:	d001      	beq.n	8008a10 <_strtol_l.constprop.0+0xc>
 8008a0c:	2b24      	cmp	r3, #36	; 0x24
 8008a0e:	d906      	bls.n	8008a1e <_strtol_l.constprop.0+0x1a>
 8008a10:	f001 f88e 	bl	8009b30 <__errno>
 8008a14:	2316      	movs	r3, #22
 8008a16:	6003      	str	r3, [r0, #0]
 8008a18:	2000      	movs	r0, #0
 8008a1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a1e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008b04 <_strtol_l.constprop.0+0x100>
 8008a22:	460d      	mov	r5, r1
 8008a24:	462e      	mov	r6, r5
 8008a26:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008a2a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8008a2e:	f017 0708 	ands.w	r7, r7, #8
 8008a32:	d1f7      	bne.n	8008a24 <_strtol_l.constprop.0+0x20>
 8008a34:	2c2d      	cmp	r4, #45	; 0x2d
 8008a36:	d132      	bne.n	8008a9e <_strtol_l.constprop.0+0x9a>
 8008a38:	782c      	ldrb	r4, [r5, #0]
 8008a3a:	2701      	movs	r7, #1
 8008a3c:	1cb5      	adds	r5, r6, #2
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d05b      	beq.n	8008afa <_strtol_l.constprop.0+0xf6>
 8008a42:	2b10      	cmp	r3, #16
 8008a44:	d109      	bne.n	8008a5a <_strtol_l.constprop.0+0x56>
 8008a46:	2c30      	cmp	r4, #48	; 0x30
 8008a48:	d107      	bne.n	8008a5a <_strtol_l.constprop.0+0x56>
 8008a4a:	782c      	ldrb	r4, [r5, #0]
 8008a4c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008a50:	2c58      	cmp	r4, #88	; 0x58
 8008a52:	d14d      	bne.n	8008af0 <_strtol_l.constprop.0+0xec>
 8008a54:	786c      	ldrb	r4, [r5, #1]
 8008a56:	2310      	movs	r3, #16
 8008a58:	3502      	adds	r5, #2
 8008a5a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8008a5e:	f108 38ff 	add.w	r8, r8, #4294967295
 8008a62:	f04f 0e00 	mov.w	lr, #0
 8008a66:	fbb8 f9f3 	udiv	r9, r8, r3
 8008a6a:	4676      	mov	r6, lr
 8008a6c:	fb03 8a19 	mls	sl, r3, r9, r8
 8008a70:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008a74:	f1bc 0f09 	cmp.w	ip, #9
 8008a78:	d816      	bhi.n	8008aa8 <_strtol_l.constprop.0+0xa4>
 8008a7a:	4664      	mov	r4, ip
 8008a7c:	42a3      	cmp	r3, r4
 8008a7e:	dd24      	ble.n	8008aca <_strtol_l.constprop.0+0xc6>
 8008a80:	f1be 3fff 	cmp.w	lr, #4294967295
 8008a84:	d008      	beq.n	8008a98 <_strtol_l.constprop.0+0x94>
 8008a86:	45b1      	cmp	r9, r6
 8008a88:	d31c      	bcc.n	8008ac4 <_strtol_l.constprop.0+0xc0>
 8008a8a:	d101      	bne.n	8008a90 <_strtol_l.constprop.0+0x8c>
 8008a8c:	45a2      	cmp	sl, r4
 8008a8e:	db19      	blt.n	8008ac4 <_strtol_l.constprop.0+0xc0>
 8008a90:	fb06 4603 	mla	r6, r6, r3, r4
 8008a94:	f04f 0e01 	mov.w	lr, #1
 8008a98:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008a9c:	e7e8      	b.n	8008a70 <_strtol_l.constprop.0+0x6c>
 8008a9e:	2c2b      	cmp	r4, #43	; 0x2b
 8008aa0:	bf04      	itt	eq
 8008aa2:	782c      	ldrbeq	r4, [r5, #0]
 8008aa4:	1cb5      	addeq	r5, r6, #2
 8008aa6:	e7ca      	b.n	8008a3e <_strtol_l.constprop.0+0x3a>
 8008aa8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8008aac:	f1bc 0f19 	cmp.w	ip, #25
 8008ab0:	d801      	bhi.n	8008ab6 <_strtol_l.constprop.0+0xb2>
 8008ab2:	3c37      	subs	r4, #55	; 0x37
 8008ab4:	e7e2      	b.n	8008a7c <_strtol_l.constprop.0+0x78>
 8008ab6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8008aba:	f1bc 0f19 	cmp.w	ip, #25
 8008abe:	d804      	bhi.n	8008aca <_strtol_l.constprop.0+0xc6>
 8008ac0:	3c57      	subs	r4, #87	; 0x57
 8008ac2:	e7db      	b.n	8008a7c <_strtol_l.constprop.0+0x78>
 8008ac4:	f04f 3eff 	mov.w	lr, #4294967295
 8008ac8:	e7e6      	b.n	8008a98 <_strtol_l.constprop.0+0x94>
 8008aca:	f1be 3fff 	cmp.w	lr, #4294967295
 8008ace:	d105      	bne.n	8008adc <_strtol_l.constprop.0+0xd8>
 8008ad0:	2322      	movs	r3, #34	; 0x22
 8008ad2:	6003      	str	r3, [r0, #0]
 8008ad4:	4646      	mov	r6, r8
 8008ad6:	b942      	cbnz	r2, 8008aea <_strtol_l.constprop.0+0xe6>
 8008ad8:	4630      	mov	r0, r6
 8008ada:	e79e      	b.n	8008a1a <_strtol_l.constprop.0+0x16>
 8008adc:	b107      	cbz	r7, 8008ae0 <_strtol_l.constprop.0+0xdc>
 8008ade:	4276      	negs	r6, r6
 8008ae0:	2a00      	cmp	r2, #0
 8008ae2:	d0f9      	beq.n	8008ad8 <_strtol_l.constprop.0+0xd4>
 8008ae4:	f1be 0f00 	cmp.w	lr, #0
 8008ae8:	d000      	beq.n	8008aec <_strtol_l.constprop.0+0xe8>
 8008aea:	1e69      	subs	r1, r5, #1
 8008aec:	6011      	str	r1, [r2, #0]
 8008aee:	e7f3      	b.n	8008ad8 <_strtol_l.constprop.0+0xd4>
 8008af0:	2430      	movs	r4, #48	; 0x30
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d1b1      	bne.n	8008a5a <_strtol_l.constprop.0+0x56>
 8008af6:	2308      	movs	r3, #8
 8008af8:	e7af      	b.n	8008a5a <_strtol_l.constprop.0+0x56>
 8008afa:	2c30      	cmp	r4, #48	; 0x30
 8008afc:	d0a5      	beq.n	8008a4a <_strtol_l.constprop.0+0x46>
 8008afe:	230a      	movs	r3, #10
 8008b00:	e7ab      	b.n	8008a5a <_strtol_l.constprop.0+0x56>
 8008b02:	bf00      	nop
 8008b04:	0800c789 	.word	0x0800c789

08008b08 <strtol>:
 8008b08:	4613      	mov	r3, r2
 8008b0a:	460a      	mov	r2, r1
 8008b0c:	4601      	mov	r1, r0
 8008b0e:	4802      	ldr	r0, [pc, #8]	; (8008b18 <strtol+0x10>)
 8008b10:	6800      	ldr	r0, [r0, #0]
 8008b12:	f7ff bf77 	b.w	8008a04 <_strtol_l.constprop.0>
 8008b16:	bf00      	nop
 8008b18:	200001ec 	.word	0x200001ec

08008b1c <swapfunc>:
 8008b1c:	2b02      	cmp	r3, #2
 8008b1e:	b510      	push	{r4, lr}
 8008b20:	d00a      	beq.n	8008b38 <swapfunc+0x1c>
 8008b22:	0892      	lsrs	r2, r2, #2
 8008b24:	3a01      	subs	r2, #1
 8008b26:	6803      	ldr	r3, [r0, #0]
 8008b28:	680c      	ldr	r4, [r1, #0]
 8008b2a:	f840 4b04 	str.w	r4, [r0], #4
 8008b2e:	2a00      	cmp	r2, #0
 8008b30:	f841 3b04 	str.w	r3, [r1], #4
 8008b34:	dcf6      	bgt.n	8008b24 <swapfunc+0x8>
 8008b36:	bd10      	pop	{r4, pc}
 8008b38:	4402      	add	r2, r0
 8008b3a:	780c      	ldrb	r4, [r1, #0]
 8008b3c:	7803      	ldrb	r3, [r0, #0]
 8008b3e:	f800 4b01 	strb.w	r4, [r0], #1
 8008b42:	f801 3b01 	strb.w	r3, [r1], #1
 8008b46:	1a13      	subs	r3, r2, r0
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	dcf6      	bgt.n	8008b3a <swapfunc+0x1e>
 8008b4c:	e7f3      	b.n	8008b36 <swapfunc+0x1a>

08008b4e <med3.constprop.0>:
 8008b4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b50:	460c      	mov	r4, r1
 8008b52:	4615      	mov	r5, r2
 8008b54:	4607      	mov	r7, r0
 8008b56:	461e      	mov	r6, r3
 8008b58:	4798      	blx	r3
 8008b5a:	2800      	cmp	r0, #0
 8008b5c:	4629      	mov	r1, r5
 8008b5e:	4620      	mov	r0, r4
 8008b60:	da0a      	bge.n	8008b78 <med3.constprop.0+0x2a>
 8008b62:	47b0      	blx	r6
 8008b64:	2800      	cmp	r0, #0
 8008b66:	db05      	blt.n	8008b74 <med3.constprop.0+0x26>
 8008b68:	4629      	mov	r1, r5
 8008b6a:	4638      	mov	r0, r7
 8008b6c:	47b0      	blx	r6
 8008b6e:	2800      	cmp	r0, #0
 8008b70:	db0a      	blt.n	8008b88 <med3.constprop.0+0x3a>
 8008b72:	463c      	mov	r4, r7
 8008b74:	4620      	mov	r0, r4
 8008b76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b78:	47b0      	blx	r6
 8008b7a:	2800      	cmp	r0, #0
 8008b7c:	dcfa      	bgt.n	8008b74 <med3.constprop.0+0x26>
 8008b7e:	4629      	mov	r1, r5
 8008b80:	4638      	mov	r0, r7
 8008b82:	47b0      	blx	r6
 8008b84:	2800      	cmp	r0, #0
 8008b86:	dbf4      	blt.n	8008b72 <med3.constprop.0+0x24>
 8008b88:	462c      	mov	r4, r5
 8008b8a:	e7f3      	b.n	8008b74 <med3.constprop.0+0x26>

08008b8c <qsort>:
 8008b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b90:	469a      	mov	sl, r3
 8008b92:	ea40 0302 	orr.w	r3, r0, r2
 8008b96:	079b      	lsls	r3, r3, #30
 8008b98:	b097      	sub	sp, #92	; 0x5c
 8008b9a:	4606      	mov	r6, r0
 8008b9c:	4614      	mov	r4, r2
 8008b9e:	d11a      	bne.n	8008bd6 <qsort+0x4a>
 8008ba0:	f1b2 0804 	subs.w	r8, r2, #4
 8008ba4:	bf18      	it	ne
 8008ba6:	f04f 0801 	movne.w	r8, #1
 8008baa:	2300      	movs	r3, #0
 8008bac:	9302      	str	r3, [sp, #8]
 8008bae:	1933      	adds	r3, r6, r4
 8008bb0:	fb04 f701 	mul.w	r7, r4, r1
 8008bb4:	9301      	str	r3, [sp, #4]
 8008bb6:	2906      	cmp	r1, #6
 8008bb8:	eb06 0307 	add.w	r3, r6, r7
 8008bbc:	9303      	str	r3, [sp, #12]
 8008bbe:	d82a      	bhi.n	8008c16 <qsort+0x8a>
 8008bc0:	9b01      	ldr	r3, [sp, #4]
 8008bc2:	9a03      	ldr	r2, [sp, #12]
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d310      	bcc.n	8008bea <qsort+0x5e>
 8008bc8:	9b02      	ldr	r3, [sp, #8]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	f040 811e 	bne.w	8008e0c <qsort+0x280>
 8008bd0:	b017      	add	sp, #92	; 0x5c
 8008bd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bd6:	f04f 0802 	mov.w	r8, #2
 8008bda:	e7e6      	b.n	8008baa <qsort+0x1e>
 8008bdc:	4643      	mov	r3, r8
 8008bde:	4622      	mov	r2, r4
 8008be0:	4639      	mov	r1, r7
 8008be2:	4628      	mov	r0, r5
 8008be4:	f7ff ff9a 	bl	8008b1c <swapfunc>
 8008be8:	e00e      	b.n	8008c08 <qsort+0x7c>
 8008bea:	9d01      	ldr	r5, [sp, #4]
 8008bec:	e00d      	b.n	8008c0a <qsort+0x7e>
 8008bee:	1b2f      	subs	r7, r5, r4
 8008bf0:	4629      	mov	r1, r5
 8008bf2:	4638      	mov	r0, r7
 8008bf4:	47d0      	blx	sl
 8008bf6:	2800      	cmp	r0, #0
 8008bf8:	dd09      	ble.n	8008c0e <qsort+0x82>
 8008bfa:	f1b8 0f00 	cmp.w	r8, #0
 8008bfe:	d1ed      	bne.n	8008bdc <qsort+0x50>
 8008c00:	682b      	ldr	r3, [r5, #0]
 8008c02:	683a      	ldr	r2, [r7, #0]
 8008c04:	602a      	str	r2, [r5, #0]
 8008c06:	603b      	str	r3, [r7, #0]
 8008c08:	463d      	mov	r5, r7
 8008c0a:	42ae      	cmp	r6, r5
 8008c0c:	d3ef      	bcc.n	8008bee <qsort+0x62>
 8008c0e:	9b01      	ldr	r3, [sp, #4]
 8008c10:	4423      	add	r3, r4
 8008c12:	9301      	str	r3, [sp, #4]
 8008c14:	e7d4      	b.n	8008bc0 <qsort+0x34>
 8008c16:	ea4f 0951 	mov.w	r9, r1, lsr #1
 8008c1a:	1b3f      	subs	r7, r7, r4
 8008c1c:	2907      	cmp	r1, #7
 8008c1e:	fb04 6909 	mla	r9, r4, r9, r6
 8008c22:	4437      	add	r7, r6
 8008c24:	d021      	beq.n	8008c6a <qsort+0xde>
 8008c26:	2928      	cmp	r1, #40	; 0x28
 8008c28:	d944      	bls.n	8008cb4 <qsort+0x128>
 8008c2a:	08cd      	lsrs	r5, r1, #3
 8008c2c:	4365      	muls	r5, r4
 8008c2e:	4653      	mov	r3, sl
 8008c30:	eb06 0245 	add.w	r2, r6, r5, lsl #1
 8008c34:	1971      	adds	r1, r6, r5
 8008c36:	4630      	mov	r0, r6
 8008c38:	f7ff ff89 	bl	8008b4e <med3.constprop.0>
 8008c3c:	4649      	mov	r1, r9
 8008c3e:	eb09 0205 	add.w	r2, r9, r5
 8008c42:	4653      	mov	r3, sl
 8008c44:	4683      	mov	fp, r0
 8008c46:	1b48      	subs	r0, r1, r5
 8008c48:	f7ff ff81 	bl	8008b4e <med3.constprop.0>
 8008c4c:	463a      	mov	r2, r7
 8008c4e:	4681      	mov	r9, r0
 8008c50:	4653      	mov	r3, sl
 8008c52:	1b79      	subs	r1, r7, r5
 8008c54:	eba7 0045 	sub.w	r0, r7, r5, lsl #1
 8008c58:	f7ff ff79 	bl	8008b4e <med3.constprop.0>
 8008c5c:	4602      	mov	r2, r0
 8008c5e:	4649      	mov	r1, r9
 8008c60:	4653      	mov	r3, sl
 8008c62:	4658      	mov	r0, fp
 8008c64:	f7ff ff73 	bl	8008b4e <med3.constprop.0>
 8008c68:	4681      	mov	r9, r0
 8008c6a:	f1b8 0f00 	cmp.w	r8, #0
 8008c6e:	d124      	bne.n	8008cba <qsort+0x12e>
 8008c70:	6833      	ldr	r3, [r6, #0]
 8008c72:	f8d9 2000 	ldr.w	r2, [r9]
 8008c76:	6032      	str	r2, [r6, #0]
 8008c78:	f8c9 3000 	str.w	r3, [r9]
 8008c7c:	eb06 0b04 	add.w	fp, r6, r4
 8008c80:	46b9      	mov	r9, r7
 8008c82:	465d      	mov	r5, fp
 8008c84:	2300      	movs	r3, #0
 8008c86:	45bb      	cmp	fp, r7
 8008c88:	d835      	bhi.n	8008cf6 <qsort+0x16a>
 8008c8a:	4631      	mov	r1, r6
 8008c8c:	4658      	mov	r0, fp
 8008c8e:	9304      	str	r3, [sp, #16]
 8008c90:	47d0      	blx	sl
 8008c92:	2800      	cmp	r0, #0
 8008c94:	9b04      	ldr	r3, [sp, #16]
 8008c96:	dc3e      	bgt.n	8008d16 <qsort+0x18a>
 8008c98:	d10a      	bne.n	8008cb0 <qsort+0x124>
 8008c9a:	f1b8 0f00 	cmp.w	r8, #0
 8008c9e:	d113      	bne.n	8008cc8 <qsort+0x13c>
 8008ca0:	682b      	ldr	r3, [r5, #0]
 8008ca2:	f8db 2000 	ldr.w	r2, [fp]
 8008ca6:	602a      	str	r2, [r5, #0]
 8008ca8:	f8cb 3000 	str.w	r3, [fp]
 8008cac:	4425      	add	r5, r4
 8008cae:	2301      	movs	r3, #1
 8008cb0:	44a3      	add	fp, r4
 8008cb2:	e7e8      	b.n	8008c86 <qsort+0xfa>
 8008cb4:	463a      	mov	r2, r7
 8008cb6:	46b3      	mov	fp, r6
 8008cb8:	e7d1      	b.n	8008c5e <qsort+0xd2>
 8008cba:	4643      	mov	r3, r8
 8008cbc:	4622      	mov	r2, r4
 8008cbe:	4649      	mov	r1, r9
 8008cc0:	4630      	mov	r0, r6
 8008cc2:	f7ff ff2b 	bl	8008b1c <swapfunc>
 8008cc6:	e7d9      	b.n	8008c7c <qsort+0xf0>
 8008cc8:	4643      	mov	r3, r8
 8008cca:	4622      	mov	r2, r4
 8008ccc:	4659      	mov	r1, fp
 8008cce:	4628      	mov	r0, r5
 8008cd0:	f7ff ff24 	bl	8008b1c <swapfunc>
 8008cd4:	e7ea      	b.n	8008cac <qsort+0x120>
 8008cd6:	d10b      	bne.n	8008cf0 <qsort+0x164>
 8008cd8:	f1b8 0f00 	cmp.w	r8, #0
 8008cdc:	d114      	bne.n	8008d08 <qsort+0x17c>
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	f8d9 2000 	ldr.w	r2, [r9]
 8008ce4:	603a      	str	r2, [r7, #0]
 8008ce6:	f8c9 3000 	str.w	r3, [r9]
 8008cea:	eba9 0904 	sub.w	r9, r9, r4
 8008cee:	2301      	movs	r3, #1
 8008cf0:	9f04      	ldr	r7, [sp, #16]
 8008cf2:	45bb      	cmp	fp, r7
 8008cf4:	d90f      	bls.n	8008d16 <qsort+0x18a>
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d143      	bne.n	8008d82 <qsort+0x1f6>
 8008cfa:	9b01      	ldr	r3, [sp, #4]
 8008cfc:	9a03      	ldr	r2, [sp, #12]
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	f4bf af62 	bcs.w	8008bc8 <qsort+0x3c>
 8008d04:	9d01      	ldr	r5, [sp, #4]
 8008d06:	e036      	b.n	8008d76 <qsort+0x1ea>
 8008d08:	4643      	mov	r3, r8
 8008d0a:	4622      	mov	r2, r4
 8008d0c:	4649      	mov	r1, r9
 8008d0e:	4638      	mov	r0, r7
 8008d10:	f7ff ff04 	bl	8008b1c <swapfunc>
 8008d14:	e7e9      	b.n	8008cea <qsort+0x15e>
 8008d16:	4631      	mov	r1, r6
 8008d18:	4638      	mov	r0, r7
 8008d1a:	9305      	str	r3, [sp, #20]
 8008d1c:	47d0      	blx	sl
 8008d1e:	1b3b      	subs	r3, r7, r4
 8008d20:	2800      	cmp	r0, #0
 8008d22:	9304      	str	r3, [sp, #16]
 8008d24:	9b05      	ldr	r3, [sp, #20]
 8008d26:	dad6      	bge.n	8008cd6 <qsort+0x14a>
 8008d28:	f1b8 0f00 	cmp.w	r8, #0
 8008d2c:	d006      	beq.n	8008d3c <qsort+0x1b0>
 8008d2e:	4643      	mov	r3, r8
 8008d30:	4622      	mov	r2, r4
 8008d32:	4639      	mov	r1, r7
 8008d34:	4658      	mov	r0, fp
 8008d36:	f7ff fef1 	bl	8008b1c <swapfunc>
 8008d3a:	e005      	b.n	8008d48 <qsort+0x1bc>
 8008d3c:	f8db 3000 	ldr.w	r3, [fp]
 8008d40:	683a      	ldr	r2, [r7, #0]
 8008d42:	f8cb 2000 	str.w	r2, [fp]
 8008d46:	603b      	str	r3, [r7, #0]
 8008d48:	9f04      	ldr	r7, [sp, #16]
 8008d4a:	e7b0      	b.n	8008cae <qsort+0x122>
 8008d4c:	4643      	mov	r3, r8
 8008d4e:	4622      	mov	r2, r4
 8008d50:	4639      	mov	r1, r7
 8008d52:	4628      	mov	r0, r5
 8008d54:	f7ff fee2 	bl	8008b1c <swapfunc>
 8008d58:	e00c      	b.n	8008d74 <qsort+0x1e8>
 8008d5a:	1b2f      	subs	r7, r5, r4
 8008d5c:	4629      	mov	r1, r5
 8008d5e:	4638      	mov	r0, r7
 8008d60:	47d0      	blx	sl
 8008d62:	2800      	cmp	r0, #0
 8008d64:	dd09      	ble.n	8008d7a <qsort+0x1ee>
 8008d66:	f1b8 0f00 	cmp.w	r8, #0
 8008d6a:	d1ef      	bne.n	8008d4c <qsort+0x1c0>
 8008d6c:	682b      	ldr	r3, [r5, #0]
 8008d6e:	683a      	ldr	r2, [r7, #0]
 8008d70:	602a      	str	r2, [r5, #0]
 8008d72:	603b      	str	r3, [r7, #0]
 8008d74:	463d      	mov	r5, r7
 8008d76:	42ae      	cmp	r6, r5
 8008d78:	d3ef      	bcc.n	8008d5a <qsort+0x1ce>
 8008d7a:	9b01      	ldr	r3, [sp, #4]
 8008d7c:	4423      	add	r3, r4
 8008d7e:	9301      	str	r3, [sp, #4]
 8008d80:	e7bb      	b.n	8008cfa <qsort+0x16e>
 8008d82:	ebab 0305 	sub.w	r3, fp, r5
 8008d86:	1baa      	subs	r2, r5, r6
 8008d88:	429a      	cmp	r2, r3
 8008d8a:	bfa8      	it	ge
 8008d8c:	461a      	movge	r2, r3
 8008d8e:	9301      	str	r3, [sp, #4]
 8008d90:	b12a      	cbz	r2, 8008d9e <qsort+0x212>
 8008d92:	4643      	mov	r3, r8
 8008d94:	ebab 0102 	sub.w	r1, fp, r2
 8008d98:	4630      	mov	r0, r6
 8008d9a:	f7ff febf 	bl	8008b1c <swapfunc>
 8008d9e:	9b03      	ldr	r3, [sp, #12]
 8008da0:	eba3 0209 	sub.w	r2, r3, r9
 8008da4:	eba9 0707 	sub.w	r7, r9, r7
 8008da8:	1b12      	subs	r2, r2, r4
 8008daa:	42ba      	cmp	r2, r7
 8008dac:	bf28      	it	cs
 8008dae:	463a      	movcs	r2, r7
 8008db0:	b12a      	cbz	r2, 8008dbe <qsort+0x232>
 8008db2:	9903      	ldr	r1, [sp, #12]
 8008db4:	4643      	mov	r3, r8
 8008db6:	1a89      	subs	r1, r1, r2
 8008db8:	4658      	mov	r0, fp
 8008dba:	f7ff feaf 	bl	8008b1c <swapfunc>
 8008dbe:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008dc2:	9b03      	ldr	r3, [sp, #12]
 8008dc4:	454f      	cmp	r7, r9
 8008dc6:	eba3 0007 	sub.w	r0, r3, r7
 8008dca:	d904      	bls.n	8008dd6 <qsort+0x24a>
 8008dcc:	4633      	mov	r3, r6
 8008dce:	46b9      	mov	r9, r7
 8008dd0:	9f01      	ldr	r7, [sp, #4]
 8008dd2:	4606      	mov	r6, r0
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	42a7      	cmp	r7, r4
 8008dd8:	d921      	bls.n	8008e1e <qsort+0x292>
 8008dda:	fbb7 f1f4 	udiv	r1, r7, r4
 8008dde:	9b02      	ldr	r3, [sp, #8]
 8008de0:	2b07      	cmp	r3, #7
 8008de2:	d80d      	bhi.n	8008e00 <qsort+0x274>
 8008de4:	aa16      	add	r2, sp, #88	; 0x58
 8008de6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008dea:	fbb9 f2f4 	udiv	r2, r9, r4
 8008dee:	f843 6c40 	str.w	r6, [r3, #-64]
 8008df2:	f843 2c3c 	str.w	r2, [r3, #-60]
 8008df6:	9b02      	ldr	r3, [sp, #8]
 8008df8:	3301      	adds	r3, #1
 8008dfa:	9302      	str	r3, [sp, #8]
 8008dfc:	4606      	mov	r6, r0
 8008dfe:	e6d6      	b.n	8008bae <qsort+0x22>
 8008e00:	4653      	mov	r3, sl
 8008e02:	4622      	mov	r2, r4
 8008e04:	f7ff fec2 	bl	8008b8c <qsort>
 8008e08:	45a1      	cmp	r9, r4
 8008e0a:	d80b      	bhi.n	8008e24 <qsort+0x298>
 8008e0c:	9b02      	ldr	r3, [sp, #8]
 8008e0e:	aa16      	add	r2, sp, #88	; 0x58
 8008e10:	3b01      	subs	r3, #1
 8008e12:	9302      	str	r3, [sp, #8]
 8008e14:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008e18:	e953 0110 	ldrd	r0, r1, [r3, #-64]	; 0x40
 8008e1c:	e7ee      	b.n	8008dfc <qsort+0x270>
 8008e1e:	45a1      	cmp	r9, r4
 8008e20:	f67f aed2 	bls.w	8008bc8 <qsort+0x3c>
 8008e24:	fbb9 f1f4 	udiv	r1, r9, r4
 8008e28:	4630      	mov	r0, r6
 8008e2a:	e7e7      	b.n	8008dfc <qsort+0x270>

08008e2c <__cvt>:
 8008e2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e30:	ec55 4b10 	vmov	r4, r5, d0
 8008e34:	2d00      	cmp	r5, #0
 8008e36:	460e      	mov	r6, r1
 8008e38:	4619      	mov	r1, r3
 8008e3a:	462b      	mov	r3, r5
 8008e3c:	bfbb      	ittet	lt
 8008e3e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008e42:	461d      	movlt	r5, r3
 8008e44:	2300      	movge	r3, #0
 8008e46:	232d      	movlt	r3, #45	; 0x2d
 8008e48:	700b      	strb	r3, [r1, #0]
 8008e4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008e4c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008e50:	4691      	mov	r9, r2
 8008e52:	f023 0820 	bic.w	r8, r3, #32
 8008e56:	bfbc      	itt	lt
 8008e58:	4622      	movlt	r2, r4
 8008e5a:	4614      	movlt	r4, r2
 8008e5c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008e60:	d005      	beq.n	8008e6e <__cvt+0x42>
 8008e62:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008e66:	d100      	bne.n	8008e6a <__cvt+0x3e>
 8008e68:	3601      	adds	r6, #1
 8008e6a:	2102      	movs	r1, #2
 8008e6c:	e000      	b.n	8008e70 <__cvt+0x44>
 8008e6e:	2103      	movs	r1, #3
 8008e70:	ab03      	add	r3, sp, #12
 8008e72:	9301      	str	r3, [sp, #4]
 8008e74:	ab02      	add	r3, sp, #8
 8008e76:	9300      	str	r3, [sp, #0]
 8008e78:	ec45 4b10 	vmov	d0, r4, r5
 8008e7c:	4653      	mov	r3, sl
 8008e7e:	4632      	mov	r2, r6
 8008e80:	f000 ff2a 	bl	8009cd8 <_dtoa_r>
 8008e84:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008e88:	4607      	mov	r7, r0
 8008e8a:	d102      	bne.n	8008e92 <__cvt+0x66>
 8008e8c:	f019 0f01 	tst.w	r9, #1
 8008e90:	d022      	beq.n	8008ed8 <__cvt+0xac>
 8008e92:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008e96:	eb07 0906 	add.w	r9, r7, r6
 8008e9a:	d110      	bne.n	8008ebe <__cvt+0x92>
 8008e9c:	783b      	ldrb	r3, [r7, #0]
 8008e9e:	2b30      	cmp	r3, #48	; 0x30
 8008ea0:	d10a      	bne.n	8008eb8 <__cvt+0x8c>
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	4620      	mov	r0, r4
 8008ea8:	4629      	mov	r1, r5
 8008eaa:	f7f7 fe2d 	bl	8000b08 <__aeabi_dcmpeq>
 8008eae:	b918      	cbnz	r0, 8008eb8 <__cvt+0x8c>
 8008eb0:	f1c6 0601 	rsb	r6, r6, #1
 8008eb4:	f8ca 6000 	str.w	r6, [sl]
 8008eb8:	f8da 3000 	ldr.w	r3, [sl]
 8008ebc:	4499      	add	r9, r3
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	2300      	movs	r3, #0
 8008ec2:	4620      	mov	r0, r4
 8008ec4:	4629      	mov	r1, r5
 8008ec6:	f7f7 fe1f 	bl	8000b08 <__aeabi_dcmpeq>
 8008eca:	b108      	cbz	r0, 8008ed0 <__cvt+0xa4>
 8008ecc:	f8cd 900c 	str.w	r9, [sp, #12]
 8008ed0:	2230      	movs	r2, #48	; 0x30
 8008ed2:	9b03      	ldr	r3, [sp, #12]
 8008ed4:	454b      	cmp	r3, r9
 8008ed6:	d307      	bcc.n	8008ee8 <__cvt+0xbc>
 8008ed8:	9b03      	ldr	r3, [sp, #12]
 8008eda:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008edc:	1bdb      	subs	r3, r3, r7
 8008ede:	4638      	mov	r0, r7
 8008ee0:	6013      	str	r3, [r2, #0]
 8008ee2:	b004      	add	sp, #16
 8008ee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ee8:	1c59      	adds	r1, r3, #1
 8008eea:	9103      	str	r1, [sp, #12]
 8008eec:	701a      	strb	r2, [r3, #0]
 8008eee:	e7f0      	b.n	8008ed2 <__cvt+0xa6>

08008ef0 <__exponent>:
 8008ef0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	2900      	cmp	r1, #0
 8008ef6:	bfb8      	it	lt
 8008ef8:	4249      	neglt	r1, r1
 8008efa:	f803 2b02 	strb.w	r2, [r3], #2
 8008efe:	bfb4      	ite	lt
 8008f00:	222d      	movlt	r2, #45	; 0x2d
 8008f02:	222b      	movge	r2, #43	; 0x2b
 8008f04:	2909      	cmp	r1, #9
 8008f06:	7042      	strb	r2, [r0, #1]
 8008f08:	dd2a      	ble.n	8008f60 <__exponent+0x70>
 8008f0a:	f10d 0207 	add.w	r2, sp, #7
 8008f0e:	4617      	mov	r7, r2
 8008f10:	260a      	movs	r6, #10
 8008f12:	4694      	mov	ip, r2
 8008f14:	fb91 f5f6 	sdiv	r5, r1, r6
 8008f18:	fb06 1415 	mls	r4, r6, r5, r1
 8008f1c:	3430      	adds	r4, #48	; 0x30
 8008f1e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8008f22:	460c      	mov	r4, r1
 8008f24:	2c63      	cmp	r4, #99	; 0x63
 8008f26:	f102 32ff 	add.w	r2, r2, #4294967295
 8008f2a:	4629      	mov	r1, r5
 8008f2c:	dcf1      	bgt.n	8008f12 <__exponent+0x22>
 8008f2e:	3130      	adds	r1, #48	; 0x30
 8008f30:	f1ac 0402 	sub.w	r4, ip, #2
 8008f34:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008f38:	1c41      	adds	r1, r0, #1
 8008f3a:	4622      	mov	r2, r4
 8008f3c:	42ba      	cmp	r2, r7
 8008f3e:	d30a      	bcc.n	8008f56 <__exponent+0x66>
 8008f40:	f10d 0209 	add.w	r2, sp, #9
 8008f44:	eba2 020c 	sub.w	r2, r2, ip
 8008f48:	42bc      	cmp	r4, r7
 8008f4a:	bf88      	it	hi
 8008f4c:	2200      	movhi	r2, #0
 8008f4e:	4413      	add	r3, r2
 8008f50:	1a18      	subs	r0, r3, r0
 8008f52:	b003      	add	sp, #12
 8008f54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f56:	f812 5b01 	ldrb.w	r5, [r2], #1
 8008f5a:	f801 5f01 	strb.w	r5, [r1, #1]!
 8008f5e:	e7ed      	b.n	8008f3c <__exponent+0x4c>
 8008f60:	2330      	movs	r3, #48	; 0x30
 8008f62:	3130      	adds	r1, #48	; 0x30
 8008f64:	7083      	strb	r3, [r0, #2]
 8008f66:	70c1      	strb	r1, [r0, #3]
 8008f68:	1d03      	adds	r3, r0, #4
 8008f6a:	e7f1      	b.n	8008f50 <__exponent+0x60>

08008f6c <_printf_float>:
 8008f6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f70:	ed2d 8b02 	vpush	{d8}
 8008f74:	b08d      	sub	sp, #52	; 0x34
 8008f76:	460c      	mov	r4, r1
 8008f78:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008f7c:	4616      	mov	r6, r2
 8008f7e:	461f      	mov	r7, r3
 8008f80:	4605      	mov	r5, r0
 8008f82:	f000 fd67 	bl	8009a54 <_localeconv_r>
 8008f86:	f8d0 a000 	ldr.w	sl, [r0]
 8008f8a:	4650      	mov	r0, sl
 8008f8c:	f7f7 f990 	bl	80002b0 <strlen>
 8008f90:	2300      	movs	r3, #0
 8008f92:	930a      	str	r3, [sp, #40]	; 0x28
 8008f94:	6823      	ldr	r3, [r4, #0]
 8008f96:	9305      	str	r3, [sp, #20]
 8008f98:	f8d8 3000 	ldr.w	r3, [r8]
 8008f9c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008fa0:	3307      	adds	r3, #7
 8008fa2:	f023 0307 	bic.w	r3, r3, #7
 8008fa6:	f103 0208 	add.w	r2, r3, #8
 8008faa:	f8c8 2000 	str.w	r2, [r8]
 8008fae:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008fb2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008fb6:	9307      	str	r3, [sp, #28]
 8008fb8:	f8cd 8018 	str.w	r8, [sp, #24]
 8008fbc:	ee08 0a10 	vmov	s16, r0
 8008fc0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8008fc4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008fc8:	4b9e      	ldr	r3, [pc, #632]	; (8009244 <_printf_float+0x2d8>)
 8008fca:	f04f 32ff 	mov.w	r2, #4294967295
 8008fce:	f7f7 fdcd 	bl	8000b6c <__aeabi_dcmpun>
 8008fd2:	bb88      	cbnz	r0, 8009038 <_printf_float+0xcc>
 8008fd4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008fd8:	4b9a      	ldr	r3, [pc, #616]	; (8009244 <_printf_float+0x2d8>)
 8008fda:	f04f 32ff 	mov.w	r2, #4294967295
 8008fde:	f7f7 fda7 	bl	8000b30 <__aeabi_dcmple>
 8008fe2:	bb48      	cbnz	r0, 8009038 <_printf_float+0xcc>
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	4640      	mov	r0, r8
 8008fea:	4649      	mov	r1, r9
 8008fec:	f7f7 fd96 	bl	8000b1c <__aeabi_dcmplt>
 8008ff0:	b110      	cbz	r0, 8008ff8 <_printf_float+0x8c>
 8008ff2:	232d      	movs	r3, #45	; 0x2d
 8008ff4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ff8:	4a93      	ldr	r2, [pc, #588]	; (8009248 <_printf_float+0x2dc>)
 8008ffa:	4b94      	ldr	r3, [pc, #592]	; (800924c <_printf_float+0x2e0>)
 8008ffc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009000:	bf94      	ite	ls
 8009002:	4690      	movls	r8, r2
 8009004:	4698      	movhi	r8, r3
 8009006:	2303      	movs	r3, #3
 8009008:	6123      	str	r3, [r4, #16]
 800900a:	9b05      	ldr	r3, [sp, #20]
 800900c:	f023 0304 	bic.w	r3, r3, #4
 8009010:	6023      	str	r3, [r4, #0]
 8009012:	f04f 0900 	mov.w	r9, #0
 8009016:	9700      	str	r7, [sp, #0]
 8009018:	4633      	mov	r3, r6
 800901a:	aa0b      	add	r2, sp, #44	; 0x2c
 800901c:	4621      	mov	r1, r4
 800901e:	4628      	mov	r0, r5
 8009020:	f000 f9da 	bl	80093d8 <_printf_common>
 8009024:	3001      	adds	r0, #1
 8009026:	f040 8090 	bne.w	800914a <_printf_float+0x1de>
 800902a:	f04f 30ff 	mov.w	r0, #4294967295
 800902e:	b00d      	add	sp, #52	; 0x34
 8009030:	ecbd 8b02 	vpop	{d8}
 8009034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009038:	4642      	mov	r2, r8
 800903a:	464b      	mov	r3, r9
 800903c:	4640      	mov	r0, r8
 800903e:	4649      	mov	r1, r9
 8009040:	f7f7 fd94 	bl	8000b6c <__aeabi_dcmpun>
 8009044:	b140      	cbz	r0, 8009058 <_printf_float+0xec>
 8009046:	464b      	mov	r3, r9
 8009048:	2b00      	cmp	r3, #0
 800904a:	bfbc      	itt	lt
 800904c:	232d      	movlt	r3, #45	; 0x2d
 800904e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009052:	4a7f      	ldr	r2, [pc, #508]	; (8009250 <_printf_float+0x2e4>)
 8009054:	4b7f      	ldr	r3, [pc, #508]	; (8009254 <_printf_float+0x2e8>)
 8009056:	e7d1      	b.n	8008ffc <_printf_float+0x90>
 8009058:	6863      	ldr	r3, [r4, #4]
 800905a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800905e:	9206      	str	r2, [sp, #24]
 8009060:	1c5a      	adds	r2, r3, #1
 8009062:	d13f      	bne.n	80090e4 <_printf_float+0x178>
 8009064:	2306      	movs	r3, #6
 8009066:	6063      	str	r3, [r4, #4]
 8009068:	9b05      	ldr	r3, [sp, #20]
 800906a:	6861      	ldr	r1, [r4, #4]
 800906c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009070:	2300      	movs	r3, #0
 8009072:	9303      	str	r3, [sp, #12]
 8009074:	ab0a      	add	r3, sp, #40	; 0x28
 8009076:	e9cd b301 	strd	fp, r3, [sp, #4]
 800907a:	ab09      	add	r3, sp, #36	; 0x24
 800907c:	ec49 8b10 	vmov	d0, r8, r9
 8009080:	9300      	str	r3, [sp, #0]
 8009082:	6022      	str	r2, [r4, #0]
 8009084:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009088:	4628      	mov	r0, r5
 800908a:	f7ff fecf 	bl	8008e2c <__cvt>
 800908e:	9b06      	ldr	r3, [sp, #24]
 8009090:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009092:	2b47      	cmp	r3, #71	; 0x47
 8009094:	4680      	mov	r8, r0
 8009096:	d108      	bne.n	80090aa <_printf_float+0x13e>
 8009098:	1cc8      	adds	r0, r1, #3
 800909a:	db02      	blt.n	80090a2 <_printf_float+0x136>
 800909c:	6863      	ldr	r3, [r4, #4]
 800909e:	4299      	cmp	r1, r3
 80090a0:	dd41      	ble.n	8009126 <_printf_float+0x1ba>
 80090a2:	f1ab 0302 	sub.w	r3, fp, #2
 80090a6:	fa5f fb83 	uxtb.w	fp, r3
 80090aa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80090ae:	d820      	bhi.n	80090f2 <_printf_float+0x186>
 80090b0:	3901      	subs	r1, #1
 80090b2:	465a      	mov	r2, fp
 80090b4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80090b8:	9109      	str	r1, [sp, #36]	; 0x24
 80090ba:	f7ff ff19 	bl	8008ef0 <__exponent>
 80090be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80090c0:	1813      	adds	r3, r2, r0
 80090c2:	2a01      	cmp	r2, #1
 80090c4:	4681      	mov	r9, r0
 80090c6:	6123      	str	r3, [r4, #16]
 80090c8:	dc02      	bgt.n	80090d0 <_printf_float+0x164>
 80090ca:	6822      	ldr	r2, [r4, #0]
 80090cc:	07d2      	lsls	r2, r2, #31
 80090ce:	d501      	bpl.n	80090d4 <_printf_float+0x168>
 80090d0:	3301      	adds	r3, #1
 80090d2:	6123      	str	r3, [r4, #16]
 80090d4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d09c      	beq.n	8009016 <_printf_float+0xaa>
 80090dc:	232d      	movs	r3, #45	; 0x2d
 80090de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80090e2:	e798      	b.n	8009016 <_printf_float+0xaa>
 80090e4:	9a06      	ldr	r2, [sp, #24]
 80090e6:	2a47      	cmp	r2, #71	; 0x47
 80090e8:	d1be      	bne.n	8009068 <_printf_float+0xfc>
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d1bc      	bne.n	8009068 <_printf_float+0xfc>
 80090ee:	2301      	movs	r3, #1
 80090f0:	e7b9      	b.n	8009066 <_printf_float+0xfa>
 80090f2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80090f6:	d118      	bne.n	800912a <_printf_float+0x1be>
 80090f8:	2900      	cmp	r1, #0
 80090fa:	6863      	ldr	r3, [r4, #4]
 80090fc:	dd0b      	ble.n	8009116 <_printf_float+0x1aa>
 80090fe:	6121      	str	r1, [r4, #16]
 8009100:	b913      	cbnz	r3, 8009108 <_printf_float+0x19c>
 8009102:	6822      	ldr	r2, [r4, #0]
 8009104:	07d0      	lsls	r0, r2, #31
 8009106:	d502      	bpl.n	800910e <_printf_float+0x1a2>
 8009108:	3301      	adds	r3, #1
 800910a:	440b      	add	r3, r1
 800910c:	6123      	str	r3, [r4, #16]
 800910e:	65a1      	str	r1, [r4, #88]	; 0x58
 8009110:	f04f 0900 	mov.w	r9, #0
 8009114:	e7de      	b.n	80090d4 <_printf_float+0x168>
 8009116:	b913      	cbnz	r3, 800911e <_printf_float+0x1b2>
 8009118:	6822      	ldr	r2, [r4, #0]
 800911a:	07d2      	lsls	r2, r2, #31
 800911c:	d501      	bpl.n	8009122 <_printf_float+0x1b6>
 800911e:	3302      	adds	r3, #2
 8009120:	e7f4      	b.n	800910c <_printf_float+0x1a0>
 8009122:	2301      	movs	r3, #1
 8009124:	e7f2      	b.n	800910c <_printf_float+0x1a0>
 8009126:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800912a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800912c:	4299      	cmp	r1, r3
 800912e:	db05      	blt.n	800913c <_printf_float+0x1d0>
 8009130:	6823      	ldr	r3, [r4, #0]
 8009132:	6121      	str	r1, [r4, #16]
 8009134:	07d8      	lsls	r0, r3, #31
 8009136:	d5ea      	bpl.n	800910e <_printf_float+0x1a2>
 8009138:	1c4b      	adds	r3, r1, #1
 800913a:	e7e7      	b.n	800910c <_printf_float+0x1a0>
 800913c:	2900      	cmp	r1, #0
 800913e:	bfd4      	ite	le
 8009140:	f1c1 0202 	rsble	r2, r1, #2
 8009144:	2201      	movgt	r2, #1
 8009146:	4413      	add	r3, r2
 8009148:	e7e0      	b.n	800910c <_printf_float+0x1a0>
 800914a:	6823      	ldr	r3, [r4, #0]
 800914c:	055a      	lsls	r2, r3, #21
 800914e:	d407      	bmi.n	8009160 <_printf_float+0x1f4>
 8009150:	6923      	ldr	r3, [r4, #16]
 8009152:	4642      	mov	r2, r8
 8009154:	4631      	mov	r1, r6
 8009156:	4628      	mov	r0, r5
 8009158:	47b8      	blx	r7
 800915a:	3001      	adds	r0, #1
 800915c:	d12c      	bne.n	80091b8 <_printf_float+0x24c>
 800915e:	e764      	b.n	800902a <_printf_float+0xbe>
 8009160:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009164:	f240 80e0 	bls.w	8009328 <_printf_float+0x3bc>
 8009168:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800916c:	2200      	movs	r2, #0
 800916e:	2300      	movs	r3, #0
 8009170:	f7f7 fcca 	bl	8000b08 <__aeabi_dcmpeq>
 8009174:	2800      	cmp	r0, #0
 8009176:	d034      	beq.n	80091e2 <_printf_float+0x276>
 8009178:	4a37      	ldr	r2, [pc, #220]	; (8009258 <_printf_float+0x2ec>)
 800917a:	2301      	movs	r3, #1
 800917c:	4631      	mov	r1, r6
 800917e:	4628      	mov	r0, r5
 8009180:	47b8      	blx	r7
 8009182:	3001      	adds	r0, #1
 8009184:	f43f af51 	beq.w	800902a <_printf_float+0xbe>
 8009188:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800918c:	429a      	cmp	r2, r3
 800918e:	db02      	blt.n	8009196 <_printf_float+0x22a>
 8009190:	6823      	ldr	r3, [r4, #0]
 8009192:	07d8      	lsls	r0, r3, #31
 8009194:	d510      	bpl.n	80091b8 <_printf_float+0x24c>
 8009196:	ee18 3a10 	vmov	r3, s16
 800919a:	4652      	mov	r2, sl
 800919c:	4631      	mov	r1, r6
 800919e:	4628      	mov	r0, r5
 80091a0:	47b8      	blx	r7
 80091a2:	3001      	adds	r0, #1
 80091a4:	f43f af41 	beq.w	800902a <_printf_float+0xbe>
 80091a8:	f04f 0800 	mov.w	r8, #0
 80091ac:	f104 091a 	add.w	r9, r4, #26
 80091b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091b2:	3b01      	subs	r3, #1
 80091b4:	4543      	cmp	r3, r8
 80091b6:	dc09      	bgt.n	80091cc <_printf_float+0x260>
 80091b8:	6823      	ldr	r3, [r4, #0]
 80091ba:	079b      	lsls	r3, r3, #30
 80091bc:	f100 8107 	bmi.w	80093ce <_printf_float+0x462>
 80091c0:	68e0      	ldr	r0, [r4, #12]
 80091c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80091c4:	4298      	cmp	r0, r3
 80091c6:	bfb8      	it	lt
 80091c8:	4618      	movlt	r0, r3
 80091ca:	e730      	b.n	800902e <_printf_float+0xc2>
 80091cc:	2301      	movs	r3, #1
 80091ce:	464a      	mov	r2, r9
 80091d0:	4631      	mov	r1, r6
 80091d2:	4628      	mov	r0, r5
 80091d4:	47b8      	blx	r7
 80091d6:	3001      	adds	r0, #1
 80091d8:	f43f af27 	beq.w	800902a <_printf_float+0xbe>
 80091dc:	f108 0801 	add.w	r8, r8, #1
 80091e0:	e7e6      	b.n	80091b0 <_printf_float+0x244>
 80091e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	dc39      	bgt.n	800925c <_printf_float+0x2f0>
 80091e8:	4a1b      	ldr	r2, [pc, #108]	; (8009258 <_printf_float+0x2ec>)
 80091ea:	2301      	movs	r3, #1
 80091ec:	4631      	mov	r1, r6
 80091ee:	4628      	mov	r0, r5
 80091f0:	47b8      	blx	r7
 80091f2:	3001      	adds	r0, #1
 80091f4:	f43f af19 	beq.w	800902a <_printf_float+0xbe>
 80091f8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80091fc:	4313      	orrs	r3, r2
 80091fe:	d102      	bne.n	8009206 <_printf_float+0x29a>
 8009200:	6823      	ldr	r3, [r4, #0]
 8009202:	07d9      	lsls	r1, r3, #31
 8009204:	d5d8      	bpl.n	80091b8 <_printf_float+0x24c>
 8009206:	ee18 3a10 	vmov	r3, s16
 800920a:	4652      	mov	r2, sl
 800920c:	4631      	mov	r1, r6
 800920e:	4628      	mov	r0, r5
 8009210:	47b8      	blx	r7
 8009212:	3001      	adds	r0, #1
 8009214:	f43f af09 	beq.w	800902a <_printf_float+0xbe>
 8009218:	f04f 0900 	mov.w	r9, #0
 800921c:	f104 0a1a 	add.w	sl, r4, #26
 8009220:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009222:	425b      	negs	r3, r3
 8009224:	454b      	cmp	r3, r9
 8009226:	dc01      	bgt.n	800922c <_printf_float+0x2c0>
 8009228:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800922a:	e792      	b.n	8009152 <_printf_float+0x1e6>
 800922c:	2301      	movs	r3, #1
 800922e:	4652      	mov	r2, sl
 8009230:	4631      	mov	r1, r6
 8009232:	4628      	mov	r0, r5
 8009234:	47b8      	blx	r7
 8009236:	3001      	adds	r0, #1
 8009238:	f43f aef7 	beq.w	800902a <_printf_float+0xbe>
 800923c:	f109 0901 	add.w	r9, r9, #1
 8009240:	e7ee      	b.n	8009220 <_printf_float+0x2b4>
 8009242:	bf00      	nop
 8009244:	7fefffff 	.word	0x7fefffff
 8009248:	0800c889 	.word	0x0800c889
 800924c:	0800c88d 	.word	0x0800c88d
 8009250:	0800c891 	.word	0x0800c891
 8009254:	0800c895 	.word	0x0800c895
 8009258:	0800c899 	.word	0x0800c899
 800925c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800925e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009260:	429a      	cmp	r2, r3
 8009262:	bfa8      	it	ge
 8009264:	461a      	movge	r2, r3
 8009266:	2a00      	cmp	r2, #0
 8009268:	4691      	mov	r9, r2
 800926a:	dc37      	bgt.n	80092dc <_printf_float+0x370>
 800926c:	f04f 0b00 	mov.w	fp, #0
 8009270:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009274:	f104 021a 	add.w	r2, r4, #26
 8009278:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800927a:	9305      	str	r3, [sp, #20]
 800927c:	eba3 0309 	sub.w	r3, r3, r9
 8009280:	455b      	cmp	r3, fp
 8009282:	dc33      	bgt.n	80092ec <_printf_float+0x380>
 8009284:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009288:	429a      	cmp	r2, r3
 800928a:	db3b      	blt.n	8009304 <_printf_float+0x398>
 800928c:	6823      	ldr	r3, [r4, #0]
 800928e:	07da      	lsls	r2, r3, #31
 8009290:	d438      	bmi.n	8009304 <_printf_float+0x398>
 8009292:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009296:	eba2 0903 	sub.w	r9, r2, r3
 800929a:	9b05      	ldr	r3, [sp, #20]
 800929c:	1ad2      	subs	r2, r2, r3
 800929e:	4591      	cmp	r9, r2
 80092a0:	bfa8      	it	ge
 80092a2:	4691      	movge	r9, r2
 80092a4:	f1b9 0f00 	cmp.w	r9, #0
 80092a8:	dc35      	bgt.n	8009316 <_printf_float+0x3aa>
 80092aa:	f04f 0800 	mov.w	r8, #0
 80092ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80092b2:	f104 0a1a 	add.w	sl, r4, #26
 80092b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80092ba:	1a9b      	subs	r3, r3, r2
 80092bc:	eba3 0309 	sub.w	r3, r3, r9
 80092c0:	4543      	cmp	r3, r8
 80092c2:	f77f af79 	ble.w	80091b8 <_printf_float+0x24c>
 80092c6:	2301      	movs	r3, #1
 80092c8:	4652      	mov	r2, sl
 80092ca:	4631      	mov	r1, r6
 80092cc:	4628      	mov	r0, r5
 80092ce:	47b8      	blx	r7
 80092d0:	3001      	adds	r0, #1
 80092d2:	f43f aeaa 	beq.w	800902a <_printf_float+0xbe>
 80092d6:	f108 0801 	add.w	r8, r8, #1
 80092da:	e7ec      	b.n	80092b6 <_printf_float+0x34a>
 80092dc:	4613      	mov	r3, r2
 80092de:	4631      	mov	r1, r6
 80092e0:	4642      	mov	r2, r8
 80092e2:	4628      	mov	r0, r5
 80092e4:	47b8      	blx	r7
 80092e6:	3001      	adds	r0, #1
 80092e8:	d1c0      	bne.n	800926c <_printf_float+0x300>
 80092ea:	e69e      	b.n	800902a <_printf_float+0xbe>
 80092ec:	2301      	movs	r3, #1
 80092ee:	4631      	mov	r1, r6
 80092f0:	4628      	mov	r0, r5
 80092f2:	9205      	str	r2, [sp, #20]
 80092f4:	47b8      	blx	r7
 80092f6:	3001      	adds	r0, #1
 80092f8:	f43f ae97 	beq.w	800902a <_printf_float+0xbe>
 80092fc:	9a05      	ldr	r2, [sp, #20]
 80092fe:	f10b 0b01 	add.w	fp, fp, #1
 8009302:	e7b9      	b.n	8009278 <_printf_float+0x30c>
 8009304:	ee18 3a10 	vmov	r3, s16
 8009308:	4652      	mov	r2, sl
 800930a:	4631      	mov	r1, r6
 800930c:	4628      	mov	r0, r5
 800930e:	47b8      	blx	r7
 8009310:	3001      	adds	r0, #1
 8009312:	d1be      	bne.n	8009292 <_printf_float+0x326>
 8009314:	e689      	b.n	800902a <_printf_float+0xbe>
 8009316:	9a05      	ldr	r2, [sp, #20]
 8009318:	464b      	mov	r3, r9
 800931a:	4442      	add	r2, r8
 800931c:	4631      	mov	r1, r6
 800931e:	4628      	mov	r0, r5
 8009320:	47b8      	blx	r7
 8009322:	3001      	adds	r0, #1
 8009324:	d1c1      	bne.n	80092aa <_printf_float+0x33e>
 8009326:	e680      	b.n	800902a <_printf_float+0xbe>
 8009328:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800932a:	2a01      	cmp	r2, #1
 800932c:	dc01      	bgt.n	8009332 <_printf_float+0x3c6>
 800932e:	07db      	lsls	r3, r3, #31
 8009330:	d53a      	bpl.n	80093a8 <_printf_float+0x43c>
 8009332:	2301      	movs	r3, #1
 8009334:	4642      	mov	r2, r8
 8009336:	4631      	mov	r1, r6
 8009338:	4628      	mov	r0, r5
 800933a:	47b8      	blx	r7
 800933c:	3001      	adds	r0, #1
 800933e:	f43f ae74 	beq.w	800902a <_printf_float+0xbe>
 8009342:	ee18 3a10 	vmov	r3, s16
 8009346:	4652      	mov	r2, sl
 8009348:	4631      	mov	r1, r6
 800934a:	4628      	mov	r0, r5
 800934c:	47b8      	blx	r7
 800934e:	3001      	adds	r0, #1
 8009350:	f43f ae6b 	beq.w	800902a <_printf_float+0xbe>
 8009354:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009358:	2200      	movs	r2, #0
 800935a:	2300      	movs	r3, #0
 800935c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8009360:	f7f7 fbd2 	bl	8000b08 <__aeabi_dcmpeq>
 8009364:	b9d8      	cbnz	r0, 800939e <_printf_float+0x432>
 8009366:	f10a 33ff 	add.w	r3, sl, #4294967295
 800936a:	f108 0201 	add.w	r2, r8, #1
 800936e:	4631      	mov	r1, r6
 8009370:	4628      	mov	r0, r5
 8009372:	47b8      	blx	r7
 8009374:	3001      	adds	r0, #1
 8009376:	d10e      	bne.n	8009396 <_printf_float+0x42a>
 8009378:	e657      	b.n	800902a <_printf_float+0xbe>
 800937a:	2301      	movs	r3, #1
 800937c:	4652      	mov	r2, sl
 800937e:	4631      	mov	r1, r6
 8009380:	4628      	mov	r0, r5
 8009382:	47b8      	blx	r7
 8009384:	3001      	adds	r0, #1
 8009386:	f43f ae50 	beq.w	800902a <_printf_float+0xbe>
 800938a:	f108 0801 	add.w	r8, r8, #1
 800938e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009390:	3b01      	subs	r3, #1
 8009392:	4543      	cmp	r3, r8
 8009394:	dcf1      	bgt.n	800937a <_printf_float+0x40e>
 8009396:	464b      	mov	r3, r9
 8009398:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800939c:	e6da      	b.n	8009154 <_printf_float+0x1e8>
 800939e:	f04f 0800 	mov.w	r8, #0
 80093a2:	f104 0a1a 	add.w	sl, r4, #26
 80093a6:	e7f2      	b.n	800938e <_printf_float+0x422>
 80093a8:	2301      	movs	r3, #1
 80093aa:	4642      	mov	r2, r8
 80093ac:	e7df      	b.n	800936e <_printf_float+0x402>
 80093ae:	2301      	movs	r3, #1
 80093b0:	464a      	mov	r2, r9
 80093b2:	4631      	mov	r1, r6
 80093b4:	4628      	mov	r0, r5
 80093b6:	47b8      	blx	r7
 80093b8:	3001      	adds	r0, #1
 80093ba:	f43f ae36 	beq.w	800902a <_printf_float+0xbe>
 80093be:	f108 0801 	add.w	r8, r8, #1
 80093c2:	68e3      	ldr	r3, [r4, #12]
 80093c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80093c6:	1a5b      	subs	r3, r3, r1
 80093c8:	4543      	cmp	r3, r8
 80093ca:	dcf0      	bgt.n	80093ae <_printf_float+0x442>
 80093cc:	e6f8      	b.n	80091c0 <_printf_float+0x254>
 80093ce:	f04f 0800 	mov.w	r8, #0
 80093d2:	f104 0919 	add.w	r9, r4, #25
 80093d6:	e7f4      	b.n	80093c2 <_printf_float+0x456>

080093d8 <_printf_common>:
 80093d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093dc:	4616      	mov	r6, r2
 80093de:	4699      	mov	r9, r3
 80093e0:	688a      	ldr	r2, [r1, #8]
 80093e2:	690b      	ldr	r3, [r1, #16]
 80093e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80093e8:	4293      	cmp	r3, r2
 80093ea:	bfb8      	it	lt
 80093ec:	4613      	movlt	r3, r2
 80093ee:	6033      	str	r3, [r6, #0]
 80093f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80093f4:	4607      	mov	r7, r0
 80093f6:	460c      	mov	r4, r1
 80093f8:	b10a      	cbz	r2, 80093fe <_printf_common+0x26>
 80093fa:	3301      	adds	r3, #1
 80093fc:	6033      	str	r3, [r6, #0]
 80093fe:	6823      	ldr	r3, [r4, #0]
 8009400:	0699      	lsls	r1, r3, #26
 8009402:	bf42      	ittt	mi
 8009404:	6833      	ldrmi	r3, [r6, #0]
 8009406:	3302      	addmi	r3, #2
 8009408:	6033      	strmi	r3, [r6, #0]
 800940a:	6825      	ldr	r5, [r4, #0]
 800940c:	f015 0506 	ands.w	r5, r5, #6
 8009410:	d106      	bne.n	8009420 <_printf_common+0x48>
 8009412:	f104 0a19 	add.w	sl, r4, #25
 8009416:	68e3      	ldr	r3, [r4, #12]
 8009418:	6832      	ldr	r2, [r6, #0]
 800941a:	1a9b      	subs	r3, r3, r2
 800941c:	42ab      	cmp	r3, r5
 800941e:	dc26      	bgt.n	800946e <_printf_common+0x96>
 8009420:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009424:	1e13      	subs	r3, r2, #0
 8009426:	6822      	ldr	r2, [r4, #0]
 8009428:	bf18      	it	ne
 800942a:	2301      	movne	r3, #1
 800942c:	0692      	lsls	r2, r2, #26
 800942e:	d42b      	bmi.n	8009488 <_printf_common+0xb0>
 8009430:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009434:	4649      	mov	r1, r9
 8009436:	4638      	mov	r0, r7
 8009438:	47c0      	blx	r8
 800943a:	3001      	adds	r0, #1
 800943c:	d01e      	beq.n	800947c <_printf_common+0xa4>
 800943e:	6823      	ldr	r3, [r4, #0]
 8009440:	6922      	ldr	r2, [r4, #16]
 8009442:	f003 0306 	and.w	r3, r3, #6
 8009446:	2b04      	cmp	r3, #4
 8009448:	bf02      	ittt	eq
 800944a:	68e5      	ldreq	r5, [r4, #12]
 800944c:	6833      	ldreq	r3, [r6, #0]
 800944e:	1aed      	subeq	r5, r5, r3
 8009450:	68a3      	ldr	r3, [r4, #8]
 8009452:	bf0c      	ite	eq
 8009454:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009458:	2500      	movne	r5, #0
 800945a:	4293      	cmp	r3, r2
 800945c:	bfc4      	itt	gt
 800945e:	1a9b      	subgt	r3, r3, r2
 8009460:	18ed      	addgt	r5, r5, r3
 8009462:	2600      	movs	r6, #0
 8009464:	341a      	adds	r4, #26
 8009466:	42b5      	cmp	r5, r6
 8009468:	d11a      	bne.n	80094a0 <_printf_common+0xc8>
 800946a:	2000      	movs	r0, #0
 800946c:	e008      	b.n	8009480 <_printf_common+0xa8>
 800946e:	2301      	movs	r3, #1
 8009470:	4652      	mov	r2, sl
 8009472:	4649      	mov	r1, r9
 8009474:	4638      	mov	r0, r7
 8009476:	47c0      	blx	r8
 8009478:	3001      	adds	r0, #1
 800947a:	d103      	bne.n	8009484 <_printf_common+0xac>
 800947c:	f04f 30ff 	mov.w	r0, #4294967295
 8009480:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009484:	3501      	adds	r5, #1
 8009486:	e7c6      	b.n	8009416 <_printf_common+0x3e>
 8009488:	18e1      	adds	r1, r4, r3
 800948a:	1c5a      	adds	r2, r3, #1
 800948c:	2030      	movs	r0, #48	; 0x30
 800948e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009492:	4422      	add	r2, r4
 8009494:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009498:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800949c:	3302      	adds	r3, #2
 800949e:	e7c7      	b.n	8009430 <_printf_common+0x58>
 80094a0:	2301      	movs	r3, #1
 80094a2:	4622      	mov	r2, r4
 80094a4:	4649      	mov	r1, r9
 80094a6:	4638      	mov	r0, r7
 80094a8:	47c0      	blx	r8
 80094aa:	3001      	adds	r0, #1
 80094ac:	d0e6      	beq.n	800947c <_printf_common+0xa4>
 80094ae:	3601      	adds	r6, #1
 80094b0:	e7d9      	b.n	8009466 <_printf_common+0x8e>
	...

080094b4 <_printf_i>:
 80094b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80094b8:	7e0f      	ldrb	r7, [r1, #24]
 80094ba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80094bc:	2f78      	cmp	r7, #120	; 0x78
 80094be:	4691      	mov	r9, r2
 80094c0:	4680      	mov	r8, r0
 80094c2:	460c      	mov	r4, r1
 80094c4:	469a      	mov	sl, r3
 80094c6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80094ca:	d807      	bhi.n	80094dc <_printf_i+0x28>
 80094cc:	2f62      	cmp	r7, #98	; 0x62
 80094ce:	d80a      	bhi.n	80094e6 <_printf_i+0x32>
 80094d0:	2f00      	cmp	r7, #0
 80094d2:	f000 80d4 	beq.w	800967e <_printf_i+0x1ca>
 80094d6:	2f58      	cmp	r7, #88	; 0x58
 80094d8:	f000 80c0 	beq.w	800965c <_printf_i+0x1a8>
 80094dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80094e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80094e4:	e03a      	b.n	800955c <_printf_i+0xa8>
 80094e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80094ea:	2b15      	cmp	r3, #21
 80094ec:	d8f6      	bhi.n	80094dc <_printf_i+0x28>
 80094ee:	a101      	add	r1, pc, #4	; (adr r1, 80094f4 <_printf_i+0x40>)
 80094f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80094f4:	0800954d 	.word	0x0800954d
 80094f8:	08009561 	.word	0x08009561
 80094fc:	080094dd 	.word	0x080094dd
 8009500:	080094dd 	.word	0x080094dd
 8009504:	080094dd 	.word	0x080094dd
 8009508:	080094dd 	.word	0x080094dd
 800950c:	08009561 	.word	0x08009561
 8009510:	080094dd 	.word	0x080094dd
 8009514:	080094dd 	.word	0x080094dd
 8009518:	080094dd 	.word	0x080094dd
 800951c:	080094dd 	.word	0x080094dd
 8009520:	08009665 	.word	0x08009665
 8009524:	0800958d 	.word	0x0800958d
 8009528:	0800961f 	.word	0x0800961f
 800952c:	080094dd 	.word	0x080094dd
 8009530:	080094dd 	.word	0x080094dd
 8009534:	08009687 	.word	0x08009687
 8009538:	080094dd 	.word	0x080094dd
 800953c:	0800958d 	.word	0x0800958d
 8009540:	080094dd 	.word	0x080094dd
 8009544:	080094dd 	.word	0x080094dd
 8009548:	08009627 	.word	0x08009627
 800954c:	682b      	ldr	r3, [r5, #0]
 800954e:	1d1a      	adds	r2, r3, #4
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	602a      	str	r2, [r5, #0]
 8009554:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009558:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800955c:	2301      	movs	r3, #1
 800955e:	e09f      	b.n	80096a0 <_printf_i+0x1ec>
 8009560:	6820      	ldr	r0, [r4, #0]
 8009562:	682b      	ldr	r3, [r5, #0]
 8009564:	0607      	lsls	r7, r0, #24
 8009566:	f103 0104 	add.w	r1, r3, #4
 800956a:	6029      	str	r1, [r5, #0]
 800956c:	d501      	bpl.n	8009572 <_printf_i+0xbe>
 800956e:	681e      	ldr	r6, [r3, #0]
 8009570:	e003      	b.n	800957a <_printf_i+0xc6>
 8009572:	0646      	lsls	r6, r0, #25
 8009574:	d5fb      	bpl.n	800956e <_printf_i+0xba>
 8009576:	f9b3 6000 	ldrsh.w	r6, [r3]
 800957a:	2e00      	cmp	r6, #0
 800957c:	da03      	bge.n	8009586 <_printf_i+0xd2>
 800957e:	232d      	movs	r3, #45	; 0x2d
 8009580:	4276      	negs	r6, r6
 8009582:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009586:	485a      	ldr	r0, [pc, #360]	; (80096f0 <_printf_i+0x23c>)
 8009588:	230a      	movs	r3, #10
 800958a:	e012      	b.n	80095b2 <_printf_i+0xfe>
 800958c:	682b      	ldr	r3, [r5, #0]
 800958e:	6820      	ldr	r0, [r4, #0]
 8009590:	1d19      	adds	r1, r3, #4
 8009592:	6029      	str	r1, [r5, #0]
 8009594:	0605      	lsls	r5, r0, #24
 8009596:	d501      	bpl.n	800959c <_printf_i+0xe8>
 8009598:	681e      	ldr	r6, [r3, #0]
 800959a:	e002      	b.n	80095a2 <_printf_i+0xee>
 800959c:	0641      	lsls	r1, r0, #25
 800959e:	d5fb      	bpl.n	8009598 <_printf_i+0xe4>
 80095a0:	881e      	ldrh	r6, [r3, #0]
 80095a2:	4853      	ldr	r0, [pc, #332]	; (80096f0 <_printf_i+0x23c>)
 80095a4:	2f6f      	cmp	r7, #111	; 0x6f
 80095a6:	bf0c      	ite	eq
 80095a8:	2308      	moveq	r3, #8
 80095aa:	230a      	movne	r3, #10
 80095ac:	2100      	movs	r1, #0
 80095ae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80095b2:	6865      	ldr	r5, [r4, #4]
 80095b4:	60a5      	str	r5, [r4, #8]
 80095b6:	2d00      	cmp	r5, #0
 80095b8:	bfa2      	ittt	ge
 80095ba:	6821      	ldrge	r1, [r4, #0]
 80095bc:	f021 0104 	bicge.w	r1, r1, #4
 80095c0:	6021      	strge	r1, [r4, #0]
 80095c2:	b90e      	cbnz	r6, 80095c8 <_printf_i+0x114>
 80095c4:	2d00      	cmp	r5, #0
 80095c6:	d04b      	beq.n	8009660 <_printf_i+0x1ac>
 80095c8:	4615      	mov	r5, r2
 80095ca:	fbb6 f1f3 	udiv	r1, r6, r3
 80095ce:	fb03 6711 	mls	r7, r3, r1, r6
 80095d2:	5dc7      	ldrb	r7, [r0, r7]
 80095d4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80095d8:	4637      	mov	r7, r6
 80095da:	42bb      	cmp	r3, r7
 80095dc:	460e      	mov	r6, r1
 80095de:	d9f4      	bls.n	80095ca <_printf_i+0x116>
 80095e0:	2b08      	cmp	r3, #8
 80095e2:	d10b      	bne.n	80095fc <_printf_i+0x148>
 80095e4:	6823      	ldr	r3, [r4, #0]
 80095e6:	07de      	lsls	r6, r3, #31
 80095e8:	d508      	bpl.n	80095fc <_printf_i+0x148>
 80095ea:	6923      	ldr	r3, [r4, #16]
 80095ec:	6861      	ldr	r1, [r4, #4]
 80095ee:	4299      	cmp	r1, r3
 80095f0:	bfde      	ittt	le
 80095f2:	2330      	movle	r3, #48	; 0x30
 80095f4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80095f8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80095fc:	1b52      	subs	r2, r2, r5
 80095fe:	6122      	str	r2, [r4, #16]
 8009600:	f8cd a000 	str.w	sl, [sp]
 8009604:	464b      	mov	r3, r9
 8009606:	aa03      	add	r2, sp, #12
 8009608:	4621      	mov	r1, r4
 800960a:	4640      	mov	r0, r8
 800960c:	f7ff fee4 	bl	80093d8 <_printf_common>
 8009610:	3001      	adds	r0, #1
 8009612:	d14a      	bne.n	80096aa <_printf_i+0x1f6>
 8009614:	f04f 30ff 	mov.w	r0, #4294967295
 8009618:	b004      	add	sp, #16
 800961a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800961e:	6823      	ldr	r3, [r4, #0]
 8009620:	f043 0320 	orr.w	r3, r3, #32
 8009624:	6023      	str	r3, [r4, #0]
 8009626:	4833      	ldr	r0, [pc, #204]	; (80096f4 <_printf_i+0x240>)
 8009628:	2778      	movs	r7, #120	; 0x78
 800962a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800962e:	6823      	ldr	r3, [r4, #0]
 8009630:	6829      	ldr	r1, [r5, #0]
 8009632:	061f      	lsls	r7, r3, #24
 8009634:	f851 6b04 	ldr.w	r6, [r1], #4
 8009638:	d402      	bmi.n	8009640 <_printf_i+0x18c>
 800963a:	065f      	lsls	r7, r3, #25
 800963c:	bf48      	it	mi
 800963e:	b2b6      	uxthmi	r6, r6
 8009640:	07df      	lsls	r7, r3, #31
 8009642:	bf48      	it	mi
 8009644:	f043 0320 	orrmi.w	r3, r3, #32
 8009648:	6029      	str	r1, [r5, #0]
 800964a:	bf48      	it	mi
 800964c:	6023      	strmi	r3, [r4, #0]
 800964e:	b91e      	cbnz	r6, 8009658 <_printf_i+0x1a4>
 8009650:	6823      	ldr	r3, [r4, #0]
 8009652:	f023 0320 	bic.w	r3, r3, #32
 8009656:	6023      	str	r3, [r4, #0]
 8009658:	2310      	movs	r3, #16
 800965a:	e7a7      	b.n	80095ac <_printf_i+0xf8>
 800965c:	4824      	ldr	r0, [pc, #144]	; (80096f0 <_printf_i+0x23c>)
 800965e:	e7e4      	b.n	800962a <_printf_i+0x176>
 8009660:	4615      	mov	r5, r2
 8009662:	e7bd      	b.n	80095e0 <_printf_i+0x12c>
 8009664:	682b      	ldr	r3, [r5, #0]
 8009666:	6826      	ldr	r6, [r4, #0]
 8009668:	6961      	ldr	r1, [r4, #20]
 800966a:	1d18      	adds	r0, r3, #4
 800966c:	6028      	str	r0, [r5, #0]
 800966e:	0635      	lsls	r5, r6, #24
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	d501      	bpl.n	8009678 <_printf_i+0x1c4>
 8009674:	6019      	str	r1, [r3, #0]
 8009676:	e002      	b.n	800967e <_printf_i+0x1ca>
 8009678:	0670      	lsls	r0, r6, #25
 800967a:	d5fb      	bpl.n	8009674 <_printf_i+0x1c0>
 800967c:	8019      	strh	r1, [r3, #0]
 800967e:	2300      	movs	r3, #0
 8009680:	6123      	str	r3, [r4, #16]
 8009682:	4615      	mov	r5, r2
 8009684:	e7bc      	b.n	8009600 <_printf_i+0x14c>
 8009686:	682b      	ldr	r3, [r5, #0]
 8009688:	1d1a      	adds	r2, r3, #4
 800968a:	602a      	str	r2, [r5, #0]
 800968c:	681d      	ldr	r5, [r3, #0]
 800968e:	6862      	ldr	r2, [r4, #4]
 8009690:	2100      	movs	r1, #0
 8009692:	4628      	mov	r0, r5
 8009694:	f7f6 fdbc 	bl	8000210 <memchr>
 8009698:	b108      	cbz	r0, 800969e <_printf_i+0x1ea>
 800969a:	1b40      	subs	r0, r0, r5
 800969c:	6060      	str	r0, [r4, #4]
 800969e:	6863      	ldr	r3, [r4, #4]
 80096a0:	6123      	str	r3, [r4, #16]
 80096a2:	2300      	movs	r3, #0
 80096a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80096a8:	e7aa      	b.n	8009600 <_printf_i+0x14c>
 80096aa:	6923      	ldr	r3, [r4, #16]
 80096ac:	462a      	mov	r2, r5
 80096ae:	4649      	mov	r1, r9
 80096b0:	4640      	mov	r0, r8
 80096b2:	47d0      	blx	sl
 80096b4:	3001      	adds	r0, #1
 80096b6:	d0ad      	beq.n	8009614 <_printf_i+0x160>
 80096b8:	6823      	ldr	r3, [r4, #0]
 80096ba:	079b      	lsls	r3, r3, #30
 80096bc:	d413      	bmi.n	80096e6 <_printf_i+0x232>
 80096be:	68e0      	ldr	r0, [r4, #12]
 80096c0:	9b03      	ldr	r3, [sp, #12]
 80096c2:	4298      	cmp	r0, r3
 80096c4:	bfb8      	it	lt
 80096c6:	4618      	movlt	r0, r3
 80096c8:	e7a6      	b.n	8009618 <_printf_i+0x164>
 80096ca:	2301      	movs	r3, #1
 80096cc:	4632      	mov	r2, r6
 80096ce:	4649      	mov	r1, r9
 80096d0:	4640      	mov	r0, r8
 80096d2:	47d0      	blx	sl
 80096d4:	3001      	adds	r0, #1
 80096d6:	d09d      	beq.n	8009614 <_printf_i+0x160>
 80096d8:	3501      	adds	r5, #1
 80096da:	68e3      	ldr	r3, [r4, #12]
 80096dc:	9903      	ldr	r1, [sp, #12]
 80096de:	1a5b      	subs	r3, r3, r1
 80096e0:	42ab      	cmp	r3, r5
 80096e2:	dcf2      	bgt.n	80096ca <_printf_i+0x216>
 80096e4:	e7eb      	b.n	80096be <_printf_i+0x20a>
 80096e6:	2500      	movs	r5, #0
 80096e8:	f104 0619 	add.w	r6, r4, #25
 80096ec:	e7f5      	b.n	80096da <_printf_i+0x226>
 80096ee:	bf00      	nop
 80096f0:	0800c89b 	.word	0x0800c89b
 80096f4:	0800c8ac 	.word	0x0800c8ac

080096f8 <std>:
 80096f8:	2300      	movs	r3, #0
 80096fa:	b510      	push	{r4, lr}
 80096fc:	4604      	mov	r4, r0
 80096fe:	e9c0 3300 	strd	r3, r3, [r0]
 8009702:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009706:	6083      	str	r3, [r0, #8]
 8009708:	8181      	strh	r1, [r0, #12]
 800970a:	6643      	str	r3, [r0, #100]	; 0x64
 800970c:	81c2      	strh	r2, [r0, #14]
 800970e:	6183      	str	r3, [r0, #24]
 8009710:	4619      	mov	r1, r3
 8009712:	2208      	movs	r2, #8
 8009714:	305c      	adds	r0, #92	; 0x5c
 8009716:	f000 f952 	bl	80099be <memset>
 800971a:	4b0d      	ldr	r3, [pc, #52]	; (8009750 <std+0x58>)
 800971c:	6263      	str	r3, [r4, #36]	; 0x24
 800971e:	4b0d      	ldr	r3, [pc, #52]	; (8009754 <std+0x5c>)
 8009720:	62a3      	str	r3, [r4, #40]	; 0x28
 8009722:	4b0d      	ldr	r3, [pc, #52]	; (8009758 <std+0x60>)
 8009724:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009726:	4b0d      	ldr	r3, [pc, #52]	; (800975c <std+0x64>)
 8009728:	6323      	str	r3, [r4, #48]	; 0x30
 800972a:	4b0d      	ldr	r3, [pc, #52]	; (8009760 <std+0x68>)
 800972c:	6224      	str	r4, [r4, #32]
 800972e:	429c      	cmp	r4, r3
 8009730:	d006      	beq.n	8009740 <std+0x48>
 8009732:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8009736:	4294      	cmp	r4, r2
 8009738:	d002      	beq.n	8009740 <std+0x48>
 800973a:	33d0      	adds	r3, #208	; 0xd0
 800973c:	429c      	cmp	r4, r3
 800973e:	d105      	bne.n	800974c <std+0x54>
 8009740:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009744:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009748:	f000 ba1c 	b.w	8009b84 <__retarget_lock_init_recursive>
 800974c:	bd10      	pop	{r4, pc}
 800974e:	bf00      	nop
 8009750:	080098e5 	.word	0x080098e5
 8009754:	08009907 	.word	0x08009907
 8009758:	0800993f 	.word	0x0800993f
 800975c:	08009963 	.word	0x08009963
 8009760:	20002b70 	.word	0x20002b70

08009764 <stdio_exit_handler>:
 8009764:	4a02      	ldr	r2, [pc, #8]	; (8009770 <stdio_exit_handler+0xc>)
 8009766:	4903      	ldr	r1, [pc, #12]	; (8009774 <stdio_exit_handler+0x10>)
 8009768:	4803      	ldr	r0, [pc, #12]	; (8009778 <stdio_exit_handler+0x14>)
 800976a:	f000 b869 	b.w	8009840 <_fwalk_sglue>
 800976e:	bf00      	nop
 8009770:	20000028 	.word	0x20000028
 8009774:	0800bd59 	.word	0x0800bd59
 8009778:	200001a0 	.word	0x200001a0

0800977c <cleanup_stdio>:
 800977c:	6841      	ldr	r1, [r0, #4]
 800977e:	4b0c      	ldr	r3, [pc, #48]	; (80097b0 <cleanup_stdio+0x34>)
 8009780:	4299      	cmp	r1, r3
 8009782:	b510      	push	{r4, lr}
 8009784:	4604      	mov	r4, r0
 8009786:	d001      	beq.n	800978c <cleanup_stdio+0x10>
 8009788:	f002 fae6 	bl	800bd58 <_fflush_r>
 800978c:	68a1      	ldr	r1, [r4, #8]
 800978e:	4b09      	ldr	r3, [pc, #36]	; (80097b4 <cleanup_stdio+0x38>)
 8009790:	4299      	cmp	r1, r3
 8009792:	d002      	beq.n	800979a <cleanup_stdio+0x1e>
 8009794:	4620      	mov	r0, r4
 8009796:	f002 fadf 	bl	800bd58 <_fflush_r>
 800979a:	68e1      	ldr	r1, [r4, #12]
 800979c:	4b06      	ldr	r3, [pc, #24]	; (80097b8 <cleanup_stdio+0x3c>)
 800979e:	4299      	cmp	r1, r3
 80097a0:	d004      	beq.n	80097ac <cleanup_stdio+0x30>
 80097a2:	4620      	mov	r0, r4
 80097a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097a8:	f002 bad6 	b.w	800bd58 <_fflush_r>
 80097ac:	bd10      	pop	{r4, pc}
 80097ae:	bf00      	nop
 80097b0:	20002b70 	.word	0x20002b70
 80097b4:	20002bd8 	.word	0x20002bd8
 80097b8:	20002c40 	.word	0x20002c40

080097bc <global_stdio_init.part.0>:
 80097bc:	b510      	push	{r4, lr}
 80097be:	4b0b      	ldr	r3, [pc, #44]	; (80097ec <global_stdio_init.part.0+0x30>)
 80097c0:	4c0b      	ldr	r4, [pc, #44]	; (80097f0 <global_stdio_init.part.0+0x34>)
 80097c2:	4a0c      	ldr	r2, [pc, #48]	; (80097f4 <global_stdio_init.part.0+0x38>)
 80097c4:	601a      	str	r2, [r3, #0]
 80097c6:	4620      	mov	r0, r4
 80097c8:	2200      	movs	r2, #0
 80097ca:	2104      	movs	r1, #4
 80097cc:	f7ff ff94 	bl	80096f8 <std>
 80097d0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80097d4:	2201      	movs	r2, #1
 80097d6:	2109      	movs	r1, #9
 80097d8:	f7ff ff8e 	bl	80096f8 <std>
 80097dc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80097e0:	2202      	movs	r2, #2
 80097e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097e6:	2112      	movs	r1, #18
 80097e8:	f7ff bf86 	b.w	80096f8 <std>
 80097ec:	20002ca8 	.word	0x20002ca8
 80097f0:	20002b70 	.word	0x20002b70
 80097f4:	08009765 	.word	0x08009765

080097f8 <__sfp_lock_acquire>:
 80097f8:	4801      	ldr	r0, [pc, #4]	; (8009800 <__sfp_lock_acquire+0x8>)
 80097fa:	f000 b9c4 	b.w	8009b86 <__retarget_lock_acquire_recursive>
 80097fe:	bf00      	nop
 8009800:	20002cb1 	.word	0x20002cb1

08009804 <__sfp_lock_release>:
 8009804:	4801      	ldr	r0, [pc, #4]	; (800980c <__sfp_lock_release+0x8>)
 8009806:	f000 b9bf 	b.w	8009b88 <__retarget_lock_release_recursive>
 800980a:	bf00      	nop
 800980c:	20002cb1 	.word	0x20002cb1

08009810 <__sinit>:
 8009810:	b510      	push	{r4, lr}
 8009812:	4604      	mov	r4, r0
 8009814:	f7ff fff0 	bl	80097f8 <__sfp_lock_acquire>
 8009818:	6a23      	ldr	r3, [r4, #32]
 800981a:	b11b      	cbz	r3, 8009824 <__sinit+0x14>
 800981c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009820:	f7ff bff0 	b.w	8009804 <__sfp_lock_release>
 8009824:	4b04      	ldr	r3, [pc, #16]	; (8009838 <__sinit+0x28>)
 8009826:	6223      	str	r3, [r4, #32]
 8009828:	4b04      	ldr	r3, [pc, #16]	; (800983c <__sinit+0x2c>)
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d1f5      	bne.n	800981c <__sinit+0xc>
 8009830:	f7ff ffc4 	bl	80097bc <global_stdio_init.part.0>
 8009834:	e7f2      	b.n	800981c <__sinit+0xc>
 8009836:	bf00      	nop
 8009838:	0800977d 	.word	0x0800977d
 800983c:	20002ca8 	.word	0x20002ca8

08009840 <_fwalk_sglue>:
 8009840:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009844:	4607      	mov	r7, r0
 8009846:	4688      	mov	r8, r1
 8009848:	4614      	mov	r4, r2
 800984a:	2600      	movs	r6, #0
 800984c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009850:	f1b9 0901 	subs.w	r9, r9, #1
 8009854:	d505      	bpl.n	8009862 <_fwalk_sglue+0x22>
 8009856:	6824      	ldr	r4, [r4, #0]
 8009858:	2c00      	cmp	r4, #0
 800985a:	d1f7      	bne.n	800984c <_fwalk_sglue+0xc>
 800985c:	4630      	mov	r0, r6
 800985e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009862:	89ab      	ldrh	r3, [r5, #12]
 8009864:	2b01      	cmp	r3, #1
 8009866:	d907      	bls.n	8009878 <_fwalk_sglue+0x38>
 8009868:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800986c:	3301      	adds	r3, #1
 800986e:	d003      	beq.n	8009878 <_fwalk_sglue+0x38>
 8009870:	4629      	mov	r1, r5
 8009872:	4638      	mov	r0, r7
 8009874:	47c0      	blx	r8
 8009876:	4306      	orrs	r6, r0
 8009878:	3568      	adds	r5, #104	; 0x68
 800987a:	e7e9      	b.n	8009850 <_fwalk_sglue+0x10>

0800987c <sniprintf>:
 800987c:	b40c      	push	{r2, r3}
 800987e:	b530      	push	{r4, r5, lr}
 8009880:	4b17      	ldr	r3, [pc, #92]	; (80098e0 <sniprintf+0x64>)
 8009882:	1e0c      	subs	r4, r1, #0
 8009884:	681d      	ldr	r5, [r3, #0]
 8009886:	b09d      	sub	sp, #116	; 0x74
 8009888:	da08      	bge.n	800989c <sniprintf+0x20>
 800988a:	238b      	movs	r3, #139	; 0x8b
 800988c:	602b      	str	r3, [r5, #0]
 800988e:	f04f 30ff 	mov.w	r0, #4294967295
 8009892:	b01d      	add	sp, #116	; 0x74
 8009894:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009898:	b002      	add	sp, #8
 800989a:	4770      	bx	lr
 800989c:	f44f 7302 	mov.w	r3, #520	; 0x208
 80098a0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80098a4:	bf14      	ite	ne
 80098a6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80098aa:	4623      	moveq	r3, r4
 80098ac:	9304      	str	r3, [sp, #16]
 80098ae:	9307      	str	r3, [sp, #28]
 80098b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80098b4:	9002      	str	r0, [sp, #8]
 80098b6:	9006      	str	r0, [sp, #24]
 80098b8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80098bc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80098be:	ab21      	add	r3, sp, #132	; 0x84
 80098c0:	a902      	add	r1, sp, #8
 80098c2:	4628      	mov	r0, r5
 80098c4:	9301      	str	r3, [sp, #4]
 80098c6:	f002 f8c3 	bl	800ba50 <_svfiprintf_r>
 80098ca:	1c43      	adds	r3, r0, #1
 80098cc:	bfbc      	itt	lt
 80098ce:	238b      	movlt	r3, #139	; 0x8b
 80098d0:	602b      	strlt	r3, [r5, #0]
 80098d2:	2c00      	cmp	r4, #0
 80098d4:	d0dd      	beq.n	8009892 <sniprintf+0x16>
 80098d6:	9b02      	ldr	r3, [sp, #8]
 80098d8:	2200      	movs	r2, #0
 80098da:	701a      	strb	r2, [r3, #0]
 80098dc:	e7d9      	b.n	8009892 <sniprintf+0x16>
 80098de:	bf00      	nop
 80098e0:	200001ec 	.word	0x200001ec

080098e4 <__sread>:
 80098e4:	b510      	push	{r4, lr}
 80098e6:	460c      	mov	r4, r1
 80098e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098ec:	f000 f8d8 	bl	8009aa0 <_read_r>
 80098f0:	2800      	cmp	r0, #0
 80098f2:	bfab      	itete	ge
 80098f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80098f6:	89a3      	ldrhlt	r3, [r4, #12]
 80098f8:	181b      	addge	r3, r3, r0
 80098fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80098fe:	bfac      	ite	ge
 8009900:	6563      	strge	r3, [r4, #84]	; 0x54
 8009902:	81a3      	strhlt	r3, [r4, #12]
 8009904:	bd10      	pop	{r4, pc}

08009906 <__swrite>:
 8009906:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800990a:	461f      	mov	r7, r3
 800990c:	898b      	ldrh	r3, [r1, #12]
 800990e:	05db      	lsls	r3, r3, #23
 8009910:	4605      	mov	r5, r0
 8009912:	460c      	mov	r4, r1
 8009914:	4616      	mov	r6, r2
 8009916:	d505      	bpl.n	8009924 <__swrite+0x1e>
 8009918:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800991c:	2302      	movs	r3, #2
 800991e:	2200      	movs	r2, #0
 8009920:	f000 f8ac 	bl	8009a7c <_lseek_r>
 8009924:	89a3      	ldrh	r3, [r4, #12]
 8009926:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800992a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800992e:	81a3      	strh	r3, [r4, #12]
 8009930:	4632      	mov	r2, r6
 8009932:	463b      	mov	r3, r7
 8009934:	4628      	mov	r0, r5
 8009936:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800993a:	f000 b8e7 	b.w	8009b0c <_write_r>

0800993e <__sseek>:
 800993e:	b510      	push	{r4, lr}
 8009940:	460c      	mov	r4, r1
 8009942:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009946:	f000 f899 	bl	8009a7c <_lseek_r>
 800994a:	1c43      	adds	r3, r0, #1
 800994c:	89a3      	ldrh	r3, [r4, #12]
 800994e:	bf15      	itete	ne
 8009950:	6560      	strne	r0, [r4, #84]	; 0x54
 8009952:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009956:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800995a:	81a3      	strheq	r3, [r4, #12]
 800995c:	bf18      	it	ne
 800995e:	81a3      	strhne	r3, [r4, #12]
 8009960:	bd10      	pop	{r4, pc}

08009962 <__sclose>:
 8009962:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009966:	f000 b879 	b.w	8009a5c <_close_r>

0800996a <memcmp>:
 800996a:	b510      	push	{r4, lr}
 800996c:	3901      	subs	r1, #1
 800996e:	4402      	add	r2, r0
 8009970:	4290      	cmp	r0, r2
 8009972:	d101      	bne.n	8009978 <memcmp+0xe>
 8009974:	2000      	movs	r0, #0
 8009976:	e005      	b.n	8009984 <memcmp+0x1a>
 8009978:	7803      	ldrb	r3, [r0, #0]
 800997a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800997e:	42a3      	cmp	r3, r4
 8009980:	d001      	beq.n	8009986 <memcmp+0x1c>
 8009982:	1b18      	subs	r0, r3, r4
 8009984:	bd10      	pop	{r4, pc}
 8009986:	3001      	adds	r0, #1
 8009988:	e7f2      	b.n	8009970 <memcmp+0x6>

0800998a <memmove>:
 800998a:	4288      	cmp	r0, r1
 800998c:	b510      	push	{r4, lr}
 800998e:	eb01 0402 	add.w	r4, r1, r2
 8009992:	d902      	bls.n	800999a <memmove+0x10>
 8009994:	4284      	cmp	r4, r0
 8009996:	4623      	mov	r3, r4
 8009998:	d807      	bhi.n	80099aa <memmove+0x20>
 800999a:	1e43      	subs	r3, r0, #1
 800999c:	42a1      	cmp	r1, r4
 800999e:	d008      	beq.n	80099b2 <memmove+0x28>
 80099a0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80099a4:	f803 2f01 	strb.w	r2, [r3, #1]!
 80099a8:	e7f8      	b.n	800999c <memmove+0x12>
 80099aa:	4402      	add	r2, r0
 80099ac:	4601      	mov	r1, r0
 80099ae:	428a      	cmp	r2, r1
 80099b0:	d100      	bne.n	80099b4 <memmove+0x2a>
 80099b2:	bd10      	pop	{r4, pc}
 80099b4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80099b8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80099bc:	e7f7      	b.n	80099ae <memmove+0x24>

080099be <memset>:
 80099be:	4402      	add	r2, r0
 80099c0:	4603      	mov	r3, r0
 80099c2:	4293      	cmp	r3, r2
 80099c4:	d100      	bne.n	80099c8 <memset+0xa>
 80099c6:	4770      	bx	lr
 80099c8:	f803 1b01 	strb.w	r1, [r3], #1
 80099cc:	e7f9      	b.n	80099c2 <memset+0x4>

080099ce <strncmp>:
 80099ce:	b510      	push	{r4, lr}
 80099d0:	b16a      	cbz	r2, 80099ee <strncmp+0x20>
 80099d2:	3901      	subs	r1, #1
 80099d4:	1884      	adds	r4, r0, r2
 80099d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80099da:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80099de:	429a      	cmp	r2, r3
 80099e0:	d103      	bne.n	80099ea <strncmp+0x1c>
 80099e2:	42a0      	cmp	r0, r4
 80099e4:	d001      	beq.n	80099ea <strncmp+0x1c>
 80099e6:	2a00      	cmp	r2, #0
 80099e8:	d1f5      	bne.n	80099d6 <strncmp+0x8>
 80099ea:	1ad0      	subs	r0, r2, r3
 80099ec:	bd10      	pop	{r4, pc}
 80099ee:	4610      	mov	r0, r2
 80099f0:	e7fc      	b.n	80099ec <strncmp+0x1e>

080099f2 <_raise_r>:
 80099f2:	291f      	cmp	r1, #31
 80099f4:	b538      	push	{r3, r4, r5, lr}
 80099f6:	4604      	mov	r4, r0
 80099f8:	460d      	mov	r5, r1
 80099fa:	d904      	bls.n	8009a06 <_raise_r+0x14>
 80099fc:	2316      	movs	r3, #22
 80099fe:	6003      	str	r3, [r0, #0]
 8009a00:	f04f 30ff 	mov.w	r0, #4294967295
 8009a04:	bd38      	pop	{r3, r4, r5, pc}
 8009a06:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009a08:	b112      	cbz	r2, 8009a10 <_raise_r+0x1e>
 8009a0a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009a0e:	b94b      	cbnz	r3, 8009a24 <_raise_r+0x32>
 8009a10:	4620      	mov	r0, r4
 8009a12:	f000 f869 	bl	8009ae8 <_getpid_r>
 8009a16:	462a      	mov	r2, r5
 8009a18:	4601      	mov	r1, r0
 8009a1a:	4620      	mov	r0, r4
 8009a1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a20:	f000 b850 	b.w	8009ac4 <_kill_r>
 8009a24:	2b01      	cmp	r3, #1
 8009a26:	d00a      	beq.n	8009a3e <_raise_r+0x4c>
 8009a28:	1c59      	adds	r1, r3, #1
 8009a2a:	d103      	bne.n	8009a34 <_raise_r+0x42>
 8009a2c:	2316      	movs	r3, #22
 8009a2e:	6003      	str	r3, [r0, #0]
 8009a30:	2001      	movs	r0, #1
 8009a32:	e7e7      	b.n	8009a04 <_raise_r+0x12>
 8009a34:	2400      	movs	r4, #0
 8009a36:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009a3a:	4628      	mov	r0, r5
 8009a3c:	4798      	blx	r3
 8009a3e:	2000      	movs	r0, #0
 8009a40:	e7e0      	b.n	8009a04 <_raise_r+0x12>
	...

08009a44 <raise>:
 8009a44:	4b02      	ldr	r3, [pc, #8]	; (8009a50 <raise+0xc>)
 8009a46:	4601      	mov	r1, r0
 8009a48:	6818      	ldr	r0, [r3, #0]
 8009a4a:	f7ff bfd2 	b.w	80099f2 <_raise_r>
 8009a4e:	bf00      	nop
 8009a50:	200001ec 	.word	0x200001ec

08009a54 <_localeconv_r>:
 8009a54:	4800      	ldr	r0, [pc, #0]	; (8009a58 <_localeconv_r+0x4>)
 8009a56:	4770      	bx	lr
 8009a58:	20000124 	.word	0x20000124

08009a5c <_close_r>:
 8009a5c:	b538      	push	{r3, r4, r5, lr}
 8009a5e:	4d06      	ldr	r5, [pc, #24]	; (8009a78 <_close_r+0x1c>)
 8009a60:	2300      	movs	r3, #0
 8009a62:	4604      	mov	r4, r0
 8009a64:	4608      	mov	r0, r1
 8009a66:	602b      	str	r3, [r5, #0]
 8009a68:	f7fa f857 	bl	8003b1a <_close>
 8009a6c:	1c43      	adds	r3, r0, #1
 8009a6e:	d102      	bne.n	8009a76 <_close_r+0x1a>
 8009a70:	682b      	ldr	r3, [r5, #0]
 8009a72:	b103      	cbz	r3, 8009a76 <_close_r+0x1a>
 8009a74:	6023      	str	r3, [r4, #0]
 8009a76:	bd38      	pop	{r3, r4, r5, pc}
 8009a78:	20002cac 	.word	0x20002cac

08009a7c <_lseek_r>:
 8009a7c:	b538      	push	{r3, r4, r5, lr}
 8009a7e:	4d07      	ldr	r5, [pc, #28]	; (8009a9c <_lseek_r+0x20>)
 8009a80:	4604      	mov	r4, r0
 8009a82:	4608      	mov	r0, r1
 8009a84:	4611      	mov	r1, r2
 8009a86:	2200      	movs	r2, #0
 8009a88:	602a      	str	r2, [r5, #0]
 8009a8a:	461a      	mov	r2, r3
 8009a8c:	f7fa f86c 	bl	8003b68 <_lseek>
 8009a90:	1c43      	adds	r3, r0, #1
 8009a92:	d102      	bne.n	8009a9a <_lseek_r+0x1e>
 8009a94:	682b      	ldr	r3, [r5, #0]
 8009a96:	b103      	cbz	r3, 8009a9a <_lseek_r+0x1e>
 8009a98:	6023      	str	r3, [r4, #0]
 8009a9a:	bd38      	pop	{r3, r4, r5, pc}
 8009a9c:	20002cac 	.word	0x20002cac

08009aa0 <_read_r>:
 8009aa0:	b538      	push	{r3, r4, r5, lr}
 8009aa2:	4d07      	ldr	r5, [pc, #28]	; (8009ac0 <_read_r+0x20>)
 8009aa4:	4604      	mov	r4, r0
 8009aa6:	4608      	mov	r0, r1
 8009aa8:	4611      	mov	r1, r2
 8009aaa:	2200      	movs	r2, #0
 8009aac:	602a      	str	r2, [r5, #0]
 8009aae:	461a      	mov	r2, r3
 8009ab0:	f7f9 fffa 	bl	8003aa8 <_read>
 8009ab4:	1c43      	adds	r3, r0, #1
 8009ab6:	d102      	bne.n	8009abe <_read_r+0x1e>
 8009ab8:	682b      	ldr	r3, [r5, #0]
 8009aba:	b103      	cbz	r3, 8009abe <_read_r+0x1e>
 8009abc:	6023      	str	r3, [r4, #0]
 8009abe:	bd38      	pop	{r3, r4, r5, pc}
 8009ac0:	20002cac 	.word	0x20002cac

08009ac4 <_kill_r>:
 8009ac4:	b538      	push	{r3, r4, r5, lr}
 8009ac6:	4d07      	ldr	r5, [pc, #28]	; (8009ae4 <_kill_r+0x20>)
 8009ac8:	2300      	movs	r3, #0
 8009aca:	4604      	mov	r4, r0
 8009acc:	4608      	mov	r0, r1
 8009ace:	4611      	mov	r1, r2
 8009ad0:	602b      	str	r3, [r5, #0]
 8009ad2:	f7f9 ffcf 	bl	8003a74 <_kill>
 8009ad6:	1c43      	adds	r3, r0, #1
 8009ad8:	d102      	bne.n	8009ae0 <_kill_r+0x1c>
 8009ada:	682b      	ldr	r3, [r5, #0]
 8009adc:	b103      	cbz	r3, 8009ae0 <_kill_r+0x1c>
 8009ade:	6023      	str	r3, [r4, #0]
 8009ae0:	bd38      	pop	{r3, r4, r5, pc}
 8009ae2:	bf00      	nop
 8009ae4:	20002cac 	.word	0x20002cac

08009ae8 <_getpid_r>:
 8009ae8:	f7f9 bfbc 	b.w	8003a64 <_getpid>

08009aec <_sbrk_r>:
 8009aec:	b538      	push	{r3, r4, r5, lr}
 8009aee:	4d06      	ldr	r5, [pc, #24]	; (8009b08 <_sbrk_r+0x1c>)
 8009af0:	2300      	movs	r3, #0
 8009af2:	4604      	mov	r4, r0
 8009af4:	4608      	mov	r0, r1
 8009af6:	602b      	str	r3, [r5, #0]
 8009af8:	f7fa f844 	bl	8003b84 <_sbrk>
 8009afc:	1c43      	adds	r3, r0, #1
 8009afe:	d102      	bne.n	8009b06 <_sbrk_r+0x1a>
 8009b00:	682b      	ldr	r3, [r5, #0]
 8009b02:	b103      	cbz	r3, 8009b06 <_sbrk_r+0x1a>
 8009b04:	6023      	str	r3, [r4, #0]
 8009b06:	bd38      	pop	{r3, r4, r5, pc}
 8009b08:	20002cac 	.word	0x20002cac

08009b0c <_write_r>:
 8009b0c:	b538      	push	{r3, r4, r5, lr}
 8009b0e:	4d07      	ldr	r5, [pc, #28]	; (8009b2c <_write_r+0x20>)
 8009b10:	4604      	mov	r4, r0
 8009b12:	4608      	mov	r0, r1
 8009b14:	4611      	mov	r1, r2
 8009b16:	2200      	movs	r2, #0
 8009b18:	602a      	str	r2, [r5, #0]
 8009b1a:	461a      	mov	r2, r3
 8009b1c:	f7f9 ffe1 	bl	8003ae2 <_write>
 8009b20:	1c43      	adds	r3, r0, #1
 8009b22:	d102      	bne.n	8009b2a <_write_r+0x1e>
 8009b24:	682b      	ldr	r3, [r5, #0]
 8009b26:	b103      	cbz	r3, 8009b2a <_write_r+0x1e>
 8009b28:	6023      	str	r3, [r4, #0]
 8009b2a:	bd38      	pop	{r3, r4, r5, pc}
 8009b2c:	20002cac 	.word	0x20002cac

08009b30 <__errno>:
 8009b30:	4b01      	ldr	r3, [pc, #4]	; (8009b38 <__errno+0x8>)
 8009b32:	6818      	ldr	r0, [r3, #0]
 8009b34:	4770      	bx	lr
 8009b36:	bf00      	nop
 8009b38:	200001ec 	.word	0x200001ec

08009b3c <__libc_init_array>:
 8009b3c:	b570      	push	{r4, r5, r6, lr}
 8009b3e:	4d0d      	ldr	r5, [pc, #52]	; (8009b74 <__libc_init_array+0x38>)
 8009b40:	4c0d      	ldr	r4, [pc, #52]	; (8009b78 <__libc_init_array+0x3c>)
 8009b42:	1b64      	subs	r4, r4, r5
 8009b44:	10a4      	asrs	r4, r4, #2
 8009b46:	2600      	movs	r6, #0
 8009b48:	42a6      	cmp	r6, r4
 8009b4a:	d109      	bne.n	8009b60 <__libc_init_array+0x24>
 8009b4c:	4d0b      	ldr	r5, [pc, #44]	; (8009b7c <__libc_init_array+0x40>)
 8009b4e:	4c0c      	ldr	r4, [pc, #48]	; (8009b80 <__libc_init_array+0x44>)
 8009b50:	f002 fc06 	bl	800c360 <_init>
 8009b54:	1b64      	subs	r4, r4, r5
 8009b56:	10a4      	asrs	r4, r4, #2
 8009b58:	2600      	movs	r6, #0
 8009b5a:	42a6      	cmp	r6, r4
 8009b5c:	d105      	bne.n	8009b6a <__libc_init_array+0x2e>
 8009b5e:	bd70      	pop	{r4, r5, r6, pc}
 8009b60:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b64:	4798      	blx	r3
 8009b66:	3601      	adds	r6, #1
 8009b68:	e7ee      	b.n	8009b48 <__libc_init_array+0xc>
 8009b6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b6e:	4798      	blx	r3
 8009b70:	3601      	adds	r6, #1
 8009b72:	e7f2      	b.n	8009b5a <__libc_init_array+0x1e>
 8009b74:	0800cb64 	.word	0x0800cb64
 8009b78:	0800cb64 	.word	0x0800cb64
 8009b7c:	0800cb64 	.word	0x0800cb64
 8009b80:	0800cb6c 	.word	0x0800cb6c

08009b84 <__retarget_lock_init_recursive>:
 8009b84:	4770      	bx	lr

08009b86 <__retarget_lock_acquire_recursive>:
 8009b86:	4770      	bx	lr

08009b88 <__retarget_lock_release_recursive>:
 8009b88:	4770      	bx	lr

08009b8a <memcpy>:
 8009b8a:	440a      	add	r2, r1
 8009b8c:	4291      	cmp	r1, r2
 8009b8e:	f100 33ff 	add.w	r3, r0, #4294967295
 8009b92:	d100      	bne.n	8009b96 <memcpy+0xc>
 8009b94:	4770      	bx	lr
 8009b96:	b510      	push	{r4, lr}
 8009b98:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b9c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009ba0:	4291      	cmp	r1, r2
 8009ba2:	d1f9      	bne.n	8009b98 <memcpy+0xe>
 8009ba4:	bd10      	pop	{r4, pc}
	...

08009ba8 <nan>:
 8009ba8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009bb0 <nan+0x8>
 8009bac:	4770      	bx	lr
 8009bae:	bf00      	nop
 8009bb0:	00000000 	.word	0x00000000
 8009bb4:	7ff80000 	.word	0x7ff80000

08009bb8 <nanf>:
 8009bb8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009bc0 <nanf+0x8>
 8009bbc:	4770      	bx	lr
 8009bbe:	bf00      	nop
 8009bc0:	7fc00000 	.word	0x7fc00000

08009bc4 <quorem>:
 8009bc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bc8:	6903      	ldr	r3, [r0, #16]
 8009bca:	690c      	ldr	r4, [r1, #16]
 8009bcc:	42a3      	cmp	r3, r4
 8009bce:	4607      	mov	r7, r0
 8009bd0:	db7e      	blt.n	8009cd0 <quorem+0x10c>
 8009bd2:	3c01      	subs	r4, #1
 8009bd4:	f101 0814 	add.w	r8, r1, #20
 8009bd8:	f100 0514 	add.w	r5, r0, #20
 8009bdc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009be0:	9301      	str	r3, [sp, #4]
 8009be2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009be6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009bea:	3301      	adds	r3, #1
 8009bec:	429a      	cmp	r2, r3
 8009bee:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009bf2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009bf6:	fbb2 f6f3 	udiv	r6, r2, r3
 8009bfa:	d331      	bcc.n	8009c60 <quorem+0x9c>
 8009bfc:	f04f 0e00 	mov.w	lr, #0
 8009c00:	4640      	mov	r0, r8
 8009c02:	46ac      	mov	ip, r5
 8009c04:	46f2      	mov	sl, lr
 8009c06:	f850 2b04 	ldr.w	r2, [r0], #4
 8009c0a:	b293      	uxth	r3, r2
 8009c0c:	fb06 e303 	mla	r3, r6, r3, lr
 8009c10:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009c14:	0c1a      	lsrs	r2, r3, #16
 8009c16:	b29b      	uxth	r3, r3
 8009c18:	ebaa 0303 	sub.w	r3, sl, r3
 8009c1c:	f8dc a000 	ldr.w	sl, [ip]
 8009c20:	fa13 f38a 	uxtah	r3, r3, sl
 8009c24:	fb06 220e 	mla	r2, r6, lr, r2
 8009c28:	9300      	str	r3, [sp, #0]
 8009c2a:	9b00      	ldr	r3, [sp, #0]
 8009c2c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009c30:	b292      	uxth	r2, r2
 8009c32:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009c36:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009c3a:	f8bd 3000 	ldrh.w	r3, [sp]
 8009c3e:	4581      	cmp	r9, r0
 8009c40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009c44:	f84c 3b04 	str.w	r3, [ip], #4
 8009c48:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009c4c:	d2db      	bcs.n	8009c06 <quorem+0x42>
 8009c4e:	f855 300b 	ldr.w	r3, [r5, fp]
 8009c52:	b92b      	cbnz	r3, 8009c60 <quorem+0x9c>
 8009c54:	9b01      	ldr	r3, [sp, #4]
 8009c56:	3b04      	subs	r3, #4
 8009c58:	429d      	cmp	r5, r3
 8009c5a:	461a      	mov	r2, r3
 8009c5c:	d32c      	bcc.n	8009cb8 <quorem+0xf4>
 8009c5e:	613c      	str	r4, [r7, #16]
 8009c60:	4638      	mov	r0, r7
 8009c62:	f001 fca7 	bl	800b5b4 <__mcmp>
 8009c66:	2800      	cmp	r0, #0
 8009c68:	db22      	blt.n	8009cb0 <quorem+0xec>
 8009c6a:	3601      	adds	r6, #1
 8009c6c:	4629      	mov	r1, r5
 8009c6e:	2000      	movs	r0, #0
 8009c70:	f858 2b04 	ldr.w	r2, [r8], #4
 8009c74:	f8d1 c000 	ldr.w	ip, [r1]
 8009c78:	b293      	uxth	r3, r2
 8009c7a:	1ac3      	subs	r3, r0, r3
 8009c7c:	0c12      	lsrs	r2, r2, #16
 8009c7e:	fa13 f38c 	uxtah	r3, r3, ip
 8009c82:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8009c86:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009c8a:	b29b      	uxth	r3, r3
 8009c8c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009c90:	45c1      	cmp	r9, r8
 8009c92:	f841 3b04 	str.w	r3, [r1], #4
 8009c96:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009c9a:	d2e9      	bcs.n	8009c70 <quorem+0xac>
 8009c9c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009ca0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009ca4:	b922      	cbnz	r2, 8009cb0 <quorem+0xec>
 8009ca6:	3b04      	subs	r3, #4
 8009ca8:	429d      	cmp	r5, r3
 8009caa:	461a      	mov	r2, r3
 8009cac:	d30a      	bcc.n	8009cc4 <quorem+0x100>
 8009cae:	613c      	str	r4, [r7, #16]
 8009cb0:	4630      	mov	r0, r6
 8009cb2:	b003      	add	sp, #12
 8009cb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cb8:	6812      	ldr	r2, [r2, #0]
 8009cba:	3b04      	subs	r3, #4
 8009cbc:	2a00      	cmp	r2, #0
 8009cbe:	d1ce      	bne.n	8009c5e <quorem+0x9a>
 8009cc0:	3c01      	subs	r4, #1
 8009cc2:	e7c9      	b.n	8009c58 <quorem+0x94>
 8009cc4:	6812      	ldr	r2, [r2, #0]
 8009cc6:	3b04      	subs	r3, #4
 8009cc8:	2a00      	cmp	r2, #0
 8009cca:	d1f0      	bne.n	8009cae <quorem+0xea>
 8009ccc:	3c01      	subs	r4, #1
 8009cce:	e7eb      	b.n	8009ca8 <quorem+0xe4>
 8009cd0:	2000      	movs	r0, #0
 8009cd2:	e7ee      	b.n	8009cb2 <quorem+0xee>
 8009cd4:	0000      	movs	r0, r0
	...

08009cd8 <_dtoa_r>:
 8009cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cdc:	ed2d 8b04 	vpush	{d8-d9}
 8009ce0:	69c5      	ldr	r5, [r0, #28]
 8009ce2:	b093      	sub	sp, #76	; 0x4c
 8009ce4:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009ce8:	ec57 6b10 	vmov	r6, r7, d0
 8009cec:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009cf0:	9107      	str	r1, [sp, #28]
 8009cf2:	4604      	mov	r4, r0
 8009cf4:	920a      	str	r2, [sp, #40]	; 0x28
 8009cf6:	930d      	str	r3, [sp, #52]	; 0x34
 8009cf8:	b975      	cbnz	r5, 8009d18 <_dtoa_r+0x40>
 8009cfa:	2010      	movs	r0, #16
 8009cfc:	f7fd ff52 	bl	8007ba4 <malloc>
 8009d00:	4602      	mov	r2, r0
 8009d02:	61e0      	str	r0, [r4, #28]
 8009d04:	b920      	cbnz	r0, 8009d10 <_dtoa_r+0x38>
 8009d06:	4bae      	ldr	r3, [pc, #696]	; (8009fc0 <_dtoa_r+0x2e8>)
 8009d08:	21ef      	movs	r1, #239	; 0xef
 8009d0a:	48ae      	ldr	r0, [pc, #696]	; (8009fc4 <_dtoa_r+0x2ec>)
 8009d0c:	f002 f84c 	bl	800bda8 <__assert_func>
 8009d10:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009d14:	6005      	str	r5, [r0, #0]
 8009d16:	60c5      	str	r5, [r0, #12]
 8009d18:	69e3      	ldr	r3, [r4, #28]
 8009d1a:	6819      	ldr	r1, [r3, #0]
 8009d1c:	b151      	cbz	r1, 8009d34 <_dtoa_r+0x5c>
 8009d1e:	685a      	ldr	r2, [r3, #4]
 8009d20:	604a      	str	r2, [r1, #4]
 8009d22:	2301      	movs	r3, #1
 8009d24:	4093      	lsls	r3, r2
 8009d26:	608b      	str	r3, [r1, #8]
 8009d28:	4620      	mov	r0, r4
 8009d2a:	f001 f9bd 	bl	800b0a8 <_Bfree>
 8009d2e:	69e3      	ldr	r3, [r4, #28]
 8009d30:	2200      	movs	r2, #0
 8009d32:	601a      	str	r2, [r3, #0]
 8009d34:	1e3b      	subs	r3, r7, #0
 8009d36:	bfbb      	ittet	lt
 8009d38:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009d3c:	9303      	strlt	r3, [sp, #12]
 8009d3e:	2300      	movge	r3, #0
 8009d40:	2201      	movlt	r2, #1
 8009d42:	bfac      	ite	ge
 8009d44:	f8c8 3000 	strge.w	r3, [r8]
 8009d48:	f8c8 2000 	strlt.w	r2, [r8]
 8009d4c:	4b9e      	ldr	r3, [pc, #632]	; (8009fc8 <_dtoa_r+0x2f0>)
 8009d4e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009d52:	ea33 0308 	bics.w	r3, r3, r8
 8009d56:	d11b      	bne.n	8009d90 <_dtoa_r+0xb8>
 8009d58:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009d5a:	f242 730f 	movw	r3, #9999	; 0x270f
 8009d5e:	6013      	str	r3, [r2, #0]
 8009d60:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8009d64:	4333      	orrs	r3, r6
 8009d66:	f000 8593 	beq.w	800a890 <_dtoa_r+0xbb8>
 8009d6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009d6c:	b963      	cbnz	r3, 8009d88 <_dtoa_r+0xb0>
 8009d6e:	4b97      	ldr	r3, [pc, #604]	; (8009fcc <_dtoa_r+0x2f4>)
 8009d70:	e027      	b.n	8009dc2 <_dtoa_r+0xea>
 8009d72:	4b97      	ldr	r3, [pc, #604]	; (8009fd0 <_dtoa_r+0x2f8>)
 8009d74:	9300      	str	r3, [sp, #0]
 8009d76:	3308      	adds	r3, #8
 8009d78:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009d7a:	6013      	str	r3, [r2, #0]
 8009d7c:	9800      	ldr	r0, [sp, #0]
 8009d7e:	b013      	add	sp, #76	; 0x4c
 8009d80:	ecbd 8b04 	vpop	{d8-d9}
 8009d84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d88:	4b90      	ldr	r3, [pc, #576]	; (8009fcc <_dtoa_r+0x2f4>)
 8009d8a:	9300      	str	r3, [sp, #0]
 8009d8c:	3303      	adds	r3, #3
 8009d8e:	e7f3      	b.n	8009d78 <_dtoa_r+0xa0>
 8009d90:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009d94:	2200      	movs	r2, #0
 8009d96:	ec51 0b17 	vmov	r0, r1, d7
 8009d9a:	eeb0 8a47 	vmov.f32	s16, s14
 8009d9e:	eef0 8a67 	vmov.f32	s17, s15
 8009da2:	2300      	movs	r3, #0
 8009da4:	f7f6 feb0 	bl	8000b08 <__aeabi_dcmpeq>
 8009da8:	4681      	mov	r9, r0
 8009daa:	b160      	cbz	r0, 8009dc6 <_dtoa_r+0xee>
 8009dac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009dae:	2301      	movs	r3, #1
 8009db0:	6013      	str	r3, [r2, #0]
 8009db2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	f000 8568 	beq.w	800a88a <_dtoa_r+0xbb2>
 8009dba:	4b86      	ldr	r3, [pc, #536]	; (8009fd4 <_dtoa_r+0x2fc>)
 8009dbc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009dbe:	6013      	str	r3, [r2, #0]
 8009dc0:	3b01      	subs	r3, #1
 8009dc2:	9300      	str	r3, [sp, #0]
 8009dc4:	e7da      	b.n	8009d7c <_dtoa_r+0xa4>
 8009dc6:	aa10      	add	r2, sp, #64	; 0x40
 8009dc8:	a911      	add	r1, sp, #68	; 0x44
 8009dca:	4620      	mov	r0, r4
 8009dcc:	eeb0 0a48 	vmov.f32	s0, s16
 8009dd0:	eef0 0a68 	vmov.f32	s1, s17
 8009dd4:	f001 fd04 	bl	800b7e0 <__d2b>
 8009dd8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009ddc:	4682      	mov	sl, r0
 8009dde:	2d00      	cmp	r5, #0
 8009de0:	d07f      	beq.n	8009ee2 <_dtoa_r+0x20a>
 8009de2:	ee18 3a90 	vmov	r3, s17
 8009de6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009dea:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8009dee:	ec51 0b18 	vmov	r0, r1, d8
 8009df2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009df6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009dfa:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8009dfe:	4619      	mov	r1, r3
 8009e00:	2200      	movs	r2, #0
 8009e02:	4b75      	ldr	r3, [pc, #468]	; (8009fd8 <_dtoa_r+0x300>)
 8009e04:	f7f6 fa60 	bl	80002c8 <__aeabi_dsub>
 8009e08:	a367      	add	r3, pc, #412	; (adr r3, 8009fa8 <_dtoa_r+0x2d0>)
 8009e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e0e:	f7f6 fc13 	bl	8000638 <__aeabi_dmul>
 8009e12:	a367      	add	r3, pc, #412	; (adr r3, 8009fb0 <_dtoa_r+0x2d8>)
 8009e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e18:	f7f6 fa58 	bl	80002cc <__adddf3>
 8009e1c:	4606      	mov	r6, r0
 8009e1e:	4628      	mov	r0, r5
 8009e20:	460f      	mov	r7, r1
 8009e22:	f7f6 fb9f 	bl	8000564 <__aeabi_i2d>
 8009e26:	a364      	add	r3, pc, #400	; (adr r3, 8009fb8 <_dtoa_r+0x2e0>)
 8009e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e2c:	f7f6 fc04 	bl	8000638 <__aeabi_dmul>
 8009e30:	4602      	mov	r2, r0
 8009e32:	460b      	mov	r3, r1
 8009e34:	4630      	mov	r0, r6
 8009e36:	4639      	mov	r1, r7
 8009e38:	f7f6 fa48 	bl	80002cc <__adddf3>
 8009e3c:	4606      	mov	r6, r0
 8009e3e:	460f      	mov	r7, r1
 8009e40:	f7f6 feaa 	bl	8000b98 <__aeabi_d2iz>
 8009e44:	2200      	movs	r2, #0
 8009e46:	4683      	mov	fp, r0
 8009e48:	2300      	movs	r3, #0
 8009e4a:	4630      	mov	r0, r6
 8009e4c:	4639      	mov	r1, r7
 8009e4e:	f7f6 fe65 	bl	8000b1c <__aeabi_dcmplt>
 8009e52:	b148      	cbz	r0, 8009e68 <_dtoa_r+0x190>
 8009e54:	4658      	mov	r0, fp
 8009e56:	f7f6 fb85 	bl	8000564 <__aeabi_i2d>
 8009e5a:	4632      	mov	r2, r6
 8009e5c:	463b      	mov	r3, r7
 8009e5e:	f7f6 fe53 	bl	8000b08 <__aeabi_dcmpeq>
 8009e62:	b908      	cbnz	r0, 8009e68 <_dtoa_r+0x190>
 8009e64:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009e68:	f1bb 0f16 	cmp.w	fp, #22
 8009e6c:	d857      	bhi.n	8009f1e <_dtoa_r+0x246>
 8009e6e:	4b5b      	ldr	r3, [pc, #364]	; (8009fdc <_dtoa_r+0x304>)
 8009e70:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e78:	ec51 0b18 	vmov	r0, r1, d8
 8009e7c:	f7f6 fe4e 	bl	8000b1c <__aeabi_dcmplt>
 8009e80:	2800      	cmp	r0, #0
 8009e82:	d04e      	beq.n	8009f22 <_dtoa_r+0x24a>
 8009e84:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009e88:	2300      	movs	r3, #0
 8009e8a:	930c      	str	r3, [sp, #48]	; 0x30
 8009e8c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009e8e:	1b5b      	subs	r3, r3, r5
 8009e90:	1e5a      	subs	r2, r3, #1
 8009e92:	bf45      	ittet	mi
 8009e94:	f1c3 0301 	rsbmi	r3, r3, #1
 8009e98:	9305      	strmi	r3, [sp, #20]
 8009e9a:	2300      	movpl	r3, #0
 8009e9c:	2300      	movmi	r3, #0
 8009e9e:	9206      	str	r2, [sp, #24]
 8009ea0:	bf54      	ite	pl
 8009ea2:	9305      	strpl	r3, [sp, #20]
 8009ea4:	9306      	strmi	r3, [sp, #24]
 8009ea6:	f1bb 0f00 	cmp.w	fp, #0
 8009eaa:	db3c      	blt.n	8009f26 <_dtoa_r+0x24e>
 8009eac:	9b06      	ldr	r3, [sp, #24]
 8009eae:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8009eb2:	445b      	add	r3, fp
 8009eb4:	9306      	str	r3, [sp, #24]
 8009eb6:	2300      	movs	r3, #0
 8009eb8:	9308      	str	r3, [sp, #32]
 8009eba:	9b07      	ldr	r3, [sp, #28]
 8009ebc:	2b09      	cmp	r3, #9
 8009ebe:	d868      	bhi.n	8009f92 <_dtoa_r+0x2ba>
 8009ec0:	2b05      	cmp	r3, #5
 8009ec2:	bfc4      	itt	gt
 8009ec4:	3b04      	subgt	r3, #4
 8009ec6:	9307      	strgt	r3, [sp, #28]
 8009ec8:	9b07      	ldr	r3, [sp, #28]
 8009eca:	f1a3 0302 	sub.w	r3, r3, #2
 8009ece:	bfcc      	ite	gt
 8009ed0:	2500      	movgt	r5, #0
 8009ed2:	2501      	movle	r5, #1
 8009ed4:	2b03      	cmp	r3, #3
 8009ed6:	f200 8085 	bhi.w	8009fe4 <_dtoa_r+0x30c>
 8009eda:	e8df f003 	tbb	[pc, r3]
 8009ede:	3b2e      	.short	0x3b2e
 8009ee0:	5839      	.short	0x5839
 8009ee2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009ee6:	441d      	add	r5, r3
 8009ee8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009eec:	2b20      	cmp	r3, #32
 8009eee:	bfc1      	itttt	gt
 8009ef0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009ef4:	fa08 f803 	lslgt.w	r8, r8, r3
 8009ef8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8009efc:	fa26 f303 	lsrgt.w	r3, r6, r3
 8009f00:	bfd6      	itet	le
 8009f02:	f1c3 0320 	rsble	r3, r3, #32
 8009f06:	ea48 0003 	orrgt.w	r0, r8, r3
 8009f0a:	fa06 f003 	lslle.w	r0, r6, r3
 8009f0e:	f7f6 fb19 	bl	8000544 <__aeabi_ui2d>
 8009f12:	2201      	movs	r2, #1
 8009f14:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8009f18:	3d01      	subs	r5, #1
 8009f1a:	920e      	str	r2, [sp, #56]	; 0x38
 8009f1c:	e76f      	b.n	8009dfe <_dtoa_r+0x126>
 8009f1e:	2301      	movs	r3, #1
 8009f20:	e7b3      	b.n	8009e8a <_dtoa_r+0x1b2>
 8009f22:	900c      	str	r0, [sp, #48]	; 0x30
 8009f24:	e7b2      	b.n	8009e8c <_dtoa_r+0x1b4>
 8009f26:	9b05      	ldr	r3, [sp, #20]
 8009f28:	eba3 030b 	sub.w	r3, r3, fp
 8009f2c:	9305      	str	r3, [sp, #20]
 8009f2e:	f1cb 0300 	rsb	r3, fp, #0
 8009f32:	9308      	str	r3, [sp, #32]
 8009f34:	2300      	movs	r3, #0
 8009f36:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f38:	e7bf      	b.n	8009eba <_dtoa_r+0x1e2>
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	9309      	str	r3, [sp, #36]	; 0x24
 8009f3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	dc52      	bgt.n	8009fea <_dtoa_r+0x312>
 8009f44:	2301      	movs	r3, #1
 8009f46:	9301      	str	r3, [sp, #4]
 8009f48:	9304      	str	r3, [sp, #16]
 8009f4a:	461a      	mov	r2, r3
 8009f4c:	920a      	str	r2, [sp, #40]	; 0x28
 8009f4e:	e00b      	b.n	8009f68 <_dtoa_r+0x290>
 8009f50:	2301      	movs	r3, #1
 8009f52:	e7f3      	b.n	8009f3c <_dtoa_r+0x264>
 8009f54:	2300      	movs	r3, #0
 8009f56:	9309      	str	r3, [sp, #36]	; 0x24
 8009f58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f5a:	445b      	add	r3, fp
 8009f5c:	9301      	str	r3, [sp, #4]
 8009f5e:	3301      	adds	r3, #1
 8009f60:	2b01      	cmp	r3, #1
 8009f62:	9304      	str	r3, [sp, #16]
 8009f64:	bfb8      	it	lt
 8009f66:	2301      	movlt	r3, #1
 8009f68:	69e0      	ldr	r0, [r4, #28]
 8009f6a:	2100      	movs	r1, #0
 8009f6c:	2204      	movs	r2, #4
 8009f6e:	f102 0614 	add.w	r6, r2, #20
 8009f72:	429e      	cmp	r6, r3
 8009f74:	d93d      	bls.n	8009ff2 <_dtoa_r+0x31a>
 8009f76:	6041      	str	r1, [r0, #4]
 8009f78:	4620      	mov	r0, r4
 8009f7a:	f001 f855 	bl	800b028 <_Balloc>
 8009f7e:	9000      	str	r0, [sp, #0]
 8009f80:	2800      	cmp	r0, #0
 8009f82:	d139      	bne.n	8009ff8 <_dtoa_r+0x320>
 8009f84:	4b16      	ldr	r3, [pc, #88]	; (8009fe0 <_dtoa_r+0x308>)
 8009f86:	4602      	mov	r2, r0
 8009f88:	f240 11af 	movw	r1, #431	; 0x1af
 8009f8c:	e6bd      	b.n	8009d0a <_dtoa_r+0x32>
 8009f8e:	2301      	movs	r3, #1
 8009f90:	e7e1      	b.n	8009f56 <_dtoa_r+0x27e>
 8009f92:	2501      	movs	r5, #1
 8009f94:	2300      	movs	r3, #0
 8009f96:	9307      	str	r3, [sp, #28]
 8009f98:	9509      	str	r5, [sp, #36]	; 0x24
 8009f9a:	f04f 33ff 	mov.w	r3, #4294967295
 8009f9e:	9301      	str	r3, [sp, #4]
 8009fa0:	9304      	str	r3, [sp, #16]
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	2312      	movs	r3, #18
 8009fa6:	e7d1      	b.n	8009f4c <_dtoa_r+0x274>
 8009fa8:	636f4361 	.word	0x636f4361
 8009fac:	3fd287a7 	.word	0x3fd287a7
 8009fb0:	8b60c8b3 	.word	0x8b60c8b3
 8009fb4:	3fc68a28 	.word	0x3fc68a28
 8009fb8:	509f79fb 	.word	0x509f79fb
 8009fbc:	3fd34413 	.word	0x3fd34413
 8009fc0:	0800c8d2 	.word	0x0800c8d2
 8009fc4:	0800c8e9 	.word	0x0800c8e9
 8009fc8:	7ff00000 	.word	0x7ff00000
 8009fcc:	0800c8ce 	.word	0x0800c8ce
 8009fd0:	0800c8c5 	.word	0x0800c8c5
 8009fd4:	0800c89a 	.word	0x0800c89a
 8009fd8:	3ff80000 	.word	0x3ff80000
 8009fdc:	0800ca38 	.word	0x0800ca38
 8009fe0:	0800c941 	.word	0x0800c941
 8009fe4:	2301      	movs	r3, #1
 8009fe6:	9309      	str	r3, [sp, #36]	; 0x24
 8009fe8:	e7d7      	b.n	8009f9a <_dtoa_r+0x2c2>
 8009fea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009fec:	9301      	str	r3, [sp, #4]
 8009fee:	9304      	str	r3, [sp, #16]
 8009ff0:	e7ba      	b.n	8009f68 <_dtoa_r+0x290>
 8009ff2:	3101      	adds	r1, #1
 8009ff4:	0052      	lsls	r2, r2, #1
 8009ff6:	e7ba      	b.n	8009f6e <_dtoa_r+0x296>
 8009ff8:	69e3      	ldr	r3, [r4, #28]
 8009ffa:	9a00      	ldr	r2, [sp, #0]
 8009ffc:	601a      	str	r2, [r3, #0]
 8009ffe:	9b04      	ldr	r3, [sp, #16]
 800a000:	2b0e      	cmp	r3, #14
 800a002:	f200 80a8 	bhi.w	800a156 <_dtoa_r+0x47e>
 800a006:	2d00      	cmp	r5, #0
 800a008:	f000 80a5 	beq.w	800a156 <_dtoa_r+0x47e>
 800a00c:	f1bb 0f00 	cmp.w	fp, #0
 800a010:	dd38      	ble.n	800a084 <_dtoa_r+0x3ac>
 800a012:	4bc0      	ldr	r3, [pc, #768]	; (800a314 <_dtoa_r+0x63c>)
 800a014:	f00b 020f 	and.w	r2, fp, #15
 800a018:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a01c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a020:	e9d3 6700 	ldrd	r6, r7, [r3]
 800a024:	ea4f 182b 	mov.w	r8, fp, asr #4
 800a028:	d019      	beq.n	800a05e <_dtoa_r+0x386>
 800a02a:	4bbb      	ldr	r3, [pc, #748]	; (800a318 <_dtoa_r+0x640>)
 800a02c:	ec51 0b18 	vmov	r0, r1, d8
 800a030:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a034:	f7f6 fc2a 	bl	800088c <__aeabi_ddiv>
 800a038:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a03c:	f008 080f 	and.w	r8, r8, #15
 800a040:	2503      	movs	r5, #3
 800a042:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800a318 <_dtoa_r+0x640>
 800a046:	f1b8 0f00 	cmp.w	r8, #0
 800a04a:	d10a      	bne.n	800a062 <_dtoa_r+0x38a>
 800a04c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a050:	4632      	mov	r2, r6
 800a052:	463b      	mov	r3, r7
 800a054:	f7f6 fc1a 	bl	800088c <__aeabi_ddiv>
 800a058:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a05c:	e02b      	b.n	800a0b6 <_dtoa_r+0x3de>
 800a05e:	2502      	movs	r5, #2
 800a060:	e7ef      	b.n	800a042 <_dtoa_r+0x36a>
 800a062:	f018 0f01 	tst.w	r8, #1
 800a066:	d008      	beq.n	800a07a <_dtoa_r+0x3a2>
 800a068:	4630      	mov	r0, r6
 800a06a:	4639      	mov	r1, r7
 800a06c:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a070:	f7f6 fae2 	bl	8000638 <__aeabi_dmul>
 800a074:	3501      	adds	r5, #1
 800a076:	4606      	mov	r6, r0
 800a078:	460f      	mov	r7, r1
 800a07a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a07e:	f109 0908 	add.w	r9, r9, #8
 800a082:	e7e0      	b.n	800a046 <_dtoa_r+0x36e>
 800a084:	f000 809f 	beq.w	800a1c6 <_dtoa_r+0x4ee>
 800a088:	f1cb 0600 	rsb	r6, fp, #0
 800a08c:	4ba1      	ldr	r3, [pc, #644]	; (800a314 <_dtoa_r+0x63c>)
 800a08e:	4fa2      	ldr	r7, [pc, #648]	; (800a318 <_dtoa_r+0x640>)
 800a090:	f006 020f 	and.w	r2, r6, #15
 800a094:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a09c:	ec51 0b18 	vmov	r0, r1, d8
 800a0a0:	f7f6 faca 	bl	8000638 <__aeabi_dmul>
 800a0a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a0a8:	1136      	asrs	r6, r6, #4
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	2502      	movs	r5, #2
 800a0ae:	2e00      	cmp	r6, #0
 800a0b0:	d17e      	bne.n	800a1b0 <_dtoa_r+0x4d8>
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d1d0      	bne.n	800a058 <_dtoa_r+0x380>
 800a0b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a0b8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	f000 8084 	beq.w	800a1ca <_dtoa_r+0x4f2>
 800a0c2:	4b96      	ldr	r3, [pc, #600]	; (800a31c <_dtoa_r+0x644>)
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	4640      	mov	r0, r8
 800a0c8:	4649      	mov	r1, r9
 800a0ca:	f7f6 fd27 	bl	8000b1c <__aeabi_dcmplt>
 800a0ce:	2800      	cmp	r0, #0
 800a0d0:	d07b      	beq.n	800a1ca <_dtoa_r+0x4f2>
 800a0d2:	9b04      	ldr	r3, [sp, #16]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d078      	beq.n	800a1ca <_dtoa_r+0x4f2>
 800a0d8:	9b01      	ldr	r3, [sp, #4]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	dd39      	ble.n	800a152 <_dtoa_r+0x47a>
 800a0de:	4b90      	ldr	r3, [pc, #576]	; (800a320 <_dtoa_r+0x648>)
 800a0e0:	2200      	movs	r2, #0
 800a0e2:	4640      	mov	r0, r8
 800a0e4:	4649      	mov	r1, r9
 800a0e6:	f7f6 faa7 	bl	8000638 <__aeabi_dmul>
 800a0ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a0ee:	9e01      	ldr	r6, [sp, #4]
 800a0f0:	f10b 37ff 	add.w	r7, fp, #4294967295
 800a0f4:	3501      	adds	r5, #1
 800a0f6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a0fa:	4628      	mov	r0, r5
 800a0fc:	f7f6 fa32 	bl	8000564 <__aeabi_i2d>
 800a100:	4642      	mov	r2, r8
 800a102:	464b      	mov	r3, r9
 800a104:	f7f6 fa98 	bl	8000638 <__aeabi_dmul>
 800a108:	4b86      	ldr	r3, [pc, #536]	; (800a324 <_dtoa_r+0x64c>)
 800a10a:	2200      	movs	r2, #0
 800a10c:	f7f6 f8de 	bl	80002cc <__adddf3>
 800a110:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a114:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a118:	9303      	str	r3, [sp, #12]
 800a11a:	2e00      	cmp	r6, #0
 800a11c:	d158      	bne.n	800a1d0 <_dtoa_r+0x4f8>
 800a11e:	4b82      	ldr	r3, [pc, #520]	; (800a328 <_dtoa_r+0x650>)
 800a120:	2200      	movs	r2, #0
 800a122:	4640      	mov	r0, r8
 800a124:	4649      	mov	r1, r9
 800a126:	f7f6 f8cf 	bl	80002c8 <__aeabi_dsub>
 800a12a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a12e:	4680      	mov	r8, r0
 800a130:	4689      	mov	r9, r1
 800a132:	f7f6 fd11 	bl	8000b58 <__aeabi_dcmpgt>
 800a136:	2800      	cmp	r0, #0
 800a138:	f040 8296 	bne.w	800a668 <_dtoa_r+0x990>
 800a13c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a140:	4640      	mov	r0, r8
 800a142:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a146:	4649      	mov	r1, r9
 800a148:	f7f6 fce8 	bl	8000b1c <__aeabi_dcmplt>
 800a14c:	2800      	cmp	r0, #0
 800a14e:	f040 8289 	bne.w	800a664 <_dtoa_r+0x98c>
 800a152:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a156:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a158:	2b00      	cmp	r3, #0
 800a15a:	f2c0 814e 	blt.w	800a3fa <_dtoa_r+0x722>
 800a15e:	f1bb 0f0e 	cmp.w	fp, #14
 800a162:	f300 814a 	bgt.w	800a3fa <_dtoa_r+0x722>
 800a166:	4b6b      	ldr	r3, [pc, #428]	; (800a314 <_dtoa_r+0x63c>)
 800a168:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a16c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a170:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a172:	2b00      	cmp	r3, #0
 800a174:	f280 80dc 	bge.w	800a330 <_dtoa_r+0x658>
 800a178:	9b04      	ldr	r3, [sp, #16]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	f300 80d8 	bgt.w	800a330 <_dtoa_r+0x658>
 800a180:	f040 826f 	bne.w	800a662 <_dtoa_r+0x98a>
 800a184:	4b68      	ldr	r3, [pc, #416]	; (800a328 <_dtoa_r+0x650>)
 800a186:	2200      	movs	r2, #0
 800a188:	4640      	mov	r0, r8
 800a18a:	4649      	mov	r1, r9
 800a18c:	f7f6 fa54 	bl	8000638 <__aeabi_dmul>
 800a190:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a194:	f7f6 fcd6 	bl	8000b44 <__aeabi_dcmpge>
 800a198:	9e04      	ldr	r6, [sp, #16]
 800a19a:	4637      	mov	r7, r6
 800a19c:	2800      	cmp	r0, #0
 800a19e:	f040 8245 	bne.w	800a62c <_dtoa_r+0x954>
 800a1a2:	9d00      	ldr	r5, [sp, #0]
 800a1a4:	2331      	movs	r3, #49	; 0x31
 800a1a6:	f805 3b01 	strb.w	r3, [r5], #1
 800a1aa:	f10b 0b01 	add.w	fp, fp, #1
 800a1ae:	e241      	b.n	800a634 <_dtoa_r+0x95c>
 800a1b0:	07f2      	lsls	r2, r6, #31
 800a1b2:	d505      	bpl.n	800a1c0 <_dtoa_r+0x4e8>
 800a1b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a1b8:	f7f6 fa3e 	bl	8000638 <__aeabi_dmul>
 800a1bc:	3501      	adds	r5, #1
 800a1be:	2301      	movs	r3, #1
 800a1c0:	1076      	asrs	r6, r6, #1
 800a1c2:	3708      	adds	r7, #8
 800a1c4:	e773      	b.n	800a0ae <_dtoa_r+0x3d6>
 800a1c6:	2502      	movs	r5, #2
 800a1c8:	e775      	b.n	800a0b6 <_dtoa_r+0x3de>
 800a1ca:	9e04      	ldr	r6, [sp, #16]
 800a1cc:	465f      	mov	r7, fp
 800a1ce:	e792      	b.n	800a0f6 <_dtoa_r+0x41e>
 800a1d0:	9900      	ldr	r1, [sp, #0]
 800a1d2:	4b50      	ldr	r3, [pc, #320]	; (800a314 <_dtoa_r+0x63c>)
 800a1d4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a1d8:	4431      	add	r1, r6
 800a1da:	9102      	str	r1, [sp, #8]
 800a1dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a1de:	eeb0 9a47 	vmov.f32	s18, s14
 800a1e2:	eef0 9a67 	vmov.f32	s19, s15
 800a1e6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a1ea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a1ee:	2900      	cmp	r1, #0
 800a1f0:	d044      	beq.n	800a27c <_dtoa_r+0x5a4>
 800a1f2:	494e      	ldr	r1, [pc, #312]	; (800a32c <_dtoa_r+0x654>)
 800a1f4:	2000      	movs	r0, #0
 800a1f6:	f7f6 fb49 	bl	800088c <__aeabi_ddiv>
 800a1fa:	ec53 2b19 	vmov	r2, r3, d9
 800a1fe:	f7f6 f863 	bl	80002c8 <__aeabi_dsub>
 800a202:	9d00      	ldr	r5, [sp, #0]
 800a204:	ec41 0b19 	vmov	d9, r0, r1
 800a208:	4649      	mov	r1, r9
 800a20a:	4640      	mov	r0, r8
 800a20c:	f7f6 fcc4 	bl	8000b98 <__aeabi_d2iz>
 800a210:	4606      	mov	r6, r0
 800a212:	f7f6 f9a7 	bl	8000564 <__aeabi_i2d>
 800a216:	4602      	mov	r2, r0
 800a218:	460b      	mov	r3, r1
 800a21a:	4640      	mov	r0, r8
 800a21c:	4649      	mov	r1, r9
 800a21e:	f7f6 f853 	bl	80002c8 <__aeabi_dsub>
 800a222:	3630      	adds	r6, #48	; 0x30
 800a224:	f805 6b01 	strb.w	r6, [r5], #1
 800a228:	ec53 2b19 	vmov	r2, r3, d9
 800a22c:	4680      	mov	r8, r0
 800a22e:	4689      	mov	r9, r1
 800a230:	f7f6 fc74 	bl	8000b1c <__aeabi_dcmplt>
 800a234:	2800      	cmp	r0, #0
 800a236:	d164      	bne.n	800a302 <_dtoa_r+0x62a>
 800a238:	4642      	mov	r2, r8
 800a23a:	464b      	mov	r3, r9
 800a23c:	4937      	ldr	r1, [pc, #220]	; (800a31c <_dtoa_r+0x644>)
 800a23e:	2000      	movs	r0, #0
 800a240:	f7f6 f842 	bl	80002c8 <__aeabi_dsub>
 800a244:	ec53 2b19 	vmov	r2, r3, d9
 800a248:	f7f6 fc68 	bl	8000b1c <__aeabi_dcmplt>
 800a24c:	2800      	cmp	r0, #0
 800a24e:	f040 80b6 	bne.w	800a3be <_dtoa_r+0x6e6>
 800a252:	9b02      	ldr	r3, [sp, #8]
 800a254:	429d      	cmp	r5, r3
 800a256:	f43f af7c 	beq.w	800a152 <_dtoa_r+0x47a>
 800a25a:	4b31      	ldr	r3, [pc, #196]	; (800a320 <_dtoa_r+0x648>)
 800a25c:	ec51 0b19 	vmov	r0, r1, d9
 800a260:	2200      	movs	r2, #0
 800a262:	f7f6 f9e9 	bl	8000638 <__aeabi_dmul>
 800a266:	4b2e      	ldr	r3, [pc, #184]	; (800a320 <_dtoa_r+0x648>)
 800a268:	ec41 0b19 	vmov	d9, r0, r1
 800a26c:	2200      	movs	r2, #0
 800a26e:	4640      	mov	r0, r8
 800a270:	4649      	mov	r1, r9
 800a272:	f7f6 f9e1 	bl	8000638 <__aeabi_dmul>
 800a276:	4680      	mov	r8, r0
 800a278:	4689      	mov	r9, r1
 800a27a:	e7c5      	b.n	800a208 <_dtoa_r+0x530>
 800a27c:	ec51 0b17 	vmov	r0, r1, d7
 800a280:	f7f6 f9da 	bl	8000638 <__aeabi_dmul>
 800a284:	9b02      	ldr	r3, [sp, #8]
 800a286:	9d00      	ldr	r5, [sp, #0]
 800a288:	930f      	str	r3, [sp, #60]	; 0x3c
 800a28a:	ec41 0b19 	vmov	d9, r0, r1
 800a28e:	4649      	mov	r1, r9
 800a290:	4640      	mov	r0, r8
 800a292:	f7f6 fc81 	bl	8000b98 <__aeabi_d2iz>
 800a296:	4606      	mov	r6, r0
 800a298:	f7f6 f964 	bl	8000564 <__aeabi_i2d>
 800a29c:	3630      	adds	r6, #48	; 0x30
 800a29e:	4602      	mov	r2, r0
 800a2a0:	460b      	mov	r3, r1
 800a2a2:	4640      	mov	r0, r8
 800a2a4:	4649      	mov	r1, r9
 800a2a6:	f7f6 f80f 	bl	80002c8 <__aeabi_dsub>
 800a2aa:	f805 6b01 	strb.w	r6, [r5], #1
 800a2ae:	9b02      	ldr	r3, [sp, #8]
 800a2b0:	429d      	cmp	r5, r3
 800a2b2:	4680      	mov	r8, r0
 800a2b4:	4689      	mov	r9, r1
 800a2b6:	f04f 0200 	mov.w	r2, #0
 800a2ba:	d124      	bne.n	800a306 <_dtoa_r+0x62e>
 800a2bc:	4b1b      	ldr	r3, [pc, #108]	; (800a32c <_dtoa_r+0x654>)
 800a2be:	ec51 0b19 	vmov	r0, r1, d9
 800a2c2:	f7f6 f803 	bl	80002cc <__adddf3>
 800a2c6:	4602      	mov	r2, r0
 800a2c8:	460b      	mov	r3, r1
 800a2ca:	4640      	mov	r0, r8
 800a2cc:	4649      	mov	r1, r9
 800a2ce:	f7f6 fc43 	bl	8000b58 <__aeabi_dcmpgt>
 800a2d2:	2800      	cmp	r0, #0
 800a2d4:	d173      	bne.n	800a3be <_dtoa_r+0x6e6>
 800a2d6:	ec53 2b19 	vmov	r2, r3, d9
 800a2da:	4914      	ldr	r1, [pc, #80]	; (800a32c <_dtoa_r+0x654>)
 800a2dc:	2000      	movs	r0, #0
 800a2de:	f7f5 fff3 	bl	80002c8 <__aeabi_dsub>
 800a2e2:	4602      	mov	r2, r0
 800a2e4:	460b      	mov	r3, r1
 800a2e6:	4640      	mov	r0, r8
 800a2e8:	4649      	mov	r1, r9
 800a2ea:	f7f6 fc17 	bl	8000b1c <__aeabi_dcmplt>
 800a2ee:	2800      	cmp	r0, #0
 800a2f0:	f43f af2f 	beq.w	800a152 <_dtoa_r+0x47a>
 800a2f4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a2f6:	1e6b      	subs	r3, r5, #1
 800a2f8:	930f      	str	r3, [sp, #60]	; 0x3c
 800a2fa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a2fe:	2b30      	cmp	r3, #48	; 0x30
 800a300:	d0f8      	beq.n	800a2f4 <_dtoa_r+0x61c>
 800a302:	46bb      	mov	fp, r7
 800a304:	e04a      	b.n	800a39c <_dtoa_r+0x6c4>
 800a306:	4b06      	ldr	r3, [pc, #24]	; (800a320 <_dtoa_r+0x648>)
 800a308:	f7f6 f996 	bl	8000638 <__aeabi_dmul>
 800a30c:	4680      	mov	r8, r0
 800a30e:	4689      	mov	r9, r1
 800a310:	e7bd      	b.n	800a28e <_dtoa_r+0x5b6>
 800a312:	bf00      	nop
 800a314:	0800ca38 	.word	0x0800ca38
 800a318:	0800ca10 	.word	0x0800ca10
 800a31c:	3ff00000 	.word	0x3ff00000
 800a320:	40240000 	.word	0x40240000
 800a324:	401c0000 	.word	0x401c0000
 800a328:	40140000 	.word	0x40140000
 800a32c:	3fe00000 	.word	0x3fe00000
 800a330:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a334:	9d00      	ldr	r5, [sp, #0]
 800a336:	4642      	mov	r2, r8
 800a338:	464b      	mov	r3, r9
 800a33a:	4630      	mov	r0, r6
 800a33c:	4639      	mov	r1, r7
 800a33e:	f7f6 faa5 	bl	800088c <__aeabi_ddiv>
 800a342:	f7f6 fc29 	bl	8000b98 <__aeabi_d2iz>
 800a346:	9001      	str	r0, [sp, #4]
 800a348:	f7f6 f90c 	bl	8000564 <__aeabi_i2d>
 800a34c:	4642      	mov	r2, r8
 800a34e:	464b      	mov	r3, r9
 800a350:	f7f6 f972 	bl	8000638 <__aeabi_dmul>
 800a354:	4602      	mov	r2, r0
 800a356:	460b      	mov	r3, r1
 800a358:	4630      	mov	r0, r6
 800a35a:	4639      	mov	r1, r7
 800a35c:	f7f5 ffb4 	bl	80002c8 <__aeabi_dsub>
 800a360:	9e01      	ldr	r6, [sp, #4]
 800a362:	9f04      	ldr	r7, [sp, #16]
 800a364:	3630      	adds	r6, #48	; 0x30
 800a366:	f805 6b01 	strb.w	r6, [r5], #1
 800a36a:	9e00      	ldr	r6, [sp, #0]
 800a36c:	1bae      	subs	r6, r5, r6
 800a36e:	42b7      	cmp	r7, r6
 800a370:	4602      	mov	r2, r0
 800a372:	460b      	mov	r3, r1
 800a374:	d134      	bne.n	800a3e0 <_dtoa_r+0x708>
 800a376:	f7f5 ffa9 	bl	80002cc <__adddf3>
 800a37a:	4642      	mov	r2, r8
 800a37c:	464b      	mov	r3, r9
 800a37e:	4606      	mov	r6, r0
 800a380:	460f      	mov	r7, r1
 800a382:	f7f6 fbe9 	bl	8000b58 <__aeabi_dcmpgt>
 800a386:	b9c8      	cbnz	r0, 800a3bc <_dtoa_r+0x6e4>
 800a388:	4642      	mov	r2, r8
 800a38a:	464b      	mov	r3, r9
 800a38c:	4630      	mov	r0, r6
 800a38e:	4639      	mov	r1, r7
 800a390:	f7f6 fbba 	bl	8000b08 <__aeabi_dcmpeq>
 800a394:	b110      	cbz	r0, 800a39c <_dtoa_r+0x6c4>
 800a396:	9b01      	ldr	r3, [sp, #4]
 800a398:	07db      	lsls	r3, r3, #31
 800a39a:	d40f      	bmi.n	800a3bc <_dtoa_r+0x6e4>
 800a39c:	4651      	mov	r1, sl
 800a39e:	4620      	mov	r0, r4
 800a3a0:	f000 fe82 	bl	800b0a8 <_Bfree>
 800a3a4:	2300      	movs	r3, #0
 800a3a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a3a8:	702b      	strb	r3, [r5, #0]
 800a3aa:	f10b 0301 	add.w	r3, fp, #1
 800a3ae:	6013      	str	r3, [r2, #0]
 800a3b0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	f43f ace2 	beq.w	8009d7c <_dtoa_r+0xa4>
 800a3b8:	601d      	str	r5, [r3, #0]
 800a3ba:	e4df      	b.n	8009d7c <_dtoa_r+0xa4>
 800a3bc:	465f      	mov	r7, fp
 800a3be:	462b      	mov	r3, r5
 800a3c0:	461d      	mov	r5, r3
 800a3c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a3c6:	2a39      	cmp	r2, #57	; 0x39
 800a3c8:	d106      	bne.n	800a3d8 <_dtoa_r+0x700>
 800a3ca:	9a00      	ldr	r2, [sp, #0]
 800a3cc:	429a      	cmp	r2, r3
 800a3ce:	d1f7      	bne.n	800a3c0 <_dtoa_r+0x6e8>
 800a3d0:	9900      	ldr	r1, [sp, #0]
 800a3d2:	2230      	movs	r2, #48	; 0x30
 800a3d4:	3701      	adds	r7, #1
 800a3d6:	700a      	strb	r2, [r1, #0]
 800a3d8:	781a      	ldrb	r2, [r3, #0]
 800a3da:	3201      	adds	r2, #1
 800a3dc:	701a      	strb	r2, [r3, #0]
 800a3de:	e790      	b.n	800a302 <_dtoa_r+0x62a>
 800a3e0:	4ba3      	ldr	r3, [pc, #652]	; (800a670 <_dtoa_r+0x998>)
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	f7f6 f928 	bl	8000638 <__aeabi_dmul>
 800a3e8:	2200      	movs	r2, #0
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	4606      	mov	r6, r0
 800a3ee:	460f      	mov	r7, r1
 800a3f0:	f7f6 fb8a 	bl	8000b08 <__aeabi_dcmpeq>
 800a3f4:	2800      	cmp	r0, #0
 800a3f6:	d09e      	beq.n	800a336 <_dtoa_r+0x65e>
 800a3f8:	e7d0      	b.n	800a39c <_dtoa_r+0x6c4>
 800a3fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a3fc:	2a00      	cmp	r2, #0
 800a3fe:	f000 80ca 	beq.w	800a596 <_dtoa_r+0x8be>
 800a402:	9a07      	ldr	r2, [sp, #28]
 800a404:	2a01      	cmp	r2, #1
 800a406:	f300 80ad 	bgt.w	800a564 <_dtoa_r+0x88c>
 800a40a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a40c:	2a00      	cmp	r2, #0
 800a40e:	f000 80a5 	beq.w	800a55c <_dtoa_r+0x884>
 800a412:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a416:	9e08      	ldr	r6, [sp, #32]
 800a418:	9d05      	ldr	r5, [sp, #20]
 800a41a:	9a05      	ldr	r2, [sp, #20]
 800a41c:	441a      	add	r2, r3
 800a41e:	9205      	str	r2, [sp, #20]
 800a420:	9a06      	ldr	r2, [sp, #24]
 800a422:	2101      	movs	r1, #1
 800a424:	441a      	add	r2, r3
 800a426:	4620      	mov	r0, r4
 800a428:	9206      	str	r2, [sp, #24]
 800a42a:	f000 ff3d 	bl	800b2a8 <__i2b>
 800a42e:	4607      	mov	r7, r0
 800a430:	b165      	cbz	r5, 800a44c <_dtoa_r+0x774>
 800a432:	9b06      	ldr	r3, [sp, #24]
 800a434:	2b00      	cmp	r3, #0
 800a436:	dd09      	ble.n	800a44c <_dtoa_r+0x774>
 800a438:	42ab      	cmp	r3, r5
 800a43a:	9a05      	ldr	r2, [sp, #20]
 800a43c:	bfa8      	it	ge
 800a43e:	462b      	movge	r3, r5
 800a440:	1ad2      	subs	r2, r2, r3
 800a442:	9205      	str	r2, [sp, #20]
 800a444:	9a06      	ldr	r2, [sp, #24]
 800a446:	1aed      	subs	r5, r5, r3
 800a448:	1ad3      	subs	r3, r2, r3
 800a44a:	9306      	str	r3, [sp, #24]
 800a44c:	9b08      	ldr	r3, [sp, #32]
 800a44e:	b1f3      	cbz	r3, 800a48e <_dtoa_r+0x7b6>
 800a450:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a452:	2b00      	cmp	r3, #0
 800a454:	f000 80a3 	beq.w	800a59e <_dtoa_r+0x8c6>
 800a458:	2e00      	cmp	r6, #0
 800a45a:	dd10      	ble.n	800a47e <_dtoa_r+0x7a6>
 800a45c:	4639      	mov	r1, r7
 800a45e:	4632      	mov	r2, r6
 800a460:	4620      	mov	r0, r4
 800a462:	f000 ffe1 	bl	800b428 <__pow5mult>
 800a466:	4652      	mov	r2, sl
 800a468:	4601      	mov	r1, r0
 800a46a:	4607      	mov	r7, r0
 800a46c:	4620      	mov	r0, r4
 800a46e:	f000 ff31 	bl	800b2d4 <__multiply>
 800a472:	4651      	mov	r1, sl
 800a474:	4680      	mov	r8, r0
 800a476:	4620      	mov	r0, r4
 800a478:	f000 fe16 	bl	800b0a8 <_Bfree>
 800a47c:	46c2      	mov	sl, r8
 800a47e:	9b08      	ldr	r3, [sp, #32]
 800a480:	1b9a      	subs	r2, r3, r6
 800a482:	d004      	beq.n	800a48e <_dtoa_r+0x7b6>
 800a484:	4651      	mov	r1, sl
 800a486:	4620      	mov	r0, r4
 800a488:	f000 ffce 	bl	800b428 <__pow5mult>
 800a48c:	4682      	mov	sl, r0
 800a48e:	2101      	movs	r1, #1
 800a490:	4620      	mov	r0, r4
 800a492:	f000 ff09 	bl	800b2a8 <__i2b>
 800a496:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a498:	2b00      	cmp	r3, #0
 800a49a:	4606      	mov	r6, r0
 800a49c:	f340 8081 	ble.w	800a5a2 <_dtoa_r+0x8ca>
 800a4a0:	461a      	mov	r2, r3
 800a4a2:	4601      	mov	r1, r0
 800a4a4:	4620      	mov	r0, r4
 800a4a6:	f000 ffbf 	bl	800b428 <__pow5mult>
 800a4aa:	9b07      	ldr	r3, [sp, #28]
 800a4ac:	2b01      	cmp	r3, #1
 800a4ae:	4606      	mov	r6, r0
 800a4b0:	dd7a      	ble.n	800a5a8 <_dtoa_r+0x8d0>
 800a4b2:	f04f 0800 	mov.w	r8, #0
 800a4b6:	6933      	ldr	r3, [r6, #16]
 800a4b8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a4bc:	6918      	ldr	r0, [r3, #16]
 800a4be:	f000 fea5 	bl	800b20c <__hi0bits>
 800a4c2:	f1c0 0020 	rsb	r0, r0, #32
 800a4c6:	9b06      	ldr	r3, [sp, #24]
 800a4c8:	4418      	add	r0, r3
 800a4ca:	f010 001f 	ands.w	r0, r0, #31
 800a4ce:	f000 8094 	beq.w	800a5fa <_dtoa_r+0x922>
 800a4d2:	f1c0 0320 	rsb	r3, r0, #32
 800a4d6:	2b04      	cmp	r3, #4
 800a4d8:	f340 8085 	ble.w	800a5e6 <_dtoa_r+0x90e>
 800a4dc:	9b05      	ldr	r3, [sp, #20]
 800a4de:	f1c0 001c 	rsb	r0, r0, #28
 800a4e2:	4403      	add	r3, r0
 800a4e4:	9305      	str	r3, [sp, #20]
 800a4e6:	9b06      	ldr	r3, [sp, #24]
 800a4e8:	4403      	add	r3, r0
 800a4ea:	4405      	add	r5, r0
 800a4ec:	9306      	str	r3, [sp, #24]
 800a4ee:	9b05      	ldr	r3, [sp, #20]
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	dd05      	ble.n	800a500 <_dtoa_r+0x828>
 800a4f4:	4651      	mov	r1, sl
 800a4f6:	461a      	mov	r2, r3
 800a4f8:	4620      	mov	r0, r4
 800a4fa:	f000 ffef 	bl	800b4dc <__lshift>
 800a4fe:	4682      	mov	sl, r0
 800a500:	9b06      	ldr	r3, [sp, #24]
 800a502:	2b00      	cmp	r3, #0
 800a504:	dd05      	ble.n	800a512 <_dtoa_r+0x83a>
 800a506:	4631      	mov	r1, r6
 800a508:	461a      	mov	r2, r3
 800a50a:	4620      	mov	r0, r4
 800a50c:	f000 ffe6 	bl	800b4dc <__lshift>
 800a510:	4606      	mov	r6, r0
 800a512:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a514:	2b00      	cmp	r3, #0
 800a516:	d072      	beq.n	800a5fe <_dtoa_r+0x926>
 800a518:	4631      	mov	r1, r6
 800a51a:	4650      	mov	r0, sl
 800a51c:	f001 f84a 	bl	800b5b4 <__mcmp>
 800a520:	2800      	cmp	r0, #0
 800a522:	da6c      	bge.n	800a5fe <_dtoa_r+0x926>
 800a524:	2300      	movs	r3, #0
 800a526:	4651      	mov	r1, sl
 800a528:	220a      	movs	r2, #10
 800a52a:	4620      	mov	r0, r4
 800a52c:	f000 fdde 	bl	800b0ec <__multadd>
 800a530:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a532:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a536:	4682      	mov	sl, r0
 800a538:	2b00      	cmp	r3, #0
 800a53a:	f000 81b0 	beq.w	800a89e <_dtoa_r+0xbc6>
 800a53e:	2300      	movs	r3, #0
 800a540:	4639      	mov	r1, r7
 800a542:	220a      	movs	r2, #10
 800a544:	4620      	mov	r0, r4
 800a546:	f000 fdd1 	bl	800b0ec <__multadd>
 800a54a:	9b01      	ldr	r3, [sp, #4]
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	4607      	mov	r7, r0
 800a550:	f300 8096 	bgt.w	800a680 <_dtoa_r+0x9a8>
 800a554:	9b07      	ldr	r3, [sp, #28]
 800a556:	2b02      	cmp	r3, #2
 800a558:	dc59      	bgt.n	800a60e <_dtoa_r+0x936>
 800a55a:	e091      	b.n	800a680 <_dtoa_r+0x9a8>
 800a55c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a55e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a562:	e758      	b.n	800a416 <_dtoa_r+0x73e>
 800a564:	9b04      	ldr	r3, [sp, #16]
 800a566:	1e5e      	subs	r6, r3, #1
 800a568:	9b08      	ldr	r3, [sp, #32]
 800a56a:	42b3      	cmp	r3, r6
 800a56c:	bfbf      	itttt	lt
 800a56e:	9b08      	ldrlt	r3, [sp, #32]
 800a570:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800a572:	9608      	strlt	r6, [sp, #32]
 800a574:	1af3      	sublt	r3, r6, r3
 800a576:	bfb4      	ite	lt
 800a578:	18d2      	addlt	r2, r2, r3
 800a57a:	1b9e      	subge	r6, r3, r6
 800a57c:	9b04      	ldr	r3, [sp, #16]
 800a57e:	bfbc      	itt	lt
 800a580:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800a582:	2600      	movlt	r6, #0
 800a584:	2b00      	cmp	r3, #0
 800a586:	bfb7      	itett	lt
 800a588:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800a58c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800a590:	1a9d      	sublt	r5, r3, r2
 800a592:	2300      	movlt	r3, #0
 800a594:	e741      	b.n	800a41a <_dtoa_r+0x742>
 800a596:	9e08      	ldr	r6, [sp, #32]
 800a598:	9d05      	ldr	r5, [sp, #20]
 800a59a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a59c:	e748      	b.n	800a430 <_dtoa_r+0x758>
 800a59e:	9a08      	ldr	r2, [sp, #32]
 800a5a0:	e770      	b.n	800a484 <_dtoa_r+0x7ac>
 800a5a2:	9b07      	ldr	r3, [sp, #28]
 800a5a4:	2b01      	cmp	r3, #1
 800a5a6:	dc19      	bgt.n	800a5dc <_dtoa_r+0x904>
 800a5a8:	9b02      	ldr	r3, [sp, #8]
 800a5aa:	b9bb      	cbnz	r3, 800a5dc <_dtoa_r+0x904>
 800a5ac:	9b03      	ldr	r3, [sp, #12]
 800a5ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a5b2:	b99b      	cbnz	r3, 800a5dc <_dtoa_r+0x904>
 800a5b4:	9b03      	ldr	r3, [sp, #12]
 800a5b6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a5ba:	0d1b      	lsrs	r3, r3, #20
 800a5bc:	051b      	lsls	r3, r3, #20
 800a5be:	b183      	cbz	r3, 800a5e2 <_dtoa_r+0x90a>
 800a5c0:	9b05      	ldr	r3, [sp, #20]
 800a5c2:	3301      	adds	r3, #1
 800a5c4:	9305      	str	r3, [sp, #20]
 800a5c6:	9b06      	ldr	r3, [sp, #24]
 800a5c8:	3301      	adds	r3, #1
 800a5ca:	9306      	str	r3, [sp, #24]
 800a5cc:	f04f 0801 	mov.w	r8, #1
 800a5d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	f47f af6f 	bne.w	800a4b6 <_dtoa_r+0x7de>
 800a5d8:	2001      	movs	r0, #1
 800a5da:	e774      	b.n	800a4c6 <_dtoa_r+0x7ee>
 800a5dc:	f04f 0800 	mov.w	r8, #0
 800a5e0:	e7f6      	b.n	800a5d0 <_dtoa_r+0x8f8>
 800a5e2:	4698      	mov	r8, r3
 800a5e4:	e7f4      	b.n	800a5d0 <_dtoa_r+0x8f8>
 800a5e6:	d082      	beq.n	800a4ee <_dtoa_r+0x816>
 800a5e8:	9a05      	ldr	r2, [sp, #20]
 800a5ea:	331c      	adds	r3, #28
 800a5ec:	441a      	add	r2, r3
 800a5ee:	9205      	str	r2, [sp, #20]
 800a5f0:	9a06      	ldr	r2, [sp, #24]
 800a5f2:	441a      	add	r2, r3
 800a5f4:	441d      	add	r5, r3
 800a5f6:	9206      	str	r2, [sp, #24]
 800a5f8:	e779      	b.n	800a4ee <_dtoa_r+0x816>
 800a5fa:	4603      	mov	r3, r0
 800a5fc:	e7f4      	b.n	800a5e8 <_dtoa_r+0x910>
 800a5fe:	9b04      	ldr	r3, [sp, #16]
 800a600:	2b00      	cmp	r3, #0
 800a602:	dc37      	bgt.n	800a674 <_dtoa_r+0x99c>
 800a604:	9b07      	ldr	r3, [sp, #28]
 800a606:	2b02      	cmp	r3, #2
 800a608:	dd34      	ble.n	800a674 <_dtoa_r+0x99c>
 800a60a:	9b04      	ldr	r3, [sp, #16]
 800a60c:	9301      	str	r3, [sp, #4]
 800a60e:	9b01      	ldr	r3, [sp, #4]
 800a610:	b963      	cbnz	r3, 800a62c <_dtoa_r+0x954>
 800a612:	4631      	mov	r1, r6
 800a614:	2205      	movs	r2, #5
 800a616:	4620      	mov	r0, r4
 800a618:	f000 fd68 	bl	800b0ec <__multadd>
 800a61c:	4601      	mov	r1, r0
 800a61e:	4606      	mov	r6, r0
 800a620:	4650      	mov	r0, sl
 800a622:	f000 ffc7 	bl	800b5b4 <__mcmp>
 800a626:	2800      	cmp	r0, #0
 800a628:	f73f adbb 	bgt.w	800a1a2 <_dtoa_r+0x4ca>
 800a62c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a62e:	9d00      	ldr	r5, [sp, #0]
 800a630:	ea6f 0b03 	mvn.w	fp, r3
 800a634:	f04f 0800 	mov.w	r8, #0
 800a638:	4631      	mov	r1, r6
 800a63a:	4620      	mov	r0, r4
 800a63c:	f000 fd34 	bl	800b0a8 <_Bfree>
 800a640:	2f00      	cmp	r7, #0
 800a642:	f43f aeab 	beq.w	800a39c <_dtoa_r+0x6c4>
 800a646:	f1b8 0f00 	cmp.w	r8, #0
 800a64a:	d005      	beq.n	800a658 <_dtoa_r+0x980>
 800a64c:	45b8      	cmp	r8, r7
 800a64e:	d003      	beq.n	800a658 <_dtoa_r+0x980>
 800a650:	4641      	mov	r1, r8
 800a652:	4620      	mov	r0, r4
 800a654:	f000 fd28 	bl	800b0a8 <_Bfree>
 800a658:	4639      	mov	r1, r7
 800a65a:	4620      	mov	r0, r4
 800a65c:	f000 fd24 	bl	800b0a8 <_Bfree>
 800a660:	e69c      	b.n	800a39c <_dtoa_r+0x6c4>
 800a662:	2600      	movs	r6, #0
 800a664:	4637      	mov	r7, r6
 800a666:	e7e1      	b.n	800a62c <_dtoa_r+0x954>
 800a668:	46bb      	mov	fp, r7
 800a66a:	4637      	mov	r7, r6
 800a66c:	e599      	b.n	800a1a2 <_dtoa_r+0x4ca>
 800a66e:	bf00      	nop
 800a670:	40240000 	.word	0x40240000
 800a674:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a676:	2b00      	cmp	r3, #0
 800a678:	f000 80c8 	beq.w	800a80c <_dtoa_r+0xb34>
 800a67c:	9b04      	ldr	r3, [sp, #16]
 800a67e:	9301      	str	r3, [sp, #4]
 800a680:	2d00      	cmp	r5, #0
 800a682:	dd05      	ble.n	800a690 <_dtoa_r+0x9b8>
 800a684:	4639      	mov	r1, r7
 800a686:	462a      	mov	r2, r5
 800a688:	4620      	mov	r0, r4
 800a68a:	f000 ff27 	bl	800b4dc <__lshift>
 800a68e:	4607      	mov	r7, r0
 800a690:	f1b8 0f00 	cmp.w	r8, #0
 800a694:	d05b      	beq.n	800a74e <_dtoa_r+0xa76>
 800a696:	6879      	ldr	r1, [r7, #4]
 800a698:	4620      	mov	r0, r4
 800a69a:	f000 fcc5 	bl	800b028 <_Balloc>
 800a69e:	4605      	mov	r5, r0
 800a6a0:	b928      	cbnz	r0, 800a6ae <_dtoa_r+0x9d6>
 800a6a2:	4b83      	ldr	r3, [pc, #524]	; (800a8b0 <_dtoa_r+0xbd8>)
 800a6a4:	4602      	mov	r2, r0
 800a6a6:	f240 21ef 	movw	r1, #751	; 0x2ef
 800a6aa:	f7ff bb2e 	b.w	8009d0a <_dtoa_r+0x32>
 800a6ae:	693a      	ldr	r2, [r7, #16]
 800a6b0:	3202      	adds	r2, #2
 800a6b2:	0092      	lsls	r2, r2, #2
 800a6b4:	f107 010c 	add.w	r1, r7, #12
 800a6b8:	300c      	adds	r0, #12
 800a6ba:	f7ff fa66 	bl	8009b8a <memcpy>
 800a6be:	2201      	movs	r2, #1
 800a6c0:	4629      	mov	r1, r5
 800a6c2:	4620      	mov	r0, r4
 800a6c4:	f000 ff0a 	bl	800b4dc <__lshift>
 800a6c8:	9b00      	ldr	r3, [sp, #0]
 800a6ca:	3301      	adds	r3, #1
 800a6cc:	9304      	str	r3, [sp, #16]
 800a6ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a6d2:	4413      	add	r3, r2
 800a6d4:	9308      	str	r3, [sp, #32]
 800a6d6:	9b02      	ldr	r3, [sp, #8]
 800a6d8:	f003 0301 	and.w	r3, r3, #1
 800a6dc:	46b8      	mov	r8, r7
 800a6de:	9306      	str	r3, [sp, #24]
 800a6e0:	4607      	mov	r7, r0
 800a6e2:	9b04      	ldr	r3, [sp, #16]
 800a6e4:	4631      	mov	r1, r6
 800a6e6:	3b01      	subs	r3, #1
 800a6e8:	4650      	mov	r0, sl
 800a6ea:	9301      	str	r3, [sp, #4]
 800a6ec:	f7ff fa6a 	bl	8009bc4 <quorem>
 800a6f0:	4641      	mov	r1, r8
 800a6f2:	9002      	str	r0, [sp, #8]
 800a6f4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a6f8:	4650      	mov	r0, sl
 800a6fa:	f000 ff5b 	bl	800b5b4 <__mcmp>
 800a6fe:	463a      	mov	r2, r7
 800a700:	9005      	str	r0, [sp, #20]
 800a702:	4631      	mov	r1, r6
 800a704:	4620      	mov	r0, r4
 800a706:	f000 ff71 	bl	800b5ec <__mdiff>
 800a70a:	68c2      	ldr	r2, [r0, #12]
 800a70c:	4605      	mov	r5, r0
 800a70e:	bb02      	cbnz	r2, 800a752 <_dtoa_r+0xa7a>
 800a710:	4601      	mov	r1, r0
 800a712:	4650      	mov	r0, sl
 800a714:	f000 ff4e 	bl	800b5b4 <__mcmp>
 800a718:	4602      	mov	r2, r0
 800a71a:	4629      	mov	r1, r5
 800a71c:	4620      	mov	r0, r4
 800a71e:	9209      	str	r2, [sp, #36]	; 0x24
 800a720:	f000 fcc2 	bl	800b0a8 <_Bfree>
 800a724:	9b07      	ldr	r3, [sp, #28]
 800a726:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a728:	9d04      	ldr	r5, [sp, #16]
 800a72a:	ea43 0102 	orr.w	r1, r3, r2
 800a72e:	9b06      	ldr	r3, [sp, #24]
 800a730:	4319      	orrs	r1, r3
 800a732:	d110      	bne.n	800a756 <_dtoa_r+0xa7e>
 800a734:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a738:	d029      	beq.n	800a78e <_dtoa_r+0xab6>
 800a73a:	9b05      	ldr	r3, [sp, #20]
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	dd02      	ble.n	800a746 <_dtoa_r+0xa6e>
 800a740:	9b02      	ldr	r3, [sp, #8]
 800a742:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800a746:	9b01      	ldr	r3, [sp, #4]
 800a748:	f883 9000 	strb.w	r9, [r3]
 800a74c:	e774      	b.n	800a638 <_dtoa_r+0x960>
 800a74e:	4638      	mov	r0, r7
 800a750:	e7ba      	b.n	800a6c8 <_dtoa_r+0x9f0>
 800a752:	2201      	movs	r2, #1
 800a754:	e7e1      	b.n	800a71a <_dtoa_r+0xa42>
 800a756:	9b05      	ldr	r3, [sp, #20]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	db04      	blt.n	800a766 <_dtoa_r+0xa8e>
 800a75c:	9907      	ldr	r1, [sp, #28]
 800a75e:	430b      	orrs	r3, r1
 800a760:	9906      	ldr	r1, [sp, #24]
 800a762:	430b      	orrs	r3, r1
 800a764:	d120      	bne.n	800a7a8 <_dtoa_r+0xad0>
 800a766:	2a00      	cmp	r2, #0
 800a768:	dded      	ble.n	800a746 <_dtoa_r+0xa6e>
 800a76a:	4651      	mov	r1, sl
 800a76c:	2201      	movs	r2, #1
 800a76e:	4620      	mov	r0, r4
 800a770:	f000 feb4 	bl	800b4dc <__lshift>
 800a774:	4631      	mov	r1, r6
 800a776:	4682      	mov	sl, r0
 800a778:	f000 ff1c 	bl	800b5b4 <__mcmp>
 800a77c:	2800      	cmp	r0, #0
 800a77e:	dc03      	bgt.n	800a788 <_dtoa_r+0xab0>
 800a780:	d1e1      	bne.n	800a746 <_dtoa_r+0xa6e>
 800a782:	f019 0f01 	tst.w	r9, #1
 800a786:	d0de      	beq.n	800a746 <_dtoa_r+0xa6e>
 800a788:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a78c:	d1d8      	bne.n	800a740 <_dtoa_r+0xa68>
 800a78e:	9a01      	ldr	r2, [sp, #4]
 800a790:	2339      	movs	r3, #57	; 0x39
 800a792:	7013      	strb	r3, [r2, #0]
 800a794:	462b      	mov	r3, r5
 800a796:	461d      	mov	r5, r3
 800a798:	3b01      	subs	r3, #1
 800a79a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a79e:	2a39      	cmp	r2, #57	; 0x39
 800a7a0:	d06c      	beq.n	800a87c <_dtoa_r+0xba4>
 800a7a2:	3201      	adds	r2, #1
 800a7a4:	701a      	strb	r2, [r3, #0]
 800a7a6:	e747      	b.n	800a638 <_dtoa_r+0x960>
 800a7a8:	2a00      	cmp	r2, #0
 800a7aa:	dd07      	ble.n	800a7bc <_dtoa_r+0xae4>
 800a7ac:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a7b0:	d0ed      	beq.n	800a78e <_dtoa_r+0xab6>
 800a7b2:	9a01      	ldr	r2, [sp, #4]
 800a7b4:	f109 0301 	add.w	r3, r9, #1
 800a7b8:	7013      	strb	r3, [r2, #0]
 800a7ba:	e73d      	b.n	800a638 <_dtoa_r+0x960>
 800a7bc:	9b04      	ldr	r3, [sp, #16]
 800a7be:	9a08      	ldr	r2, [sp, #32]
 800a7c0:	f803 9c01 	strb.w	r9, [r3, #-1]
 800a7c4:	4293      	cmp	r3, r2
 800a7c6:	d043      	beq.n	800a850 <_dtoa_r+0xb78>
 800a7c8:	4651      	mov	r1, sl
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	220a      	movs	r2, #10
 800a7ce:	4620      	mov	r0, r4
 800a7d0:	f000 fc8c 	bl	800b0ec <__multadd>
 800a7d4:	45b8      	cmp	r8, r7
 800a7d6:	4682      	mov	sl, r0
 800a7d8:	f04f 0300 	mov.w	r3, #0
 800a7dc:	f04f 020a 	mov.w	r2, #10
 800a7e0:	4641      	mov	r1, r8
 800a7e2:	4620      	mov	r0, r4
 800a7e4:	d107      	bne.n	800a7f6 <_dtoa_r+0xb1e>
 800a7e6:	f000 fc81 	bl	800b0ec <__multadd>
 800a7ea:	4680      	mov	r8, r0
 800a7ec:	4607      	mov	r7, r0
 800a7ee:	9b04      	ldr	r3, [sp, #16]
 800a7f0:	3301      	adds	r3, #1
 800a7f2:	9304      	str	r3, [sp, #16]
 800a7f4:	e775      	b.n	800a6e2 <_dtoa_r+0xa0a>
 800a7f6:	f000 fc79 	bl	800b0ec <__multadd>
 800a7fa:	4639      	mov	r1, r7
 800a7fc:	4680      	mov	r8, r0
 800a7fe:	2300      	movs	r3, #0
 800a800:	220a      	movs	r2, #10
 800a802:	4620      	mov	r0, r4
 800a804:	f000 fc72 	bl	800b0ec <__multadd>
 800a808:	4607      	mov	r7, r0
 800a80a:	e7f0      	b.n	800a7ee <_dtoa_r+0xb16>
 800a80c:	9b04      	ldr	r3, [sp, #16]
 800a80e:	9301      	str	r3, [sp, #4]
 800a810:	9d00      	ldr	r5, [sp, #0]
 800a812:	4631      	mov	r1, r6
 800a814:	4650      	mov	r0, sl
 800a816:	f7ff f9d5 	bl	8009bc4 <quorem>
 800a81a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a81e:	9b00      	ldr	r3, [sp, #0]
 800a820:	f805 9b01 	strb.w	r9, [r5], #1
 800a824:	1aea      	subs	r2, r5, r3
 800a826:	9b01      	ldr	r3, [sp, #4]
 800a828:	4293      	cmp	r3, r2
 800a82a:	dd07      	ble.n	800a83c <_dtoa_r+0xb64>
 800a82c:	4651      	mov	r1, sl
 800a82e:	2300      	movs	r3, #0
 800a830:	220a      	movs	r2, #10
 800a832:	4620      	mov	r0, r4
 800a834:	f000 fc5a 	bl	800b0ec <__multadd>
 800a838:	4682      	mov	sl, r0
 800a83a:	e7ea      	b.n	800a812 <_dtoa_r+0xb3a>
 800a83c:	9b01      	ldr	r3, [sp, #4]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	bfc8      	it	gt
 800a842:	461d      	movgt	r5, r3
 800a844:	9b00      	ldr	r3, [sp, #0]
 800a846:	bfd8      	it	le
 800a848:	2501      	movle	r5, #1
 800a84a:	441d      	add	r5, r3
 800a84c:	f04f 0800 	mov.w	r8, #0
 800a850:	4651      	mov	r1, sl
 800a852:	2201      	movs	r2, #1
 800a854:	4620      	mov	r0, r4
 800a856:	f000 fe41 	bl	800b4dc <__lshift>
 800a85a:	4631      	mov	r1, r6
 800a85c:	4682      	mov	sl, r0
 800a85e:	f000 fea9 	bl	800b5b4 <__mcmp>
 800a862:	2800      	cmp	r0, #0
 800a864:	dc96      	bgt.n	800a794 <_dtoa_r+0xabc>
 800a866:	d102      	bne.n	800a86e <_dtoa_r+0xb96>
 800a868:	f019 0f01 	tst.w	r9, #1
 800a86c:	d192      	bne.n	800a794 <_dtoa_r+0xabc>
 800a86e:	462b      	mov	r3, r5
 800a870:	461d      	mov	r5, r3
 800a872:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a876:	2a30      	cmp	r2, #48	; 0x30
 800a878:	d0fa      	beq.n	800a870 <_dtoa_r+0xb98>
 800a87a:	e6dd      	b.n	800a638 <_dtoa_r+0x960>
 800a87c:	9a00      	ldr	r2, [sp, #0]
 800a87e:	429a      	cmp	r2, r3
 800a880:	d189      	bne.n	800a796 <_dtoa_r+0xabe>
 800a882:	f10b 0b01 	add.w	fp, fp, #1
 800a886:	2331      	movs	r3, #49	; 0x31
 800a888:	e796      	b.n	800a7b8 <_dtoa_r+0xae0>
 800a88a:	4b0a      	ldr	r3, [pc, #40]	; (800a8b4 <_dtoa_r+0xbdc>)
 800a88c:	f7ff ba99 	b.w	8009dc2 <_dtoa_r+0xea>
 800a890:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a892:	2b00      	cmp	r3, #0
 800a894:	f47f aa6d 	bne.w	8009d72 <_dtoa_r+0x9a>
 800a898:	4b07      	ldr	r3, [pc, #28]	; (800a8b8 <_dtoa_r+0xbe0>)
 800a89a:	f7ff ba92 	b.w	8009dc2 <_dtoa_r+0xea>
 800a89e:	9b01      	ldr	r3, [sp, #4]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	dcb5      	bgt.n	800a810 <_dtoa_r+0xb38>
 800a8a4:	9b07      	ldr	r3, [sp, #28]
 800a8a6:	2b02      	cmp	r3, #2
 800a8a8:	f73f aeb1 	bgt.w	800a60e <_dtoa_r+0x936>
 800a8ac:	e7b0      	b.n	800a810 <_dtoa_r+0xb38>
 800a8ae:	bf00      	nop
 800a8b0:	0800c941 	.word	0x0800c941
 800a8b4:	0800c899 	.word	0x0800c899
 800a8b8:	0800c8c5 	.word	0x0800c8c5

0800a8bc <_free_r>:
 800a8bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a8be:	2900      	cmp	r1, #0
 800a8c0:	d044      	beq.n	800a94c <_free_r+0x90>
 800a8c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a8c6:	9001      	str	r0, [sp, #4]
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	f1a1 0404 	sub.w	r4, r1, #4
 800a8ce:	bfb8      	it	lt
 800a8d0:	18e4      	addlt	r4, r4, r3
 800a8d2:	f7fd fa17 	bl	8007d04 <__malloc_lock>
 800a8d6:	4a1e      	ldr	r2, [pc, #120]	; (800a950 <_free_r+0x94>)
 800a8d8:	9801      	ldr	r0, [sp, #4]
 800a8da:	6813      	ldr	r3, [r2, #0]
 800a8dc:	b933      	cbnz	r3, 800a8ec <_free_r+0x30>
 800a8de:	6063      	str	r3, [r4, #4]
 800a8e0:	6014      	str	r4, [r2, #0]
 800a8e2:	b003      	add	sp, #12
 800a8e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a8e8:	f7fd ba12 	b.w	8007d10 <__malloc_unlock>
 800a8ec:	42a3      	cmp	r3, r4
 800a8ee:	d908      	bls.n	800a902 <_free_r+0x46>
 800a8f0:	6825      	ldr	r5, [r4, #0]
 800a8f2:	1961      	adds	r1, r4, r5
 800a8f4:	428b      	cmp	r3, r1
 800a8f6:	bf01      	itttt	eq
 800a8f8:	6819      	ldreq	r1, [r3, #0]
 800a8fa:	685b      	ldreq	r3, [r3, #4]
 800a8fc:	1949      	addeq	r1, r1, r5
 800a8fe:	6021      	streq	r1, [r4, #0]
 800a900:	e7ed      	b.n	800a8de <_free_r+0x22>
 800a902:	461a      	mov	r2, r3
 800a904:	685b      	ldr	r3, [r3, #4]
 800a906:	b10b      	cbz	r3, 800a90c <_free_r+0x50>
 800a908:	42a3      	cmp	r3, r4
 800a90a:	d9fa      	bls.n	800a902 <_free_r+0x46>
 800a90c:	6811      	ldr	r1, [r2, #0]
 800a90e:	1855      	adds	r5, r2, r1
 800a910:	42a5      	cmp	r5, r4
 800a912:	d10b      	bne.n	800a92c <_free_r+0x70>
 800a914:	6824      	ldr	r4, [r4, #0]
 800a916:	4421      	add	r1, r4
 800a918:	1854      	adds	r4, r2, r1
 800a91a:	42a3      	cmp	r3, r4
 800a91c:	6011      	str	r1, [r2, #0]
 800a91e:	d1e0      	bne.n	800a8e2 <_free_r+0x26>
 800a920:	681c      	ldr	r4, [r3, #0]
 800a922:	685b      	ldr	r3, [r3, #4]
 800a924:	6053      	str	r3, [r2, #4]
 800a926:	440c      	add	r4, r1
 800a928:	6014      	str	r4, [r2, #0]
 800a92a:	e7da      	b.n	800a8e2 <_free_r+0x26>
 800a92c:	d902      	bls.n	800a934 <_free_r+0x78>
 800a92e:	230c      	movs	r3, #12
 800a930:	6003      	str	r3, [r0, #0]
 800a932:	e7d6      	b.n	800a8e2 <_free_r+0x26>
 800a934:	6825      	ldr	r5, [r4, #0]
 800a936:	1961      	adds	r1, r4, r5
 800a938:	428b      	cmp	r3, r1
 800a93a:	bf04      	itt	eq
 800a93c:	6819      	ldreq	r1, [r3, #0]
 800a93e:	685b      	ldreq	r3, [r3, #4]
 800a940:	6063      	str	r3, [r4, #4]
 800a942:	bf04      	itt	eq
 800a944:	1949      	addeq	r1, r1, r5
 800a946:	6021      	streq	r1, [r4, #0]
 800a948:	6054      	str	r4, [r2, #4]
 800a94a:	e7ca      	b.n	800a8e2 <_free_r+0x26>
 800a94c:	b003      	add	sp, #12
 800a94e:	bd30      	pop	{r4, r5, pc}
 800a950:	20002b68 	.word	0x20002b68

0800a954 <rshift>:
 800a954:	6903      	ldr	r3, [r0, #16]
 800a956:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a95a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a95e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a962:	f100 0414 	add.w	r4, r0, #20
 800a966:	dd45      	ble.n	800a9f4 <rshift+0xa0>
 800a968:	f011 011f 	ands.w	r1, r1, #31
 800a96c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a970:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a974:	d10c      	bne.n	800a990 <rshift+0x3c>
 800a976:	f100 0710 	add.w	r7, r0, #16
 800a97a:	4629      	mov	r1, r5
 800a97c:	42b1      	cmp	r1, r6
 800a97e:	d334      	bcc.n	800a9ea <rshift+0x96>
 800a980:	1a9b      	subs	r3, r3, r2
 800a982:	009b      	lsls	r3, r3, #2
 800a984:	1eea      	subs	r2, r5, #3
 800a986:	4296      	cmp	r6, r2
 800a988:	bf38      	it	cc
 800a98a:	2300      	movcc	r3, #0
 800a98c:	4423      	add	r3, r4
 800a98e:	e015      	b.n	800a9bc <rshift+0x68>
 800a990:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a994:	f1c1 0820 	rsb	r8, r1, #32
 800a998:	40cf      	lsrs	r7, r1
 800a99a:	f105 0e04 	add.w	lr, r5, #4
 800a99e:	46a1      	mov	r9, r4
 800a9a0:	4576      	cmp	r6, lr
 800a9a2:	46f4      	mov	ip, lr
 800a9a4:	d815      	bhi.n	800a9d2 <rshift+0x7e>
 800a9a6:	1a9a      	subs	r2, r3, r2
 800a9a8:	0092      	lsls	r2, r2, #2
 800a9aa:	3a04      	subs	r2, #4
 800a9ac:	3501      	adds	r5, #1
 800a9ae:	42ae      	cmp	r6, r5
 800a9b0:	bf38      	it	cc
 800a9b2:	2200      	movcc	r2, #0
 800a9b4:	18a3      	adds	r3, r4, r2
 800a9b6:	50a7      	str	r7, [r4, r2]
 800a9b8:	b107      	cbz	r7, 800a9bc <rshift+0x68>
 800a9ba:	3304      	adds	r3, #4
 800a9bc:	1b1a      	subs	r2, r3, r4
 800a9be:	42a3      	cmp	r3, r4
 800a9c0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a9c4:	bf08      	it	eq
 800a9c6:	2300      	moveq	r3, #0
 800a9c8:	6102      	str	r2, [r0, #16]
 800a9ca:	bf08      	it	eq
 800a9cc:	6143      	streq	r3, [r0, #20]
 800a9ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a9d2:	f8dc c000 	ldr.w	ip, [ip]
 800a9d6:	fa0c fc08 	lsl.w	ip, ip, r8
 800a9da:	ea4c 0707 	orr.w	r7, ip, r7
 800a9de:	f849 7b04 	str.w	r7, [r9], #4
 800a9e2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a9e6:	40cf      	lsrs	r7, r1
 800a9e8:	e7da      	b.n	800a9a0 <rshift+0x4c>
 800a9ea:	f851 cb04 	ldr.w	ip, [r1], #4
 800a9ee:	f847 cf04 	str.w	ip, [r7, #4]!
 800a9f2:	e7c3      	b.n	800a97c <rshift+0x28>
 800a9f4:	4623      	mov	r3, r4
 800a9f6:	e7e1      	b.n	800a9bc <rshift+0x68>

0800a9f8 <__hexdig_fun>:
 800a9f8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a9fc:	2b09      	cmp	r3, #9
 800a9fe:	d802      	bhi.n	800aa06 <__hexdig_fun+0xe>
 800aa00:	3820      	subs	r0, #32
 800aa02:	b2c0      	uxtb	r0, r0
 800aa04:	4770      	bx	lr
 800aa06:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800aa0a:	2b05      	cmp	r3, #5
 800aa0c:	d801      	bhi.n	800aa12 <__hexdig_fun+0x1a>
 800aa0e:	3847      	subs	r0, #71	; 0x47
 800aa10:	e7f7      	b.n	800aa02 <__hexdig_fun+0xa>
 800aa12:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800aa16:	2b05      	cmp	r3, #5
 800aa18:	d801      	bhi.n	800aa1e <__hexdig_fun+0x26>
 800aa1a:	3827      	subs	r0, #39	; 0x27
 800aa1c:	e7f1      	b.n	800aa02 <__hexdig_fun+0xa>
 800aa1e:	2000      	movs	r0, #0
 800aa20:	4770      	bx	lr
	...

0800aa24 <__gethex>:
 800aa24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa28:	4617      	mov	r7, r2
 800aa2a:	680a      	ldr	r2, [r1, #0]
 800aa2c:	b085      	sub	sp, #20
 800aa2e:	f102 0b02 	add.w	fp, r2, #2
 800aa32:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800aa36:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800aa3a:	4681      	mov	r9, r0
 800aa3c:	468a      	mov	sl, r1
 800aa3e:	9302      	str	r3, [sp, #8]
 800aa40:	32fe      	adds	r2, #254	; 0xfe
 800aa42:	eb02 030b 	add.w	r3, r2, fp
 800aa46:	46d8      	mov	r8, fp
 800aa48:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800aa4c:	9301      	str	r3, [sp, #4]
 800aa4e:	2830      	cmp	r0, #48	; 0x30
 800aa50:	d0f7      	beq.n	800aa42 <__gethex+0x1e>
 800aa52:	f7ff ffd1 	bl	800a9f8 <__hexdig_fun>
 800aa56:	4604      	mov	r4, r0
 800aa58:	2800      	cmp	r0, #0
 800aa5a:	d138      	bne.n	800aace <__gethex+0xaa>
 800aa5c:	49a7      	ldr	r1, [pc, #668]	; (800acfc <__gethex+0x2d8>)
 800aa5e:	2201      	movs	r2, #1
 800aa60:	4640      	mov	r0, r8
 800aa62:	f7fe ffb4 	bl	80099ce <strncmp>
 800aa66:	4606      	mov	r6, r0
 800aa68:	2800      	cmp	r0, #0
 800aa6a:	d169      	bne.n	800ab40 <__gethex+0x11c>
 800aa6c:	f898 0001 	ldrb.w	r0, [r8, #1]
 800aa70:	465d      	mov	r5, fp
 800aa72:	f7ff ffc1 	bl	800a9f8 <__hexdig_fun>
 800aa76:	2800      	cmp	r0, #0
 800aa78:	d064      	beq.n	800ab44 <__gethex+0x120>
 800aa7a:	465a      	mov	r2, fp
 800aa7c:	7810      	ldrb	r0, [r2, #0]
 800aa7e:	2830      	cmp	r0, #48	; 0x30
 800aa80:	4690      	mov	r8, r2
 800aa82:	f102 0201 	add.w	r2, r2, #1
 800aa86:	d0f9      	beq.n	800aa7c <__gethex+0x58>
 800aa88:	f7ff ffb6 	bl	800a9f8 <__hexdig_fun>
 800aa8c:	2301      	movs	r3, #1
 800aa8e:	fab0 f480 	clz	r4, r0
 800aa92:	0964      	lsrs	r4, r4, #5
 800aa94:	465e      	mov	r6, fp
 800aa96:	9301      	str	r3, [sp, #4]
 800aa98:	4642      	mov	r2, r8
 800aa9a:	4615      	mov	r5, r2
 800aa9c:	3201      	adds	r2, #1
 800aa9e:	7828      	ldrb	r0, [r5, #0]
 800aaa0:	f7ff ffaa 	bl	800a9f8 <__hexdig_fun>
 800aaa4:	2800      	cmp	r0, #0
 800aaa6:	d1f8      	bne.n	800aa9a <__gethex+0x76>
 800aaa8:	4994      	ldr	r1, [pc, #592]	; (800acfc <__gethex+0x2d8>)
 800aaaa:	2201      	movs	r2, #1
 800aaac:	4628      	mov	r0, r5
 800aaae:	f7fe ff8e 	bl	80099ce <strncmp>
 800aab2:	b978      	cbnz	r0, 800aad4 <__gethex+0xb0>
 800aab4:	b946      	cbnz	r6, 800aac8 <__gethex+0xa4>
 800aab6:	1c6e      	adds	r6, r5, #1
 800aab8:	4632      	mov	r2, r6
 800aaba:	4615      	mov	r5, r2
 800aabc:	3201      	adds	r2, #1
 800aabe:	7828      	ldrb	r0, [r5, #0]
 800aac0:	f7ff ff9a 	bl	800a9f8 <__hexdig_fun>
 800aac4:	2800      	cmp	r0, #0
 800aac6:	d1f8      	bne.n	800aaba <__gethex+0x96>
 800aac8:	1b73      	subs	r3, r6, r5
 800aaca:	009e      	lsls	r6, r3, #2
 800aacc:	e004      	b.n	800aad8 <__gethex+0xb4>
 800aace:	2400      	movs	r4, #0
 800aad0:	4626      	mov	r6, r4
 800aad2:	e7e1      	b.n	800aa98 <__gethex+0x74>
 800aad4:	2e00      	cmp	r6, #0
 800aad6:	d1f7      	bne.n	800aac8 <__gethex+0xa4>
 800aad8:	782b      	ldrb	r3, [r5, #0]
 800aada:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800aade:	2b50      	cmp	r3, #80	; 0x50
 800aae0:	d13d      	bne.n	800ab5e <__gethex+0x13a>
 800aae2:	786b      	ldrb	r3, [r5, #1]
 800aae4:	2b2b      	cmp	r3, #43	; 0x2b
 800aae6:	d02f      	beq.n	800ab48 <__gethex+0x124>
 800aae8:	2b2d      	cmp	r3, #45	; 0x2d
 800aaea:	d031      	beq.n	800ab50 <__gethex+0x12c>
 800aaec:	1c69      	adds	r1, r5, #1
 800aaee:	f04f 0b00 	mov.w	fp, #0
 800aaf2:	7808      	ldrb	r0, [r1, #0]
 800aaf4:	f7ff ff80 	bl	800a9f8 <__hexdig_fun>
 800aaf8:	1e42      	subs	r2, r0, #1
 800aafa:	b2d2      	uxtb	r2, r2
 800aafc:	2a18      	cmp	r2, #24
 800aafe:	d82e      	bhi.n	800ab5e <__gethex+0x13a>
 800ab00:	f1a0 0210 	sub.w	r2, r0, #16
 800ab04:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ab08:	f7ff ff76 	bl	800a9f8 <__hexdig_fun>
 800ab0c:	f100 3cff 	add.w	ip, r0, #4294967295
 800ab10:	fa5f fc8c 	uxtb.w	ip, ip
 800ab14:	f1bc 0f18 	cmp.w	ip, #24
 800ab18:	d91d      	bls.n	800ab56 <__gethex+0x132>
 800ab1a:	f1bb 0f00 	cmp.w	fp, #0
 800ab1e:	d000      	beq.n	800ab22 <__gethex+0xfe>
 800ab20:	4252      	negs	r2, r2
 800ab22:	4416      	add	r6, r2
 800ab24:	f8ca 1000 	str.w	r1, [sl]
 800ab28:	b1dc      	cbz	r4, 800ab62 <__gethex+0x13e>
 800ab2a:	9b01      	ldr	r3, [sp, #4]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	bf14      	ite	ne
 800ab30:	f04f 0800 	movne.w	r8, #0
 800ab34:	f04f 0806 	moveq.w	r8, #6
 800ab38:	4640      	mov	r0, r8
 800ab3a:	b005      	add	sp, #20
 800ab3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab40:	4645      	mov	r5, r8
 800ab42:	4626      	mov	r6, r4
 800ab44:	2401      	movs	r4, #1
 800ab46:	e7c7      	b.n	800aad8 <__gethex+0xb4>
 800ab48:	f04f 0b00 	mov.w	fp, #0
 800ab4c:	1ca9      	adds	r1, r5, #2
 800ab4e:	e7d0      	b.n	800aaf2 <__gethex+0xce>
 800ab50:	f04f 0b01 	mov.w	fp, #1
 800ab54:	e7fa      	b.n	800ab4c <__gethex+0x128>
 800ab56:	230a      	movs	r3, #10
 800ab58:	fb03 0002 	mla	r0, r3, r2, r0
 800ab5c:	e7d0      	b.n	800ab00 <__gethex+0xdc>
 800ab5e:	4629      	mov	r1, r5
 800ab60:	e7e0      	b.n	800ab24 <__gethex+0x100>
 800ab62:	eba5 0308 	sub.w	r3, r5, r8
 800ab66:	3b01      	subs	r3, #1
 800ab68:	4621      	mov	r1, r4
 800ab6a:	2b07      	cmp	r3, #7
 800ab6c:	dc0a      	bgt.n	800ab84 <__gethex+0x160>
 800ab6e:	4648      	mov	r0, r9
 800ab70:	f000 fa5a 	bl	800b028 <_Balloc>
 800ab74:	4604      	mov	r4, r0
 800ab76:	b940      	cbnz	r0, 800ab8a <__gethex+0x166>
 800ab78:	4b61      	ldr	r3, [pc, #388]	; (800ad00 <__gethex+0x2dc>)
 800ab7a:	4602      	mov	r2, r0
 800ab7c:	21e4      	movs	r1, #228	; 0xe4
 800ab7e:	4861      	ldr	r0, [pc, #388]	; (800ad04 <__gethex+0x2e0>)
 800ab80:	f001 f912 	bl	800bda8 <__assert_func>
 800ab84:	3101      	adds	r1, #1
 800ab86:	105b      	asrs	r3, r3, #1
 800ab88:	e7ef      	b.n	800ab6a <__gethex+0x146>
 800ab8a:	f100 0a14 	add.w	sl, r0, #20
 800ab8e:	2300      	movs	r3, #0
 800ab90:	495a      	ldr	r1, [pc, #360]	; (800acfc <__gethex+0x2d8>)
 800ab92:	f8cd a004 	str.w	sl, [sp, #4]
 800ab96:	469b      	mov	fp, r3
 800ab98:	45a8      	cmp	r8, r5
 800ab9a:	d342      	bcc.n	800ac22 <__gethex+0x1fe>
 800ab9c:	9801      	ldr	r0, [sp, #4]
 800ab9e:	f840 bb04 	str.w	fp, [r0], #4
 800aba2:	eba0 000a 	sub.w	r0, r0, sl
 800aba6:	1080      	asrs	r0, r0, #2
 800aba8:	6120      	str	r0, [r4, #16]
 800abaa:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800abae:	4658      	mov	r0, fp
 800abb0:	f000 fb2c 	bl	800b20c <__hi0bits>
 800abb4:	683d      	ldr	r5, [r7, #0]
 800abb6:	eba8 0000 	sub.w	r0, r8, r0
 800abba:	42a8      	cmp	r0, r5
 800abbc:	dd59      	ble.n	800ac72 <__gethex+0x24e>
 800abbe:	eba0 0805 	sub.w	r8, r0, r5
 800abc2:	4641      	mov	r1, r8
 800abc4:	4620      	mov	r0, r4
 800abc6:	f000 febb 	bl	800b940 <__any_on>
 800abca:	4683      	mov	fp, r0
 800abcc:	b1b8      	cbz	r0, 800abfe <__gethex+0x1da>
 800abce:	f108 33ff 	add.w	r3, r8, #4294967295
 800abd2:	1159      	asrs	r1, r3, #5
 800abd4:	f003 021f 	and.w	r2, r3, #31
 800abd8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800abdc:	f04f 0b01 	mov.w	fp, #1
 800abe0:	fa0b f202 	lsl.w	r2, fp, r2
 800abe4:	420a      	tst	r2, r1
 800abe6:	d00a      	beq.n	800abfe <__gethex+0x1da>
 800abe8:	455b      	cmp	r3, fp
 800abea:	dd06      	ble.n	800abfa <__gethex+0x1d6>
 800abec:	f1a8 0102 	sub.w	r1, r8, #2
 800abf0:	4620      	mov	r0, r4
 800abf2:	f000 fea5 	bl	800b940 <__any_on>
 800abf6:	2800      	cmp	r0, #0
 800abf8:	d138      	bne.n	800ac6c <__gethex+0x248>
 800abfa:	f04f 0b02 	mov.w	fp, #2
 800abfe:	4641      	mov	r1, r8
 800ac00:	4620      	mov	r0, r4
 800ac02:	f7ff fea7 	bl	800a954 <rshift>
 800ac06:	4446      	add	r6, r8
 800ac08:	68bb      	ldr	r3, [r7, #8]
 800ac0a:	42b3      	cmp	r3, r6
 800ac0c:	da41      	bge.n	800ac92 <__gethex+0x26e>
 800ac0e:	4621      	mov	r1, r4
 800ac10:	4648      	mov	r0, r9
 800ac12:	f000 fa49 	bl	800b0a8 <_Bfree>
 800ac16:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ac18:	2300      	movs	r3, #0
 800ac1a:	6013      	str	r3, [r2, #0]
 800ac1c:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800ac20:	e78a      	b.n	800ab38 <__gethex+0x114>
 800ac22:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800ac26:	2a2e      	cmp	r2, #46	; 0x2e
 800ac28:	d014      	beq.n	800ac54 <__gethex+0x230>
 800ac2a:	2b20      	cmp	r3, #32
 800ac2c:	d106      	bne.n	800ac3c <__gethex+0x218>
 800ac2e:	9b01      	ldr	r3, [sp, #4]
 800ac30:	f843 bb04 	str.w	fp, [r3], #4
 800ac34:	f04f 0b00 	mov.w	fp, #0
 800ac38:	9301      	str	r3, [sp, #4]
 800ac3a:	465b      	mov	r3, fp
 800ac3c:	7828      	ldrb	r0, [r5, #0]
 800ac3e:	9303      	str	r3, [sp, #12]
 800ac40:	f7ff feda 	bl	800a9f8 <__hexdig_fun>
 800ac44:	9b03      	ldr	r3, [sp, #12]
 800ac46:	f000 000f 	and.w	r0, r0, #15
 800ac4a:	4098      	lsls	r0, r3
 800ac4c:	ea4b 0b00 	orr.w	fp, fp, r0
 800ac50:	3304      	adds	r3, #4
 800ac52:	e7a1      	b.n	800ab98 <__gethex+0x174>
 800ac54:	45a8      	cmp	r8, r5
 800ac56:	d8e8      	bhi.n	800ac2a <__gethex+0x206>
 800ac58:	2201      	movs	r2, #1
 800ac5a:	4628      	mov	r0, r5
 800ac5c:	9303      	str	r3, [sp, #12]
 800ac5e:	f7fe feb6 	bl	80099ce <strncmp>
 800ac62:	4926      	ldr	r1, [pc, #152]	; (800acfc <__gethex+0x2d8>)
 800ac64:	9b03      	ldr	r3, [sp, #12]
 800ac66:	2800      	cmp	r0, #0
 800ac68:	d1df      	bne.n	800ac2a <__gethex+0x206>
 800ac6a:	e795      	b.n	800ab98 <__gethex+0x174>
 800ac6c:	f04f 0b03 	mov.w	fp, #3
 800ac70:	e7c5      	b.n	800abfe <__gethex+0x1da>
 800ac72:	da0b      	bge.n	800ac8c <__gethex+0x268>
 800ac74:	eba5 0800 	sub.w	r8, r5, r0
 800ac78:	4621      	mov	r1, r4
 800ac7a:	4642      	mov	r2, r8
 800ac7c:	4648      	mov	r0, r9
 800ac7e:	f000 fc2d 	bl	800b4dc <__lshift>
 800ac82:	eba6 0608 	sub.w	r6, r6, r8
 800ac86:	4604      	mov	r4, r0
 800ac88:	f100 0a14 	add.w	sl, r0, #20
 800ac8c:	f04f 0b00 	mov.w	fp, #0
 800ac90:	e7ba      	b.n	800ac08 <__gethex+0x1e4>
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	42b3      	cmp	r3, r6
 800ac96:	dd73      	ble.n	800ad80 <__gethex+0x35c>
 800ac98:	1b9e      	subs	r6, r3, r6
 800ac9a:	42b5      	cmp	r5, r6
 800ac9c:	dc34      	bgt.n	800ad08 <__gethex+0x2e4>
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	2b02      	cmp	r3, #2
 800aca2:	d023      	beq.n	800acec <__gethex+0x2c8>
 800aca4:	2b03      	cmp	r3, #3
 800aca6:	d025      	beq.n	800acf4 <__gethex+0x2d0>
 800aca8:	2b01      	cmp	r3, #1
 800acaa:	d115      	bne.n	800acd8 <__gethex+0x2b4>
 800acac:	42b5      	cmp	r5, r6
 800acae:	d113      	bne.n	800acd8 <__gethex+0x2b4>
 800acb0:	2d01      	cmp	r5, #1
 800acb2:	d10b      	bne.n	800accc <__gethex+0x2a8>
 800acb4:	9a02      	ldr	r2, [sp, #8]
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	6013      	str	r3, [r2, #0]
 800acba:	2301      	movs	r3, #1
 800acbc:	6123      	str	r3, [r4, #16]
 800acbe:	f8ca 3000 	str.w	r3, [sl]
 800acc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800acc4:	f04f 0862 	mov.w	r8, #98	; 0x62
 800acc8:	601c      	str	r4, [r3, #0]
 800acca:	e735      	b.n	800ab38 <__gethex+0x114>
 800accc:	1e69      	subs	r1, r5, #1
 800acce:	4620      	mov	r0, r4
 800acd0:	f000 fe36 	bl	800b940 <__any_on>
 800acd4:	2800      	cmp	r0, #0
 800acd6:	d1ed      	bne.n	800acb4 <__gethex+0x290>
 800acd8:	4621      	mov	r1, r4
 800acda:	4648      	mov	r0, r9
 800acdc:	f000 f9e4 	bl	800b0a8 <_Bfree>
 800ace0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ace2:	2300      	movs	r3, #0
 800ace4:	6013      	str	r3, [r2, #0]
 800ace6:	f04f 0850 	mov.w	r8, #80	; 0x50
 800acea:	e725      	b.n	800ab38 <__gethex+0x114>
 800acec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d1f2      	bne.n	800acd8 <__gethex+0x2b4>
 800acf2:	e7df      	b.n	800acb4 <__gethex+0x290>
 800acf4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d1dc      	bne.n	800acb4 <__gethex+0x290>
 800acfa:	e7ed      	b.n	800acd8 <__gethex+0x2b4>
 800acfc:	0800c736 	.word	0x0800c736
 800ad00:	0800c941 	.word	0x0800c941
 800ad04:	0800c952 	.word	0x0800c952
 800ad08:	f106 38ff 	add.w	r8, r6, #4294967295
 800ad0c:	f1bb 0f00 	cmp.w	fp, #0
 800ad10:	d133      	bne.n	800ad7a <__gethex+0x356>
 800ad12:	f1b8 0f00 	cmp.w	r8, #0
 800ad16:	d004      	beq.n	800ad22 <__gethex+0x2fe>
 800ad18:	4641      	mov	r1, r8
 800ad1a:	4620      	mov	r0, r4
 800ad1c:	f000 fe10 	bl	800b940 <__any_on>
 800ad20:	4683      	mov	fp, r0
 800ad22:	ea4f 1268 	mov.w	r2, r8, asr #5
 800ad26:	2301      	movs	r3, #1
 800ad28:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ad2c:	f008 081f 	and.w	r8, r8, #31
 800ad30:	fa03 f308 	lsl.w	r3, r3, r8
 800ad34:	4213      	tst	r3, r2
 800ad36:	4631      	mov	r1, r6
 800ad38:	4620      	mov	r0, r4
 800ad3a:	bf18      	it	ne
 800ad3c:	f04b 0b02 	orrne.w	fp, fp, #2
 800ad40:	1bad      	subs	r5, r5, r6
 800ad42:	f7ff fe07 	bl	800a954 <rshift>
 800ad46:	687e      	ldr	r6, [r7, #4]
 800ad48:	f04f 0802 	mov.w	r8, #2
 800ad4c:	f1bb 0f00 	cmp.w	fp, #0
 800ad50:	d04a      	beq.n	800ade8 <__gethex+0x3c4>
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	2b02      	cmp	r3, #2
 800ad56:	d016      	beq.n	800ad86 <__gethex+0x362>
 800ad58:	2b03      	cmp	r3, #3
 800ad5a:	d018      	beq.n	800ad8e <__gethex+0x36a>
 800ad5c:	2b01      	cmp	r3, #1
 800ad5e:	d109      	bne.n	800ad74 <__gethex+0x350>
 800ad60:	f01b 0f02 	tst.w	fp, #2
 800ad64:	d006      	beq.n	800ad74 <__gethex+0x350>
 800ad66:	f8da 3000 	ldr.w	r3, [sl]
 800ad6a:	ea4b 0b03 	orr.w	fp, fp, r3
 800ad6e:	f01b 0f01 	tst.w	fp, #1
 800ad72:	d10f      	bne.n	800ad94 <__gethex+0x370>
 800ad74:	f048 0810 	orr.w	r8, r8, #16
 800ad78:	e036      	b.n	800ade8 <__gethex+0x3c4>
 800ad7a:	f04f 0b01 	mov.w	fp, #1
 800ad7e:	e7d0      	b.n	800ad22 <__gethex+0x2fe>
 800ad80:	f04f 0801 	mov.w	r8, #1
 800ad84:	e7e2      	b.n	800ad4c <__gethex+0x328>
 800ad86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ad88:	f1c3 0301 	rsb	r3, r3, #1
 800ad8c:	930f      	str	r3, [sp, #60]	; 0x3c
 800ad8e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d0ef      	beq.n	800ad74 <__gethex+0x350>
 800ad94:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ad98:	f104 0214 	add.w	r2, r4, #20
 800ad9c:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800ada0:	9301      	str	r3, [sp, #4]
 800ada2:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800ada6:	2300      	movs	r3, #0
 800ada8:	4694      	mov	ip, r2
 800adaa:	f852 1b04 	ldr.w	r1, [r2], #4
 800adae:	f1b1 3fff 	cmp.w	r1, #4294967295
 800adb2:	d01e      	beq.n	800adf2 <__gethex+0x3ce>
 800adb4:	3101      	adds	r1, #1
 800adb6:	f8cc 1000 	str.w	r1, [ip]
 800adba:	f1b8 0f02 	cmp.w	r8, #2
 800adbe:	f104 0214 	add.w	r2, r4, #20
 800adc2:	d13d      	bne.n	800ae40 <__gethex+0x41c>
 800adc4:	683b      	ldr	r3, [r7, #0]
 800adc6:	3b01      	subs	r3, #1
 800adc8:	42ab      	cmp	r3, r5
 800adca:	d10b      	bne.n	800ade4 <__gethex+0x3c0>
 800adcc:	1169      	asrs	r1, r5, #5
 800adce:	2301      	movs	r3, #1
 800add0:	f005 051f 	and.w	r5, r5, #31
 800add4:	fa03 f505 	lsl.w	r5, r3, r5
 800add8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800addc:	421d      	tst	r5, r3
 800adde:	bf18      	it	ne
 800ade0:	f04f 0801 	movne.w	r8, #1
 800ade4:	f048 0820 	orr.w	r8, r8, #32
 800ade8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800adea:	601c      	str	r4, [r3, #0]
 800adec:	9b02      	ldr	r3, [sp, #8]
 800adee:	601e      	str	r6, [r3, #0]
 800adf0:	e6a2      	b.n	800ab38 <__gethex+0x114>
 800adf2:	4290      	cmp	r0, r2
 800adf4:	f842 3c04 	str.w	r3, [r2, #-4]
 800adf8:	d8d6      	bhi.n	800ada8 <__gethex+0x384>
 800adfa:	68a2      	ldr	r2, [r4, #8]
 800adfc:	4593      	cmp	fp, r2
 800adfe:	db17      	blt.n	800ae30 <__gethex+0x40c>
 800ae00:	6861      	ldr	r1, [r4, #4]
 800ae02:	4648      	mov	r0, r9
 800ae04:	3101      	adds	r1, #1
 800ae06:	f000 f90f 	bl	800b028 <_Balloc>
 800ae0a:	4682      	mov	sl, r0
 800ae0c:	b918      	cbnz	r0, 800ae16 <__gethex+0x3f2>
 800ae0e:	4b1b      	ldr	r3, [pc, #108]	; (800ae7c <__gethex+0x458>)
 800ae10:	4602      	mov	r2, r0
 800ae12:	2184      	movs	r1, #132	; 0x84
 800ae14:	e6b3      	b.n	800ab7e <__gethex+0x15a>
 800ae16:	6922      	ldr	r2, [r4, #16]
 800ae18:	3202      	adds	r2, #2
 800ae1a:	f104 010c 	add.w	r1, r4, #12
 800ae1e:	0092      	lsls	r2, r2, #2
 800ae20:	300c      	adds	r0, #12
 800ae22:	f7fe feb2 	bl	8009b8a <memcpy>
 800ae26:	4621      	mov	r1, r4
 800ae28:	4648      	mov	r0, r9
 800ae2a:	f000 f93d 	bl	800b0a8 <_Bfree>
 800ae2e:	4654      	mov	r4, sl
 800ae30:	6922      	ldr	r2, [r4, #16]
 800ae32:	1c51      	adds	r1, r2, #1
 800ae34:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800ae38:	6121      	str	r1, [r4, #16]
 800ae3a:	2101      	movs	r1, #1
 800ae3c:	6151      	str	r1, [r2, #20]
 800ae3e:	e7bc      	b.n	800adba <__gethex+0x396>
 800ae40:	6921      	ldr	r1, [r4, #16]
 800ae42:	4559      	cmp	r1, fp
 800ae44:	dd0b      	ble.n	800ae5e <__gethex+0x43a>
 800ae46:	2101      	movs	r1, #1
 800ae48:	4620      	mov	r0, r4
 800ae4a:	f7ff fd83 	bl	800a954 <rshift>
 800ae4e:	68bb      	ldr	r3, [r7, #8]
 800ae50:	3601      	adds	r6, #1
 800ae52:	42b3      	cmp	r3, r6
 800ae54:	f6ff aedb 	blt.w	800ac0e <__gethex+0x1ea>
 800ae58:	f04f 0801 	mov.w	r8, #1
 800ae5c:	e7c2      	b.n	800ade4 <__gethex+0x3c0>
 800ae5e:	f015 051f 	ands.w	r5, r5, #31
 800ae62:	d0f9      	beq.n	800ae58 <__gethex+0x434>
 800ae64:	9b01      	ldr	r3, [sp, #4]
 800ae66:	441a      	add	r2, r3
 800ae68:	f1c5 0520 	rsb	r5, r5, #32
 800ae6c:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800ae70:	f000 f9cc 	bl	800b20c <__hi0bits>
 800ae74:	42a8      	cmp	r0, r5
 800ae76:	dbe6      	blt.n	800ae46 <__gethex+0x422>
 800ae78:	e7ee      	b.n	800ae58 <__gethex+0x434>
 800ae7a:	bf00      	nop
 800ae7c:	0800c941 	.word	0x0800c941

0800ae80 <L_shift>:
 800ae80:	f1c2 0208 	rsb	r2, r2, #8
 800ae84:	0092      	lsls	r2, r2, #2
 800ae86:	b570      	push	{r4, r5, r6, lr}
 800ae88:	f1c2 0620 	rsb	r6, r2, #32
 800ae8c:	6843      	ldr	r3, [r0, #4]
 800ae8e:	6804      	ldr	r4, [r0, #0]
 800ae90:	fa03 f506 	lsl.w	r5, r3, r6
 800ae94:	432c      	orrs	r4, r5
 800ae96:	40d3      	lsrs	r3, r2
 800ae98:	6004      	str	r4, [r0, #0]
 800ae9a:	f840 3f04 	str.w	r3, [r0, #4]!
 800ae9e:	4288      	cmp	r0, r1
 800aea0:	d3f4      	bcc.n	800ae8c <L_shift+0xc>
 800aea2:	bd70      	pop	{r4, r5, r6, pc}

0800aea4 <__match>:
 800aea4:	b530      	push	{r4, r5, lr}
 800aea6:	6803      	ldr	r3, [r0, #0]
 800aea8:	3301      	adds	r3, #1
 800aeaa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aeae:	b914      	cbnz	r4, 800aeb6 <__match+0x12>
 800aeb0:	6003      	str	r3, [r0, #0]
 800aeb2:	2001      	movs	r0, #1
 800aeb4:	bd30      	pop	{r4, r5, pc}
 800aeb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aeba:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800aebe:	2d19      	cmp	r5, #25
 800aec0:	bf98      	it	ls
 800aec2:	3220      	addls	r2, #32
 800aec4:	42a2      	cmp	r2, r4
 800aec6:	d0f0      	beq.n	800aeaa <__match+0x6>
 800aec8:	2000      	movs	r0, #0
 800aeca:	e7f3      	b.n	800aeb4 <__match+0x10>

0800aecc <__hexnan>:
 800aecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aed0:	680b      	ldr	r3, [r1, #0]
 800aed2:	6801      	ldr	r1, [r0, #0]
 800aed4:	115e      	asrs	r6, r3, #5
 800aed6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800aeda:	f013 031f 	ands.w	r3, r3, #31
 800aede:	b087      	sub	sp, #28
 800aee0:	bf18      	it	ne
 800aee2:	3604      	addne	r6, #4
 800aee4:	2500      	movs	r5, #0
 800aee6:	1f37      	subs	r7, r6, #4
 800aee8:	4682      	mov	sl, r0
 800aeea:	4690      	mov	r8, r2
 800aeec:	9301      	str	r3, [sp, #4]
 800aeee:	f846 5c04 	str.w	r5, [r6, #-4]
 800aef2:	46b9      	mov	r9, r7
 800aef4:	463c      	mov	r4, r7
 800aef6:	9502      	str	r5, [sp, #8]
 800aef8:	46ab      	mov	fp, r5
 800aefa:	784a      	ldrb	r2, [r1, #1]
 800aefc:	1c4b      	adds	r3, r1, #1
 800aefe:	9303      	str	r3, [sp, #12]
 800af00:	b342      	cbz	r2, 800af54 <__hexnan+0x88>
 800af02:	4610      	mov	r0, r2
 800af04:	9105      	str	r1, [sp, #20]
 800af06:	9204      	str	r2, [sp, #16]
 800af08:	f7ff fd76 	bl	800a9f8 <__hexdig_fun>
 800af0c:	2800      	cmp	r0, #0
 800af0e:	d14f      	bne.n	800afb0 <__hexnan+0xe4>
 800af10:	9a04      	ldr	r2, [sp, #16]
 800af12:	9905      	ldr	r1, [sp, #20]
 800af14:	2a20      	cmp	r2, #32
 800af16:	d818      	bhi.n	800af4a <__hexnan+0x7e>
 800af18:	9b02      	ldr	r3, [sp, #8]
 800af1a:	459b      	cmp	fp, r3
 800af1c:	dd13      	ble.n	800af46 <__hexnan+0x7a>
 800af1e:	454c      	cmp	r4, r9
 800af20:	d206      	bcs.n	800af30 <__hexnan+0x64>
 800af22:	2d07      	cmp	r5, #7
 800af24:	dc04      	bgt.n	800af30 <__hexnan+0x64>
 800af26:	462a      	mov	r2, r5
 800af28:	4649      	mov	r1, r9
 800af2a:	4620      	mov	r0, r4
 800af2c:	f7ff ffa8 	bl	800ae80 <L_shift>
 800af30:	4544      	cmp	r4, r8
 800af32:	d950      	bls.n	800afd6 <__hexnan+0x10a>
 800af34:	2300      	movs	r3, #0
 800af36:	f1a4 0904 	sub.w	r9, r4, #4
 800af3a:	f844 3c04 	str.w	r3, [r4, #-4]
 800af3e:	f8cd b008 	str.w	fp, [sp, #8]
 800af42:	464c      	mov	r4, r9
 800af44:	461d      	mov	r5, r3
 800af46:	9903      	ldr	r1, [sp, #12]
 800af48:	e7d7      	b.n	800aefa <__hexnan+0x2e>
 800af4a:	2a29      	cmp	r2, #41	; 0x29
 800af4c:	d155      	bne.n	800affa <__hexnan+0x12e>
 800af4e:	3102      	adds	r1, #2
 800af50:	f8ca 1000 	str.w	r1, [sl]
 800af54:	f1bb 0f00 	cmp.w	fp, #0
 800af58:	d04f      	beq.n	800affa <__hexnan+0x12e>
 800af5a:	454c      	cmp	r4, r9
 800af5c:	d206      	bcs.n	800af6c <__hexnan+0xa0>
 800af5e:	2d07      	cmp	r5, #7
 800af60:	dc04      	bgt.n	800af6c <__hexnan+0xa0>
 800af62:	462a      	mov	r2, r5
 800af64:	4649      	mov	r1, r9
 800af66:	4620      	mov	r0, r4
 800af68:	f7ff ff8a 	bl	800ae80 <L_shift>
 800af6c:	4544      	cmp	r4, r8
 800af6e:	d934      	bls.n	800afda <__hexnan+0x10e>
 800af70:	f1a8 0204 	sub.w	r2, r8, #4
 800af74:	4623      	mov	r3, r4
 800af76:	f853 1b04 	ldr.w	r1, [r3], #4
 800af7a:	f842 1f04 	str.w	r1, [r2, #4]!
 800af7e:	429f      	cmp	r7, r3
 800af80:	d2f9      	bcs.n	800af76 <__hexnan+0xaa>
 800af82:	1b3b      	subs	r3, r7, r4
 800af84:	f023 0303 	bic.w	r3, r3, #3
 800af88:	3304      	adds	r3, #4
 800af8a:	3e03      	subs	r6, #3
 800af8c:	3401      	adds	r4, #1
 800af8e:	42a6      	cmp	r6, r4
 800af90:	bf38      	it	cc
 800af92:	2304      	movcc	r3, #4
 800af94:	4443      	add	r3, r8
 800af96:	2200      	movs	r2, #0
 800af98:	f843 2b04 	str.w	r2, [r3], #4
 800af9c:	429f      	cmp	r7, r3
 800af9e:	d2fb      	bcs.n	800af98 <__hexnan+0xcc>
 800afa0:	683b      	ldr	r3, [r7, #0]
 800afa2:	b91b      	cbnz	r3, 800afac <__hexnan+0xe0>
 800afa4:	4547      	cmp	r7, r8
 800afa6:	d126      	bne.n	800aff6 <__hexnan+0x12a>
 800afa8:	2301      	movs	r3, #1
 800afaa:	603b      	str	r3, [r7, #0]
 800afac:	2005      	movs	r0, #5
 800afae:	e025      	b.n	800affc <__hexnan+0x130>
 800afb0:	3501      	adds	r5, #1
 800afb2:	2d08      	cmp	r5, #8
 800afb4:	f10b 0b01 	add.w	fp, fp, #1
 800afb8:	dd06      	ble.n	800afc8 <__hexnan+0xfc>
 800afba:	4544      	cmp	r4, r8
 800afbc:	d9c3      	bls.n	800af46 <__hexnan+0x7a>
 800afbe:	2300      	movs	r3, #0
 800afc0:	f844 3c04 	str.w	r3, [r4, #-4]
 800afc4:	2501      	movs	r5, #1
 800afc6:	3c04      	subs	r4, #4
 800afc8:	6822      	ldr	r2, [r4, #0]
 800afca:	f000 000f 	and.w	r0, r0, #15
 800afce:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800afd2:	6020      	str	r0, [r4, #0]
 800afd4:	e7b7      	b.n	800af46 <__hexnan+0x7a>
 800afd6:	2508      	movs	r5, #8
 800afd8:	e7b5      	b.n	800af46 <__hexnan+0x7a>
 800afda:	9b01      	ldr	r3, [sp, #4]
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d0df      	beq.n	800afa0 <__hexnan+0xd4>
 800afe0:	f1c3 0320 	rsb	r3, r3, #32
 800afe4:	f04f 32ff 	mov.w	r2, #4294967295
 800afe8:	40da      	lsrs	r2, r3
 800afea:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800afee:	4013      	ands	r3, r2
 800aff0:	f846 3c04 	str.w	r3, [r6, #-4]
 800aff4:	e7d4      	b.n	800afa0 <__hexnan+0xd4>
 800aff6:	3f04      	subs	r7, #4
 800aff8:	e7d2      	b.n	800afa0 <__hexnan+0xd4>
 800affa:	2004      	movs	r0, #4
 800affc:	b007      	add	sp, #28
 800affe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b002 <__ascii_mbtowc>:
 800b002:	b082      	sub	sp, #8
 800b004:	b901      	cbnz	r1, 800b008 <__ascii_mbtowc+0x6>
 800b006:	a901      	add	r1, sp, #4
 800b008:	b142      	cbz	r2, 800b01c <__ascii_mbtowc+0x1a>
 800b00a:	b14b      	cbz	r3, 800b020 <__ascii_mbtowc+0x1e>
 800b00c:	7813      	ldrb	r3, [r2, #0]
 800b00e:	600b      	str	r3, [r1, #0]
 800b010:	7812      	ldrb	r2, [r2, #0]
 800b012:	1e10      	subs	r0, r2, #0
 800b014:	bf18      	it	ne
 800b016:	2001      	movne	r0, #1
 800b018:	b002      	add	sp, #8
 800b01a:	4770      	bx	lr
 800b01c:	4610      	mov	r0, r2
 800b01e:	e7fb      	b.n	800b018 <__ascii_mbtowc+0x16>
 800b020:	f06f 0001 	mvn.w	r0, #1
 800b024:	e7f8      	b.n	800b018 <__ascii_mbtowc+0x16>
	...

0800b028 <_Balloc>:
 800b028:	b570      	push	{r4, r5, r6, lr}
 800b02a:	69c6      	ldr	r6, [r0, #28]
 800b02c:	4604      	mov	r4, r0
 800b02e:	460d      	mov	r5, r1
 800b030:	b976      	cbnz	r6, 800b050 <_Balloc+0x28>
 800b032:	2010      	movs	r0, #16
 800b034:	f7fc fdb6 	bl	8007ba4 <malloc>
 800b038:	4602      	mov	r2, r0
 800b03a:	61e0      	str	r0, [r4, #28]
 800b03c:	b920      	cbnz	r0, 800b048 <_Balloc+0x20>
 800b03e:	4b18      	ldr	r3, [pc, #96]	; (800b0a0 <_Balloc+0x78>)
 800b040:	4818      	ldr	r0, [pc, #96]	; (800b0a4 <_Balloc+0x7c>)
 800b042:	216b      	movs	r1, #107	; 0x6b
 800b044:	f000 feb0 	bl	800bda8 <__assert_func>
 800b048:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b04c:	6006      	str	r6, [r0, #0]
 800b04e:	60c6      	str	r6, [r0, #12]
 800b050:	69e6      	ldr	r6, [r4, #28]
 800b052:	68f3      	ldr	r3, [r6, #12]
 800b054:	b183      	cbz	r3, 800b078 <_Balloc+0x50>
 800b056:	69e3      	ldr	r3, [r4, #28]
 800b058:	68db      	ldr	r3, [r3, #12]
 800b05a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b05e:	b9b8      	cbnz	r0, 800b090 <_Balloc+0x68>
 800b060:	2101      	movs	r1, #1
 800b062:	fa01 f605 	lsl.w	r6, r1, r5
 800b066:	1d72      	adds	r2, r6, #5
 800b068:	0092      	lsls	r2, r2, #2
 800b06a:	4620      	mov	r0, r4
 800b06c:	f000 feba 	bl	800bde4 <_calloc_r>
 800b070:	b160      	cbz	r0, 800b08c <_Balloc+0x64>
 800b072:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b076:	e00e      	b.n	800b096 <_Balloc+0x6e>
 800b078:	2221      	movs	r2, #33	; 0x21
 800b07a:	2104      	movs	r1, #4
 800b07c:	4620      	mov	r0, r4
 800b07e:	f000 feb1 	bl	800bde4 <_calloc_r>
 800b082:	69e3      	ldr	r3, [r4, #28]
 800b084:	60f0      	str	r0, [r6, #12]
 800b086:	68db      	ldr	r3, [r3, #12]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d1e4      	bne.n	800b056 <_Balloc+0x2e>
 800b08c:	2000      	movs	r0, #0
 800b08e:	bd70      	pop	{r4, r5, r6, pc}
 800b090:	6802      	ldr	r2, [r0, #0]
 800b092:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b096:	2300      	movs	r3, #0
 800b098:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b09c:	e7f7      	b.n	800b08e <_Balloc+0x66>
 800b09e:	bf00      	nop
 800b0a0:	0800c8d2 	.word	0x0800c8d2
 800b0a4:	0800c9b2 	.word	0x0800c9b2

0800b0a8 <_Bfree>:
 800b0a8:	b570      	push	{r4, r5, r6, lr}
 800b0aa:	69c6      	ldr	r6, [r0, #28]
 800b0ac:	4605      	mov	r5, r0
 800b0ae:	460c      	mov	r4, r1
 800b0b0:	b976      	cbnz	r6, 800b0d0 <_Bfree+0x28>
 800b0b2:	2010      	movs	r0, #16
 800b0b4:	f7fc fd76 	bl	8007ba4 <malloc>
 800b0b8:	4602      	mov	r2, r0
 800b0ba:	61e8      	str	r0, [r5, #28]
 800b0bc:	b920      	cbnz	r0, 800b0c8 <_Bfree+0x20>
 800b0be:	4b09      	ldr	r3, [pc, #36]	; (800b0e4 <_Bfree+0x3c>)
 800b0c0:	4809      	ldr	r0, [pc, #36]	; (800b0e8 <_Bfree+0x40>)
 800b0c2:	218f      	movs	r1, #143	; 0x8f
 800b0c4:	f000 fe70 	bl	800bda8 <__assert_func>
 800b0c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b0cc:	6006      	str	r6, [r0, #0]
 800b0ce:	60c6      	str	r6, [r0, #12]
 800b0d0:	b13c      	cbz	r4, 800b0e2 <_Bfree+0x3a>
 800b0d2:	69eb      	ldr	r3, [r5, #28]
 800b0d4:	6862      	ldr	r2, [r4, #4]
 800b0d6:	68db      	ldr	r3, [r3, #12]
 800b0d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b0dc:	6021      	str	r1, [r4, #0]
 800b0de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b0e2:	bd70      	pop	{r4, r5, r6, pc}
 800b0e4:	0800c8d2 	.word	0x0800c8d2
 800b0e8:	0800c9b2 	.word	0x0800c9b2

0800b0ec <__multadd>:
 800b0ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0f0:	690d      	ldr	r5, [r1, #16]
 800b0f2:	4607      	mov	r7, r0
 800b0f4:	460c      	mov	r4, r1
 800b0f6:	461e      	mov	r6, r3
 800b0f8:	f101 0c14 	add.w	ip, r1, #20
 800b0fc:	2000      	movs	r0, #0
 800b0fe:	f8dc 3000 	ldr.w	r3, [ip]
 800b102:	b299      	uxth	r1, r3
 800b104:	fb02 6101 	mla	r1, r2, r1, r6
 800b108:	0c1e      	lsrs	r6, r3, #16
 800b10a:	0c0b      	lsrs	r3, r1, #16
 800b10c:	fb02 3306 	mla	r3, r2, r6, r3
 800b110:	b289      	uxth	r1, r1
 800b112:	3001      	adds	r0, #1
 800b114:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b118:	4285      	cmp	r5, r0
 800b11a:	f84c 1b04 	str.w	r1, [ip], #4
 800b11e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b122:	dcec      	bgt.n	800b0fe <__multadd+0x12>
 800b124:	b30e      	cbz	r6, 800b16a <__multadd+0x7e>
 800b126:	68a3      	ldr	r3, [r4, #8]
 800b128:	42ab      	cmp	r3, r5
 800b12a:	dc19      	bgt.n	800b160 <__multadd+0x74>
 800b12c:	6861      	ldr	r1, [r4, #4]
 800b12e:	4638      	mov	r0, r7
 800b130:	3101      	adds	r1, #1
 800b132:	f7ff ff79 	bl	800b028 <_Balloc>
 800b136:	4680      	mov	r8, r0
 800b138:	b928      	cbnz	r0, 800b146 <__multadd+0x5a>
 800b13a:	4602      	mov	r2, r0
 800b13c:	4b0c      	ldr	r3, [pc, #48]	; (800b170 <__multadd+0x84>)
 800b13e:	480d      	ldr	r0, [pc, #52]	; (800b174 <__multadd+0x88>)
 800b140:	21ba      	movs	r1, #186	; 0xba
 800b142:	f000 fe31 	bl	800bda8 <__assert_func>
 800b146:	6922      	ldr	r2, [r4, #16]
 800b148:	3202      	adds	r2, #2
 800b14a:	f104 010c 	add.w	r1, r4, #12
 800b14e:	0092      	lsls	r2, r2, #2
 800b150:	300c      	adds	r0, #12
 800b152:	f7fe fd1a 	bl	8009b8a <memcpy>
 800b156:	4621      	mov	r1, r4
 800b158:	4638      	mov	r0, r7
 800b15a:	f7ff ffa5 	bl	800b0a8 <_Bfree>
 800b15e:	4644      	mov	r4, r8
 800b160:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b164:	3501      	adds	r5, #1
 800b166:	615e      	str	r6, [r3, #20]
 800b168:	6125      	str	r5, [r4, #16]
 800b16a:	4620      	mov	r0, r4
 800b16c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b170:	0800c941 	.word	0x0800c941
 800b174:	0800c9b2 	.word	0x0800c9b2

0800b178 <__s2b>:
 800b178:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b17c:	460c      	mov	r4, r1
 800b17e:	4615      	mov	r5, r2
 800b180:	461f      	mov	r7, r3
 800b182:	2209      	movs	r2, #9
 800b184:	3308      	adds	r3, #8
 800b186:	4606      	mov	r6, r0
 800b188:	fb93 f3f2 	sdiv	r3, r3, r2
 800b18c:	2100      	movs	r1, #0
 800b18e:	2201      	movs	r2, #1
 800b190:	429a      	cmp	r2, r3
 800b192:	db09      	blt.n	800b1a8 <__s2b+0x30>
 800b194:	4630      	mov	r0, r6
 800b196:	f7ff ff47 	bl	800b028 <_Balloc>
 800b19a:	b940      	cbnz	r0, 800b1ae <__s2b+0x36>
 800b19c:	4602      	mov	r2, r0
 800b19e:	4b19      	ldr	r3, [pc, #100]	; (800b204 <__s2b+0x8c>)
 800b1a0:	4819      	ldr	r0, [pc, #100]	; (800b208 <__s2b+0x90>)
 800b1a2:	21d3      	movs	r1, #211	; 0xd3
 800b1a4:	f000 fe00 	bl	800bda8 <__assert_func>
 800b1a8:	0052      	lsls	r2, r2, #1
 800b1aa:	3101      	adds	r1, #1
 800b1ac:	e7f0      	b.n	800b190 <__s2b+0x18>
 800b1ae:	9b08      	ldr	r3, [sp, #32]
 800b1b0:	6143      	str	r3, [r0, #20]
 800b1b2:	2d09      	cmp	r5, #9
 800b1b4:	f04f 0301 	mov.w	r3, #1
 800b1b8:	6103      	str	r3, [r0, #16]
 800b1ba:	dd16      	ble.n	800b1ea <__s2b+0x72>
 800b1bc:	f104 0909 	add.w	r9, r4, #9
 800b1c0:	46c8      	mov	r8, r9
 800b1c2:	442c      	add	r4, r5
 800b1c4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b1c8:	4601      	mov	r1, r0
 800b1ca:	3b30      	subs	r3, #48	; 0x30
 800b1cc:	220a      	movs	r2, #10
 800b1ce:	4630      	mov	r0, r6
 800b1d0:	f7ff ff8c 	bl	800b0ec <__multadd>
 800b1d4:	45a0      	cmp	r8, r4
 800b1d6:	d1f5      	bne.n	800b1c4 <__s2b+0x4c>
 800b1d8:	f1a5 0408 	sub.w	r4, r5, #8
 800b1dc:	444c      	add	r4, r9
 800b1de:	1b2d      	subs	r5, r5, r4
 800b1e0:	1963      	adds	r3, r4, r5
 800b1e2:	42bb      	cmp	r3, r7
 800b1e4:	db04      	blt.n	800b1f0 <__s2b+0x78>
 800b1e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1ea:	340a      	adds	r4, #10
 800b1ec:	2509      	movs	r5, #9
 800b1ee:	e7f6      	b.n	800b1de <__s2b+0x66>
 800b1f0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b1f4:	4601      	mov	r1, r0
 800b1f6:	3b30      	subs	r3, #48	; 0x30
 800b1f8:	220a      	movs	r2, #10
 800b1fa:	4630      	mov	r0, r6
 800b1fc:	f7ff ff76 	bl	800b0ec <__multadd>
 800b200:	e7ee      	b.n	800b1e0 <__s2b+0x68>
 800b202:	bf00      	nop
 800b204:	0800c941 	.word	0x0800c941
 800b208:	0800c9b2 	.word	0x0800c9b2

0800b20c <__hi0bits>:
 800b20c:	0c03      	lsrs	r3, r0, #16
 800b20e:	041b      	lsls	r3, r3, #16
 800b210:	b9d3      	cbnz	r3, 800b248 <__hi0bits+0x3c>
 800b212:	0400      	lsls	r0, r0, #16
 800b214:	2310      	movs	r3, #16
 800b216:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b21a:	bf04      	itt	eq
 800b21c:	0200      	lsleq	r0, r0, #8
 800b21e:	3308      	addeq	r3, #8
 800b220:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b224:	bf04      	itt	eq
 800b226:	0100      	lsleq	r0, r0, #4
 800b228:	3304      	addeq	r3, #4
 800b22a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b22e:	bf04      	itt	eq
 800b230:	0080      	lsleq	r0, r0, #2
 800b232:	3302      	addeq	r3, #2
 800b234:	2800      	cmp	r0, #0
 800b236:	db05      	blt.n	800b244 <__hi0bits+0x38>
 800b238:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b23c:	f103 0301 	add.w	r3, r3, #1
 800b240:	bf08      	it	eq
 800b242:	2320      	moveq	r3, #32
 800b244:	4618      	mov	r0, r3
 800b246:	4770      	bx	lr
 800b248:	2300      	movs	r3, #0
 800b24a:	e7e4      	b.n	800b216 <__hi0bits+0xa>

0800b24c <__lo0bits>:
 800b24c:	6803      	ldr	r3, [r0, #0]
 800b24e:	f013 0207 	ands.w	r2, r3, #7
 800b252:	d00c      	beq.n	800b26e <__lo0bits+0x22>
 800b254:	07d9      	lsls	r1, r3, #31
 800b256:	d422      	bmi.n	800b29e <__lo0bits+0x52>
 800b258:	079a      	lsls	r2, r3, #30
 800b25a:	bf49      	itett	mi
 800b25c:	085b      	lsrmi	r3, r3, #1
 800b25e:	089b      	lsrpl	r3, r3, #2
 800b260:	6003      	strmi	r3, [r0, #0]
 800b262:	2201      	movmi	r2, #1
 800b264:	bf5c      	itt	pl
 800b266:	6003      	strpl	r3, [r0, #0]
 800b268:	2202      	movpl	r2, #2
 800b26a:	4610      	mov	r0, r2
 800b26c:	4770      	bx	lr
 800b26e:	b299      	uxth	r1, r3
 800b270:	b909      	cbnz	r1, 800b276 <__lo0bits+0x2a>
 800b272:	0c1b      	lsrs	r3, r3, #16
 800b274:	2210      	movs	r2, #16
 800b276:	b2d9      	uxtb	r1, r3
 800b278:	b909      	cbnz	r1, 800b27e <__lo0bits+0x32>
 800b27a:	3208      	adds	r2, #8
 800b27c:	0a1b      	lsrs	r3, r3, #8
 800b27e:	0719      	lsls	r1, r3, #28
 800b280:	bf04      	itt	eq
 800b282:	091b      	lsreq	r3, r3, #4
 800b284:	3204      	addeq	r2, #4
 800b286:	0799      	lsls	r1, r3, #30
 800b288:	bf04      	itt	eq
 800b28a:	089b      	lsreq	r3, r3, #2
 800b28c:	3202      	addeq	r2, #2
 800b28e:	07d9      	lsls	r1, r3, #31
 800b290:	d403      	bmi.n	800b29a <__lo0bits+0x4e>
 800b292:	085b      	lsrs	r3, r3, #1
 800b294:	f102 0201 	add.w	r2, r2, #1
 800b298:	d003      	beq.n	800b2a2 <__lo0bits+0x56>
 800b29a:	6003      	str	r3, [r0, #0]
 800b29c:	e7e5      	b.n	800b26a <__lo0bits+0x1e>
 800b29e:	2200      	movs	r2, #0
 800b2a0:	e7e3      	b.n	800b26a <__lo0bits+0x1e>
 800b2a2:	2220      	movs	r2, #32
 800b2a4:	e7e1      	b.n	800b26a <__lo0bits+0x1e>
	...

0800b2a8 <__i2b>:
 800b2a8:	b510      	push	{r4, lr}
 800b2aa:	460c      	mov	r4, r1
 800b2ac:	2101      	movs	r1, #1
 800b2ae:	f7ff febb 	bl	800b028 <_Balloc>
 800b2b2:	4602      	mov	r2, r0
 800b2b4:	b928      	cbnz	r0, 800b2c2 <__i2b+0x1a>
 800b2b6:	4b05      	ldr	r3, [pc, #20]	; (800b2cc <__i2b+0x24>)
 800b2b8:	4805      	ldr	r0, [pc, #20]	; (800b2d0 <__i2b+0x28>)
 800b2ba:	f240 1145 	movw	r1, #325	; 0x145
 800b2be:	f000 fd73 	bl	800bda8 <__assert_func>
 800b2c2:	2301      	movs	r3, #1
 800b2c4:	6144      	str	r4, [r0, #20]
 800b2c6:	6103      	str	r3, [r0, #16]
 800b2c8:	bd10      	pop	{r4, pc}
 800b2ca:	bf00      	nop
 800b2cc:	0800c941 	.word	0x0800c941
 800b2d0:	0800c9b2 	.word	0x0800c9b2

0800b2d4 <__multiply>:
 800b2d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2d8:	4691      	mov	r9, r2
 800b2da:	690a      	ldr	r2, [r1, #16]
 800b2dc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b2e0:	429a      	cmp	r2, r3
 800b2e2:	bfb8      	it	lt
 800b2e4:	460b      	movlt	r3, r1
 800b2e6:	460c      	mov	r4, r1
 800b2e8:	bfbc      	itt	lt
 800b2ea:	464c      	movlt	r4, r9
 800b2ec:	4699      	movlt	r9, r3
 800b2ee:	6927      	ldr	r7, [r4, #16]
 800b2f0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b2f4:	68a3      	ldr	r3, [r4, #8]
 800b2f6:	6861      	ldr	r1, [r4, #4]
 800b2f8:	eb07 060a 	add.w	r6, r7, sl
 800b2fc:	42b3      	cmp	r3, r6
 800b2fe:	b085      	sub	sp, #20
 800b300:	bfb8      	it	lt
 800b302:	3101      	addlt	r1, #1
 800b304:	f7ff fe90 	bl	800b028 <_Balloc>
 800b308:	b930      	cbnz	r0, 800b318 <__multiply+0x44>
 800b30a:	4602      	mov	r2, r0
 800b30c:	4b44      	ldr	r3, [pc, #272]	; (800b420 <__multiply+0x14c>)
 800b30e:	4845      	ldr	r0, [pc, #276]	; (800b424 <__multiply+0x150>)
 800b310:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b314:	f000 fd48 	bl	800bda8 <__assert_func>
 800b318:	f100 0514 	add.w	r5, r0, #20
 800b31c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b320:	462b      	mov	r3, r5
 800b322:	2200      	movs	r2, #0
 800b324:	4543      	cmp	r3, r8
 800b326:	d321      	bcc.n	800b36c <__multiply+0x98>
 800b328:	f104 0314 	add.w	r3, r4, #20
 800b32c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b330:	f109 0314 	add.w	r3, r9, #20
 800b334:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b338:	9202      	str	r2, [sp, #8]
 800b33a:	1b3a      	subs	r2, r7, r4
 800b33c:	3a15      	subs	r2, #21
 800b33e:	f022 0203 	bic.w	r2, r2, #3
 800b342:	3204      	adds	r2, #4
 800b344:	f104 0115 	add.w	r1, r4, #21
 800b348:	428f      	cmp	r7, r1
 800b34a:	bf38      	it	cc
 800b34c:	2204      	movcc	r2, #4
 800b34e:	9201      	str	r2, [sp, #4]
 800b350:	9a02      	ldr	r2, [sp, #8]
 800b352:	9303      	str	r3, [sp, #12]
 800b354:	429a      	cmp	r2, r3
 800b356:	d80c      	bhi.n	800b372 <__multiply+0x9e>
 800b358:	2e00      	cmp	r6, #0
 800b35a:	dd03      	ble.n	800b364 <__multiply+0x90>
 800b35c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b360:	2b00      	cmp	r3, #0
 800b362:	d05b      	beq.n	800b41c <__multiply+0x148>
 800b364:	6106      	str	r6, [r0, #16]
 800b366:	b005      	add	sp, #20
 800b368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b36c:	f843 2b04 	str.w	r2, [r3], #4
 800b370:	e7d8      	b.n	800b324 <__multiply+0x50>
 800b372:	f8b3 a000 	ldrh.w	sl, [r3]
 800b376:	f1ba 0f00 	cmp.w	sl, #0
 800b37a:	d024      	beq.n	800b3c6 <__multiply+0xf2>
 800b37c:	f104 0e14 	add.w	lr, r4, #20
 800b380:	46a9      	mov	r9, r5
 800b382:	f04f 0c00 	mov.w	ip, #0
 800b386:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b38a:	f8d9 1000 	ldr.w	r1, [r9]
 800b38e:	fa1f fb82 	uxth.w	fp, r2
 800b392:	b289      	uxth	r1, r1
 800b394:	fb0a 110b 	mla	r1, sl, fp, r1
 800b398:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b39c:	f8d9 2000 	ldr.w	r2, [r9]
 800b3a0:	4461      	add	r1, ip
 800b3a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b3a6:	fb0a c20b 	mla	r2, sl, fp, ip
 800b3aa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b3ae:	b289      	uxth	r1, r1
 800b3b0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b3b4:	4577      	cmp	r7, lr
 800b3b6:	f849 1b04 	str.w	r1, [r9], #4
 800b3ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b3be:	d8e2      	bhi.n	800b386 <__multiply+0xb2>
 800b3c0:	9a01      	ldr	r2, [sp, #4]
 800b3c2:	f845 c002 	str.w	ip, [r5, r2]
 800b3c6:	9a03      	ldr	r2, [sp, #12]
 800b3c8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b3cc:	3304      	adds	r3, #4
 800b3ce:	f1b9 0f00 	cmp.w	r9, #0
 800b3d2:	d021      	beq.n	800b418 <__multiply+0x144>
 800b3d4:	6829      	ldr	r1, [r5, #0]
 800b3d6:	f104 0c14 	add.w	ip, r4, #20
 800b3da:	46ae      	mov	lr, r5
 800b3dc:	f04f 0a00 	mov.w	sl, #0
 800b3e0:	f8bc b000 	ldrh.w	fp, [ip]
 800b3e4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b3e8:	fb09 220b 	mla	r2, r9, fp, r2
 800b3ec:	4452      	add	r2, sl
 800b3ee:	b289      	uxth	r1, r1
 800b3f0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b3f4:	f84e 1b04 	str.w	r1, [lr], #4
 800b3f8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b3fc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b400:	f8be 1000 	ldrh.w	r1, [lr]
 800b404:	fb09 110a 	mla	r1, r9, sl, r1
 800b408:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800b40c:	4567      	cmp	r7, ip
 800b40e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b412:	d8e5      	bhi.n	800b3e0 <__multiply+0x10c>
 800b414:	9a01      	ldr	r2, [sp, #4]
 800b416:	50a9      	str	r1, [r5, r2]
 800b418:	3504      	adds	r5, #4
 800b41a:	e799      	b.n	800b350 <__multiply+0x7c>
 800b41c:	3e01      	subs	r6, #1
 800b41e:	e79b      	b.n	800b358 <__multiply+0x84>
 800b420:	0800c941 	.word	0x0800c941
 800b424:	0800c9b2 	.word	0x0800c9b2

0800b428 <__pow5mult>:
 800b428:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b42c:	4615      	mov	r5, r2
 800b42e:	f012 0203 	ands.w	r2, r2, #3
 800b432:	4606      	mov	r6, r0
 800b434:	460f      	mov	r7, r1
 800b436:	d007      	beq.n	800b448 <__pow5mult+0x20>
 800b438:	4c25      	ldr	r4, [pc, #148]	; (800b4d0 <__pow5mult+0xa8>)
 800b43a:	3a01      	subs	r2, #1
 800b43c:	2300      	movs	r3, #0
 800b43e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b442:	f7ff fe53 	bl	800b0ec <__multadd>
 800b446:	4607      	mov	r7, r0
 800b448:	10ad      	asrs	r5, r5, #2
 800b44a:	d03d      	beq.n	800b4c8 <__pow5mult+0xa0>
 800b44c:	69f4      	ldr	r4, [r6, #28]
 800b44e:	b97c      	cbnz	r4, 800b470 <__pow5mult+0x48>
 800b450:	2010      	movs	r0, #16
 800b452:	f7fc fba7 	bl	8007ba4 <malloc>
 800b456:	4602      	mov	r2, r0
 800b458:	61f0      	str	r0, [r6, #28]
 800b45a:	b928      	cbnz	r0, 800b468 <__pow5mult+0x40>
 800b45c:	4b1d      	ldr	r3, [pc, #116]	; (800b4d4 <__pow5mult+0xac>)
 800b45e:	481e      	ldr	r0, [pc, #120]	; (800b4d8 <__pow5mult+0xb0>)
 800b460:	f240 11b3 	movw	r1, #435	; 0x1b3
 800b464:	f000 fca0 	bl	800bda8 <__assert_func>
 800b468:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b46c:	6004      	str	r4, [r0, #0]
 800b46e:	60c4      	str	r4, [r0, #12]
 800b470:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800b474:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b478:	b94c      	cbnz	r4, 800b48e <__pow5mult+0x66>
 800b47a:	f240 2171 	movw	r1, #625	; 0x271
 800b47e:	4630      	mov	r0, r6
 800b480:	f7ff ff12 	bl	800b2a8 <__i2b>
 800b484:	2300      	movs	r3, #0
 800b486:	f8c8 0008 	str.w	r0, [r8, #8]
 800b48a:	4604      	mov	r4, r0
 800b48c:	6003      	str	r3, [r0, #0]
 800b48e:	f04f 0900 	mov.w	r9, #0
 800b492:	07eb      	lsls	r3, r5, #31
 800b494:	d50a      	bpl.n	800b4ac <__pow5mult+0x84>
 800b496:	4639      	mov	r1, r7
 800b498:	4622      	mov	r2, r4
 800b49a:	4630      	mov	r0, r6
 800b49c:	f7ff ff1a 	bl	800b2d4 <__multiply>
 800b4a0:	4639      	mov	r1, r7
 800b4a2:	4680      	mov	r8, r0
 800b4a4:	4630      	mov	r0, r6
 800b4a6:	f7ff fdff 	bl	800b0a8 <_Bfree>
 800b4aa:	4647      	mov	r7, r8
 800b4ac:	106d      	asrs	r5, r5, #1
 800b4ae:	d00b      	beq.n	800b4c8 <__pow5mult+0xa0>
 800b4b0:	6820      	ldr	r0, [r4, #0]
 800b4b2:	b938      	cbnz	r0, 800b4c4 <__pow5mult+0x9c>
 800b4b4:	4622      	mov	r2, r4
 800b4b6:	4621      	mov	r1, r4
 800b4b8:	4630      	mov	r0, r6
 800b4ba:	f7ff ff0b 	bl	800b2d4 <__multiply>
 800b4be:	6020      	str	r0, [r4, #0]
 800b4c0:	f8c0 9000 	str.w	r9, [r0]
 800b4c4:	4604      	mov	r4, r0
 800b4c6:	e7e4      	b.n	800b492 <__pow5mult+0x6a>
 800b4c8:	4638      	mov	r0, r7
 800b4ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b4ce:	bf00      	nop
 800b4d0:	0800cb00 	.word	0x0800cb00
 800b4d4:	0800c8d2 	.word	0x0800c8d2
 800b4d8:	0800c9b2 	.word	0x0800c9b2

0800b4dc <__lshift>:
 800b4dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4e0:	460c      	mov	r4, r1
 800b4e2:	6849      	ldr	r1, [r1, #4]
 800b4e4:	6923      	ldr	r3, [r4, #16]
 800b4e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b4ea:	68a3      	ldr	r3, [r4, #8]
 800b4ec:	4607      	mov	r7, r0
 800b4ee:	4691      	mov	r9, r2
 800b4f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b4f4:	f108 0601 	add.w	r6, r8, #1
 800b4f8:	42b3      	cmp	r3, r6
 800b4fa:	db0b      	blt.n	800b514 <__lshift+0x38>
 800b4fc:	4638      	mov	r0, r7
 800b4fe:	f7ff fd93 	bl	800b028 <_Balloc>
 800b502:	4605      	mov	r5, r0
 800b504:	b948      	cbnz	r0, 800b51a <__lshift+0x3e>
 800b506:	4602      	mov	r2, r0
 800b508:	4b28      	ldr	r3, [pc, #160]	; (800b5ac <__lshift+0xd0>)
 800b50a:	4829      	ldr	r0, [pc, #164]	; (800b5b0 <__lshift+0xd4>)
 800b50c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800b510:	f000 fc4a 	bl	800bda8 <__assert_func>
 800b514:	3101      	adds	r1, #1
 800b516:	005b      	lsls	r3, r3, #1
 800b518:	e7ee      	b.n	800b4f8 <__lshift+0x1c>
 800b51a:	2300      	movs	r3, #0
 800b51c:	f100 0114 	add.w	r1, r0, #20
 800b520:	f100 0210 	add.w	r2, r0, #16
 800b524:	4618      	mov	r0, r3
 800b526:	4553      	cmp	r3, sl
 800b528:	db33      	blt.n	800b592 <__lshift+0xb6>
 800b52a:	6920      	ldr	r0, [r4, #16]
 800b52c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b530:	f104 0314 	add.w	r3, r4, #20
 800b534:	f019 091f 	ands.w	r9, r9, #31
 800b538:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b53c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b540:	d02b      	beq.n	800b59a <__lshift+0xbe>
 800b542:	f1c9 0e20 	rsb	lr, r9, #32
 800b546:	468a      	mov	sl, r1
 800b548:	2200      	movs	r2, #0
 800b54a:	6818      	ldr	r0, [r3, #0]
 800b54c:	fa00 f009 	lsl.w	r0, r0, r9
 800b550:	4310      	orrs	r0, r2
 800b552:	f84a 0b04 	str.w	r0, [sl], #4
 800b556:	f853 2b04 	ldr.w	r2, [r3], #4
 800b55a:	459c      	cmp	ip, r3
 800b55c:	fa22 f20e 	lsr.w	r2, r2, lr
 800b560:	d8f3      	bhi.n	800b54a <__lshift+0x6e>
 800b562:	ebac 0304 	sub.w	r3, ip, r4
 800b566:	3b15      	subs	r3, #21
 800b568:	f023 0303 	bic.w	r3, r3, #3
 800b56c:	3304      	adds	r3, #4
 800b56e:	f104 0015 	add.w	r0, r4, #21
 800b572:	4584      	cmp	ip, r0
 800b574:	bf38      	it	cc
 800b576:	2304      	movcc	r3, #4
 800b578:	50ca      	str	r2, [r1, r3]
 800b57a:	b10a      	cbz	r2, 800b580 <__lshift+0xa4>
 800b57c:	f108 0602 	add.w	r6, r8, #2
 800b580:	3e01      	subs	r6, #1
 800b582:	4638      	mov	r0, r7
 800b584:	612e      	str	r6, [r5, #16]
 800b586:	4621      	mov	r1, r4
 800b588:	f7ff fd8e 	bl	800b0a8 <_Bfree>
 800b58c:	4628      	mov	r0, r5
 800b58e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b592:	f842 0f04 	str.w	r0, [r2, #4]!
 800b596:	3301      	adds	r3, #1
 800b598:	e7c5      	b.n	800b526 <__lshift+0x4a>
 800b59a:	3904      	subs	r1, #4
 800b59c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b5a0:	f841 2f04 	str.w	r2, [r1, #4]!
 800b5a4:	459c      	cmp	ip, r3
 800b5a6:	d8f9      	bhi.n	800b59c <__lshift+0xc0>
 800b5a8:	e7ea      	b.n	800b580 <__lshift+0xa4>
 800b5aa:	bf00      	nop
 800b5ac:	0800c941 	.word	0x0800c941
 800b5b0:	0800c9b2 	.word	0x0800c9b2

0800b5b4 <__mcmp>:
 800b5b4:	b530      	push	{r4, r5, lr}
 800b5b6:	6902      	ldr	r2, [r0, #16]
 800b5b8:	690c      	ldr	r4, [r1, #16]
 800b5ba:	1b12      	subs	r2, r2, r4
 800b5bc:	d10e      	bne.n	800b5dc <__mcmp+0x28>
 800b5be:	f100 0314 	add.w	r3, r0, #20
 800b5c2:	3114      	adds	r1, #20
 800b5c4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b5c8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b5cc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b5d0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b5d4:	42a5      	cmp	r5, r4
 800b5d6:	d003      	beq.n	800b5e0 <__mcmp+0x2c>
 800b5d8:	d305      	bcc.n	800b5e6 <__mcmp+0x32>
 800b5da:	2201      	movs	r2, #1
 800b5dc:	4610      	mov	r0, r2
 800b5de:	bd30      	pop	{r4, r5, pc}
 800b5e0:	4283      	cmp	r3, r0
 800b5e2:	d3f3      	bcc.n	800b5cc <__mcmp+0x18>
 800b5e4:	e7fa      	b.n	800b5dc <__mcmp+0x28>
 800b5e6:	f04f 32ff 	mov.w	r2, #4294967295
 800b5ea:	e7f7      	b.n	800b5dc <__mcmp+0x28>

0800b5ec <__mdiff>:
 800b5ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5f0:	460c      	mov	r4, r1
 800b5f2:	4606      	mov	r6, r0
 800b5f4:	4611      	mov	r1, r2
 800b5f6:	4620      	mov	r0, r4
 800b5f8:	4690      	mov	r8, r2
 800b5fa:	f7ff ffdb 	bl	800b5b4 <__mcmp>
 800b5fe:	1e05      	subs	r5, r0, #0
 800b600:	d110      	bne.n	800b624 <__mdiff+0x38>
 800b602:	4629      	mov	r1, r5
 800b604:	4630      	mov	r0, r6
 800b606:	f7ff fd0f 	bl	800b028 <_Balloc>
 800b60a:	b930      	cbnz	r0, 800b61a <__mdiff+0x2e>
 800b60c:	4b3a      	ldr	r3, [pc, #232]	; (800b6f8 <__mdiff+0x10c>)
 800b60e:	4602      	mov	r2, r0
 800b610:	f240 2137 	movw	r1, #567	; 0x237
 800b614:	4839      	ldr	r0, [pc, #228]	; (800b6fc <__mdiff+0x110>)
 800b616:	f000 fbc7 	bl	800bda8 <__assert_func>
 800b61a:	2301      	movs	r3, #1
 800b61c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b620:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b624:	bfa4      	itt	ge
 800b626:	4643      	movge	r3, r8
 800b628:	46a0      	movge	r8, r4
 800b62a:	4630      	mov	r0, r6
 800b62c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b630:	bfa6      	itte	ge
 800b632:	461c      	movge	r4, r3
 800b634:	2500      	movge	r5, #0
 800b636:	2501      	movlt	r5, #1
 800b638:	f7ff fcf6 	bl	800b028 <_Balloc>
 800b63c:	b920      	cbnz	r0, 800b648 <__mdiff+0x5c>
 800b63e:	4b2e      	ldr	r3, [pc, #184]	; (800b6f8 <__mdiff+0x10c>)
 800b640:	4602      	mov	r2, r0
 800b642:	f240 2145 	movw	r1, #581	; 0x245
 800b646:	e7e5      	b.n	800b614 <__mdiff+0x28>
 800b648:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b64c:	6926      	ldr	r6, [r4, #16]
 800b64e:	60c5      	str	r5, [r0, #12]
 800b650:	f104 0914 	add.w	r9, r4, #20
 800b654:	f108 0514 	add.w	r5, r8, #20
 800b658:	f100 0e14 	add.w	lr, r0, #20
 800b65c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b660:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b664:	f108 0210 	add.w	r2, r8, #16
 800b668:	46f2      	mov	sl, lr
 800b66a:	2100      	movs	r1, #0
 800b66c:	f859 3b04 	ldr.w	r3, [r9], #4
 800b670:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b674:	fa11 f88b 	uxtah	r8, r1, fp
 800b678:	b299      	uxth	r1, r3
 800b67a:	0c1b      	lsrs	r3, r3, #16
 800b67c:	eba8 0801 	sub.w	r8, r8, r1
 800b680:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b684:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b688:	fa1f f888 	uxth.w	r8, r8
 800b68c:	1419      	asrs	r1, r3, #16
 800b68e:	454e      	cmp	r6, r9
 800b690:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b694:	f84a 3b04 	str.w	r3, [sl], #4
 800b698:	d8e8      	bhi.n	800b66c <__mdiff+0x80>
 800b69a:	1b33      	subs	r3, r6, r4
 800b69c:	3b15      	subs	r3, #21
 800b69e:	f023 0303 	bic.w	r3, r3, #3
 800b6a2:	3304      	adds	r3, #4
 800b6a4:	3415      	adds	r4, #21
 800b6a6:	42a6      	cmp	r6, r4
 800b6a8:	bf38      	it	cc
 800b6aa:	2304      	movcc	r3, #4
 800b6ac:	441d      	add	r5, r3
 800b6ae:	4473      	add	r3, lr
 800b6b0:	469e      	mov	lr, r3
 800b6b2:	462e      	mov	r6, r5
 800b6b4:	4566      	cmp	r6, ip
 800b6b6:	d30e      	bcc.n	800b6d6 <__mdiff+0xea>
 800b6b8:	f10c 0203 	add.w	r2, ip, #3
 800b6bc:	1b52      	subs	r2, r2, r5
 800b6be:	f022 0203 	bic.w	r2, r2, #3
 800b6c2:	3d03      	subs	r5, #3
 800b6c4:	45ac      	cmp	ip, r5
 800b6c6:	bf38      	it	cc
 800b6c8:	2200      	movcc	r2, #0
 800b6ca:	4413      	add	r3, r2
 800b6cc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b6d0:	b17a      	cbz	r2, 800b6f2 <__mdiff+0x106>
 800b6d2:	6107      	str	r7, [r0, #16]
 800b6d4:	e7a4      	b.n	800b620 <__mdiff+0x34>
 800b6d6:	f856 8b04 	ldr.w	r8, [r6], #4
 800b6da:	fa11 f288 	uxtah	r2, r1, r8
 800b6de:	1414      	asrs	r4, r2, #16
 800b6e0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b6e4:	b292      	uxth	r2, r2
 800b6e6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b6ea:	f84e 2b04 	str.w	r2, [lr], #4
 800b6ee:	1421      	asrs	r1, r4, #16
 800b6f0:	e7e0      	b.n	800b6b4 <__mdiff+0xc8>
 800b6f2:	3f01      	subs	r7, #1
 800b6f4:	e7ea      	b.n	800b6cc <__mdiff+0xe0>
 800b6f6:	bf00      	nop
 800b6f8:	0800c941 	.word	0x0800c941
 800b6fc:	0800c9b2 	.word	0x0800c9b2

0800b700 <__ulp>:
 800b700:	b082      	sub	sp, #8
 800b702:	ed8d 0b00 	vstr	d0, [sp]
 800b706:	9a01      	ldr	r2, [sp, #4]
 800b708:	4b0f      	ldr	r3, [pc, #60]	; (800b748 <__ulp+0x48>)
 800b70a:	4013      	ands	r3, r2
 800b70c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800b710:	2b00      	cmp	r3, #0
 800b712:	dc08      	bgt.n	800b726 <__ulp+0x26>
 800b714:	425b      	negs	r3, r3
 800b716:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800b71a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b71e:	da04      	bge.n	800b72a <__ulp+0x2a>
 800b720:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b724:	4113      	asrs	r3, r2
 800b726:	2200      	movs	r2, #0
 800b728:	e008      	b.n	800b73c <__ulp+0x3c>
 800b72a:	f1a2 0314 	sub.w	r3, r2, #20
 800b72e:	2b1e      	cmp	r3, #30
 800b730:	bfda      	itte	le
 800b732:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800b736:	40da      	lsrle	r2, r3
 800b738:	2201      	movgt	r2, #1
 800b73a:	2300      	movs	r3, #0
 800b73c:	4619      	mov	r1, r3
 800b73e:	4610      	mov	r0, r2
 800b740:	ec41 0b10 	vmov	d0, r0, r1
 800b744:	b002      	add	sp, #8
 800b746:	4770      	bx	lr
 800b748:	7ff00000 	.word	0x7ff00000

0800b74c <__b2d>:
 800b74c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b750:	6906      	ldr	r6, [r0, #16]
 800b752:	f100 0814 	add.w	r8, r0, #20
 800b756:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b75a:	1f37      	subs	r7, r6, #4
 800b75c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b760:	4610      	mov	r0, r2
 800b762:	f7ff fd53 	bl	800b20c <__hi0bits>
 800b766:	f1c0 0320 	rsb	r3, r0, #32
 800b76a:	280a      	cmp	r0, #10
 800b76c:	600b      	str	r3, [r1, #0]
 800b76e:	491b      	ldr	r1, [pc, #108]	; (800b7dc <__b2d+0x90>)
 800b770:	dc15      	bgt.n	800b79e <__b2d+0x52>
 800b772:	f1c0 0c0b 	rsb	ip, r0, #11
 800b776:	fa22 f30c 	lsr.w	r3, r2, ip
 800b77a:	45b8      	cmp	r8, r7
 800b77c:	ea43 0501 	orr.w	r5, r3, r1
 800b780:	bf34      	ite	cc
 800b782:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b786:	2300      	movcs	r3, #0
 800b788:	3015      	adds	r0, #21
 800b78a:	fa02 f000 	lsl.w	r0, r2, r0
 800b78e:	fa23 f30c 	lsr.w	r3, r3, ip
 800b792:	4303      	orrs	r3, r0
 800b794:	461c      	mov	r4, r3
 800b796:	ec45 4b10 	vmov	d0, r4, r5
 800b79a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b79e:	45b8      	cmp	r8, r7
 800b7a0:	bf3a      	itte	cc
 800b7a2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b7a6:	f1a6 0708 	subcc.w	r7, r6, #8
 800b7aa:	2300      	movcs	r3, #0
 800b7ac:	380b      	subs	r0, #11
 800b7ae:	d012      	beq.n	800b7d6 <__b2d+0x8a>
 800b7b0:	f1c0 0120 	rsb	r1, r0, #32
 800b7b4:	fa23 f401 	lsr.w	r4, r3, r1
 800b7b8:	4082      	lsls	r2, r0
 800b7ba:	4322      	orrs	r2, r4
 800b7bc:	4547      	cmp	r7, r8
 800b7be:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800b7c2:	bf8c      	ite	hi
 800b7c4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b7c8:	2200      	movls	r2, #0
 800b7ca:	4083      	lsls	r3, r0
 800b7cc:	40ca      	lsrs	r2, r1
 800b7ce:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800b7d2:	4313      	orrs	r3, r2
 800b7d4:	e7de      	b.n	800b794 <__b2d+0x48>
 800b7d6:	ea42 0501 	orr.w	r5, r2, r1
 800b7da:	e7db      	b.n	800b794 <__b2d+0x48>
 800b7dc:	3ff00000 	.word	0x3ff00000

0800b7e0 <__d2b>:
 800b7e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b7e4:	460f      	mov	r7, r1
 800b7e6:	2101      	movs	r1, #1
 800b7e8:	ec59 8b10 	vmov	r8, r9, d0
 800b7ec:	4616      	mov	r6, r2
 800b7ee:	f7ff fc1b 	bl	800b028 <_Balloc>
 800b7f2:	4604      	mov	r4, r0
 800b7f4:	b930      	cbnz	r0, 800b804 <__d2b+0x24>
 800b7f6:	4602      	mov	r2, r0
 800b7f8:	4b24      	ldr	r3, [pc, #144]	; (800b88c <__d2b+0xac>)
 800b7fa:	4825      	ldr	r0, [pc, #148]	; (800b890 <__d2b+0xb0>)
 800b7fc:	f240 310f 	movw	r1, #783	; 0x30f
 800b800:	f000 fad2 	bl	800bda8 <__assert_func>
 800b804:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b808:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b80c:	bb2d      	cbnz	r5, 800b85a <__d2b+0x7a>
 800b80e:	9301      	str	r3, [sp, #4]
 800b810:	f1b8 0300 	subs.w	r3, r8, #0
 800b814:	d026      	beq.n	800b864 <__d2b+0x84>
 800b816:	4668      	mov	r0, sp
 800b818:	9300      	str	r3, [sp, #0]
 800b81a:	f7ff fd17 	bl	800b24c <__lo0bits>
 800b81e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b822:	b1e8      	cbz	r0, 800b860 <__d2b+0x80>
 800b824:	f1c0 0320 	rsb	r3, r0, #32
 800b828:	fa02 f303 	lsl.w	r3, r2, r3
 800b82c:	430b      	orrs	r3, r1
 800b82e:	40c2      	lsrs	r2, r0
 800b830:	6163      	str	r3, [r4, #20]
 800b832:	9201      	str	r2, [sp, #4]
 800b834:	9b01      	ldr	r3, [sp, #4]
 800b836:	61a3      	str	r3, [r4, #24]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	bf14      	ite	ne
 800b83c:	2202      	movne	r2, #2
 800b83e:	2201      	moveq	r2, #1
 800b840:	6122      	str	r2, [r4, #16]
 800b842:	b1bd      	cbz	r5, 800b874 <__d2b+0x94>
 800b844:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b848:	4405      	add	r5, r0
 800b84a:	603d      	str	r5, [r7, #0]
 800b84c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b850:	6030      	str	r0, [r6, #0]
 800b852:	4620      	mov	r0, r4
 800b854:	b003      	add	sp, #12
 800b856:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b85a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b85e:	e7d6      	b.n	800b80e <__d2b+0x2e>
 800b860:	6161      	str	r1, [r4, #20]
 800b862:	e7e7      	b.n	800b834 <__d2b+0x54>
 800b864:	a801      	add	r0, sp, #4
 800b866:	f7ff fcf1 	bl	800b24c <__lo0bits>
 800b86a:	9b01      	ldr	r3, [sp, #4]
 800b86c:	6163      	str	r3, [r4, #20]
 800b86e:	3020      	adds	r0, #32
 800b870:	2201      	movs	r2, #1
 800b872:	e7e5      	b.n	800b840 <__d2b+0x60>
 800b874:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b878:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b87c:	6038      	str	r0, [r7, #0]
 800b87e:	6918      	ldr	r0, [r3, #16]
 800b880:	f7ff fcc4 	bl	800b20c <__hi0bits>
 800b884:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b888:	e7e2      	b.n	800b850 <__d2b+0x70>
 800b88a:	bf00      	nop
 800b88c:	0800c941 	.word	0x0800c941
 800b890:	0800c9b2 	.word	0x0800c9b2

0800b894 <__ratio>:
 800b894:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b898:	4688      	mov	r8, r1
 800b89a:	4669      	mov	r1, sp
 800b89c:	4681      	mov	r9, r0
 800b89e:	f7ff ff55 	bl	800b74c <__b2d>
 800b8a2:	a901      	add	r1, sp, #4
 800b8a4:	4640      	mov	r0, r8
 800b8a6:	ec55 4b10 	vmov	r4, r5, d0
 800b8aa:	f7ff ff4f 	bl	800b74c <__b2d>
 800b8ae:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b8b2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b8b6:	eba3 0c02 	sub.w	ip, r3, r2
 800b8ba:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b8be:	1a9b      	subs	r3, r3, r2
 800b8c0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b8c4:	ec51 0b10 	vmov	r0, r1, d0
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	bfd6      	itet	le
 800b8cc:	460a      	movle	r2, r1
 800b8ce:	462a      	movgt	r2, r5
 800b8d0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b8d4:	468b      	mov	fp, r1
 800b8d6:	462f      	mov	r7, r5
 800b8d8:	bfd4      	ite	le
 800b8da:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800b8de:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b8e2:	4620      	mov	r0, r4
 800b8e4:	ee10 2a10 	vmov	r2, s0
 800b8e8:	465b      	mov	r3, fp
 800b8ea:	4639      	mov	r1, r7
 800b8ec:	f7f4 ffce 	bl	800088c <__aeabi_ddiv>
 800b8f0:	ec41 0b10 	vmov	d0, r0, r1
 800b8f4:	b003      	add	sp, #12
 800b8f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b8fa <__copybits>:
 800b8fa:	3901      	subs	r1, #1
 800b8fc:	b570      	push	{r4, r5, r6, lr}
 800b8fe:	1149      	asrs	r1, r1, #5
 800b900:	6914      	ldr	r4, [r2, #16]
 800b902:	3101      	adds	r1, #1
 800b904:	f102 0314 	add.w	r3, r2, #20
 800b908:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b90c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b910:	1f05      	subs	r5, r0, #4
 800b912:	42a3      	cmp	r3, r4
 800b914:	d30c      	bcc.n	800b930 <__copybits+0x36>
 800b916:	1aa3      	subs	r3, r4, r2
 800b918:	3b11      	subs	r3, #17
 800b91a:	f023 0303 	bic.w	r3, r3, #3
 800b91e:	3211      	adds	r2, #17
 800b920:	42a2      	cmp	r2, r4
 800b922:	bf88      	it	hi
 800b924:	2300      	movhi	r3, #0
 800b926:	4418      	add	r0, r3
 800b928:	2300      	movs	r3, #0
 800b92a:	4288      	cmp	r0, r1
 800b92c:	d305      	bcc.n	800b93a <__copybits+0x40>
 800b92e:	bd70      	pop	{r4, r5, r6, pc}
 800b930:	f853 6b04 	ldr.w	r6, [r3], #4
 800b934:	f845 6f04 	str.w	r6, [r5, #4]!
 800b938:	e7eb      	b.n	800b912 <__copybits+0x18>
 800b93a:	f840 3b04 	str.w	r3, [r0], #4
 800b93e:	e7f4      	b.n	800b92a <__copybits+0x30>

0800b940 <__any_on>:
 800b940:	f100 0214 	add.w	r2, r0, #20
 800b944:	6900      	ldr	r0, [r0, #16]
 800b946:	114b      	asrs	r3, r1, #5
 800b948:	4298      	cmp	r0, r3
 800b94a:	b510      	push	{r4, lr}
 800b94c:	db11      	blt.n	800b972 <__any_on+0x32>
 800b94e:	dd0a      	ble.n	800b966 <__any_on+0x26>
 800b950:	f011 011f 	ands.w	r1, r1, #31
 800b954:	d007      	beq.n	800b966 <__any_on+0x26>
 800b956:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b95a:	fa24 f001 	lsr.w	r0, r4, r1
 800b95e:	fa00 f101 	lsl.w	r1, r0, r1
 800b962:	428c      	cmp	r4, r1
 800b964:	d10b      	bne.n	800b97e <__any_on+0x3e>
 800b966:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b96a:	4293      	cmp	r3, r2
 800b96c:	d803      	bhi.n	800b976 <__any_on+0x36>
 800b96e:	2000      	movs	r0, #0
 800b970:	bd10      	pop	{r4, pc}
 800b972:	4603      	mov	r3, r0
 800b974:	e7f7      	b.n	800b966 <__any_on+0x26>
 800b976:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b97a:	2900      	cmp	r1, #0
 800b97c:	d0f5      	beq.n	800b96a <__any_on+0x2a>
 800b97e:	2001      	movs	r0, #1
 800b980:	e7f6      	b.n	800b970 <__any_on+0x30>

0800b982 <__ascii_wctomb>:
 800b982:	b149      	cbz	r1, 800b998 <__ascii_wctomb+0x16>
 800b984:	2aff      	cmp	r2, #255	; 0xff
 800b986:	bf85      	ittet	hi
 800b988:	238a      	movhi	r3, #138	; 0x8a
 800b98a:	6003      	strhi	r3, [r0, #0]
 800b98c:	700a      	strbls	r2, [r1, #0]
 800b98e:	f04f 30ff 	movhi.w	r0, #4294967295
 800b992:	bf98      	it	ls
 800b994:	2001      	movls	r0, #1
 800b996:	4770      	bx	lr
 800b998:	4608      	mov	r0, r1
 800b99a:	4770      	bx	lr

0800b99c <__ssputs_r>:
 800b99c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9a0:	688e      	ldr	r6, [r1, #8]
 800b9a2:	461f      	mov	r7, r3
 800b9a4:	42be      	cmp	r6, r7
 800b9a6:	680b      	ldr	r3, [r1, #0]
 800b9a8:	4682      	mov	sl, r0
 800b9aa:	460c      	mov	r4, r1
 800b9ac:	4690      	mov	r8, r2
 800b9ae:	d82c      	bhi.n	800ba0a <__ssputs_r+0x6e>
 800b9b0:	898a      	ldrh	r2, [r1, #12]
 800b9b2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b9b6:	d026      	beq.n	800ba06 <__ssputs_r+0x6a>
 800b9b8:	6965      	ldr	r5, [r4, #20]
 800b9ba:	6909      	ldr	r1, [r1, #16]
 800b9bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b9c0:	eba3 0901 	sub.w	r9, r3, r1
 800b9c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b9c8:	1c7b      	adds	r3, r7, #1
 800b9ca:	444b      	add	r3, r9
 800b9cc:	106d      	asrs	r5, r5, #1
 800b9ce:	429d      	cmp	r5, r3
 800b9d0:	bf38      	it	cc
 800b9d2:	461d      	movcc	r5, r3
 800b9d4:	0553      	lsls	r3, r2, #21
 800b9d6:	d527      	bpl.n	800ba28 <__ssputs_r+0x8c>
 800b9d8:	4629      	mov	r1, r5
 800b9da:	f7fc f913 	bl	8007c04 <_malloc_r>
 800b9de:	4606      	mov	r6, r0
 800b9e0:	b360      	cbz	r0, 800ba3c <__ssputs_r+0xa0>
 800b9e2:	6921      	ldr	r1, [r4, #16]
 800b9e4:	464a      	mov	r2, r9
 800b9e6:	f7fe f8d0 	bl	8009b8a <memcpy>
 800b9ea:	89a3      	ldrh	r3, [r4, #12]
 800b9ec:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b9f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b9f4:	81a3      	strh	r3, [r4, #12]
 800b9f6:	6126      	str	r6, [r4, #16]
 800b9f8:	6165      	str	r5, [r4, #20]
 800b9fa:	444e      	add	r6, r9
 800b9fc:	eba5 0509 	sub.w	r5, r5, r9
 800ba00:	6026      	str	r6, [r4, #0]
 800ba02:	60a5      	str	r5, [r4, #8]
 800ba04:	463e      	mov	r6, r7
 800ba06:	42be      	cmp	r6, r7
 800ba08:	d900      	bls.n	800ba0c <__ssputs_r+0x70>
 800ba0a:	463e      	mov	r6, r7
 800ba0c:	6820      	ldr	r0, [r4, #0]
 800ba0e:	4632      	mov	r2, r6
 800ba10:	4641      	mov	r1, r8
 800ba12:	f7fd ffba 	bl	800998a <memmove>
 800ba16:	68a3      	ldr	r3, [r4, #8]
 800ba18:	1b9b      	subs	r3, r3, r6
 800ba1a:	60a3      	str	r3, [r4, #8]
 800ba1c:	6823      	ldr	r3, [r4, #0]
 800ba1e:	4433      	add	r3, r6
 800ba20:	6023      	str	r3, [r4, #0]
 800ba22:	2000      	movs	r0, #0
 800ba24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba28:	462a      	mov	r2, r5
 800ba2a:	f000 f9f1 	bl	800be10 <_realloc_r>
 800ba2e:	4606      	mov	r6, r0
 800ba30:	2800      	cmp	r0, #0
 800ba32:	d1e0      	bne.n	800b9f6 <__ssputs_r+0x5a>
 800ba34:	6921      	ldr	r1, [r4, #16]
 800ba36:	4650      	mov	r0, sl
 800ba38:	f7fe ff40 	bl	800a8bc <_free_r>
 800ba3c:	230c      	movs	r3, #12
 800ba3e:	f8ca 3000 	str.w	r3, [sl]
 800ba42:	89a3      	ldrh	r3, [r4, #12]
 800ba44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba48:	81a3      	strh	r3, [r4, #12]
 800ba4a:	f04f 30ff 	mov.w	r0, #4294967295
 800ba4e:	e7e9      	b.n	800ba24 <__ssputs_r+0x88>

0800ba50 <_svfiprintf_r>:
 800ba50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba54:	4698      	mov	r8, r3
 800ba56:	898b      	ldrh	r3, [r1, #12]
 800ba58:	061b      	lsls	r3, r3, #24
 800ba5a:	b09d      	sub	sp, #116	; 0x74
 800ba5c:	4607      	mov	r7, r0
 800ba5e:	460d      	mov	r5, r1
 800ba60:	4614      	mov	r4, r2
 800ba62:	d50e      	bpl.n	800ba82 <_svfiprintf_r+0x32>
 800ba64:	690b      	ldr	r3, [r1, #16]
 800ba66:	b963      	cbnz	r3, 800ba82 <_svfiprintf_r+0x32>
 800ba68:	2140      	movs	r1, #64	; 0x40
 800ba6a:	f7fc f8cb 	bl	8007c04 <_malloc_r>
 800ba6e:	6028      	str	r0, [r5, #0]
 800ba70:	6128      	str	r0, [r5, #16]
 800ba72:	b920      	cbnz	r0, 800ba7e <_svfiprintf_r+0x2e>
 800ba74:	230c      	movs	r3, #12
 800ba76:	603b      	str	r3, [r7, #0]
 800ba78:	f04f 30ff 	mov.w	r0, #4294967295
 800ba7c:	e0d0      	b.n	800bc20 <_svfiprintf_r+0x1d0>
 800ba7e:	2340      	movs	r3, #64	; 0x40
 800ba80:	616b      	str	r3, [r5, #20]
 800ba82:	2300      	movs	r3, #0
 800ba84:	9309      	str	r3, [sp, #36]	; 0x24
 800ba86:	2320      	movs	r3, #32
 800ba88:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ba8c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ba90:	2330      	movs	r3, #48	; 0x30
 800ba92:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800bc38 <_svfiprintf_r+0x1e8>
 800ba96:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ba9a:	f04f 0901 	mov.w	r9, #1
 800ba9e:	4623      	mov	r3, r4
 800baa0:	469a      	mov	sl, r3
 800baa2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800baa6:	b10a      	cbz	r2, 800baac <_svfiprintf_r+0x5c>
 800baa8:	2a25      	cmp	r2, #37	; 0x25
 800baaa:	d1f9      	bne.n	800baa0 <_svfiprintf_r+0x50>
 800baac:	ebba 0b04 	subs.w	fp, sl, r4
 800bab0:	d00b      	beq.n	800baca <_svfiprintf_r+0x7a>
 800bab2:	465b      	mov	r3, fp
 800bab4:	4622      	mov	r2, r4
 800bab6:	4629      	mov	r1, r5
 800bab8:	4638      	mov	r0, r7
 800baba:	f7ff ff6f 	bl	800b99c <__ssputs_r>
 800babe:	3001      	adds	r0, #1
 800bac0:	f000 80a9 	beq.w	800bc16 <_svfiprintf_r+0x1c6>
 800bac4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bac6:	445a      	add	r2, fp
 800bac8:	9209      	str	r2, [sp, #36]	; 0x24
 800baca:	f89a 3000 	ldrb.w	r3, [sl]
 800bace:	2b00      	cmp	r3, #0
 800bad0:	f000 80a1 	beq.w	800bc16 <_svfiprintf_r+0x1c6>
 800bad4:	2300      	movs	r3, #0
 800bad6:	f04f 32ff 	mov.w	r2, #4294967295
 800bada:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bade:	f10a 0a01 	add.w	sl, sl, #1
 800bae2:	9304      	str	r3, [sp, #16]
 800bae4:	9307      	str	r3, [sp, #28]
 800bae6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800baea:	931a      	str	r3, [sp, #104]	; 0x68
 800baec:	4654      	mov	r4, sl
 800baee:	2205      	movs	r2, #5
 800baf0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800baf4:	4850      	ldr	r0, [pc, #320]	; (800bc38 <_svfiprintf_r+0x1e8>)
 800baf6:	f7f4 fb8b 	bl	8000210 <memchr>
 800bafa:	9a04      	ldr	r2, [sp, #16]
 800bafc:	b9d8      	cbnz	r0, 800bb36 <_svfiprintf_r+0xe6>
 800bafe:	06d0      	lsls	r0, r2, #27
 800bb00:	bf44      	itt	mi
 800bb02:	2320      	movmi	r3, #32
 800bb04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb08:	0711      	lsls	r1, r2, #28
 800bb0a:	bf44      	itt	mi
 800bb0c:	232b      	movmi	r3, #43	; 0x2b
 800bb0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb12:	f89a 3000 	ldrb.w	r3, [sl]
 800bb16:	2b2a      	cmp	r3, #42	; 0x2a
 800bb18:	d015      	beq.n	800bb46 <_svfiprintf_r+0xf6>
 800bb1a:	9a07      	ldr	r2, [sp, #28]
 800bb1c:	4654      	mov	r4, sl
 800bb1e:	2000      	movs	r0, #0
 800bb20:	f04f 0c0a 	mov.w	ip, #10
 800bb24:	4621      	mov	r1, r4
 800bb26:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb2a:	3b30      	subs	r3, #48	; 0x30
 800bb2c:	2b09      	cmp	r3, #9
 800bb2e:	d94d      	bls.n	800bbcc <_svfiprintf_r+0x17c>
 800bb30:	b1b0      	cbz	r0, 800bb60 <_svfiprintf_r+0x110>
 800bb32:	9207      	str	r2, [sp, #28]
 800bb34:	e014      	b.n	800bb60 <_svfiprintf_r+0x110>
 800bb36:	eba0 0308 	sub.w	r3, r0, r8
 800bb3a:	fa09 f303 	lsl.w	r3, r9, r3
 800bb3e:	4313      	orrs	r3, r2
 800bb40:	9304      	str	r3, [sp, #16]
 800bb42:	46a2      	mov	sl, r4
 800bb44:	e7d2      	b.n	800baec <_svfiprintf_r+0x9c>
 800bb46:	9b03      	ldr	r3, [sp, #12]
 800bb48:	1d19      	adds	r1, r3, #4
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	9103      	str	r1, [sp, #12]
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	bfbb      	ittet	lt
 800bb52:	425b      	neglt	r3, r3
 800bb54:	f042 0202 	orrlt.w	r2, r2, #2
 800bb58:	9307      	strge	r3, [sp, #28]
 800bb5a:	9307      	strlt	r3, [sp, #28]
 800bb5c:	bfb8      	it	lt
 800bb5e:	9204      	strlt	r2, [sp, #16]
 800bb60:	7823      	ldrb	r3, [r4, #0]
 800bb62:	2b2e      	cmp	r3, #46	; 0x2e
 800bb64:	d10c      	bne.n	800bb80 <_svfiprintf_r+0x130>
 800bb66:	7863      	ldrb	r3, [r4, #1]
 800bb68:	2b2a      	cmp	r3, #42	; 0x2a
 800bb6a:	d134      	bne.n	800bbd6 <_svfiprintf_r+0x186>
 800bb6c:	9b03      	ldr	r3, [sp, #12]
 800bb6e:	1d1a      	adds	r2, r3, #4
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	9203      	str	r2, [sp, #12]
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	bfb8      	it	lt
 800bb78:	f04f 33ff 	movlt.w	r3, #4294967295
 800bb7c:	3402      	adds	r4, #2
 800bb7e:	9305      	str	r3, [sp, #20]
 800bb80:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800bc48 <_svfiprintf_r+0x1f8>
 800bb84:	7821      	ldrb	r1, [r4, #0]
 800bb86:	2203      	movs	r2, #3
 800bb88:	4650      	mov	r0, sl
 800bb8a:	f7f4 fb41 	bl	8000210 <memchr>
 800bb8e:	b138      	cbz	r0, 800bba0 <_svfiprintf_r+0x150>
 800bb90:	9b04      	ldr	r3, [sp, #16]
 800bb92:	eba0 000a 	sub.w	r0, r0, sl
 800bb96:	2240      	movs	r2, #64	; 0x40
 800bb98:	4082      	lsls	r2, r0
 800bb9a:	4313      	orrs	r3, r2
 800bb9c:	3401      	adds	r4, #1
 800bb9e:	9304      	str	r3, [sp, #16]
 800bba0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bba4:	4825      	ldr	r0, [pc, #148]	; (800bc3c <_svfiprintf_r+0x1ec>)
 800bba6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bbaa:	2206      	movs	r2, #6
 800bbac:	f7f4 fb30 	bl	8000210 <memchr>
 800bbb0:	2800      	cmp	r0, #0
 800bbb2:	d038      	beq.n	800bc26 <_svfiprintf_r+0x1d6>
 800bbb4:	4b22      	ldr	r3, [pc, #136]	; (800bc40 <_svfiprintf_r+0x1f0>)
 800bbb6:	bb1b      	cbnz	r3, 800bc00 <_svfiprintf_r+0x1b0>
 800bbb8:	9b03      	ldr	r3, [sp, #12]
 800bbba:	3307      	adds	r3, #7
 800bbbc:	f023 0307 	bic.w	r3, r3, #7
 800bbc0:	3308      	adds	r3, #8
 800bbc2:	9303      	str	r3, [sp, #12]
 800bbc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbc6:	4433      	add	r3, r6
 800bbc8:	9309      	str	r3, [sp, #36]	; 0x24
 800bbca:	e768      	b.n	800ba9e <_svfiprintf_r+0x4e>
 800bbcc:	fb0c 3202 	mla	r2, ip, r2, r3
 800bbd0:	460c      	mov	r4, r1
 800bbd2:	2001      	movs	r0, #1
 800bbd4:	e7a6      	b.n	800bb24 <_svfiprintf_r+0xd4>
 800bbd6:	2300      	movs	r3, #0
 800bbd8:	3401      	adds	r4, #1
 800bbda:	9305      	str	r3, [sp, #20]
 800bbdc:	4619      	mov	r1, r3
 800bbde:	f04f 0c0a 	mov.w	ip, #10
 800bbe2:	4620      	mov	r0, r4
 800bbe4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bbe8:	3a30      	subs	r2, #48	; 0x30
 800bbea:	2a09      	cmp	r2, #9
 800bbec:	d903      	bls.n	800bbf6 <_svfiprintf_r+0x1a6>
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d0c6      	beq.n	800bb80 <_svfiprintf_r+0x130>
 800bbf2:	9105      	str	r1, [sp, #20]
 800bbf4:	e7c4      	b.n	800bb80 <_svfiprintf_r+0x130>
 800bbf6:	fb0c 2101 	mla	r1, ip, r1, r2
 800bbfa:	4604      	mov	r4, r0
 800bbfc:	2301      	movs	r3, #1
 800bbfe:	e7f0      	b.n	800bbe2 <_svfiprintf_r+0x192>
 800bc00:	ab03      	add	r3, sp, #12
 800bc02:	9300      	str	r3, [sp, #0]
 800bc04:	462a      	mov	r2, r5
 800bc06:	4b0f      	ldr	r3, [pc, #60]	; (800bc44 <_svfiprintf_r+0x1f4>)
 800bc08:	a904      	add	r1, sp, #16
 800bc0a:	4638      	mov	r0, r7
 800bc0c:	f7fd f9ae 	bl	8008f6c <_printf_float>
 800bc10:	1c42      	adds	r2, r0, #1
 800bc12:	4606      	mov	r6, r0
 800bc14:	d1d6      	bne.n	800bbc4 <_svfiprintf_r+0x174>
 800bc16:	89ab      	ldrh	r3, [r5, #12]
 800bc18:	065b      	lsls	r3, r3, #25
 800bc1a:	f53f af2d 	bmi.w	800ba78 <_svfiprintf_r+0x28>
 800bc1e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bc20:	b01d      	add	sp, #116	; 0x74
 800bc22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc26:	ab03      	add	r3, sp, #12
 800bc28:	9300      	str	r3, [sp, #0]
 800bc2a:	462a      	mov	r2, r5
 800bc2c:	4b05      	ldr	r3, [pc, #20]	; (800bc44 <_svfiprintf_r+0x1f4>)
 800bc2e:	a904      	add	r1, sp, #16
 800bc30:	4638      	mov	r0, r7
 800bc32:	f7fd fc3f 	bl	80094b4 <_printf_i>
 800bc36:	e7eb      	b.n	800bc10 <_svfiprintf_r+0x1c0>
 800bc38:	0800cb0c 	.word	0x0800cb0c
 800bc3c:	0800cb16 	.word	0x0800cb16
 800bc40:	08008f6d 	.word	0x08008f6d
 800bc44:	0800b99d 	.word	0x0800b99d
 800bc48:	0800cb12 	.word	0x0800cb12

0800bc4c <__sflush_r>:
 800bc4c:	898a      	ldrh	r2, [r1, #12]
 800bc4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc52:	4605      	mov	r5, r0
 800bc54:	0710      	lsls	r0, r2, #28
 800bc56:	460c      	mov	r4, r1
 800bc58:	d458      	bmi.n	800bd0c <__sflush_r+0xc0>
 800bc5a:	684b      	ldr	r3, [r1, #4]
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	dc05      	bgt.n	800bc6c <__sflush_r+0x20>
 800bc60:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	dc02      	bgt.n	800bc6c <__sflush_r+0x20>
 800bc66:	2000      	movs	r0, #0
 800bc68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc6c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bc6e:	2e00      	cmp	r6, #0
 800bc70:	d0f9      	beq.n	800bc66 <__sflush_r+0x1a>
 800bc72:	2300      	movs	r3, #0
 800bc74:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bc78:	682f      	ldr	r7, [r5, #0]
 800bc7a:	6a21      	ldr	r1, [r4, #32]
 800bc7c:	602b      	str	r3, [r5, #0]
 800bc7e:	d032      	beq.n	800bce6 <__sflush_r+0x9a>
 800bc80:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bc82:	89a3      	ldrh	r3, [r4, #12]
 800bc84:	075a      	lsls	r2, r3, #29
 800bc86:	d505      	bpl.n	800bc94 <__sflush_r+0x48>
 800bc88:	6863      	ldr	r3, [r4, #4]
 800bc8a:	1ac0      	subs	r0, r0, r3
 800bc8c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bc8e:	b10b      	cbz	r3, 800bc94 <__sflush_r+0x48>
 800bc90:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bc92:	1ac0      	subs	r0, r0, r3
 800bc94:	2300      	movs	r3, #0
 800bc96:	4602      	mov	r2, r0
 800bc98:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bc9a:	6a21      	ldr	r1, [r4, #32]
 800bc9c:	4628      	mov	r0, r5
 800bc9e:	47b0      	blx	r6
 800bca0:	1c43      	adds	r3, r0, #1
 800bca2:	89a3      	ldrh	r3, [r4, #12]
 800bca4:	d106      	bne.n	800bcb4 <__sflush_r+0x68>
 800bca6:	6829      	ldr	r1, [r5, #0]
 800bca8:	291d      	cmp	r1, #29
 800bcaa:	d82b      	bhi.n	800bd04 <__sflush_r+0xb8>
 800bcac:	4a29      	ldr	r2, [pc, #164]	; (800bd54 <__sflush_r+0x108>)
 800bcae:	410a      	asrs	r2, r1
 800bcb0:	07d6      	lsls	r6, r2, #31
 800bcb2:	d427      	bmi.n	800bd04 <__sflush_r+0xb8>
 800bcb4:	2200      	movs	r2, #0
 800bcb6:	6062      	str	r2, [r4, #4]
 800bcb8:	04d9      	lsls	r1, r3, #19
 800bcba:	6922      	ldr	r2, [r4, #16]
 800bcbc:	6022      	str	r2, [r4, #0]
 800bcbe:	d504      	bpl.n	800bcca <__sflush_r+0x7e>
 800bcc0:	1c42      	adds	r2, r0, #1
 800bcc2:	d101      	bne.n	800bcc8 <__sflush_r+0x7c>
 800bcc4:	682b      	ldr	r3, [r5, #0]
 800bcc6:	b903      	cbnz	r3, 800bcca <__sflush_r+0x7e>
 800bcc8:	6560      	str	r0, [r4, #84]	; 0x54
 800bcca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bccc:	602f      	str	r7, [r5, #0]
 800bcce:	2900      	cmp	r1, #0
 800bcd0:	d0c9      	beq.n	800bc66 <__sflush_r+0x1a>
 800bcd2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bcd6:	4299      	cmp	r1, r3
 800bcd8:	d002      	beq.n	800bce0 <__sflush_r+0x94>
 800bcda:	4628      	mov	r0, r5
 800bcdc:	f7fe fdee 	bl	800a8bc <_free_r>
 800bce0:	2000      	movs	r0, #0
 800bce2:	6360      	str	r0, [r4, #52]	; 0x34
 800bce4:	e7c0      	b.n	800bc68 <__sflush_r+0x1c>
 800bce6:	2301      	movs	r3, #1
 800bce8:	4628      	mov	r0, r5
 800bcea:	47b0      	blx	r6
 800bcec:	1c41      	adds	r1, r0, #1
 800bcee:	d1c8      	bne.n	800bc82 <__sflush_r+0x36>
 800bcf0:	682b      	ldr	r3, [r5, #0]
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d0c5      	beq.n	800bc82 <__sflush_r+0x36>
 800bcf6:	2b1d      	cmp	r3, #29
 800bcf8:	d001      	beq.n	800bcfe <__sflush_r+0xb2>
 800bcfa:	2b16      	cmp	r3, #22
 800bcfc:	d101      	bne.n	800bd02 <__sflush_r+0xb6>
 800bcfe:	602f      	str	r7, [r5, #0]
 800bd00:	e7b1      	b.n	800bc66 <__sflush_r+0x1a>
 800bd02:	89a3      	ldrh	r3, [r4, #12]
 800bd04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd08:	81a3      	strh	r3, [r4, #12]
 800bd0a:	e7ad      	b.n	800bc68 <__sflush_r+0x1c>
 800bd0c:	690f      	ldr	r7, [r1, #16]
 800bd0e:	2f00      	cmp	r7, #0
 800bd10:	d0a9      	beq.n	800bc66 <__sflush_r+0x1a>
 800bd12:	0793      	lsls	r3, r2, #30
 800bd14:	680e      	ldr	r6, [r1, #0]
 800bd16:	bf08      	it	eq
 800bd18:	694b      	ldreq	r3, [r1, #20]
 800bd1a:	600f      	str	r7, [r1, #0]
 800bd1c:	bf18      	it	ne
 800bd1e:	2300      	movne	r3, #0
 800bd20:	eba6 0807 	sub.w	r8, r6, r7
 800bd24:	608b      	str	r3, [r1, #8]
 800bd26:	f1b8 0f00 	cmp.w	r8, #0
 800bd2a:	dd9c      	ble.n	800bc66 <__sflush_r+0x1a>
 800bd2c:	6a21      	ldr	r1, [r4, #32]
 800bd2e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bd30:	4643      	mov	r3, r8
 800bd32:	463a      	mov	r2, r7
 800bd34:	4628      	mov	r0, r5
 800bd36:	47b0      	blx	r6
 800bd38:	2800      	cmp	r0, #0
 800bd3a:	dc06      	bgt.n	800bd4a <__sflush_r+0xfe>
 800bd3c:	89a3      	ldrh	r3, [r4, #12]
 800bd3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd42:	81a3      	strh	r3, [r4, #12]
 800bd44:	f04f 30ff 	mov.w	r0, #4294967295
 800bd48:	e78e      	b.n	800bc68 <__sflush_r+0x1c>
 800bd4a:	4407      	add	r7, r0
 800bd4c:	eba8 0800 	sub.w	r8, r8, r0
 800bd50:	e7e9      	b.n	800bd26 <__sflush_r+0xda>
 800bd52:	bf00      	nop
 800bd54:	dfbffffe 	.word	0xdfbffffe

0800bd58 <_fflush_r>:
 800bd58:	b538      	push	{r3, r4, r5, lr}
 800bd5a:	690b      	ldr	r3, [r1, #16]
 800bd5c:	4605      	mov	r5, r0
 800bd5e:	460c      	mov	r4, r1
 800bd60:	b913      	cbnz	r3, 800bd68 <_fflush_r+0x10>
 800bd62:	2500      	movs	r5, #0
 800bd64:	4628      	mov	r0, r5
 800bd66:	bd38      	pop	{r3, r4, r5, pc}
 800bd68:	b118      	cbz	r0, 800bd72 <_fflush_r+0x1a>
 800bd6a:	6a03      	ldr	r3, [r0, #32]
 800bd6c:	b90b      	cbnz	r3, 800bd72 <_fflush_r+0x1a>
 800bd6e:	f7fd fd4f 	bl	8009810 <__sinit>
 800bd72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d0f3      	beq.n	800bd62 <_fflush_r+0xa>
 800bd7a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bd7c:	07d0      	lsls	r0, r2, #31
 800bd7e:	d404      	bmi.n	800bd8a <_fflush_r+0x32>
 800bd80:	0599      	lsls	r1, r3, #22
 800bd82:	d402      	bmi.n	800bd8a <_fflush_r+0x32>
 800bd84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bd86:	f7fd fefe 	bl	8009b86 <__retarget_lock_acquire_recursive>
 800bd8a:	4628      	mov	r0, r5
 800bd8c:	4621      	mov	r1, r4
 800bd8e:	f7ff ff5d 	bl	800bc4c <__sflush_r>
 800bd92:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bd94:	07da      	lsls	r2, r3, #31
 800bd96:	4605      	mov	r5, r0
 800bd98:	d4e4      	bmi.n	800bd64 <_fflush_r+0xc>
 800bd9a:	89a3      	ldrh	r3, [r4, #12]
 800bd9c:	059b      	lsls	r3, r3, #22
 800bd9e:	d4e1      	bmi.n	800bd64 <_fflush_r+0xc>
 800bda0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bda2:	f7fd fef1 	bl	8009b88 <__retarget_lock_release_recursive>
 800bda6:	e7dd      	b.n	800bd64 <_fflush_r+0xc>

0800bda8 <__assert_func>:
 800bda8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bdaa:	4614      	mov	r4, r2
 800bdac:	461a      	mov	r2, r3
 800bdae:	4b09      	ldr	r3, [pc, #36]	; (800bdd4 <__assert_func+0x2c>)
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	4605      	mov	r5, r0
 800bdb4:	68d8      	ldr	r0, [r3, #12]
 800bdb6:	b14c      	cbz	r4, 800bdcc <__assert_func+0x24>
 800bdb8:	4b07      	ldr	r3, [pc, #28]	; (800bdd8 <__assert_func+0x30>)
 800bdba:	9100      	str	r1, [sp, #0]
 800bdbc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bdc0:	4906      	ldr	r1, [pc, #24]	; (800bddc <__assert_func+0x34>)
 800bdc2:	462b      	mov	r3, r5
 800bdc4:	f000 f854 	bl	800be70 <fiprintf>
 800bdc8:	f7fb fee4 	bl	8007b94 <abort>
 800bdcc:	4b04      	ldr	r3, [pc, #16]	; (800bde0 <__assert_func+0x38>)
 800bdce:	461c      	mov	r4, r3
 800bdd0:	e7f3      	b.n	800bdba <__assert_func+0x12>
 800bdd2:	bf00      	nop
 800bdd4:	200001ec 	.word	0x200001ec
 800bdd8:	0800cb1d 	.word	0x0800cb1d
 800bddc:	0800cb2a 	.word	0x0800cb2a
 800bde0:	0800cb58 	.word	0x0800cb58

0800bde4 <_calloc_r>:
 800bde4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bde6:	fba1 2402 	umull	r2, r4, r1, r2
 800bdea:	b94c      	cbnz	r4, 800be00 <_calloc_r+0x1c>
 800bdec:	4611      	mov	r1, r2
 800bdee:	9201      	str	r2, [sp, #4]
 800bdf0:	f7fb ff08 	bl	8007c04 <_malloc_r>
 800bdf4:	9a01      	ldr	r2, [sp, #4]
 800bdf6:	4605      	mov	r5, r0
 800bdf8:	b930      	cbnz	r0, 800be08 <_calloc_r+0x24>
 800bdfa:	4628      	mov	r0, r5
 800bdfc:	b003      	add	sp, #12
 800bdfe:	bd30      	pop	{r4, r5, pc}
 800be00:	220c      	movs	r2, #12
 800be02:	6002      	str	r2, [r0, #0]
 800be04:	2500      	movs	r5, #0
 800be06:	e7f8      	b.n	800bdfa <_calloc_r+0x16>
 800be08:	4621      	mov	r1, r4
 800be0a:	f7fd fdd8 	bl	80099be <memset>
 800be0e:	e7f4      	b.n	800bdfa <_calloc_r+0x16>

0800be10 <_realloc_r>:
 800be10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be14:	4680      	mov	r8, r0
 800be16:	4614      	mov	r4, r2
 800be18:	460e      	mov	r6, r1
 800be1a:	b921      	cbnz	r1, 800be26 <_realloc_r+0x16>
 800be1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be20:	4611      	mov	r1, r2
 800be22:	f7fb beef 	b.w	8007c04 <_malloc_r>
 800be26:	b92a      	cbnz	r2, 800be34 <_realloc_r+0x24>
 800be28:	f7fe fd48 	bl	800a8bc <_free_r>
 800be2c:	4625      	mov	r5, r4
 800be2e:	4628      	mov	r0, r5
 800be30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be34:	f000 f82e 	bl	800be94 <_malloc_usable_size_r>
 800be38:	4284      	cmp	r4, r0
 800be3a:	4607      	mov	r7, r0
 800be3c:	d802      	bhi.n	800be44 <_realloc_r+0x34>
 800be3e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800be42:	d812      	bhi.n	800be6a <_realloc_r+0x5a>
 800be44:	4621      	mov	r1, r4
 800be46:	4640      	mov	r0, r8
 800be48:	f7fb fedc 	bl	8007c04 <_malloc_r>
 800be4c:	4605      	mov	r5, r0
 800be4e:	2800      	cmp	r0, #0
 800be50:	d0ed      	beq.n	800be2e <_realloc_r+0x1e>
 800be52:	42bc      	cmp	r4, r7
 800be54:	4622      	mov	r2, r4
 800be56:	4631      	mov	r1, r6
 800be58:	bf28      	it	cs
 800be5a:	463a      	movcs	r2, r7
 800be5c:	f7fd fe95 	bl	8009b8a <memcpy>
 800be60:	4631      	mov	r1, r6
 800be62:	4640      	mov	r0, r8
 800be64:	f7fe fd2a 	bl	800a8bc <_free_r>
 800be68:	e7e1      	b.n	800be2e <_realloc_r+0x1e>
 800be6a:	4635      	mov	r5, r6
 800be6c:	e7df      	b.n	800be2e <_realloc_r+0x1e>
	...

0800be70 <fiprintf>:
 800be70:	b40e      	push	{r1, r2, r3}
 800be72:	b503      	push	{r0, r1, lr}
 800be74:	4601      	mov	r1, r0
 800be76:	ab03      	add	r3, sp, #12
 800be78:	4805      	ldr	r0, [pc, #20]	; (800be90 <fiprintf+0x20>)
 800be7a:	f853 2b04 	ldr.w	r2, [r3], #4
 800be7e:	6800      	ldr	r0, [r0, #0]
 800be80:	9301      	str	r3, [sp, #4]
 800be82:	f000 f839 	bl	800bef8 <_vfiprintf_r>
 800be86:	b002      	add	sp, #8
 800be88:	f85d eb04 	ldr.w	lr, [sp], #4
 800be8c:	b003      	add	sp, #12
 800be8e:	4770      	bx	lr
 800be90:	200001ec 	.word	0x200001ec

0800be94 <_malloc_usable_size_r>:
 800be94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be98:	1f18      	subs	r0, r3, #4
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	bfbc      	itt	lt
 800be9e:	580b      	ldrlt	r3, [r1, r0]
 800bea0:	18c0      	addlt	r0, r0, r3
 800bea2:	4770      	bx	lr

0800bea4 <__sfputc_r>:
 800bea4:	6893      	ldr	r3, [r2, #8]
 800bea6:	3b01      	subs	r3, #1
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	b410      	push	{r4}
 800beac:	6093      	str	r3, [r2, #8]
 800beae:	da08      	bge.n	800bec2 <__sfputc_r+0x1e>
 800beb0:	6994      	ldr	r4, [r2, #24]
 800beb2:	42a3      	cmp	r3, r4
 800beb4:	db01      	blt.n	800beba <__sfputc_r+0x16>
 800beb6:	290a      	cmp	r1, #10
 800beb8:	d103      	bne.n	800bec2 <__sfputc_r+0x1e>
 800beba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bebe:	f000 b935 	b.w	800c12c <__swbuf_r>
 800bec2:	6813      	ldr	r3, [r2, #0]
 800bec4:	1c58      	adds	r0, r3, #1
 800bec6:	6010      	str	r0, [r2, #0]
 800bec8:	7019      	strb	r1, [r3, #0]
 800beca:	4608      	mov	r0, r1
 800becc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bed0:	4770      	bx	lr

0800bed2 <__sfputs_r>:
 800bed2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bed4:	4606      	mov	r6, r0
 800bed6:	460f      	mov	r7, r1
 800bed8:	4614      	mov	r4, r2
 800beda:	18d5      	adds	r5, r2, r3
 800bedc:	42ac      	cmp	r4, r5
 800bede:	d101      	bne.n	800bee4 <__sfputs_r+0x12>
 800bee0:	2000      	movs	r0, #0
 800bee2:	e007      	b.n	800bef4 <__sfputs_r+0x22>
 800bee4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bee8:	463a      	mov	r2, r7
 800beea:	4630      	mov	r0, r6
 800beec:	f7ff ffda 	bl	800bea4 <__sfputc_r>
 800bef0:	1c43      	adds	r3, r0, #1
 800bef2:	d1f3      	bne.n	800bedc <__sfputs_r+0xa>
 800bef4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bef8 <_vfiprintf_r>:
 800bef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800befc:	460d      	mov	r5, r1
 800befe:	b09d      	sub	sp, #116	; 0x74
 800bf00:	4614      	mov	r4, r2
 800bf02:	4698      	mov	r8, r3
 800bf04:	4606      	mov	r6, r0
 800bf06:	b118      	cbz	r0, 800bf10 <_vfiprintf_r+0x18>
 800bf08:	6a03      	ldr	r3, [r0, #32]
 800bf0a:	b90b      	cbnz	r3, 800bf10 <_vfiprintf_r+0x18>
 800bf0c:	f7fd fc80 	bl	8009810 <__sinit>
 800bf10:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bf12:	07d9      	lsls	r1, r3, #31
 800bf14:	d405      	bmi.n	800bf22 <_vfiprintf_r+0x2a>
 800bf16:	89ab      	ldrh	r3, [r5, #12]
 800bf18:	059a      	lsls	r2, r3, #22
 800bf1a:	d402      	bmi.n	800bf22 <_vfiprintf_r+0x2a>
 800bf1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bf1e:	f7fd fe32 	bl	8009b86 <__retarget_lock_acquire_recursive>
 800bf22:	89ab      	ldrh	r3, [r5, #12]
 800bf24:	071b      	lsls	r3, r3, #28
 800bf26:	d501      	bpl.n	800bf2c <_vfiprintf_r+0x34>
 800bf28:	692b      	ldr	r3, [r5, #16]
 800bf2a:	b99b      	cbnz	r3, 800bf54 <_vfiprintf_r+0x5c>
 800bf2c:	4629      	mov	r1, r5
 800bf2e:	4630      	mov	r0, r6
 800bf30:	f000 f93a 	bl	800c1a8 <__swsetup_r>
 800bf34:	b170      	cbz	r0, 800bf54 <_vfiprintf_r+0x5c>
 800bf36:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bf38:	07dc      	lsls	r4, r3, #31
 800bf3a:	d504      	bpl.n	800bf46 <_vfiprintf_r+0x4e>
 800bf3c:	f04f 30ff 	mov.w	r0, #4294967295
 800bf40:	b01d      	add	sp, #116	; 0x74
 800bf42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf46:	89ab      	ldrh	r3, [r5, #12]
 800bf48:	0598      	lsls	r0, r3, #22
 800bf4a:	d4f7      	bmi.n	800bf3c <_vfiprintf_r+0x44>
 800bf4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bf4e:	f7fd fe1b 	bl	8009b88 <__retarget_lock_release_recursive>
 800bf52:	e7f3      	b.n	800bf3c <_vfiprintf_r+0x44>
 800bf54:	2300      	movs	r3, #0
 800bf56:	9309      	str	r3, [sp, #36]	; 0x24
 800bf58:	2320      	movs	r3, #32
 800bf5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bf5e:	f8cd 800c 	str.w	r8, [sp, #12]
 800bf62:	2330      	movs	r3, #48	; 0x30
 800bf64:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c118 <_vfiprintf_r+0x220>
 800bf68:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bf6c:	f04f 0901 	mov.w	r9, #1
 800bf70:	4623      	mov	r3, r4
 800bf72:	469a      	mov	sl, r3
 800bf74:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf78:	b10a      	cbz	r2, 800bf7e <_vfiprintf_r+0x86>
 800bf7a:	2a25      	cmp	r2, #37	; 0x25
 800bf7c:	d1f9      	bne.n	800bf72 <_vfiprintf_r+0x7a>
 800bf7e:	ebba 0b04 	subs.w	fp, sl, r4
 800bf82:	d00b      	beq.n	800bf9c <_vfiprintf_r+0xa4>
 800bf84:	465b      	mov	r3, fp
 800bf86:	4622      	mov	r2, r4
 800bf88:	4629      	mov	r1, r5
 800bf8a:	4630      	mov	r0, r6
 800bf8c:	f7ff ffa1 	bl	800bed2 <__sfputs_r>
 800bf90:	3001      	adds	r0, #1
 800bf92:	f000 80a9 	beq.w	800c0e8 <_vfiprintf_r+0x1f0>
 800bf96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bf98:	445a      	add	r2, fp
 800bf9a:	9209      	str	r2, [sp, #36]	; 0x24
 800bf9c:	f89a 3000 	ldrb.w	r3, [sl]
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	f000 80a1 	beq.w	800c0e8 <_vfiprintf_r+0x1f0>
 800bfa6:	2300      	movs	r3, #0
 800bfa8:	f04f 32ff 	mov.w	r2, #4294967295
 800bfac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bfb0:	f10a 0a01 	add.w	sl, sl, #1
 800bfb4:	9304      	str	r3, [sp, #16]
 800bfb6:	9307      	str	r3, [sp, #28]
 800bfb8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bfbc:	931a      	str	r3, [sp, #104]	; 0x68
 800bfbe:	4654      	mov	r4, sl
 800bfc0:	2205      	movs	r2, #5
 800bfc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfc6:	4854      	ldr	r0, [pc, #336]	; (800c118 <_vfiprintf_r+0x220>)
 800bfc8:	f7f4 f922 	bl	8000210 <memchr>
 800bfcc:	9a04      	ldr	r2, [sp, #16]
 800bfce:	b9d8      	cbnz	r0, 800c008 <_vfiprintf_r+0x110>
 800bfd0:	06d1      	lsls	r1, r2, #27
 800bfd2:	bf44      	itt	mi
 800bfd4:	2320      	movmi	r3, #32
 800bfd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bfda:	0713      	lsls	r3, r2, #28
 800bfdc:	bf44      	itt	mi
 800bfde:	232b      	movmi	r3, #43	; 0x2b
 800bfe0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bfe4:	f89a 3000 	ldrb.w	r3, [sl]
 800bfe8:	2b2a      	cmp	r3, #42	; 0x2a
 800bfea:	d015      	beq.n	800c018 <_vfiprintf_r+0x120>
 800bfec:	9a07      	ldr	r2, [sp, #28]
 800bfee:	4654      	mov	r4, sl
 800bff0:	2000      	movs	r0, #0
 800bff2:	f04f 0c0a 	mov.w	ip, #10
 800bff6:	4621      	mov	r1, r4
 800bff8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bffc:	3b30      	subs	r3, #48	; 0x30
 800bffe:	2b09      	cmp	r3, #9
 800c000:	d94d      	bls.n	800c09e <_vfiprintf_r+0x1a6>
 800c002:	b1b0      	cbz	r0, 800c032 <_vfiprintf_r+0x13a>
 800c004:	9207      	str	r2, [sp, #28]
 800c006:	e014      	b.n	800c032 <_vfiprintf_r+0x13a>
 800c008:	eba0 0308 	sub.w	r3, r0, r8
 800c00c:	fa09 f303 	lsl.w	r3, r9, r3
 800c010:	4313      	orrs	r3, r2
 800c012:	9304      	str	r3, [sp, #16]
 800c014:	46a2      	mov	sl, r4
 800c016:	e7d2      	b.n	800bfbe <_vfiprintf_r+0xc6>
 800c018:	9b03      	ldr	r3, [sp, #12]
 800c01a:	1d19      	adds	r1, r3, #4
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	9103      	str	r1, [sp, #12]
 800c020:	2b00      	cmp	r3, #0
 800c022:	bfbb      	ittet	lt
 800c024:	425b      	neglt	r3, r3
 800c026:	f042 0202 	orrlt.w	r2, r2, #2
 800c02a:	9307      	strge	r3, [sp, #28]
 800c02c:	9307      	strlt	r3, [sp, #28]
 800c02e:	bfb8      	it	lt
 800c030:	9204      	strlt	r2, [sp, #16]
 800c032:	7823      	ldrb	r3, [r4, #0]
 800c034:	2b2e      	cmp	r3, #46	; 0x2e
 800c036:	d10c      	bne.n	800c052 <_vfiprintf_r+0x15a>
 800c038:	7863      	ldrb	r3, [r4, #1]
 800c03a:	2b2a      	cmp	r3, #42	; 0x2a
 800c03c:	d134      	bne.n	800c0a8 <_vfiprintf_r+0x1b0>
 800c03e:	9b03      	ldr	r3, [sp, #12]
 800c040:	1d1a      	adds	r2, r3, #4
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	9203      	str	r2, [sp, #12]
 800c046:	2b00      	cmp	r3, #0
 800c048:	bfb8      	it	lt
 800c04a:	f04f 33ff 	movlt.w	r3, #4294967295
 800c04e:	3402      	adds	r4, #2
 800c050:	9305      	str	r3, [sp, #20]
 800c052:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c128 <_vfiprintf_r+0x230>
 800c056:	7821      	ldrb	r1, [r4, #0]
 800c058:	2203      	movs	r2, #3
 800c05a:	4650      	mov	r0, sl
 800c05c:	f7f4 f8d8 	bl	8000210 <memchr>
 800c060:	b138      	cbz	r0, 800c072 <_vfiprintf_r+0x17a>
 800c062:	9b04      	ldr	r3, [sp, #16]
 800c064:	eba0 000a 	sub.w	r0, r0, sl
 800c068:	2240      	movs	r2, #64	; 0x40
 800c06a:	4082      	lsls	r2, r0
 800c06c:	4313      	orrs	r3, r2
 800c06e:	3401      	adds	r4, #1
 800c070:	9304      	str	r3, [sp, #16]
 800c072:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c076:	4829      	ldr	r0, [pc, #164]	; (800c11c <_vfiprintf_r+0x224>)
 800c078:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c07c:	2206      	movs	r2, #6
 800c07e:	f7f4 f8c7 	bl	8000210 <memchr>
 800c082:	2800      	cmp	r0, #0
 800c084:	d03f      	beq.n	800c106 <_vfiprintf_r+0x20e>
 800c086:	4b26      	ldr	r3, [pc, #152]	; (800c120 <_vfiprintf_r+0x228>)
 800c088:	bb1b      	cbnz	r3, 800c0d2 <_vfiprintf_r+0x1da>
 800c08a:	9b03      	ldr	r3, [sp, #12]
 800c08c:	3307      	adds	r3, #7
 800c08e:	f023 0307 	bic.w	r3, r3, #7
 800c092:	3308      	adds	r3, #8
 800c094:	9303      	str	r3, [sp, #12]
 800c096:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c098:	443b      	add	r3, r7
 800c09a:	9309      	str	r3, [sp, #36]	; 0x24
 800c09c:	e768      	b.n	800bf70 <_vfiprintf_r+0x78>
 800c09e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c0a2:	460c      	mov	r4, r1
 800c0a4:	2001      	movs	r0, #1
 800c0a6:	e7a6      	b.n	800bff6 <_vfiprintf_r+0xfe>
 800c0a8:	2300      	movs	r3, #0
 800c0aa:	3401      	adds	r4, #1
 800c0ac:	9305      	str	r3, [sp, #20]
 800c0ae:	4619      	mov	r1, r3
 800c0b0:	f04f 0c0a 	mov.w	ip, #10
 800c0b4:	4620      	mov	r0, r4
 800c0b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c0ba:	3a30      	subs	r2, #48	; 0x30
 800c0bc:	2a09      	cmp	r2, #9
 800c0be:	d903      	bls.n	800c0c8 <_vfiprintf_r+0x1d0>
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d0c6      	beq.n	800c052 <_vfiprintf_r+0x15a>
 800c0c4:	9105      	str	r1, [sp, #20]
 800c0c6:	e7c4      	b.n	800c052 <_vfiprintf_r+0x15a>
 800c0c8:	fb0c 2101 	mla	r1, ip, r1, r2
 800c0cc:	4604      	mov	r4, r0
 800c0ce:	2301      	movs	r3, #1
 800c0d0:	e7f0      	b.n	800c0b4 <_vfiprintf_r+0x1bc>
 800c0d2:	ab03      	add	r3, sp, #12
 800c0d4:	9300      	str	r3, [sp, #0]
 800c0d6:	462a      	mov	r2, r5
 800c0d8:	4b12      	ldr	r3, [pc, #72]	; (800c124 <_vfiprintf_r+0x22c>)
 800c0da:	a904      	add	r1, sp, #16
 800c0dc:	4630      	mov	r0, r6
 800c0de:	f7fc ff45 	bl	8008f6c <_printf_float>
 800c0e2:	4607      	mov	r7, r0
 800c0e4:	1c78      	adds	r0, r7, #1
 800c0e6:	d1d6      	bne.n	800c096 <_vfiprintf_r+0x19e>
 800c0e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c0ea:	07d9      	lsls	r1, r3, #31
 800c0ec:	d405      	bmi.n	800c0fa <_vfiprintf_r+0x202>
 800c0ee:	89ab      	ldrh	r3, [r5, #12]
 800c0f0:	059a      	lsls	r2, r3, #22
 800c0f2:	d402      	bmi.n	800c0fa <_vfiprintf_r+0x202>
 800c0f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c0f6:	f7fd fd47 	bl	8009b88 <__retarget_lock_release_recursive>
 800c0fa:	89ab      	ldrh	r3, [r5, #12]
 800c0fc:	065b      	lsls	r3, r3, #25
 800c0fe:	f53f af1d 	bmi.w	800bf3c <_vfiprintf_r+0x44>
 800c102:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c104:	e71c      	b.n	800bf40 <_vfiprintf_r+0x48>
 800c106:	ab03      	add	r3, sp, #12
 800c108:	9300      	str	r3, [sp, #0]
 800c10a:	462a      	mov	r2, r5
 800c10c:	4b05      	ldr	r3, [pc, #20]	; (800c124 <_vfiprintf_r+0x22c>)
 800c10e:	a904      	add	r1, sp, #16
 800c110:	4630      	mov	r0, r6
 800c112:	f7fd f9cf 	bl	80094b4 <_printf_i>
 800c116:	e7e4      	b.n	800c0e2 <_vfiprintf_r+0x1ea>
 800c118:	0800cb0c 	.word	0x0800cb0c
 800c11c:	0800cb16 	.word	0x0800cb16
 800c120:	08008f6d 	.word	0x08008f6d
 800c124:	0800bed3 	.word	0x0800bed3
 800c128:	0800cb12 	.word	0x0800cb12

0800c12c <__swbuf_r>:
 800c12c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c12e:	460e      	mov	r6, r1
 800c130:	4614      	mov	r4, r2
 800c132:	4605      	mov	r5, r0
 800c134:	b118      	cbz	r0, 800c13e <__swbuf_r+0x12>
 800c136:	6a03      	ldr	r3, [r0, #32]
 800c138:	b90b      	cbnz	r3, 800c13e <__swbuf_r+0x12>
 800c13a:	f7fd fb69 	bl	8009810 <__sinit>
 800c13e:	69a3      	ldr	r3, [r4, #24]
 800c140:	60a3      	str	r3, [r4, #8]
 800c142:	89a3      	ldrh	r3, [r4, #12]
 800c144:	071a      	lsls	r2, r3, #28
 800c146:	d525      	bpl.n	800c194 <__swbuf_r+0x68>
 800c148:	6923      	ldr	r3, [r4, #16]
 800c14a:	b31b      	cbz	r3, 800c194 <__swbuf_r+0x68>
 800c14c:	6823      	ldr	r3, [r4, #0]
 800c14e:	6922      	ldr	r2, [r4, #16]
 800c150:	1a98      	subs	r0, r3, r2
 800c152:	6963      	ldr	r3, [r4, #20]
 800c154:	b2f6      	uxtb	r6, r6
 800c156:	4283      	cmp	r3, r0
 800c158:	4637      	mov	r7, r6
 800c15a:	dc04      	bgt.n	800c166 <__swbuf_r+0x3a>
 800c15c:	4621      	mov	r1, r4
 800c15e:	4628      	mov	r0, r5
 800c160:	f7ff fdfa 	bl	800bd58 <_fflush_r>
 800c164:	b9e0      	cbnz	r0, 800c1a0 <__swbuf_r+0x74>
 800c166:	68a3      	ldr	r3, [r4, #8]
 800c168:	3b01      	subs	r3, #1
 800c16a:	60a3      	str	r3, [r4, #8]
 800c16c:	6823      	ldr	r3, [r4, #0]
 800c16e:	1c5a      	adds	r2, r3, #1
 800c170:	6022      	str	r2, [r4, #0]
 800c172:	701e      	strb	r6, [r3, #0]
 800c174:	6962      	ldr	r2, [r4, #20]
 800c176:	1c43      	adds	r3, r0, #1
 800c178:	429a      	cmp	r2, r3
 800c17a:	d004      	beq.n	800c186 <__swbuf_r+0x5a>
 800c17c:	89a3      	ldrh	r3, [r4, #12]
 800c17e:	07db      	lsls	r3, r3, #31
 800c180:	d506      	bpl.n	800c190 <__swbuf_r+0x64>
 800c182:	2e0a      	cmp	r6, #10
 800c184:	d104      	bne.n	800c190 <__swbuf_r+0x64>
 800c186:	4621      	mov	r1, r4
 800c188:	4628      	mov	r0, r5
 800c18a:	f7ff fde5 	bl	800bd58 <_fflush_r>
 800c18e:	b938      	cbnz	r0, 800c1a0 <__swbuf_r+0x74>
 800c190:	4638      	mov	r0, r7
 800c192:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c194:	4621      	mov	r1, r4
 800c196:	4628      	mov	r0, r5
 800c198:	f000 f806 	bl	800c1a8 <__swsetup_r>
 800c19c:	2800      	cmp	r0, #0
 800c19e:	d0d5      	beq.n	800c14c <__swbuf_r+0x20>
 800c1a0:	f04f 37ff 	mov.w	r7, #4294967295
 800c1a4:	e7f4      	b.n	800c190 <__swbuf_r+0x64>
	...

0800c1a8 <__swsetup_r>:
 800c1a8:	b538      	push	{r3, r4, r5, lr}
 800c1aa:	4b2a      	ldr	r3, [pc, #168]	; (800c254 <__swsetup_r+0xac>)
 800c1ac:	4605      	mov	r5, r0
 800c1ae:	6818      	ldr	r0, [r3, #0]
 800c1b0:	460c      	mov	r4, r1
 800c1b2:	b118      	cbz	r0, 800c1bc <__swsetup_r+0x14>
 800c1b4:	6a03      	ldr	r3, [r0, #32]
 800c1b6:	b90b      	cbnz	r3, 800c1bc <__swsetup_r+0x14>
 800c1b8:	f7fd fb2a 	bl	8009810 <__sinit>
 800c1bc:	89a3      	ldrh	r3, [r4, #12]
 800c1be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c1c2:	0718      	lsls	r0, r3, #28
 800c1c4:	d422      	bmi.n	800c20c <__swsetup_r+0x64>
 800c1c6:	06d9      	lsls	r1, r3, #27
 800c1c8:	d407      	bmi.n	800c1da <__swsetup_r+0x32>
 800c1ca:	2309      	movs	r3, #9
 800c1cc:	602b      	str	r3, [r5, #0]
 800c1ce:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c1d2:	81a3      	strh	r3, [r4, #12]
 800c1d4:	f04f 30ff 	mov.w	r0, #4294967295
 800c1d8:	e034      	b.n	800c244 <__swsetup_r+0x9c>
 800c1da:	0758      	lsls	r0, r3, #29
 800c1dc:	d512      	bpl.n	800c204 <__swsetup_r+0x5c>
 800c1de:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c1e0:	b141      	cbz	r1, 800c1f4 <__swsetup_r+0x4c>
 800c1e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c1e6:	4299      	cmp	r1, r3
 800c1e8:	d002      	beq.n	800c1f0 <__swsetup_r+0x48>
 800c1ea:	4628      	mov	r0, r5
 800c1ec:	f7fe fb66 	bl	800a8bc <_free_r>
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	6363      	str	r3, [r4, #52]	; 0x34
 800c1f4:	89a3      	ldrh	r3, [r4, #12]
 800c1f6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c1fa:	81a3      	strh	r3, [r4, #12]
 800c1fc:	2300      	movs	r3, #0
 800c1fe:	6063      	str	r3, [r4, #4]
 800c200:	6923      	ldr	r3, [r4, #16]
 800c202:	6023      	str	r3, [r4, #0]
 800c204:	89a3      	ldrh	r3, [r4, #12]
 800c206:	f043 0308 	orr.w	r3, r3, #8
 800c20a:	81a3      	strh	r3, [r4, #12]
 800c20c:	6923      	ldr	r3, [r4, #16]
 800c20e:	b94b      	cbnz	r3, 800c224 <__swsetup_r+0x7c>
 800c210:	89a3      	ldrh	r3, [r4, #12]
 800c212:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c216:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c21a:	d003      	beq.n	800c224 <__swsetup_r+0x7c>
 800c21c:	4621      	mov	r1, r4
 800c21e:	4628      	mov	r0, r5
 800c220:	f000 f840 	bl	800c2a4 <__smakebuf_r>
 800c224:	89a0      	ldrh	r0, [r4, #12]
 800c226:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c22a:	f010 0301 	ands.w	r3, r0, #1
 800c22e:	d00a      	beq.n	800c246 <__swsetup_r+0x9e>
 800c230:	2300      	movs	r3, #0
 800c232:	60a3      	str	r3, [r4, #8]
 800c234:	6963      	ldr	r3, [r4, #20]
 800c236:	425b      	negs	r3, r3
 800c238:	61a3      	str	r3, [r4, #24]
 800c23a:	6923      	ldr	r3, [r4, #16]
 800c23c:	b943      	cbnz	r3, 800c250 <__swsetup_r+0xa8>
 800c23e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c242:	d1c4      	bne.n	800c1ce <__swsetup_r+0x26>
 800c244:	bd38      	pop	{r3, r4, r5, pc}
 800c246:	0781      	lsls	r1, r0, #30
 800c248:	bf58      	it	pl
 800c24a:	6963      	ldrpl	r3, [r4, #20]
 800c24c:	60a3      	str	r3, [r4, #8]
 800c24e:	e7f4      	b.n	800c23a <__swsetup_r+0x92>
 800c250:	2000      	movs	r0, #0
 800c252:	e7f7      	b.n	800c244 <__swsetup_r+0x9c>
 800c254:	200001ec 	.word	0x200001ec

0800c258 <__swhatbuf_r>:
 800c258:	b570      	push	{r4, r5, r6, lr}
 800c25a:	460c      	mov	r4, r1
 800c25c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c260:	2900      	cmp	r1, #0
 800c262:	b096      	sub	sp, #88	; 0x58
 800c264:	4615      	mov	r5, r2
 800c266:	461e      	mov	r6, r3
 800c268:	da0d      	bge.n	800c286 <__swhatbuf_r+0x2e>
 800c26a:	89a3      	ldrh	r3, [r4, #12]
 800c26c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c270:	f04f 0100 	mov.w	r1, #0
 800c274:	bf0c      	ite	eq
 800c276:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c27a:	2340      	movne	r3, #64	; 0x40
 800c27c:	2000      	movs	r0, #0
 800c27e:	6031      	str	r1, [r6, #0]
 800c280:	602b      	str	r3, [r5, #0]
 800c282:	b016      	add	sp, #88	; 0x58
 800c284:	bd70      	pop	{r4, r5, r6, pc}
 800c286:	466a      	mov	r2, sp
 800c288:	f000 f848 	bl	800c31c <_fstat_r>
 800c28c:	2800      	cmp	r0, #0
 800c28e:	dbec      	blt.n	800c26a <__swhatbuf_r+0x12>
 800c290:	9901      	ldr	r1, [sp, #4]
 800c292:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c296:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c29a:	4259      	negs	r1, r3
 800c29c:	4159      	adcs	r1, r3
 800c29e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c2a2:	e7eb      	b.n	800c27c <__swhatbuf_r+0x24>

0800c2a4 <__smakebuf_r>:
 800c2a4:	898b      	ldrh	r3, [r1, #12]
 800c2a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c2a8:	079d      	lsls	r5, r3, #30
 800c2aa:	4606      	mov	r6, r0
 800c2ac:	460c      	mov	r4, r1
 800c2ae:	d507      	bpl.n	800c2c0 <__smakebuf_r+0x1c>
 800c2b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c2b4:	6023      	str	r3, [r4, #0]
 800c2b6:	6123      	str	r3, [r4, #16]
 800c2b8:	2301      	movs	r3, #1
 800c2ba:	6163      	str	r3, [r4, #20]
 800c2bc:	b002      	add	sp, #8
 800c2be:	bd70      	pop	{r4, r5, r6, pc}
 800c2c0:	ab01      	add	r3, sp, #4
 800c2c2:	466a      	mov	r2, sp
 800c2c4:	f7ff ffc8 	bl	800c258 <__swhatbuf_r>
 800c2c8:	9900      	ldr	r1, [sp, #0]
 800c2ca:	4605      	mov	r5, r0
 800c2cc:	4630      	mov	r0, r6
 800c2ce:	f7fb fc99 	bl	8007c04 <_malloc_r>
 800c2d2:	b948      	cbnz	r0, 800c2e8 <__smakebuf_r+0x44>
 800c2d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c2d8:	059a      	lsls	r2, r3, #22
 800c2da:	d4ef      	bmi.n	800c2bc <__smakebuf_r+0x18>
 800c2dc:	f023 0303 	bic.w	r3, r3, #3
 800c2e0:	f043 0302 	orr.w	r3, r3, #2
 800c2e4:	81a3      	strh	r3, [r4, #12]
 800c2e6:	e7e3      	b.n	800c2b0 <__smakebuf_r+0xc>
 800c2e8:	89a3      	ldrh	r3, [r4, #12]
 800c2ea:	6020      	str	r0, [r4, #0]
 800c2ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c2f0:	81a3      	strh	r3, [r4, #12]
 800c2f2:	9b00      	ldr	r3, [sp, #0]
 800c2f4:	6163      	str	r3, [r4, #20]
 800c2f6:	9b01      	ldr	r3, [sp, #4]
 800c2f8:	6120      	str	r0, [r4, #16]
 800c2fa:	b15b      	cbz	r3, 800c314 <__smakebuf_r+0x70>
 800c2fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c300:	4630      	mov	r0, r6
 800c302:	f000 f81d 	bl	800c340 <_isatty_r>
 800c306:	b128      	cbz	r0, 800c314 <__smakebuf_r+0x70>
 800c308:	89a3      	ldrh	r3, [r4, #12]
 800c30a:	f023 0303 	bic.w	r3, r3, #3
 800c30e:	f043 0301 	orr.w	r3, r3, #1
 800c312:	81a3      	strh	r3, [r4, #12]
 800c314:	89a3      	ldrh	r3, [r4, #12]
 800c316:	431d      	orrs	r5, r3
 800c318:	81a5      	strh	r5, [r4, #12]
 800c31a:	e7cf      	b.n	800c2bc <__smakebuf_r+0x18>

0800c31c <_fstat_r>:
 800c31c:	b538      	push	{r3, r4, r5, lr}
 800c31e:	4d07      	ldr	r5, [pc, #28]	; (800c33c <_fstat_r+0x20>)
 800c320:	2300      	movs	r3, #0
 800c322:	4604      	mov	r4, r0
 800c324:	4608      	mov	r0, r1
 800c326:	4611      	mov	r1, r2
 800c328:	602b      	str	r3, [r5, #0]
 800c32a:	f7f7 fc02 	bl	8003b32 <_fstat>
 800c32e:	1c43      	adds	r3, r0, #1
 800c330:	d102      	bne.n	800c338 <_fstat_r+0x1c>
 800c332:	682b      	ldr	r3, [r5, #0]
 800c334:	b103      	cbz	r3, 800c338 <_fstat_r+0x1c>
 800c336:	6023      	str	r3, [r4, #0]
 800c338:	bd38      	pop	{r3, r4, r5, pc}
 800c33a:	bf00      	nop
 800c33c:	20002cac 	.word	0x20002cac

0800c340 <_isatty_r>:
 800c340:	b538      	push	{r3, r4, r5, lr}
 800c342:	4d06      	ldr	r5, [pc, #24]	; (800c35c <_isatty_r+0x1c>)
 800c344:	2300      	movs	r3, #0
 800c346:	4604      	mov	r4, r0
 800c348:	4608      	mov	r0, r1
 800c34a:	602b      	str	r3, [r5, #0]
 800c34c:	f7f7 fc01 	bl	8003b52 <_isatty>
 800c350:	1c43      	adds	r3, r0, #1
 800c352:	d102      	bne.n	800c35a <_isatty_r+0x1a>
 800c354:	682b      	ldr	r3, [r5, #0]
 800c356:	b103      	cbz	r3, 800c35a <_isatty_r+0x1a>
 800c358:	6023      	str	r3, [r4, #0]
 800c35a:	bd38      	pop	{r3, r4, r5, pc}
 800c35c:	20002cac 	.word	0x20002cac

0800c360 <_init>:
 800c360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c362:	bf00      	nop
 800c364:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c366:	bc08      	pop	{r3}
 800c368:	469e      	mov	lr, r3
 800c36a:	4770      	bx	lr

0800c36c <_fini>:
 800c36c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c36e:	bf00      	nop
 800c370:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c372:	bc08      	pop	{r3}
 800c374:	469e      	mov	lr, r3
 800c376:	4770      	bx	lr
