/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [12:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [2:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_25z;
  wire [10:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_13z;
  reg [7:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(1'h0 | in_data[144]);
  assign celloutsig_1_9z = ~(in_data[121] | celloutsig_1_4z[7]);
  assign celloutsig_1_19z = ~(celloutsig_1_8z | celloutsig_1_0z);
  assign celloutsig_0_5z = ~(in_data[28] | celloutsig_0_1z[3]);
  assign celloutsig_0_8z = ~(celloutsig_0_1z[2] | in_data[62]);
  assign celloutsig_0_9z = ~(celloutsig_0_7z[1] | celloutsig_0_0z[9]);
  assign celloutsig_1_0z = ~(in_data[166] | in_data[121]);
  assign celloutsig_1_8z = ~((1'h0 | celloutsig_1_0z) & (in_data[120] | in_data[131]));
  assign celloutsig_1_16z = ~((celloutsig_1_4z[7] | in_data[107]) & (celloutsig_1_4z[5] | celloutsig_1_4z[7]));
  assign celloutsig_0_13z = ~((celloutsig_0_2z[0] | celloutsig_0_3z[0]) & (celloutsig_0_11z[5] | celloutsig_0_10z[0]));
  assign celloutsig_0_21z = ~((celloutsig_0_14z | celloutsig_0_9z) & (celloutsig_0_1z[3] | celloutsig_0_9z));
  assign celloutsig_0_25z = ~((celloutsig_0_20z[6] | celloutsig_0_2z[0]) & (celloutsig_0_15z[1] | celloutsig_0_9z));
  assign celloutsig_1_1z = celloutsig_1_0z ^ in_data[104];
  assign celloutsig_0_6z = celloutsig_0_5z ^ in_data[14];
  assign celloutsig_0_12z = celloutsig_0_6z ^ celloutsig_0_5z;
  assign celloutsig_0_14z = celloutsig_0_5z ^ celloutsig_0_1z[2];
  assign celloutsig_0_19z = celloutsig_0_6z ^ celloutsig_0_13z;
  assign celloutsig_0_3z = celloutsig_0_1z[3] ? celloutsig_0_0z[11:6] : celloutsig_0_0z[9:4];
  assign celloutsig_0_4z[3] = celloutsig_0_3z[1] ? celloutsig_0_3z[0] : celloutsig_0_3z[5];
  assign celloutsig_0_10z = celloutsig_0_5z ? { celloutsig_0_7z[1:0], celloutsig_0_8z } : celloutsig_0_2z;
  assign celloutsig_0_1z = in_data[77] ? in_data[82:79] : celloutsig_0_0z[11:8];
  assign celloutsig_0_11z = celloutsig_0_7z[0] ? in_data[15:7] : { celloutsig_0_2z[2:1], celloutsig_0_10z, celloutsig_0_4z[3], celloutsig_0_2z };
  assign celloutsig_0_18z = celloutsig_0_9z ? { celloutsig_0_2z[1:0], celloutsig_0_3z } : { celloutsig_0_0z[11:7], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_2z = in_data[33] ? celloutsig_0_0z[7:5] : celloutsig_0_1z[2:0];
  assign celloutsig_0_0z = in_data[62:50] ~^ in_data[36:24];
  assign celloutsig_1_13z = { celloutsig_1_5z[3:2], celloutsig_1_5z[2] } ~^ { celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_16z = { celloutsig_0_11z[6:4], celloutsig_0_12z } ~^ { celloutsig_0_10z[1], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_14z };
  assign celloutsig_0_20z = { celloutsig_0_5z, celloutsig_0_3z } ~^ celloutsig_0_18z[7:1];
  assign celloutsig_0_26z = { celloutsig_0_1z[1], celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_19z } ~^ { celloutsig_0_18z[4:1], celloutsig_0_2z, celloutsig_0_16z };
  always_latch
    if (clkin_data[96]) celloutsig_1_14z = 8'h00;
    else if (!clkin_data[32]) celloutsig_1_14z = { celloutsig_1_4z[6:1], celloutsig_1_8z, celloutsig_1_3z };
  always_latch
    if (clkin_data[64]) celloutsig_0_7z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_7z = { celloutsig_0_0z[4], celloutsig_0_4z[3], celloutsig_0_2z };
  always_latch
    if (!out_data[128]) celloutsig_0_15z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_15z = { celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_8z };
  assign out_data[147] = ~ in_data[138];
  assign celloutsig_1_5z[0] = ~ celloutsig_1_0z;
  assign celloutsig_1_5z[2] = ~ celloutsig_1_1z;
  assign { celloutsig_1_4z[1], celloutsig_1_4z[8:2] } = { celloutsig_1_3z, in_data[137:131] } ~^ { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_5z[3] = celloutsig_1_1z ~^ celloutsig_1_4z[4];
  assign { out_data[135], out_data[143], out_data[134], out_data[142], out_data[133], out_data[141], out_data[132], out_data[140], out_data[131], out_data[139], out_data[130], out_data[137], out_data[129:128], out_data[136], out_data[146], out_data[148], out_data[150:149], out_data[145:144] } = { celloutsig_1_14z[7], celloutsig_1_14z[7:6], celloutsig_1_14z[6:5], celloutsig_1_14z[5:4], celloutsig_1_14z[4:3], celloutsig_1_14z[3:1], celloutsig_1_14z[1:0], celloutsig_1_14z[0], celloutsig_1_9z, celloutsig_1_4z[1], celloutsig_1_4z[3:2], celloutsig_1_1z, celloutsig_1_0z } ~^ { celloutsig_1_13z[1], celloutsig_1_4z[5], celloutsig_1_13z[0], celloutsig_1_4z[4], celloutsig_1_5z[3], celloutsig_1_4z[3], celloutsig_1_5z[2], celloutsig_1_4z[2], celloutsig_1_5z[2], celloutsig_1_4z[1], celloutsig_1_5z[0], celloutsig_1_16z, celloutsig_1_4z[7], celloutsig_1_16z, celloutsig_1_13z[2], celloutsig_1_4z[8], celloutsig_1_5z[0], celloutsig_1_5z[2], celloutsig_1_5z[2], celloutsig_1_4z[7:6] };
  assign celloutsig_0_4z[2:0] = celloutsig_0_2z;
  assign { celloutsig_1_4z[9], celloutsig_1_4z[0] } = { out_data[147], 1'h1 };
  assign celloutsig_1_5z[1] = celloutsig_1_5z[2];
  assign { out_data[138], out_data[96], out_data[32], out_data[10:0] } = { celloutsig_1_14z[2], celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
