2024-04-16 21:25:42.262662: I tensorflow/core/platform/cpu_feature_guard.cc:210] This TensorFlow binary is optimized to use available CPU instructions in performance-critical operations.
To enable the following instructions: AVX2 AVX512F FMA, in other operations, rebuild TensorFlow with the appropriate compiler flags.
#           time             counts unit events
     1.001089255      3,750,522,558      cycles                                                                  (66.89%)
     1.001089255      4,577,210,521      instructions                     #    1.22  insn per cycle              (83.48%)
     1.001089255         30,568,965      cache-references                                                        (83.22%)
     1.001089255          7,228,898      cache-misses                     #   23.65% of all cache refs           (83.19%)
     1.001089255        877,427,528      branches                                                                (83.49%)
     1.001089255         26,690,399      branch-misses                    #    3.04% of all branches             (83.49%)
2024-04-16 21:25:42.980140: W tensorflow/compiler/tf2tensorrt/utils/py_utils.cc:38] TF-TRT Warning: Could not find TensorRT
     2.003044579      4,156,018,231      cycles                                                                  (66.76%)
     2.003044579      3,933,109,544      instructions                     #    0.95  insn per cycle              (83.26%)
     2.003044579         36,789,106      cache-references                                                        (82.77%)
     2.003044579         13,534,991      cache-misses                     #   36.79% of all cache refs           (83.23%)
     2.003044579        808,041,740      branches                                                                (83.59%)
     2.003044579         27,847,781      branch-misses                    #    3.45% of all branches             (83.66%)
     3.004925175      4,315,283,624      cycles                                                                  (66.88%)
     3.004925175      9,987,475,782      instructions                     #    2.31  insn per cycle              (83.46%)
     3.004925175         24,394,454      cache-references                                                        (83.64%)
     3.004925175         18,179,248      cache-misses                     #   74.52% of all cache refs           (83.86%)
     3.004925175        893,663,726      branches                                                                (82.98%)
     3.004925175          2,810,783      branch-misses                    #    0.31% of all branches             (82.83%)
Training completed. Training time: 0.00 seconds
     3.546929674      2,261,617,583      cycles                                                                  (67.62%)
     3.546929674        714,436,888      instructions                     #    0.32  insn per cycle              (83.84%)
     3.546929674         30,196,193      cache-references                                                        (83.20%)
     3.546929674         20,901,964      cache-misses                     #   69.22% of all cache refs           (82.36%)
     3.546929674        163,839,522      branches                                                                (83.36%)
     3.546929674          3,636,464      branch-misses                    #    2.22% of all branches             (83.81%)
