

================================================================
== Vivado HLS Report for 'poly6'
================================================================
* Date:           Mon Apr 20 17:42:10 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.300|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------------+-------------+-------------+-------------+---------+
    |          Latency          |          Interval         | Pipeline|
    |     min     |     max     |     min     |     max     |   Type  |
    +-------------+-------------+-------------+-------------+---------+
    |  24343740621|  24343740621|  24343740621|  24343740621|   none  |
    +-------------+-------------+-------------+-------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------------+-------------+-----------+-----------+-----------+---------+----------+
        |             |          Latency          | Iteration |  Initiation Interval  |   Trip  |          |
        |  Loop Name  |     min     |     max     |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +-------------+-------------+-------------+-----------+-----------+-----------+---------+----------+
        |- Loop 1     |     16777216|     16777216|          2|          -|          -|  8388608|    no    |
        |- Loop 2     |  24326963400|  24326963400|  243269634|          -|          -|      100|    no    |
        | + Loop 2.1  |    243269632|    243269632|         29|          -|          -|  8388608|    no    |
        +-------------+-------------+-------------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      3|       -|       -|    -|
|Expression       |        -|      -|       0|     647|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     26|    2169|      81|    -|
|Memory           |    53248|      -|     208|       0|    0|
|Multiplexer      |        -|      -|       -|     273|    -|
|Register         |        -|      -|    1145|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |    53248|     29|    3522|    1001|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |     8192|      4|       1|   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+-------+-----+----+-----+
    |            Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------------+----------------------------+---------+-------+-----+----+-----+
    |poly6_mul_24ns_24ns_32_4_1_U4  |poly6_mul_24ns_24ns_32_4_1  |        0|      2|  118|   1|    0|
    |poly6_mul_25s_24ns_32_4_1_U1   |poly6_mul_25s_24ns_32_4_1   |        0|      2|  122|   1|    0|
    |poly6_mul_25s_24ns_32_4_1_U2   |poly6_mul_25s_24ns_32_4_1   |        0|      2|  122|   1|    0|
    |poly6_mul_25s_24ns_32_4_1_U3   |poly6_mul_25s_24ns_32_4_1   |        0|      2|  122|   1|    0|
    |poly6_mul_28ns_24ns_32_5_1_U5  |poly6_mul_28ns_24ns_32_5_1  |        0|      2|  180|  70|    0|
    |poly6_mul_29s_32s_32_5_1_U6    |poly6_mul_29s_32s_32_5_1    |        0|      3|  215|   1|    0|
    |poly6_mul_32s_24ns_32_5_1_U8   |poly6_mul_32s_24ns_32_5_1   |        0|      2|  215|   1|    0|
    |poly6_mul_32s_24ns_32_5_1_U9   |poly6_mul_32s_24ns_32_5_1   |        0|      2|  215|   1|    0|
    |poly6_mul_32s_24ns_32_5_1_U10  |poly6_mul_32s_24ns_32_5_1   |        0|      2|  215|   1|    0|
    |poly6_mul_32s_24ns_32_5_1_U11  |poly6_mul_32s_24ns_32_5_1   |        0|      2|  215|   1|    0|
    |poly6_mul_32s_24ns_32_5_1_U12  |poly6_mul_32s_24ns_32_5_1   |        0|      2|  215|   1|    0|
    |poly6_mul_32s_32s_32_5_1_U7    |poly6_mul_32s_32s_32_5_1    |        0|      3|  215|   1|    0|
    +-------------------------------+----------------------------+---------+-------+-----+----+-----+
    |Total                          |                            |        0|     26| 2169|  81|    0|
    +-------------------------------+----------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    +-------------------------------------------+---------------------------------------+--------------+
    |                  Instance                 |                 Module                |  Expression  |
    +-------------------------------------------+---------------------------------------+--------------+
    |poly6_mac_muladd_24ns_10ns_16s_32_3_1_U14  |poly6_mac_muladd_24ns_10ns_16s_32_3_1  | i0 * i1 + i2 |
    |poly6_mac_muladd_24ns_13ns_22s_32_3_1_U15  |poly6_mac_muladd_24ns_13ns_22s_32_3_1  | i0 * i1 + i2 |
    |poly6_mac_muladd_24ns_8ns_13ns_31_3_1_U13  |poly6_mac_muladd_24ns_8ns_13ns_31_3_1  | i0 * i1 + i2 |
    +-------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    +-------+-----------+---------+----+----+-----+---------+-----+------+-------------+
    | Memory|   Module  | BRAM_18K| FF | LUT| URAM|  Words  | Bits| Banks| W*Bits*Banks|
    +-------+-----------+---------+----+----+-----+---------+-----+------+-------------+
    |a_U    |poly6_a    |    12288|  48|   0|    0|  8388608|   24|     1|    201326592|
    |b_U    |poly6_a    |    12288|  48|   0|    0|  8388608|   24|     1|    201326592|
    |c_U    |poly6_a    |    12288|  48|   0|    0|  8388608|   24|     1|    201326592|
    |out_U  |poly6_out  |    16384|  64|   0|    0|  8388608|   32|     1|    268435456|
    +-------+-----------+---------+----+----+-----+---------+-----+------+-------------+
    |Total  |           |    53248| 208|   0|    0| 33554432|  104|     4|    872415232|
    +-------+-----------+---------+----+----+-----+---------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln46_10_fu_362_p2  |     +    |      0|  0|  33|          26|          10|
    |add_ln46_3_fu_272_p2   |     +    |      0|  0|  32|          25|           7|
    |add_ln46_4_fu_278_p2   |     +    |      0|  0|  32|          25|           8|
    |add_ln46_5_fu_378_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln46_7_fu_284_p2   |     +    |      0|  0|  32|          25|          11|
    |add_ln46_8_fu_385_p2   |     +    |      0|  0|  32|          32|          19|
    |add_ln46_9_fu_420_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln46_fu_372_p2     |     +    |      0|  0|  36|          29|          29|
    |i_fu_240_p2            |     +    |      0|  0|  15|           7|           1|
    |k_1_fu_256_p2          |     +    |      0|  0|  31|          24|           1|
    |k_fu_220_p2            |     +    |      0|  0|  31|          24|           1|
    |tmp13_fu_433_p2        |     +    |      0|  0|  39|          32|          22|
    |tmp_fu_345_p2          |     +    |      0|  0|  35|          28|          17|
    |sub_ln46_1_fu_424_p2   |     -    |      0|  0|  32|          32|          32|
    |sub_ln46_2_fu_428_p2   |     -    |      0|  0|  32|          32|          32|
    |sub_ln46_3_fu_454_p2   |     -    |      0|  0|  39|          32|          32|
    |sub_ln46_4_fu_462_p2   |     -    |      0|  0|  39|          32|          32|
    |sub_ln46_fu_390_p2     |     -    |      0|  0|  32|          32|          32|
    |icmp_ln33_fu_214_p2    |   icmp   |      0|  0|  18|          24|          25|
    |icmp_ln43_fu_234_p2    |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln45_fu_250_p2    |   icmp   |      0|  0|  18|          24|          25|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 647|         556|         406|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+-----+-----------+-----+-----------+
    |     Name     | LUT | Input Size| Bits| Total Bits|
    +--------------+-----+-----------+-----+-----------+
    |a_address0    |   15|          3|   23|         69|
    |ap_NS_fsm     |  165|         37|    1|         37|
    |b_address0    |   15|          3|   23|         69|
    |c_address0    |   15|          3|   23|         69|
    |i_0_reg_192   |    9|          2|    7|         14|
    |k1_0_reg_203  |    9|          2|   24|         48|
    |k_0_reg_174   |    9|          2|   24|         48|
    |out_address0  |   21|          4|   23|         92|
    |out_d0        |   15|          3|   32|         96|
    +--------------+-----+-----------+-----+-----------+
    |Total         |  273|         59|  180|        542|
    +--------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |a_load_reg_716       |  24|   0|   24|          0|
    |add_ln46_1_reg_696   |  32|   0|   32|          0|
    |add_ln46_2_reg_701   |  32|   0|   32|          0|
    |add_ln46_3_reg_571   |  25|   0|   25|          0|
    |add_ln46_4_reg_576   |  25|   0|   25|          0|
    |add_ln46_5_reg_661   |  32|   0|   32|          0|
    |add_ln46_6_reg_635   |  31|   0|   31|          0|
    |add_ln46_7_reg_581   |  25|   0|   25|          0|
    |add_ln46_9_reg_721   |  32|   0|   32|          0|
    |add_ln46_reg_650     |  28|   0|   29|          1|
    |ap_CS_fsm            |  36|   0|   36|          0|
    |b_load_reg_558       |  24|   0|   24|          0|
    |c_load_reg_565       |  24|   0|   24|          0|
    |i_0_reg_192          |   7|   0|    7|          0|
    |i_reg_524            |   7|   0|    7|          0|
    |k1_0_reg_203         |  24|   0|   24|          0|
    |k_0_reg_174          |  24|   0|   24|          0|
    |k_1_reg_537          |  24|   0|   24|          0|
    |k_reg_496            |  24|   0|   24|          0|
    |mul_ln46_10_reg_711  |  32|   0|   32|          0|
    |mul_ln46_11_reg_742  |  32|   0|   32|          0|
    |mul_ln46_12_reg_747  |  32|   0|   32|          0|
    |mul_ln46_13_reg_762  |  32|   0|   32|          0|
    |mul_ln46_1_reg_655   |  32|   0|   32|          0|
    |mul_ln46_2_reg_691   |  32|   0|   32|          0|
    |mul_ln46_5_reg_625   |  32|   0|   32|          0|
    |mul_ln46_6_reg_630   |  32|   0|   32|          0|
    |mul_ln46_7_reg_706   |  32|   0|   32|          0|
    |mul_ln46_9_reg_640   |  32|   0|   32|          0|
    |mul_ln46_reg_686     |  32|   0|   32|          0|
    |sub_ln46_2_reg_726   |  32|   0|   32|          0|
    |sub_ln46_3_reg_757   |  32|   0|   32|          0|
    |sub_ln46_4_reg_767   |  32|   0|   32|          0|
    |sub_ln46_reg_666     |  32|   0|   32|          0|
    |tmp13_reg_731        |  32|   0|   32|          0|
    |tmp14_reg_752        |  32|   0|   32|          0|
    |tmp_reg_645          |  25|   0|   28|          3|
    |zext_ln46_1_reg_586  |  24|   0|   32|          8|
    |zext_ln46_2_reg_594  |  24|   0|   32|          8|
    |zext_ln46_6_reg_736  |  24|   0|   32|          8|
    |zext_ln46_reg_542    |  24|   0|   64|         40|
    +---------------------+----+----+-----+-----------+
    |Total                |1145|   0| 1213|         68|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |     poly6    | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |     poly6    | return value |
|ap_start   |  in |    1| ap_ctrl_hs |     poly6    | return value |
|ap_done    | out |    1| ap_ctrl_hs |     poly6    | return value |
|ap_idle    | out |    1| ap_ctrl_hs |     poly6    | return value |
|ap_ready   | out |    1| ap_ctrl_hs |     poly6    | return value |
|ap_return  | out |   32| ap_ctrl_hs |     poly6    | return value |
|idx        |  in |   32|   ap_none  |      idx     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 34 5 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 5 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %idx) nounwind, !map !13"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !19"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @poly6_str) nounwind"   --->   Operation 39 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%idx_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %idx) nounwind"   --->   Operation 40 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (2.66ns)   --->   "%a = alloca [8388608 x i24], align 4" [poly6.cpp:28]   --->   Operation 41 'alloca' 'a' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_1 : Operation 42 [1/1] (2.66ns)   --->   "%b = alloca [8388608 x i24], align 4" [poly6.cpp:29]   --->   Operation 42 'alloca' 'b' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_1 : Operation 43 [1/1] (2.66ns)   --->   "%c = alloca [8388608 x i24], align 4" [poly6.cpp:30]   --->   Operation 43 'alloca' 'c' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_1 : Operation 44 [1/1] (2.66ns)   --->   "%out = alloca [8388608 x i32], align 16" [poly6.cpp:31]   --->   Operation 44 'alloca' 'out' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_1 : Operation 45 [1/1] (1.06ns)   --->   "br label %1" [poly6.cpp:33]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%k_0 = phi i24 [ 0, %0 ], [ %k, %2 ]"   --->   Operation 46 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.52ns)   --->   "%icmp_ln33 = icmp eq i24 %k_0, -8388608" [poly6.cpp:33]   --->   Operation 47 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8388608, i64 8388608, i64 8388608) nounwind"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.63ns)   --->   "%k = add i24 %k_0, 1" [poly6.cpp:33]   --->   Operation 49 'add' 'k' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.preheader1.preheader, label %2" [poly6.cpp:33]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i24 %k_0 to i64" [poly6.cpp:34]   --->   Operation 51 'zext' 'zext_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [8388608 x i24]* %a, i64 0, i64 %zext_ln34" [poly6.cpp:34]   --->   Operation 52 'getelementptr' 'a_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (2.66ns)   --->   "store i24 %k_0, i24* %a_addr, align 4" [poly6.cpp:34]   --->   Operation 53 'store' <Predicate = (!icmp_ln33)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [8388608 x i24]* %b, i64 0, i64 %zext_ln34" [poly6.cpp:35]   --->   Operation 54 'getelementptr' 'b_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (2.66ns)   --->   "store i24 %k_0, i24* %b_addr, align 4" [poly6.cpp:35]   --->   Operation 55 'store' <Predicate = (!icmp_ln33)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [8388608 x i24]* %c, i64 0, i64 %zext_ln34" [poly6.cpp:36]   --->   Operation 56 'getelementptr' 'c_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (2.66ns)   --->   "store i24 %k_0, i24* %c_addr, align 4" [poly6.cpp:36]   --->   Operation 57 'store' <Predicate = (!icmp_ln33)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%out_addr = getelementptr inbounds [8388608 x i32]* %out, i64 0, i64 %zext_ln34" [poly6.cpp:37]   --->   Operation 58 'getelementptr' 'out_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (2.66ns)   --->   "store i32 0, i32* %out_addr, align 4" [poly6.cpp:37]   --->   Operation 59 'store' <Predicate = (!icmp_ln33)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_2 : Operation 60 [1/1] (1.06ns)   --->   "br label %.preheader1" [poly6.cpp:43]   --->   Operation 60 'br' <Predicate = (icmp_ln33)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 61 [1/2] (2.66ns)   --->   "store i24 %k_0, i24* %a_addr, align 4" [poly6.cpp:34]   --->   Operation 61 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_3 : Operation 62 [1/2] (2.66ns)   --->   "store i24 %k_0, i24* %b_addr, align 4" [poly6.cpp:35]   --->   Operation 62 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_3 : Operation 63 [1/2] (2.66ns)   --->   "store i24 %k_0, i24* %c_addr, align 4" [poly6.cpp:36]   --->   Operation 63 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_3 : Operation 64 [1/2] (2.66ns)   --->   "store i32 0, i32* %out_addr, align 4" [poly6.cpp:37]   --->   Operation 64 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br label %1" [poly6.cpp:33]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.66>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ %i, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 66 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.18ns)   --->   "%icmp_ln43 = icmp eq i7 %i_0, -28" [poly6.cpp:43]   --->   Operation 67 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 68 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.37ns)   --->   "%i = add i7 %i_0, 1" [poly6.cpp:43]   --->   Operation 69 'add' 'i' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %4, label %.preheader.preheader" [poly6.cpp:43]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.06ns)   --->   "br label %.preheader" [poly6.cpp:45]   --->   Operation 71 'br' <Predicate = (!icmp_ln43)> <Delay = 1.06>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i32 %idx_read to i64" [poly6.cpp:73]   --->   Operation 72 'sext' 'sext_ln73' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr inbounds [8388608 x i32]* %out, i64 0, i64 %sext_ln73" [poly6.cpp:73]   --->   Operation 73 'getelementptr' 'out_addr_1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 74 [4/4] (2.66ns)   --->   "%v = load i32* %out_addr_1, align 4" [poly6.cpp:73]   --->   Operation 74 'load' 'v' <Predicate = (icmp_ln43)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>

State 5 <SV = 3> <Delay = 2.66>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%k1_0 = phi i24 [ %k_1, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 75 'phi' 'k1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.52ns)   --->   "%icmp_ln45 = icmp eq i24 %k1_0, -8388608" [poly6.cpp:45]   --->   Operation 76 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8388608, i64 8388608, i64 8388608) nounwind"   --->   Operation 77 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.63ns)   --->   "%k_1 = add i24 %k1_0, 1" [poly6.cpp:45]   --->   Operation 78 'add' 'k_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %.preheader1.loopexit, label %3" [poly6.cpp:45]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i24 %k1_0 to i64" [poly6.cpp:46]   --->   Operation 80 'zext' 'zext_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [8388608 x i24]* %b, i64 0, i64 %zext_ln46" [poly6.cpp:46]   --->   Operation 81 'getelementptr' 'b_addr_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 82 [4/4] (2.66ns)   --->   "%b_load = load i24* %b_addr_1, align 4" [poly6.cpp:46]   --->   Operation 82 'load' 'b_load' <Predicate = (!icmp_ln45)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr [8388608 x i24]* %c, i64 0, i64 %zext_ln46" [poly6.cpp:46]   --->   Operation 83 'getelementptr' 'c_addr_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 84 [4/4] (2.66ns)   --->   "%c_load = load i24* %c_addr_1, align 4" [poly6.cpp:46]   --->   Operation 84 'load' 'c_load' <Predicate = (!icmp_ln45)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 85 'br' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.66>
ST_6 : Operation 86 [3/4] (2.66ns)   --->   "%b_load = load i24* %b_addr_1, align 4" [poly6.cpp:46]   --->   Operation 86 'load' 'b_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_6 : Operation 87 [3/4] (2.66ns)   --->   "%c_load = load i24* %c_addr_1, align 4" [poly6.cpp:46]   --->   Operation 87 'load' 'c_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>

State 7 <SV = 5> <Delay = 2.66>
ST_7 : Operation 88 [2/4] (2.66ns)   --->   "%b_load = load i24* %b_addr_1, align 4" [poly6.cpp:46]   --->   Operation 88 'load' 'b_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_7 : Operation 89 [2/4] (2.66ns)   --->   "%c_load = load i24* %c_addr_1, align 4" [poly6.cpp:46]   --->   Operation 89 'load' 'c_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>

State 8 <SV = 6> <Delay = 4.30>
ST_8 : Operation 90 [1/4] (2.66ns)   --->   "%b_load = load i24* %b_addr_1, align 4" [poly6.cpp:46]   --->   Operation 90 'load' 'b_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_8 : Operation 91 [1/4] (2.66ns)   --->   "%c_load = load i24* %c_addr_1, align 4" [poly6.cpp:46]   --->   Operation 91 'load' 'c_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln46_3 = zext i24 %c_load to i25" [poly6.cpp:46]   --->   Operation 92 'zext' 'zext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (1.63ns)   --->   "%add_ln46_3 = add i25 %zext_ln46_3, -32" [poly6.cpp:46]   --->   Operation 93 'add' 'add_ln46_3' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (1.63ns)   --->   "%add_ln46_4 = add i25 %zext_ln46_3, -72" [poly6.cpp:46]   --->   Operation 94 'add' 'add_ln46_4' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (1.63ns)   --->   "%add_ln46_7 = add i25 %zext_ln46_3, -864" [poly6.cpp:46]   --->   Operation 95 'add' 'add_ln46_7' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 3.34>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i24 %b_load to i32" [poly6.cpp:46]   --->   Operation 96 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i24 %c_load to i32" [poly6.cpp:46]   --->   Operation 97 'zext' 'zext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln46_2 = sext i25 %add_ln46_3 to i32" [poly6.cpp:46]   --->   Operation 98 'sext' 'sext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [4/4] (3.34ns)   --->   "%mul_ln46_5 = mul nsw i32 %sext_ln46_2, %zext_ln46_1" [poly6.cpp:46]   --->   Operation 99 'mul' 'mul_ln46_5' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln46_3 = sext i25 %add_ln46_4 to i32" [poly6.cpp:46]   --->   Operation 100 'sext' 'sext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [4/4] (3.34ns)   --->   "%mul_ln46_6 = mul nsw i32 %sext_ln46_3, %zext_ln46_2" [poly6.cpp:46]   --->   Operation 101 'mul' 'mul_ln46_6' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln46_4 = sext i25 %add_ln46_7 to i32" [poly6.cpp:46]   --->   Operation 102 'sext' 'sext_ln46_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [4/4] (3.34ns)   --->   "%mul_ln46_9 = mul nsw i32 %sext_ln46_4, %zext_ln46_2" [poly6.cpp:46]   --->   Operation 103 'mul' 'mul_ln46_9' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 3.34>
ST_10 : Operation 104 [4/4] (3.34ns)   --->   "%mul_ln46_1 = mul i32 %zext_ln46_1, %zext_ln46_1" [poly6.cpp:46]   --->   Operation 104 'mul' 'mul_ln46_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [3/4] (3.34ns)   --->   "%mul_ln46_5 = mul nsw i32 %sext_ln46_2, %zext_ln46_1" [poly6.cpp:46]   --->   Operation 105 'mul' 'mul_ln46_5' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [3/4] (3.34ns)   --->   "%mul_ln46_6 = mul nsw i32 %sext_ln46_3, %zext_ln46_2" [poly6.cpp:46]   --->   Operation 106 'mul' 'mul_ln46_6' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln46_7 = zext i24 %c_load to i31" [poly6.cpp:46]   --->   Operation 107 'zext' 'zext_ln46_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [3/3] (1.09ns) (grouped into DSP with root node add_ln46_6)   --->   "%mul_ln46_8 = mul i31 %zext_ln46_7, 87" [poly6.cpp:46]   --->   Operation 108 'mul' 'mul_ln46_8' <Predicate = true> <Delay = 1.09> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 109 [3/4] (3.34ns)   --->   "%mul_ln46_9 = mul nsw i32 %sext_ln46_4, %zext_ln46_2" [poly6.cpp:46]   --->   Operation 109 'mul' 'mul_ln46_9' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 3.34>
ST_11 : Operation 110 [3/4] (3.34ns)   --->   "%mul_ln46_1 = mul i32 %zext_ln46_1, %zext_ln46_1" [poly6.cpp:46]   --->   Operation 110 'mul' 'mul_ln46_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [2/4] (3.34ns)   --->   "%mul_ln46_5 = mul nsw i32 %sext_ln46_2, %zext_ln46_1" [poly6.cpp:46]   --->   Operation 111 'mul' 'mul_ln46_5' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [2/4] (3.34ns)   --->   "%mul_ln46_6 = mul nsw i32 %sext_ln46_3, %zext_ln46_2" [poly6.cpp:46]   --->   Operation 112 'mul' 'mul_ln46_6' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [2/3] (1.09ns) (grouped into DSP with root node add_ln46_6)   --->   "%mul_ln46_8 = mul i31 %zext_ln46_7, 87" [poly6.cpp:46]   --->   Operation 113 'mul' 'mul_ln46_8' <Predicate = true> <Delay = 1.09> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 114 [2/4] (3.34ns)   --->   "%mul_ln46_9 = mul nsw i32 %sext_ln46_4, %zext_ln46_2" [poly6.cpp:46]   --->   Operation 114 'mul' 'mul_ln46_9' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 3.34>
ST_12 : Operation 115 [2/4] (3.34ns)   --->   "%mul_ln46_1 = mul i32 %zext_ln46_1, %zext_ln46_1" [poly6.cpp:46]   --->   Operation 115 'mul' 'mul_ln46_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/4] (3.34ns)   --->   "%mul_ln46_5 = mul nsw i32 %sext_ln46_2, %zext_ln46_1" [poly6.cpp:46]   --->   Operation 116 'mul' 'mul_ln46_5' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [1/4] (3.34ns)   --->   "%mul_ln46_6 = mul nsw i32 %sext_ln46_3, %zext_ln46_2" [poly6.cpp:46]   --->   Operation 117 'mul' 'mul_ln46_6' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/3] (0.00ns) (grouped into DSP with root node add_ln46_6)   --->   "%mul_ln46_8 = mul i31 %zext_ln46_7, 87" [poly6.cpp:46]   --->   Operation 118 'mul' 'mul_ln46_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 119 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln46_6 = add i31 %mul_ln46_8, 2592" [poly6.cpp:46]   --->   Operation 119 'add' 'add_ln46_6' <Predicate = true> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 120 [1/4] (3.34ns)   --->   "%mul_ln46_9 = mul nsw i32 %sext_ln46_4, %zext_ln46_2" [poly6.cpp:46]   --->   Operation 120 'mul' 'mul_ln46_9' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 3.34>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln = call i27 @_ssdm_op_BitConcatenate.i27.i24.i3(i24 %b_load, i3 0)" [poly6.cpp:46]   --->   Operation 121 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln46_4 = zext i27 %shl_ln to i29" [poly6.cpp:46]   --->   Operation 122 'zext' 'zext_ln46_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln46_5 = zext i27 %shl_ln to i28" [poly6.cpp:46]   --->   Operation 123 'zext' 'zext_ln46_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (1.69ns)   --->   "%tmp = add i28 %zext_ln46_5, 126144" [poly6.cpp:46]   --->   Operation 124 'add' 'tmp' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%p_shl4 = call i25 @_ssdm_op_BitConcatenate.i25.i24.i1(i24 %b_load, i1 false)" [poly6.cpp:46]   --->   Operation 125 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i25 %p_shl4 to i26" [poly6.cpp:46]   --->   Operation 126 'zext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (1.65ns)   --->   "%add_ln46_10 = add i26 %p_shl4_cast, -432" [poly6.cpp:46]   --->   Operation 127 'add' 'add_ln46_10' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i26 %add_ln46_10 to i29" [poly6.cpp:46]   --->   Operation 128 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (1.69ns)   --->   "%add_ln46 = add i29 %zext_ln46_4, %sext_ln46" [poly6.cpp:46]   --->   Operation 129 'add' 'add_ln46' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [1/4] (3.34ns)   --->   "%mul_ln46_1 = mul i32 %zext_ln46_1, %zext_ln46_1" [poly6.cpp:46]   --->   Operation 130 'mul' 'mul_ln46_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 131 [1/1] (1.78ns)   --->   "%add_ln46_5 = add nsw i32 %mul_ln46_6, %mul_ln46_5" [poly6.cpp:46]   --->   Operation 131 'add' 'add_ln46_5' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln46_8 = zext i31 %add_ln46_6 to i32" [poly6.cpp:46]   --->   Operation 132 'zext' 'zext_ln46_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46_8 = add nsw i32 %mul_ln46_9, -186624" [poly6.cpp:46]   --->   Operation 133 'add' 'add_ln46_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 134 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%sub_ln46 = sub i32 %add_ln46_8, %zext_ln46_8" [poly6.cpp:46]   --->   Operation 134 'sub' 'sub_ln46' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 12> <Delay = 3.79>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_cast = zext i28 %tmp to i32" [poly6.cpp:46]   --->   Operation 135 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [5/5] (3.79ns)   --->   "%mul_ln46 = mul i32 %tmp_cast, %zext_ln46_1" [poly6.cpp:46]   --->   Operation 136 'mul' 'mul_ln46' <Predicate = true> <Delay = 3.79> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i29 %add_ln46 to i32" [poly6.cpp:46]   --->   Operation 137 'sext' 'sext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [5/5] (3.34ns)   --->   "%mul_ln46_2 = mul i32 %sext_ln46_1, %mul_ln46_1" [poly6.cpp:46]   --->   Operation 138 'mul' 'mul_ln46_2' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [5/5] (3.34ns)   --->   "%mul_ln46_7 = mul i32 %add_ln46_5, %mul_ln46_1" [poly6.cpp:46]   --->   Operation 139 'mul' 'mul_ln46_7' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [5/5] (3.34ns)   --->   "%mul_ln46_10 = mul i32 %sub_ln46, %zext_ln46_2" [poly6.cpp:46]   --->   Operation 140 'mul' 'mul_ln46_10' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 3.79>
ST_15 : Operation 141 [4/5] (3.79ns)   --->   "%mul_ln46 = mul i32 %tmp_cast, %zext_ln46_1" [poly6.cpp:46]   --->   Operation 141 'mul' 'mul_ln46' <Predicate = true> <Delay = 3.79> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 142 [4/5] (3.34ns)   --->   "%mul_ln46_2 = mul i32 %sext_ln46_1, %mul_ln46_1" [poly6.cpp:46]   --->   Operation 142 'mul' 'mul_ln46_2' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 143 [4/5] (3.34ns)   --->   "%mul_ln46_7 = mul i32 %add_ln46_5, %mul_ln46_1" [poly6.cpp:46]   --->   Operation 143 'mul' 'mul_ln46_7' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [4/5] (3.34ns)   --->   "%mul_ln46_10 = mul i32 %sub_ln46, %zext_ln46_2" [poly6.cpp:46]   --->   Operation 144 'mul' 'mul_ln46_10' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 3.79>
ST_16 : Operation 145 [3/5] (3.79ns)   --->   "%mul_ln46 = mul i32 %tmp_cast, %zext_ln46_1" [poly6.cpp:46]   --->   Operation 145 'mul' 'mul_ln46' <Predicate = true> <Delay = 3.79> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [8388608 x i24]* %a, i64 0, i64 %zext_ln46" [poly6.cpp:46]   --->   Operation 146 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [4/4] (2.66ns)   --->   "%a_load = load i24* %a_addr_1, align 4" [poly6.cpp:46]   --->   Operation 147 'load' 'a_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_16 : Operation 148 [3/5] (3.34ns)   --->   "%mul_ln46_2 = mul i32 %sext_ln46_1, %mul_ln46_1" [poly6.cpp:46]   --->   Operation 148 'mul' 'mul_ln46_2' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 149 [3/3] (1.09ns) (grouped into DSP with root node add_ln46_1)   --->   "%mul_ln46_3 = mul nsw i32 %zext_ln46_2, 414" [poly6.cpp:46]   --->   Operation 149 'mul' 'mul_ln46_3' <Predicate = true> <Delay = 1.09> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 150 [3/3] (1.09ns) (grouped into DSP with root node add_ln46_2)   --->   "%mul_ln46_4 = mul nsw i32 %zext_ln46_2, 3456" [poly6.cpp:46]   --->   Operation 150 'mul' 'mul_ln46_4' <Predicate = true> <Delay = 1.09> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 151 [3/5] (3.34ns)   --->   "%mul_ln46_7 = mul i32 %add_ln46_5, %mul_ln46_1" [poly6.cpp:46]   --->   Operation 151 'mul' 'mul_ln46_7' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 152 [3/5] (3.34ns)   --->   "%mul_ln46_10 = mul i32 %sub_ln46, %zext_ln46_2" [poly6.cpp:46]   --->   Operation 152 'mul' 'mul_ln46_10' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 3.79>
ST_17 : Operation 153 [2/5] (3.79ns)   --->   "%mul_ln46 = mul i32 %tmp_cast, %zext_ln46_1" [poly6.cpp:46]   --->   Operation 153 'mul' 'mul_ln46' <Predicate = true> <Delay = 3.79> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [3/4] (2.66ns)   --->   "%a_load = load i24* %a_addr_1, align 4" [poly6.cpp:46]   --->   Operation 154 'load' 'a_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_17 : Operation 155 [2/5] (3.34ns)   --->   "%mul_ln46_2 = mul i32 %sext_ln46_1, %mul_ln46_1" [poly6.cpp:46]   --->   Operation 155 'mul' 'mul_ln46_2' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 156 [2/3] (1.09ns) (grouped into DSP with root node add_ln46_1)   --->   "%mul_ln46_3 = mul nsw i32 %zext_ln46_2, 414" [poly6.cpp:46]   --->   Operation 156 'mul' 'mul_ln46_3' <Predicate = true> <Delay = 1.09> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 157 [2/3] (1.09ns) (grouped into DSP with root node add_ln46_2)   --->   "%mul_ln46_4 = mul nsw i32 %zext_ln46_2, 3456" [poly6.cpp:46]   --->   Operation 157 'mul' 'mul_ln46_4' <Predicate = true> <Delay = 1.09> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 158 [2/5] (3.34ns)   --->   "%mul_ln46_7 = mul i32 %add_ln46_5, %mul_ln46_1" [poly6.cpp:46]   --->   Operation 158 'mul' 'mul_ln46_7' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 159 [2/5] (3.34ns)   --->   "%mul_ln46_10 = mul i32 %sub_ln46, %zext_ln46_2" [poly6.cpp:46]   --->   Operation 159 'mul' 'mul_ln46_10' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 3.79>
ST_18 : Operation 160 [1/5] (3.79ns)   --->   "%mul_ln46 = mul i32 %tmp_cast, %zext_ln46_1" [poly6.cpp:46]   --->   Operation 160 'mul' 'mul_ln46' <Predicate = true> <Delay = 3.79> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 161 [2/4] (2.66ns)   --->   "%a_load = load i24* %a_addr_1, align 4" [poly6.cpp:46]   --->   Operation 161 'load' 'a_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_18 : Operation 162 [1/5] (3.34ns)   --->   "%mul_ln46_2 = mul i32 %sext_ln46_1, %mul_ln46_1" [poly6.cpp:46]   --->   Operation 162 'mul' 'mul_ln46_2' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 163 [1/3] (0.00ns) (grouped into DSP with root node add_ln46_1)   --->   "%mul_ln46_3 = mul nsw i32 %zext_ln46_2, 414" [poly6.cpp:46]   --->   Operation 163 'mul' 'mul_ln46_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 164 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln46_1 = add nsw i32 %mul_ln46_3, -20736" [poly6.cpp:46]   --->   Operation 164 'add' 'add_ln46_1' <Predicate = true> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 165 [1/3] (0.00ns) (grouped into DSP with root node add_ln46_2)   --->   "%mul_ln46_4 = mul nsw i32 %zext_ln46_2, 3456" [poly6.cpp:46]   --->   Operation 165 'mul' 'mul_ln46_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 166 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln46_2 = add nsw i32 %mul_ln46_4, -1492992" [poly6.cpp:46]   --->   Operation 166 'add' 'add_ln46_2' <Predicate = true> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 167 [1/5] (3.34ns)   --->   "%mul_ln46_7 = mul i32 %add_ln46_5, %mul_ln46_1" [poly6.cpp:46]   --->   Operation 167 'mul' 'mul_ln46_7' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 168 [1/5] (3.34ns)   --->   "%mul_ln46_10 = mul i32 %sub_ln46, %zext_ln46_2" [poly6.cpp:46]   --->   Operation 168 'mul' 'mul_ln46_10' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 2.77>
ST_19 : Operation 169 [1/4] (2.66ns)   --->   "%a_load = load i24* %a_addr_1, align 4" [poly6.cpp:46]   --->   Operation 169 'load' 'a_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_19 : Operation 170 [1/1] (1.78ns)   --->   "%add_ln46_9 = add i32 %mul_ln46_10, %mul_ln46_7" [poly6.cpp:46]   --->   Operation 170 'add' 'add_ln46_9' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln46_1 = sub i32 %mul_ln46_2, %add_ln46_2" [poly6.cpp:46]   --->   Operation 171 'sub' 'sub_ln46_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 172 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%sub_ln46_2 = sub i32 %sub_ln46_1, %add_ln46_1" [poly6.cpp:46]   --->   Operation 172 'sub' 'sub_ln46_2' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 173 [1/1] (1.78ns)   --->   "%tmp13 = add i32 %mul_ln46, 2985984" [poly6.cpp:46]   --->   Operation 173 'add' 'tmp13' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 3.34>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln46_6 = zext i24 %a_load to i32" [poly6.cpp:46]   --->   Operation 174 'zext' 'zext_ln46_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 175 [5/5] (3.34ns)   --->   "%mul_ln46_11 = mul nsw i32 %add_ln46_9, %zext_ln46_6" [poly6.cpp:46]   --->   Operation 175 'mul' 'mul_ln46_11' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 176 [5/5] (3.34ns)   --->   "%mul_ln46_12 = mul i32 %sub_ln46_2, %zext_ln46_2" [poly6.cpp:46]   --->   Operation 176 'mul' 'mul_ln46_12' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 177 [5/5] (3.34ns)   --->   "%tmp14 = mul i32 %tmp13, %zext_ln46_2" [poly6.cpp:46]   --->   Operation 177 'mul' 'tmp14' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 3.34>
ST_21 : Operation 178 [4/5] (3.34ns)   --->   "%mul_ln46_11 = mul nsw i32 %add_ln46_9, %zext_ln46_6" [poly6.cpp:46]   --->   Operation 178 'mul' 'mul_ln46_11' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 179 [4/5] (3.34ns)   --->   "%mul_ln46_12 = mul i32 %sub_ln46_2, %zext_ln46_2" [poly6.cpp:46]   --->   Operation 179 'mul' 'mul_ln46_12' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 180 [4/5] (3.34ns)   --->   "%tmp14 = mul i32 %tmp13, %zext_ln46_2" [poly6.cpp:46]   --->   Operation 180 'mul' 'tmp14' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 3.34>
ST_22 : Operation 181 [3/5] (3.34ns)   --->   "%mul_ln46_11 = mul nsw i32 %add_ln46_9, %zext_ln46_6" [poly6.cpp:46]   --->   Operation 181 'mul' 'mul_ln46_11' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 182 [3/5] (3.34ns)   --->   "%mul_ln46_12 = mul i32 %sub_ln46_2, %zext_ln46_2" [poly6.cpp:46]   --->   Operation 182 'mul' 'mul_ln46_12' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 183 [3/5] (3.34ns)   --->   "%tmp14 = mul i32 %tmp13, %zext_ln46_2" [poly6.cpp:46]   --->   Operation 183 'mul' 'tmp14' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 3.34>
ST_23 : Operation 184 [2/5] (3.34ns)   --->   "%mul_ln46_11 = mul nsw i32 %add_ln46_9, %zext_ln46_6" [poly6.cpp:46]   --->   Operation 184 'mul' 'mul_ln46_11' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 185 [2/5] (3.34ns)   --->   "%mul_ln46_12 = mul i32 %sub_ln46_2, %zext_ln46_2" [poly6.cpp:46]   --->   Operation 185 'mul' 'mul_ln46_12' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 186 [2/5] (3.34ns)   --->   "%tmp14 = mul i32 %tmp13, %zext_ln46_2" [poly6.cpp:46]   --->   Operation 186 'mul' 'tmp14' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 3.34>
ST_24 : Operation 187 [1/5] (3.34ns)   --->   "%mul_ln46_11 = mul nsw i32 %add_ln46_9, %zext_ln46_6" [poly6.cpp:46]   --->   Operation 187 'mul' 'mul_ln46_11' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 188 [1/5] (3.34ns)   --->   "%mul_ln46_12 = mul i32 %sub_ln46_2, %zext_ln46_2" [poly6.cpp:46]   --->   Operation 188 'mul' 'mul_ln46_12' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 189 [1/5] (3.34ns)   --->   "%tmp14 = mul i32 %tmp13, %zext_ln46_2" [poly6.cpp:46]   --->   Operation 189 'mul' 'tmp14' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 1.78>
ST_25 : Operation 190 [1/1] (1.78ns)   --->   "%sub_ln46_3 = sub i32 %mul_ln46_12, %mul_ln46_11" [poly6.cpp:46]   --->   Operation 190 'sub' 'sub_ln46_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 3.34>
ST_26 : Operation 191 [5/5] (3.34ns)   --->   "%mul_ln46_13 = mul nsw i32 %sub_ln46_3, %zext_ln46_6" [poly6.cpp:46]   --->   Operation 191 'mul' 'mul_ln46_13' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 3.34>
ST_27 : Operation 192 [4/5] (3.34ns)   --->   "%mul_ln46_13 = mul nsw i32 %sub_ln46_3, %zext_ln46_6" [poly6.cpp:46]   --->   Operation 192 'mul' 'mul_ln46_13' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 3.34>
ST_28 : Operation 193 [3/5] (3.34ns)   --->   "%mul_ln46_13 = mul nsw i32 %sub_ln46_3, %zext_ln46_6" [poly6.cpp:46]   --->   Operation 193 'mul' 'mul_ln46_13' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 3.34>
ST_29 : Operation 194 [2/5] (3.34ns)   --->   "%mul_ln46_13 = mul nsw i32 %sub_ln46_3, %zext_ln46_6" [poly6.cpp:46]   --->   Operation 194 'mul' 'mul_ln46_13' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 3.34>
ST_30 : Operation 195 [1/5] (3.34ns)   --->   "%mul_ln46_13 = mul nsw i32 %sub_ln46_3, %zext_ln46_6" [poly6.cpp:46]   --->   Operation 195 'mul' 'mul_ln46_13' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 1.78>
ST_31 : Operation 196 [1/1] (1.78ns)   --->   "%sub_ln46_4 = sub i32 %tmp14, %mul_ln46_13" [poly6.cpp:46]   --->   Operation 196 'sub' 'sub_ln46_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 2.66>
ST_32 : Operation 197 [1/1] (0.00ns)   --->   "%out_addr_2 = getelementptr inbounds [8388608 x i32]* %out, i64 0, i64 %zext_ln46" [poly6.cpp:46]   --->   Operation 197 'getelementptr' 'out_addr_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 198 [2/2] (2.66ns)   --->   "store i32 %sub_ln46_4, i32* %out_addr_2, align 4" [poly6.cpp:46]   --->   Operation 198 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>

State 33 <SV = 31> <Delay = 2.66>
ST_33 : Operation 199 [1/2] (2.66ns)   --->   "store i32 %sub_ln46_4, i32* %out_addr_2, align 4" [poly6.cpp:46]   --->   Operation 199 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_33 : Operation 200 [1/1] (0.00ns)   --->   "br label %.preheader" [poly6.cpp:45]   --->   Operation 200 'br' <Predicate = true> <Delay = 0.00>

State 34 <SV = 3> <Delay = 2.66>
ST_34 : Operation 201 [3/4] (2.66ns)   --->   "%v = load i32* %out_addr_1, align 4" [poly6.cpp:73]   --->   Operation 201 'load' 'v' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>

State 35 <SV = 4> <Delay = 2.66>
ST_35 : Operation 202 [2/4] (2.66ns)   --->   "%v = load i32* %out_addr_1, align 4" [poly6.cpp:73]   --->   Operation 202 'load' 'v' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>

State 36 <SV = 5> <Delay = 2.66>
ST_36 : Operation 203 [1/4] (2.66ns)   --->   "%v = load i32* %out_addr_1, align 4" [poly6.cpp:73]   --->   Operation 203 'load' 'v' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_36 : Operation 204 [1/1] (0.00ns)   --->   "ret i32 %v" [poly6.cpp:80]   --->   Operation 204 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000000000000000000000000]
idx_read          (read             ) [ 0011111111111111111111111111111111000]
a                 (alloca           ) [ 0011111111111111111111111111111111000]
b                 (alloca           ) [ 0011111111111111111111111111111111000]
c                 (alloca           ) [ 0011111111111111111111111111111111000]
out               (alloca           ) [ 0011111111111111111111111111111111000]
br_ln33           (br               ) [ 0111000000000000000000000000000000000]
k_0               (phi              ) [ 0011000000000000000000000000000000000]
icmp_ln33         (icmp             ) [ 0011000000000000000000000000000000000]
empty             (speclooptripcount) [ 0000000000000000000000000000000000000]
k                 (add              ) [ 0111000000000000000000000000000000000]
br_ln33           (br               ) [ 0000000000000000000000000000000000000]
zext_ln34         (zext             ) [ 0000000000000000000000000000000000000]
a_addr            (getelementptr    ) [ 0001000000000000000000000000000000000]
b_addr            (getelementptr    ) [ 0001000000000000000000000000000000000]
c_addr            (getelementptr    ) [ 0001000000000000000000000000000000000]
out_addr          (getelementptr    ) [ 0001000000000000000000000000000000000]
br_ln43           (br               ) [ 0011111111111111111111111111111111000]
store_ln34        (store            ) [ 0000000000000000000000000000000000000]
store_ln35        (store            ) [ 0000000000000000000000000000000000000]
store_ln36        (store            ) [ 0000000000000000000000000000000000000]
store_ln37        (store            ) [ 0000000000000000000000000000000000000]
br_ln33           (br               ) [ 0111000000000000000000000000000000000]
i_0               (phi              ) [ 0000100000000000000000000000000000000]
icmp_ln43         (icmp             ) [ 0000111111111111111111111111111111000]
empty_3           (speclooptripcount) [ 0000000000000000000000000000000000000]
i                 (add              ) [ 0010111111111111111111111111111111000]
br_ln43           (br               ) [ 0000000000000000000000000000000000000]
br_ln45           (br               ) [ 0000111111111111111111111111111111000]
sext_ln73         (sext             ) [ 0000000000000000000000000000000000000]
out_addr_1        (getelementptr    ) [ 0000000000000000000000000000000000111]
k1_0              (phi              ) [ 0000010000000000000000000000000000000]
icmp_ln45         (icmp             ) [ 0000111111111111111111111111111111000]
empty_4           (speclooptripcount) [ 0000000000000000000000000000000000000]
k_1               (add              ) [ 0000111111111111111111111111111111000]
br_ln45           (br               ) [ 0000000000000000000000000000000000000]
zext_ln46         (zext             ) [ 0000001111111111111111111111111110000]
b_addr_1          (getelementptr    ) [ 0000001110000000000000000000000000000]
c_addr_1          (getelementptr    ) [ 0000001110000000000000000000000000000]
br_ln0            (br               ) [ 0010111111111111111111111111111111000]
b_load            (load             ) [ 0000000001111100000000000000000000000]
c_load            (load             ) [ 0000000001100000000000000000000000000]
zext_ln46_3       (zext             ) [ 0000000000000000000000000000000000000]
add_ln46_3        (add              ) [ 0000000001000000000000000000000000000]
add_ln46_4        (add              ) [ 0000000001000000000000000000000000000]
add_ln46_7        (add              ) [ 0000000001000000000000000000000000000]
zext_ln46_1       (zext             ) [ 0000000000111111111000000000000000000]
zext_ln46_2       (zext             ) [ 0000000000111111111111111000000000000]
sext_ln46_2       (sext             ) [ 0000000000111000000000000000000000000]
sext_ln46_3       (sext             ) [ 0000000000111000000000000000000000000]
sext_ln46_4       (sext             ) [ 0000000000111000000000000000000000000]
zext_ln46_7       (zext             ) [ 0000000000011000000000000000000000000]
mul_ln46_5        (mul              ) [ 0000000000000100000000000000000000000]
mul_ln46_6        (mul              ) [ 0000000000000100000000000000000000000]
mul_ln46_8        (mul              ) [ 0000000000000000000000000000000000000]
add_ln46_6        (add              ) [ 0000000000000100000000000000000000000]
mul_ln46_9        (mul              ) [ 0000000000000100000000000000000000000]
shl_ln            (bitconcatenate   ) [ 0000000000000000000000000000000000000]
zext_ln46_4       (zext             ) [ 0000000000000000000000000000000000000]
zext_ln46_5       (zext             ) [ 0000000000000000000000000000000000000]
tmp               (add              ) [ 0000000000000010000000000000000000000]
p_shl4            (bitconcatenate   ) [ 0000000000000000000000000000000000000]
p_shl4_cast       (zext             ) [ 0000000000000000000000000000000000000]
add_ln46_10       (add              ) [ 0000000000000000000000000000000000000]
sext_ln46         (sext             ) [ 0000000000000000000000000000000000000]
add_ln46          (add              ) [ 0000000000000010000000000000000000000]
mul_ln46_1        (mul              ) [ 0000000000000011111000000000000000000]
add_ln46_5        (add              ) [ 0000000000000011111000000000000000000]
zext_ln46_8       (zext             ) [ 0000000000000000000000000000000000000]
add_ln46_8        (add              ) [ 0000000000000000000000000000000000000]
sub_ln46          (sub              ) [ 0000000000000011111000000000000000000]
tmp_cast          (zext             ) [ 0000000000000001111000000000000000000]
sext_ln46_1       (sext             ) [ 0000000000000001111000000000000000000]
a_addr_1          (getelementptr    ) [ 0000000000000000011100000000000000000]
mul_ln46          (mul              ) [ 0000000000000000000100000000000000000]
mul_ln46_2        (mul              ) [ 0000000000000000000100000000000000000]
mul_ln46_3        (mul              ) [ 0000000000000000000000000000000000000]
add_ln46_1        (add              ) [ 0000000000000000000100000000000000000]
mul_ln46_4        (mul              ) [ 0000000000000000000000000000000000000]
add_ln46_2        (add              ) [ 0000000000000000000100000000000000000]
mul_ln46_7        (mul              ) [ 0000000000000000000100000000000000000]
mul_ln46_10       (mul              ) [ 0000000000000000000100000000000000000]
a_load            (load             ) [ 0000000000000000000010000000000000000]
add_ln46_9        (add              ) [ 0000000000000000000011111000000000000]
sub_ln46_1        (sub              ) [ 0000000000000000000000000000000000000]
sub_ln46_2        (sub              ) [ 0000000000000000000011111000000000000]
tmp13             (add              ) [ 0000000000000000000011111000000000000]
zext_ln46_6       (zext             ) [ 0000000000000000000001111111111000000]
mul_ln46_11       (mul              ) [ 0000000000000000000000000100000000000]
mul_ln46_12       (mul              ) [ 0000000000000000000000000100000000000]
tmp14             (mul              ) [ 0000000000000000000000000111111100000]
sub_ln46_3        (sub              ) [ 0000000000000000000000000011111000000]
mul_ln46_13       (mul              ) [ 0000000000000000000000000000000100000]
sub_ln46_4        (sub              ) [ 0000000000000000000000000000000011000]
out_addr_2        (getelementptr    ) [ 0000000000000000000000000000000001000]
store_ln46        (store            ) [ 0000000000000000000000000000000000000]
br_ln45           (br               ) [ 0000111111111111111111111111111111000]
v                 (load             ) [ 0000000000000000000000000000000000000]
ret_ln80          (ret              ) [ 0000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="idx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly6_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i24.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i24.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="a_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="b_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="c_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="out_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="idx_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="a_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="24" slack="0"/>
<pin id="94" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="23" slack="0"/>
<pin id="98" dir="0" index="1" bw="24" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln34/2 a_load/16 "/>
</bind>
</comp>

<comp id="102" class="1004" name="b_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="24" slack="0"/>
<pin id="106" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="23" slack="0"/>
<pin id="110" dir="0" index="1" bw="24" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln35/2 b_load/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="c_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="24" slack="0"/>
<pin id="118" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="23" slack="0"/>
<pin id="122" dir="0" index="1" bw="24" slack="0"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln36/2 c_load/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="out_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="24" slack="0"/>
<pin id="130" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="23" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln37/2 v/4 store_ln46/32 "/>
</bind>
</comp>

<comp id="139" class="1004" name="out_addr_1_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="32" slack="0"/>
<pin id="143" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_1/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="b_addr_1_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="24" slack="0"/>
<pin id="150" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="c_addr_1_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="24" slack="0"/>
<pin id="157" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_1/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="a_addr_1_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="24" slack="11"/>
<pin id="164" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/16 "/>
</bind>
</comp>

<comp id="167" class="1004" name="out_addr_2_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="24" slack="27"/>
<pin id="171" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_2/32 "/>
</bind>
</comp>

<comp id="174" class="1005" name="k_0_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="24" slack="1"/>
<pin id="176" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="k_0_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="24" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="i_0_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="1"/>
<pin id="194" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_0_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="203" class="1005" name="k1_0_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="24" slack="1"/>
<pin id="205" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="k1_0 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="k1_0_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="24" slack="0"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="1" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k1_0/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln33_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="24" slack="0"/>
<pin id="216" dir="0" index="1" bw="24" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="k_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="24" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln34_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="24" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln43_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="0"/>
<pin id="236" dir="0" index="1" bw="7" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="i_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sext_ln73_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="2"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln45_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="24" slack="0"/>
<pin id="252" dir="0" index="1" bw="24" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="k_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="24" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln46_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="24" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln46_3_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="24" slack="0"/>
<pin id="270" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_3/8 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln46_3_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="24" slack="0"/>
<pin id="274" dir="0" index="1" bw="6" slack="0"/>
<pin id="275" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_3/8 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln46_4_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="24" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_4/8 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln46_7_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="24" slack="0"/>
<pin id="286" dir="0" index="1" bw="11" slack="0"/>
<pin id="287" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_7/8 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln46_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="24" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/9 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln46_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="24" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_2/9 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sext_ln46_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="25" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_2/9 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="25" slack="0"/>
<pin id="301" dir="0" index="1" bw="24" slack="0"/>
<pin id="302" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_5/9 "/>
</bind>
</comp>

<comp id="305" class="1004" name="sext_ln46_3_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="25" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_3/9 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="25" slack="0"/>
<pin id="310" dir="0" index="1" bw="24" slack="0"/>
<pin id="311" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_6/9 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sext_ln46_4_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="25" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_4/9 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="25" slack="0"/>
<pin id="319" dir="0" index="1" bw="24" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_9/9 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="24" slack="1"/>
<pin id="325" dir="0" index="1" bw="24" slack="1"/>
<pin id="326" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_1/10 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln46_7_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="24" slack="2"/>
<pin id="329" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_7/10 "/>
</bind>
</comp>

<comp id="330" class="1004" name="shl_ln_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="27" slack="0"/>
<pin id="332" dir="0" index="1" bw="24" slack="5"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/13 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln46_4_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="27" slack="0"/>
<pin id="339" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_4/13 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln46_5_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="27" slack="0"/>
<pin id="343" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_5/13 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="27" slack="0"/>
<pin id="347" dir="0" index="1" bw="18" slack="0"/>
<pin id="348" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/13 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_shl4_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="25" slack="0"/>
<pin id="353" dir="0" index="1" bw="24" slack="5"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/13 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_shl4_cast_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="25" slack="0"/>
<pin id="360" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/13 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln46_10_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="25" slack="0"/>
<pin id="364" dir="0" index="1" bw="10" slack="0"/>
<pin id="365" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_10/13 "/>
</bind>
</comp>

<comp id="368" class="1004" name="sext_ln46_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="26" slack="0"/>
<pin id="370" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/13 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln46_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="27" slack="0"/>
<pin id="374" dir="0" index="1" bw="26" slack="0"/>
<pin id="375" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/13 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln46_5_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="0" index="1" bw="32" slack="1"/>
<pin id="381" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_5/13 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln46_8_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="31" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_8/13 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln46_8_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="0" index="1" bw="19" slack="0"/>
<pin id="388" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_8/13 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sub_ln46_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="31" slack="0"/>
<pin id="393" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46/13 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="28" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/14 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="28" slack="0"/>
<pin id="401" dir="0" index="1" bw="24" slack="5"/>
<pin id="402" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46/14 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sext_ln46_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="29" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_1/14 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="29" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="1"/>
<pin id="410" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_2/14 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="0" index="1" bw="32" slack="1"/>
<pin id="415" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_7/14 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="0" index="1" bw="24" slack="5"/>
<pin id="419" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_10/14 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln46_9_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="0" index="1" bw="32" slack="1"/>
<pin id="423" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_9/19 "/>
</bind>
</comp>

<comp id="424" class="1004" name="sub_ln46_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="0" index="1" bw="32" slack="1"/>
<pin id="427" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46_1/19 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sub_ln46_2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="1"/>
<pin id="431" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46_2/19 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp13_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="0" index="1" bw="23" slack="0"/>
<pin id="436" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp13/19 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln46_6_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="24" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_6/20 "/>
</bind>
</comp>

<comp id="441" class="1004" name="grp_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="0" index="1" bw="24" slack="0"/>
<pin id="444" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_11/20 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="0" index="1" bw="24" slack="11"/>
<pin id="449" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_12/20 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="0" index="1" bw="24" slack="11"/>
<pin id="453" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp14/20 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sub_ln46_3_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="0" index="1" bw="32" slack="1"/>
<pin id="457" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46_3/25 "/>
</bind>
</comp>

<comp id="458" class="1004" name="grp_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="0" index="1" bw="24" slack="6"/>
<pin id="461" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_13/26 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sub_ln46_4_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="7"/>
<pin id="464" dir="0" index="1" bw="32" slack="1"/>
<pin id="465" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46_4/31 "/>
</bind>
</comp>

<comp id="466" class="1007" name="grp_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="24" slack="0"/>
<pin id="468" dir="0" index="1" bw="31" slack="0"/>
<pin id="469" dir="0" index="2" bw="31" slack="0"/>
<pin id="470" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln46_8/10 add_ln46_6/12 "/>
</bind>
</comp>

<comp id="474" class="1007" name="grp_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="24" slack="7"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="0" index="2" bw="32" slack="0"/>
<pin id="478" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln46_3/16 add_ln46_1/18 "/>
</bind>
</comp>

<comp id="481" class="1007" name="grp_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="24" slack="7"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="0" index="2" bw="32" slack="0"/>
<pin id="485" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln46_4/16 add_ln46_2/18 "/>
</bind>
</comp>

<comp id="488" class="1005" name="idx_read_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="2"/>
<pin id="490" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="idx_read "/>
</bind>
</comp>

<comp id="496" class="1005" name="k_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="24" slack="0"/>
<pin id="498" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="501" class="1005" name="a_addr_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="23" slack="1"/>
<pin id="503" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="506" class="1005" name="b_addr_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="23" slack="1"/>
<pin id="508" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="511" class="1005" name="c_addr_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="23" slack="1"/>
<pin id="513" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="516" class="1005" name="out_addr_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="23" slack="1"/>
<pin id="518" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="out_addr "/>
</bind>
</comp>

<comp id="524" class="1005" name="i_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="7" slack="0"/>
<pin id="526" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="529" class="1005" name="out_addr_1_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="23" slack="1"/>
<pin id="531" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="out_addr_1 "/>
</bind>
</comp>

<comp id="537" class="1005" name="k_1_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="24" slack="0"/>
<pin id="539" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="542" class="1005" name="zext_ln46_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="11"/>
<pin id="544" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="zext_ln46 "/>
</bind>
</comp>

<comp id="548" class="1005" name="b_addr_1_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="23" slack="1"/>
<pin id="550" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="553" class="1005" name="c_addr_1_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="23" slack="1"/>
<pin id="555" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_1 "/>
</bind>
</comp>

<comp id="558" class="1005" name="b_load_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="24" slack="1"/>
<pin id="560" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="565" class="1005" name="c_load_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="24" slack="1"/>
<pin id="567" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="571" class="1005" name="add_ln46_3_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="25" slack="1"/>
<pin id="573" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_3 "/>
</bind>
</comp>

<comp id="576" class="1005" name="add_ln46_4_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="25" slack="1"/>
<pin id="578" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_4 "/>
</bind>
</comp>

<comp id="581" class="1005" name="add_ln46_7_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="25" slack="1"/>
<pin id="583" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_7 "/>
</bind>
</comp>

<comp id="586" class="1005" name="zext_ln46_1_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln46_1 "/>
</bind>
</comp>

<comp id="594" class="1005" name="zext_ln46_2_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln46_2 "/>
</bind>
</comp>

<comp id="605" class="1005" name="sext_ln46_2_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46_2 "/>
</bind>
</comp>

<comp id="610" class="1005" name="sext_ln46_3_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46_3 "/>
</bind>
</comp>

<comp id="615" class="1005" name="sext_ln46_4_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="1"/>
<pin id="617" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46_4 "/>
</bind>
</comp>

<comp id="620" class="1005" name="zext_ln46_7_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="31" slack="1"/>
<pin id="622" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln46_7 "/>
</bind>
</comp>

<comp id="625" class="1005" name="mul_ln46_5_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46_5 "/>
</bind>
</comp>

<comp id="630" class="1005" name="mul_ln46_6_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46_6 "/>
</bind>
</comp>

<comp id="635" class="1005" name="add_ln46_6_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="31" slack="1"/>
<pin id="637" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_6 "/>
</bind>
</comp>

<comp id="640" class="1005" name="mul_ln46_9_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46_9 "/>
</bind>
</comp>

<comp id="645" class="1005" name="tmp_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="28" slack="1"/>
<pin id="647" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="650" class="1005" name="add_ln46_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="29" slack="1"/>
<pin id="652" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="655" class="1005" name="mul_ln46_1_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="1"/>
<pin id="657" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46_1 "/>
</bind>
</comp>

<comp id="661" class="1005" name="add_ln46_5_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="1"/>
<pin id="663" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_5 "/>
</bind>
</comp>

<comp id="666" class="1005" name="sub_ln46_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln46 "/>
</bind>
</comp>

<comp id="671" class="1005" name="tmp_cast_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="1"/>
<pin id="673" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="676" class="1005" name="sext_ln46_1_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="1"/>
<pin id="678" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46_1 "/>
</bind>
</comp>

<comp id="681" class="1005" name="a_addr_1_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="23" slack="1"/>
<pin id="683" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="686" class="1005" name="mul_ln46_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46 "/>
</bind>
</comp>

<comp id="691" class="1005" name="mul_ln46_2_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="1"/>
<pin id="693" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46_2 "/>
</bind>
</comp>

<comp id="696" class="1005" name="add_ln46_1_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="1"/>
<pin id="698" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_1 "/>
</bind>
</comp>

<comp id="701" class="1005" name="add_ln46_2_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_2 "/>
</bind>
</comp>

<comp id="706" class="1005" name="mul_ln46_7_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46_7 "/>
</bind>
</comp>

<comp id="711" class="1005" name="mul_ln46_10_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="1"/>
<pin id="713" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46_10 "/>
</bind>
</comp>

<comp id="716" class="1005" name="a_load_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="24" slack="1"/>
<pin id="718" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="721" class="1005" name="add_ln46_9_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_9 "/>
</bind>
</comp>

<comp id="726" class="1005" name="sub_ln46_2_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln46_2 "/>
</bind>
</comp>

<comp id="731" class="1005" name="tmp13_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="1"/>
<pin id="733" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp13 "/>
</bind>
</comp>

<comp id="736" class="1005" name="zext_ln46_6_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln46_6 "/>
</bind>
</comp>

<comp id="742" class="1005" name="mul_ln46_11_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46_11 "/>
</bind>
</comp>

<comp id="747" class="1005" name="mul_ln46_12_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46_12 "/>
</bind>
</comp>

<comp id="752" class="1005" name="tmp14_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="7"/>
<pin id="754" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp14 "/>
</bind>
</comp>

<comp id="757" class="1005" name="sub_ln46_3_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="1"/>
<pin id="759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln46_3 "/>
</bind>
</comp>

<comp id="762" class="1005" name="mul_ln46_13_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46_13 "/>
</bind>
</comp>

<comp id="767" class="1005" name="sub_ln46_4_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="1"/>
<pin id="769" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln46_4 "/>
</bind>
</comp>

<comp id="772" class="1005" name="out_addr_2_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="23" slack="1"/>
<pin id="774" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="out_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="90" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="102" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="114" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="145"><net_src comp="139" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="152"><net_src comp="146" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="159"><net_src comp="153" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="166"><net_src comp="160" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="173"><net_src comp="167" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="180"><net_src comp="174" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="187"><net_src comp="174" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="181" pin="4"/><net_sink comp="96" pin=1"/></net>

<net id="189"><net_src comp="181" pin="4"/><net_sink comp="108" pin=1"/></net>

<net id="190"><net_src comp="181" pin="4"/><net_sink comp="120" pin=1"/></net>

<net id="191"><net_src comp="181" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="206"><net_src comp="14" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="181" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="181" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="181" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="232"><net_src comp="226" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="233"><net_src comp="226" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="238"><net_src comp="196" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="196" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="246" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="254"><net_src comp="207" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="16" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="207" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="22" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="207" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="271"><net_src comp="120" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="34" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="268" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="268" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="38" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="303"><net_src comp="296" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="290" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="312"><net_src comp="305" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="293" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="321"><net_src comp="314" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="293" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="335"><net_src comp="44" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="46" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="340"><net_src comp="330" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="330" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="341" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="48" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="50" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="52" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="361"><net_src comp="351" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="54" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="337" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="368" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="389"><net_src comp="56" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="385" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="382" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="403"><net_src comp="396" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="411"><net_src comp="404" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="432"><net_src comp="424" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="66" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="445"><net_src comp="438" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="471"><net_src comp="327" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="40" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="42" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="479"><net_src comp="58" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="480"><net_src comp="62" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="486"><net_src comp="60" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="487"><net_src comp="64" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="491"><net_src comp="84" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="499"><net_src comp="220" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="504"><net_src comp="90" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="509"><net_src comp="102" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="514"><net_src comp="114" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="519"><net_src comp="126" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="527"><net_src comp="240" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="532"><net_src comp="139" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="540"><net_src comp="256" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="545"><net_src comp="262" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="551"><net_src comp="146" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="556"><net_src comp="153" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="561"><net_src comp="108" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="564"><net_src comp="558" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="568"><net_src comp="120" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="574"><net_src comp="272" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="579"><net_src comp="278" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="584"><net_src comp="284" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="589"><net_src comp="290" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="592"><net_src comp="586" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="593"><net_src comp="586" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="597"><net_src comp="293" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="600"><net_src comp="594" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="601"><net_src comp="594" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="602"><net_src comp="594" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="603"><net_src comp="594" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="604"><net_src comp="594" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="608"><net_src comp="296" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="613"><net_src comp="305" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="618"><net_src comp="314" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="623"><net_src comp="327" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="628"><net_src comp="299" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="633"><net_src comp="308" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="638"><net_src comp="466" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="643"><net_src comp="317" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="648"><net_src comp="345" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="653"><net_src comp="372" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="658"><net_src comp="323" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="664"><net_src comp="378" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="669"><net_src comp="390" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="674"><net_src comp="396" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="679"><net_src comp="404" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="684"><net_src comp="160" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="689"><net_src comp="399" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="694"><net_src comp="407" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="699"><net_src comp="474" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="704"><net_src comp="481" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="709"><net_src comp="412" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="714"><net_src comp="416" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="719"><net_src comp="96" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="724"><net_src comp="420" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="729"><net_src comp="428" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="734"><net_src comp="433" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="739"><net_src comp="438" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="745"><net_src comp="441" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="750"><net_src comp="446" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="755"><net_src comp="450" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="760"><net_src comp="454" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="765"><net_src comp="458" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="770"><net_src comp="462" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="775"><net_src comp="167" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="132" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: poly6 : idx | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln33 : 1
		k : 1
		br_ln33 : 2
		zext_ln34 : 1
		a_addr : 2
		store_ln34 : 3
		b_addr : 2
		store_ln35 : 3
		c_addr : 2
		store_ln36 : 3
		out_addr : 2
		store_ln37 : 3
	State 3
	State 4
		icmp_ln43 : 1
		i : 1
		br_ln43 : 2
		out_addr_1 : 1
		v : 2
	State 5
		icmp_ln45 : 1
		k_1 : 1
		br_ln45 : 2
		zext_ln46 : 1
		b_addr_1 : 2
		b_load : 3
		c_addr_1 : 2
		c_load : 3
	State 6
	State 7
	State 8
		zext_ln46_3 : 1
		add_ln46_3 : 2
		add_ln46_4 : 2
		add_ln46_7 : 2
	State 9
		mul_ln46_5 : 1
		mul_ln46_6 : 1
		mul_ln46_9 : 1
	State 10
		mul_ln46_8 : 1
	State 11
	State 12
		add_ln46_6 : 1
	State 13
		zext_ln46_4 : 1
		zext_ln46_5 : 1
		tmp : 2
		p_shl4_cast : 1
		add_ln46_10 : 2
		sext_ln46 : 3
		add_ln46 : 4
		sub_ln46 : 1
	State 14
		mul_ln46 : 1
		mul_ln46_2 : 1
	State 15
	State 16
		a_load : 1
	State 17
	State 18
		add_ln46_1 : 1
		add_ln46_2 : 1
	State 19
		sub_ln46_2 : 1
	State 20
		mul_ln46_11 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		store_ln46 : 1
	State 33
	State 34
	State 35
	State 36
		ret_ln80 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_299     |    2    |   122   |    1    |
|          |      grp_fu_308     |    2    |   122   |    1    |
|          |      grp_fu_317     |    2    |   122   |    1    |
|          |      grp_fu_323     |    2    |   118   |    1    |
|          |      grp_fu_399     |    2    |   180   |    70   |
|    mul   |      grp_fu_407     |    3    |   215   |    1    |
|          |      grp_fu_412     |    3    |   215   |    1    |
|          |      grp_fu_416     |    2    |   215   |    1    |
|          |      grp_fu_441     |    2    |   215   |    1    |
|          |      grp_fu_446     |    2    |   215   |    1    |
|          |      grp_fu_450     |    2    |   215   |    1    |
|          |      grp_fu_458     |    2    |   215   |    1    |
|----------|---------------------|---------|---------|---------|
|          |       k_fu_220      |    0    |    0    |    31   |
|          |       i_fu_240      |    0    |    0    |    15   |
|          |      k_1_fu_256     |    0    |    0    |    31   |
|          |  add_ln46_3_fu_272  |    0    |    0    |    31   |
|          |  add_ln46_4_fu_278  |    0    |    0    |    31   |
|          |  add_ln46_7_fu_284  |    0    |    0    |    31   |
|    add   |      tmp_fu_345     |    0    |    0    |    34   |
|          |  add_ln46_10_fu_362 |    0    |    0    |    32   |
|          |   add_ln46_fu_372   |    0    |    0    |    34   |
|          |  add_ln46_5_fu_378  |    0    |    0    |    39   |
|          |  add_ln46_8_fu_385  |    0    |    0    |    32   |
|          |  add_ln46_9_fu_420  |    0    |    0    |    39   |
|          |     tmp13_fu_433    |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln46_fu_390   |    0    |    0    |    32   |
|          |  sub_ln46_1_fu_424  |    0    |    0    |    32   |
|    sub   |  sub_ln46_2_fu_428  |    0    |    0    |    32   |
|          |  sub_ln46_3_fu_454  |    0    |    0    |    39   |
|          |  sub_ln46_4_fu_462  |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln33_fu_214  |    0    |    0    |    18   |
|   icmp   |   icmp_ln43_fu_234  |    0    |    0    |    11   |
|          |   icmp_ln45_fu_250  |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_466     |    1    |    0    |    0    |
|  muladd  |      grp_fu_474     |    1    |    0    |    0    |
|          |      grp_fu_481     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   read   | idx_read_read_fu_84 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln34_fu_226  |    0    |    0    |    0    |
|          |   zext_ln46_fu_262  |    0    |    0    |    0    |
|          |  zext_ln46_3_fu_268 |    0    |    0    |    0    |
|          |  zext_ln46_1_fu_290 |    0    |    0    |    0    |
|          |  zext_ln46_2_fu_293 |    0    |    0    |    0    |
|   zext   |  zext_ln46_7_fu_327 |    0    |    0    |    0    |
|          |  zext_ln46_4_fu_337 |    0    |    0    |    0    |
|          |  zext_ln46_5_fu_341 |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_358 |    0    |    0    |    0    |
|          |  zext_ln46_8_fu_382 |    0    |    0    |    0    |
|          |   tmp_cast_fu_396   |    0    |    0    |    0    |
|          |  zext_ln46_6_fu_438 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln73_fu_246  |    0    |    0    |    0    |
|          |  sext_ln46_2_fu_296 |    0    |    0    |    0    |
|   sext   |  sext_ln46_3_fu_305 |    0    |    0    |    0    |
|          |  sext_ln46_4_fu_314 |    0    |    0    |    0    |
|          |   sext_ln46_fu_368  |    0    |    0    |    0    |
|          |  sext_ln46_1_fu_404 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|    shl_ln_fu_330    |    0    |    0    |    0    |
|          |    p_shl4_fu_351    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    29   |   2169  |   721   |
|----------|---------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  a |  12288 |   48   |    0   |    0   |
|  b |  12288 |   48   |    0   |    0   |
|  c |  12288 |   48   |    0   |    0   |
| out|  16384 |   64   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|  53248 |   208  |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  a_addr_1_reg_681 |   23   |
|   a_addr_reg_501  |   23   |
|   a_load_reg_716  |   24   |
| add_ln46_1_reg_696|   32   |
| add_ln46_2_reg_701|   32   |
| add_ln46_3_reg_571|   25   |
| add_ln46_4_reg_576|   25   |
| add_ln46_5_reg_661|   32   |
| add_ln46_6_reg_635|   31   |
| add_ln46_7_reg_581|   25   |
| add_ln46_9_reg_721|   32   |
|  add_ln46_reg_650 |   29   |
|  b_addr_1_reg_548 |   23   |
|   b_addr_reg_506  |   23   |
|   b_load_reg_558  |   24   |
|  c_addr_1_reg_553 |   23   |
|   c_addr_reg_511  |   23   |
|   c_load_reg_565  |   24   |
|    i_0_reg_192    |    7   |
|     i_reg_524     |    7   |
|  idx_read_reg_488 |   32   |
|    k1_0_reg_203   |   24   |
|    k_0_reg_174    |   24   |
|    k_1_reg_537    |   24   |
|     k_reg_496     |   24   |
|mul_ln46_10_reg_711|   32   |
|mul_ln46_11_reg_742|   32   |
|mul_ln46_12_reg_747|   32   |
|mul_ln46_13_reg_762|   32   |
| mul_ln46_1_reg_655|   32   |
| mul_ln46_2_reg_691|   32   |
| mul_ln46_5_reg_625|   32   |
| mul_ln46_6_reg_630|   32   |
| mul_ln46_7_reg_706|   32   |
| mul_ln46_9_reg_640|   32   |
|  mul_ln46_reg_686 |   32   |
| out_addr_1_reg_529|   23   |
| out_addr_2_reg_772|   23   |
|  out_addr_reg_516 |   23   |
|sext_ln46_1_reg_676|   32   |
|sext_ln46_2_reg_605|   32   |
|sext_ln46_3_reg_610|   32   |
|sext_ln46_4_reg_615|   32   |
| sub_ln46_2_reg_726|   32   |
| sub_ln46_3_reg_757|   32   |
| sub_ln46_4_reg_767|   32   |
|  sub_ln46_reg_666 |   32   |
|   tmp13_reg_731   |   32   |
|   tmp14_reg_752   |   32   |
|  tmp_cast_reg_671 |   32   |
|    tmp_reg_645    |   28   |
|zext_ln46_1_reg_586|   32   |
|zext_ln46_2_reg_594|   32   |
|zext_ln46_6_reg_736|   32   |
|zext_ln46_7_reg_620|   31   |
| zext_ln46_reg_542 |   64   |
+-------------------+--------+
|       Total       |  1607  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_96 |  p0  |   4  |  23  |   92   ||    21   |
|  grp_access_fu_96 |  p1  |   2  |  24  |   48   ||    9    |
| grp_access_fu_108 |  p0  |   4  |  23  |   92   ||    21   |
| grp_access_fu_108 |  p1  |   2  |  24  |   48   ||    9    |
| grp_access_fu_120 |  p0  |   4  |  23  |   92   ||    21   |
| grp_access_fu_120 |  p1  |   2  |  24  |   48   ||    9    |
| grp_access_fu_132 |  p0  |   6  |  23  |   138  ||    33   |
| grp_access_fu_132 |  p1  |   2  |  32  |   64   ||    9    |
|    k_0_reg_174    |  p0  |   2  |  24  |   48   ||    9    |
|     grp_fu_299    |  p0  |   2  |  25  |   50   ||    9    |
|     grp_fu_299    |  p1  |   2  |  24  |   48   ||    9    |
|     grp_fu_308    |  p0  |   2  |  25  |   50   ||    9    |
|     grp_fu_308    |  p1  |   2  |  24  |   48   ||    9    |
|     grp_fu_317    |  p0  |   2  |  25  |   50   ||    9    |
|     grp_fu_317    |  p1  |   2  |  24  |   48   ||    9    |
|     grp_fu_399    |  p0  |   2  |  28  |   56   ||    9    |
|     grp_fu_407    |  p0  |   2  |  29  |   58   ||    9    |
|     grp_fu_441    |  p1  |   2  |  24  |   48   ||    9    |
|     grp_fu_466    |  p0  |   2  |  24  |   48   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1174  ||  20.844 ||   231   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   29   |    -   |  2169  |   721  |    -   |
|   Memory  |  53248 |    -   |    -   |   208  |    0   |    0   |
|Multiplexer|    -   |    -   |   20   |    -   |   231  |    -   |
|  Register |    -   |    -   |    -   |  1607  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |  53248 |   29   |   20   |  3984  |   952  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
