
*** Running vivado
    with args -log Lab6_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab6_1_wrapper.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Lab6_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2022.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'Lab6_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
Lab6_1_microblaze_0_0
Lab6_1_clk_wiz_0_0
Lab6_1_axi_gpio_0_0
Lab6_1_lmb_bram_0
Lab6_1_axi_uartlite_0_0
Lab6_1_dlmb_v10_0
Lab6_1_dlmb_bram_if_cntlr_0
Lab6_1_ilmb_v10_0
Lab6_1_ilmb_bram_if_cntlr_0
Lab6_1_mdm_1_0
Lab6_1_xbar_0
Lab6_1_microblaze_0_axi_periph_0

Command: synth_design -top Lab6_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17740
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1293.828 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab6_1_wrapper' [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/hdl/Lab6_1_wrapper.vhd:25]
INFO: [Synth 8-3491] module 'Lab6_1' declared at 'd:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/synth/Lab6_1.vhd:1354' bound to instance 'Lab6_1_i' of component 'Lab6_1' [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/hdl/Lab6_1_wrapper.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Lab6_1' [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/synth/Lab6_1.vhd:1369]
INFO: [Synth 8-3491] module 'Lab6_1_axi_gpio_0_0' declared at 'D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/.Xil/Vivado-17028-Ian/realtime/Lab6_1_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'Lab6_1_axi_gpio_0_0' [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/synth/Lab6_1.vhd:1631]
INFO: [Synth 8-638] synthesizing module 'Lab6_1_axi_gpio_0_0' [D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/.Xil/Vivado-17028-Ian/realtime/Lab6_1_axi_gpio_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'Lab6_1_axi_uartlite_0_0' declared at 'D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/.Xil/Vivado-17028-Ian/realtime/Lab6_1_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'Lab6_1_axi_uartlite_0_0' [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/synth/Lab6_1.vhd:1655]
INFO: [Synth 8-638] synthesizing module 'Lab6_1_axi_uartlite_0_0' [D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/.Xil/Vivado-17028-Ian/realtime/Lab6_1_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'Lab6_1_clk_wiz_0_0' declared at 'D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/.Xil/Vivado-17028-Ian/realtime/Lab6_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'Lab6_1_clk_wiz_0_0' [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/synth/Lab6_1.vhd:1680]
INFO: [Synth 8-638] synthesizing module 'Lab6_1_clk_wiz_0_0' [D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/.Xil/Vivado-17028-Ian/realtime/Lab6_1_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'Lab6_1_mdm_1_0' declared at 'D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/.Xil/Vivado-17028-Ian/realtime/Lab6_1_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'Lab6_1_mdm_1_0' [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/synth/Lab6_1.vhd:1687]
INFO: [Synth 8-638] synthesizing module 'Lab6_1_mdm_1_0' [D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/.Xil/Vivado-17028-Ian/realtime/Lab6_1_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'Lab6_1_microblaze_0_0' declared at 'D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/.Xil/Vivado-17028-Ian/realtime/Lab6_1_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'Lab6_1_microblaze_0_0' [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/synth/Lab6_1.vhd:1700]
INFO: [Synth 8-638] synthesizing module 'Lab6_1_microblaze_0_0' [D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/.Xil/Vivado-17028-Ian/realtime/Lab6_1_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'Lab6_1_microblaze_0_axi_periph_0' [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/synth/Lab6_1.vhd:951]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_18E23QN' [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/synth/Lab6_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_18E23QN' (0#1) [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/synth/Lab6_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_DR9AM6' [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/synth/Lab6_1.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_DR9AM6' (0#1) [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/synth/Lab6_1.vhd:158]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1AQK7B2' [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/synth/Lab6_1.vhd:821]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1AQK7B2' (0#1) [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/synth/Lab6_1.vhd:821]
INFO: [Synth 8-3491] module 'Lab6_1_xbar_0' declared at 'D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/.Xil/Vivado-17028-Ian/realtime/Lab6_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'Lab6_1_xbar_0' [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/synth/Lab6_1.vhd:1289]
INFO: [Synth 8-638] synthesizing module 'Lab6_1_xbar_0' [D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/.Xil/Vivado-17028-Ian/realtime/Lab6_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'Lab6_1_microblaze_0_axi_periph_0' (0#1) [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/synth/Lab6_1.vhd:951]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_98RWGD' [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/synth/Lab6_1.vhd:242]
INFO: [Synth 8-3491] module 'Lab6_1_dlmb_bram_if_cntlr_0' declared at 'D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/.Xil/Vivado-17028-Ian/realtime/Lab6_1_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'Lab6_1_dlmb_bram_if_cntlr_0' [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/synth/Lab6_1.vhd:456]
INFO: [Synth 8-638] synthesizing module 'Lab6_1_dlmb_bram_if_cntlr_0' [D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/.Xil/Vivado-17028-Ian/realtime/Lab6_1_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'Lab6_1_dlmb_v10_0' declared at 'D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/.Xil/Vivado-17028-Ian/realtime/Lab6_1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'Lab6_1_dlmb_v10_0' [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/synth/Lab6_1.vhd:510]
INFO: [Synth 8-638] synthesizing module 'Lab6_1_dlmb_v10_0' [D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/.Xil/Vivado-17028-Ian/realtime/Lab6_1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'Lab6_1_ilmb_bram_if_cntlr_0' declared at 'D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/.Xil/Vivado-17028-Ian/realtime/Lab6_1_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'Lab6_1_ilmb_bram_if_cntlr_0' [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/synth/Lab6_1.vhd:538]
INFO: [Synth 8-638] synthesizing module 'Lab6_1_ilmb_bram_if_cntlr_0' [D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/.Xil/Vivado-17028-Ian/realtime/Lab6_1_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'Lab6_1_ilmb_v10_0' declared at 'D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/.Xil/Vivado-17028-Ian/realtime/Lab6_1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'Lab6_1_ilmb_v10_0' [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/synth/Lab6_1.vhd:592]
INFO: [Synth 8-638] synthesizing module 'Lab6_1_ilmb_v10_0' [D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/.Xil/Vivado-17028-Ian/realtime/Lab6_1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'Lab6_1_lmb_bram_0' declared at 'D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/.Xil/Vivado-17028-Ian/realtime/Lab6_1_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'Lab6_1_lmb_bram_0' [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/synth/Lab6_1.vhd:620]
INFO: [Synth 8-638] synthesizing module 'Lab6_1_lmb_bram_0' [D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/.Xil/Vivado-17028-Ian/realtime/Lab6_1_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_98RWGD' (0#1) [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/synth/Lab6_1.vhd:242]
INFO: [Synth 8-3491] module 'Lab6_1_rst_clk_wiz_0_100M_0' declared at 'D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/.Xil/Vivado-17028-Ian/realtime/Lab6_1_rst_clk_wiz_0_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_0_100M' of component 'Lab6_1_rst_clk_wiz_0_100M_0' [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/synth/Lab6_1.vhd:1843]
INFO: [Synth 8-638] synthesizing module 'Lab6_1_rst_clk_wiz_0_100M_0' [D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/.Xil/Vivado-17028-Ian/realtime/Lab6_1_rst_clk_wiz_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'Lab6_1' (0#1) [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/synth/Lab6_1.vhd:1369]
INFO: [Synth 8-256] done synthesizing module 'Lab6_1_wrapper' (0#1) [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/hdl/Lab6_1_wrapper.vhd:25]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1AQK7B2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1AQK7B2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_1AQK7B2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_1AQK7B2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_DR9AM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_DR9AM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_DR9AM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_DR9AM6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_18E23QN is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_18E23QN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_18E23QN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_18E23QN is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module Lab6_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module Lab6_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module Lab6_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module Lab6_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module Lab6_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module Lab6_1_microblaze_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1306.738 ; gain = 12.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1306.738 ; gain = 12.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1306.738 ; gain = 12.910
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1306.738 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_microblaze_0_0/Lab6_1_microblaze_0_0/Lab6_1_microblaze_0_0_in_context.xdc] for cell 'Lab6_1_i/microblaze_0'
Finished Parsing XDC File [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_microblaze_0_0/Lab6_1_microblaze_0_0/Lab6_1_microblaze_0_0_in_context.xdc] for cell 'Lab6_1_i/microblaze_0'
Parsing XDC File [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_clk_wiz_0_0/Lab6_1_clk_wiz_0_0/Lab6_1_clk_wiz_0_0_in_context.xdc] for cell 'Lab6_1_i/clk_wiz_0'
WARNING: [Vivado 12-584] No ports matched ''. [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_clk_wiz_0_0/Lab6_1_clk_wiz_0_0/Lab6_1_clk_wiz_0_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_clk_wiz_0_0/Lab6_1_clk_wiz_0_0/Lab6_1_clk_wiz_0_0_in_context.xdc:4]
Finished Parsing XDC File [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_clk_wiz_0_0/Lab6_1_clk_wiz_0_0/Lab6_1_clk_wiz_0_0_in_context.xdc] for cell 'Lab6_1_i/clk_wiz_0'
Parsing XDC File [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_axi_gpio_0_0/Lab6_1_axi_gpio_0_0/Lab6_1_axi_gpio_0_0_in_context.xdc] for cell 'Lab6_1_i/axi_gpio_0'
Finished Parsing XDC File [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_axi_gpio_0_0/Lab6_1_axi_gpio_0_0/Lab6_1_axi_gpio_0_0_in_context.xdc] for cell 'Lab6_1_i/axi_gpio_0'
Parsing XDC File [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_axi_uartlite_0_0/Lab6_1_axi_uartlite_0_0/Lab6_1_axi_uartlite_0_0_in_context.xdc] for cell 'Lab6_1_i/axi_uartlite_0'
Finished Parsing XDC File [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_axi_uartlite_0_0/Lab6_1_axi_uartlite_0_0/Lab6_1_axi_uartlite_0_0_in_context.xdc] for cell 'Lab6_1_i/axi_uartlite_0'
Parsing XDC File [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_dlmb_v10_0/Lab6_1_dlmb_v10_0/Lab6_1_dlmb_v10_0_in_context.xdc] for cell 'Lab6_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_dlmb_v10_0/Lab6_1_dlmb_v10_0/Lab6_1_dlmb_v10_0_in_context.xdc] for cell 'Lab6_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_ilmb_v10_0/Lab6_1_ilmb_v10_0/Lab6_1_dlmb_v10_0_in_context.xdc] for cell 'Lab6_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_ilmb_v10_0/Lab6_1_ilmb_v10_0/Lab6_1_dlmb_v10_0_in_context.xdc] for cell 'Lab6_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_dlmb_bram_if_cntlr_0/Lab6_1_dlmb_bram_if_cntlr_0/Lab6_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'Lab6_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_dlmb_bram_if_cntlr_0/Lab6_1_dlmb_bram_if_cntlr_0/Lab6_1_dlmb_bram_if_cntlr_0_in_context.xdc:2]
Finished Parsing XDC File [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_dlmb_bram_if_cntlr_0/Lab6_1_dlmb_bram_if_cntlr_0/Lab6_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'Lab6_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_ilmb_bram_if_cntlr_0/Lab6_1_ilmb_bram_if_cntlr_0/Lab6_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'Lab6_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_ilmb_bram_if_cntlr_0/Lab6_1_ilmb_bram_if_cntlr_0/Lab6_1_ilmb_bram_if_cntlr_0_in_context.xdc:2]
Finished Parsing XDC File [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_ilmb_bram_if_cntlr_0/Lab6_1_ilmb_bram_if_cntlr_0/Lab6_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'Lab6_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_lmb_bram_0/Lab6_1_lmb_bram_0/Lab6_1_lmb_bram_0_in_context.xdc] for cell 'Lab6_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_lmb_bram_0/Lab6_1_lmb_bram_0/Lab6_1_lmb_bram_0_in_context.xdc] for cell 'Lab6_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_mdm_1_0/Lab6_1_mdm_1_0/Lab6_1_mdm_1_0_in_context.xdc] for cell 'Lab6_1_i/mdm_1'
WARNING: [Vivado 12-584] No ports matched ''. [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_mdm_1_0/Lab6_1_mdm_1_0/Lab6_1_mdm_1_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_mdm_1_0/Lab6_1_mdm_1_0/Lab6_1_mdm_1_0_in_context.xdc:4]
Finished Parsing XDC File [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_mdm_1_0/Lab6_1_mdm_1_0/Lab6_1_mdm_1_0_in_context.xdc] for cell 'Lab6_1_i/mdm_1'
Parsing XDC File [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_rst_clk_wiz_0_100M_0/Lab6_1_rst_clk_wiz_0_100M_0/Lab6_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'Lab6_1_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_rst_clk_wiz_0_100M_0/Lab6_1_rst_clk_wiz_0_100M_0/Lab6_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'Lab6_1_i/rst_clk_wiz_0_100M'
Parsing XDC File [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_xbar_0/Lab6_1_xbar_0/Lab6_1_xbar_0_in_context.xdc] for cell 'Lab6_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_xbar_0/Lab6_1_xbar_0/Lab6_1_xbar_0_in_context.xdc] for cell 'Lab6_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1311.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1311.891 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Lab6_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1316.410 ; gain = 22.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1316.410 ; gain = 22.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_clk_wiz_0_0/Lab6_1_clk_wiz_0_0/Lab6_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  d:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.gen/sources_1/bd/Lab6_1/ip/Lab6_1_clk_wiz_0_0/Lab6_1_clk_wiz_0_0/Lab6_1_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for Lab6_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Lab6_1_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Lab6_1_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Lab6_1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Lab6_1_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Lab6_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Lab6_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Lab6_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Lab6_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Lab6_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Lab6_1_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Lab6_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Lab6_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Lab6_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1316.410 ; gain = 22.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1316.410 ; gain = 22.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module Lab6_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module Lab6_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module Lab6_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module Lab6_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module Lab6_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module Lab6_1_microblaze_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1316.410 ; gain = 22.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1316.410 ; gain = 22.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1316.410 ; gain = 22.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1322.273 ; gain = 28.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1329.047 ; gain = 35.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1329.047 ; gain = 35.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1329.047 ; gain = 35.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1329.047 ; gain = 35.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1329.047 ; gain = 35.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1329.047 ; gain = 35.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |Lab6_1_xbar_0               |         1|
|2     |Lab6_1_axi_gpio_0_0         |         1|
|3     |Lab6_1_axi_uartlite_0_0     |         1|
|4     |Lab6_1_clk_wiz_0_0          |         1|
|5     |Lab6_1_mdm_1_0              |         1|
|6     |Lab6_1_microblaze_0_0       |         1|
|7     |Lab6_1_rst_clk_wiz_0_100M_0 |         1|
|8     |Lab6_1_dlmb_bram_if_cntlr_0 |         1|
|9     |Lab6_1_dlmb_v10_0           |         1|
|10    |Lab6_1_ilmb_bram_if_cntlr_0 |         1|
|11    |Lab6_1_ilmb_v10_0           |         1|
|12    |Lab6_1_lmb_bram_0           |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |Lab6_1_axi_gpio_0_0_bbox         |     1|
|2     |Lab6_1_axi_uartlite_0_0_bbox     |     1|
|3     |Lab6_1_clk_wiz_0_0_bbox          |     1|
|4     |Lab6_1_dlmb_bram_if_cntlr_0_bbox |     1|
|5     |Lab6_1_dlmb_v10_0_bbox           |     1|
|6     |Lab6_1_ilmb_bram_if_cntlr_0_bbox |     1|
|7     |Lab6_1_ilmb_v10_0_bbox           |     1|
|8     |Lab6_1_lmb_bram_0_bbox           |     1|
|9     |Lab6_1_mdm_1_0_bbox              |     1|
|10    |Lab6_1_microblaze_0_0_bbox       |     1|
|11    |Lab6_1_rst_clk_wiz_0_100M_0_bbox |     1|
|12    |Lab6_1_xbar_0_bbox               |     1|
|13    |IBUF                             |    18|
|14    |OBUF                             |    17|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1329.047 ; gain = 35.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1329.047 ; gain = 25.547
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1329.047 ; gain = 35.219
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1341.066 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1344.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: fd7f9ef0
INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1344.711 ; gain = 50.883
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/EEEN402_FPGA_low_latency/project_6_microblazer_wrapper/project_6.runs/synth_1/Lab6_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab6_1_wrapper_utilization_synth.rpt -pb Lab6_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep 10 14:04:51 2022...
