// Seed: 3677996039
module module_0 (
    output wor id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    output uwire id_5
);
  assign id_0 = -1 ? 1 : -1;
  assign id_5 = -1;
endmodule
module module_1 (
    input supply0 id_0
    , id_3,
    output wor id_1
);
  always @(posedge 1 >= -1 or posedge id_3 - -1) force id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  output tri id_8;
  inout wire id_7;
  output wire id_6;
  inout wand id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_8 = -1;
  assign id_5 = 1;
endmodule
module module_3 #(
    parameter id_2  = 32'd48,
    parameter id_25 = 32'd5,
    parameter id_3  = 32'd69
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    _id_25
);
  input wire _id_25;
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  output wand id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire _id_3;
  inout wire _id_2;
  output wire id_1;
  logic [7:0][1  ==  1 'b0 : id_25] id_26;
  wire [id_2 : id_3] id_27;
  logic [-1 : -1] id_28 = -1;
  always @(id_16) begin : LABEL_0
    $signed(70);
    ;
  end
  logic [(  -1  ) : 1] id_29 = id_5;
  assign id_4 = id_16;
  module_2 modCall_1 (
      id_21,
      id_11,
      id_5,
      id_5,
      id_5,
      id_19,
      id_27,
      id_17,
      id_28,
      id_24,
      id_27,
      id_5
  );
  wor  id_30;
  wire id_31;
  assign id_30 = -1;
  assign id_21 = 1;
  logic [-1 : 1] id_32;
  logic id_33 = -1 == 1 - id_5;
  assign id_26[-1] = 1;
  always @(posedge id_16 != id_16) begin : LABEL_1
    cover (1);
  end
endmodule
