// Seed: 93142859
module module_0 (
    input wand id_0,
    input tri  id_1
);
endmodule
module module_1 (
    output tri id_0,
    output wand id_1,
    input supply0 id_2,
    input wire id_3,
    input supply0 id_4,
    output wor id_5,
    output supply0 id_6,
    output uwire id_7,
    input tri1 id_8
);
  wire id_10;
  supply1 id_11;
  wire id_12;
  module_0(
      id_10, id_3
  );
  always  @  (  id_2  -  id_11  ,  1  ==  1  ,  1  or  1  or  id_4  ,  1  or  1  or  id_4  or  negedge  id_10  or  posedge  1  or  posedge  id_11  )
    id_12 = id_12;
endmodule
