<div id="pfba" class="pf w0 h0" data-page-no="ba"><div class="pc pcba w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bgba.png"/><div class="t m0 x9c h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">PORT<span class="ff7">x</span><span class="ws0">_GPCLR field descriptions (continued)</span></div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x83 h7 yff6 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Corresponding Pin Control Register is not updated with the value in GPWD.</div><div class="t m0 x83 h7 yff7 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Corresponding Pin Control Register is updated with the value in GPWD.</div><div class="t m0 x3a h7 y101c ff2 fs4 fc0 sc0 ls0">15–0</div><div class="t m0 x117 h7 y101d ff2 fs4 fc0 sc0 ls0">GPWD</div><div class="t m0 x83 h7 y101c ff2 fs4 fc0 sc0 ls0 ws0">Global Pin Write Data</div><div class="t m0 x83 h7 y101e ff2 fs4 fc0 sc0 ls0 ws0">Write value that is written to all Pin Control Registers bits [15:0] that are selected by GPWE.</div><div class="t m0 x9 h1b y101f ff1 fsc fc0 sc0 ls0 ws0">11.5.3<span class="_ _b"> </span>Global Pin Control High Register (PORT<span class="ff7 ws24e">x</span>_GPCHR)</div><div class="t m0 x9 hf y1020 ff3 fs5 fc0 sc0 ls0 ws0">Only 32-bit writes are supported to this register.</div><div class="t m0 x9 h7 y1021 ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + 84h offset</div><div class="t m0 x2c h1d y1022 ff2 fsd fc0 sc0 ls0 ws1ab">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h71 y1023 ff2 fsd fc0 sc0 ls1ae">R<span class="fs4 ls0 ws25b v11">0 0</span></div><div class="t m0 x89 h71 y1024 ff2 fsd fc0 sc0 ls1af">W<span class="fs4 ls0 ws25c v11">GPWE GPWD</span></div><div class="t m0 x11d h73 y1025 ff2 fsd fc0 sc0 ls0 ws25d">Reset <span class="fs4 ws25e v10">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x22 h9 y1026 ff1 fs2 fc0 sc0 ls0 ws20b">PORT<span class="ff7">x</span><span class="ws0">_GPCHR field descriptions</span></div><div class="t m0 x12c h10 y1027 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x95 h7 y1028 ff2 fs4 fc0 sc0 ls0">31–16</div><div class="t m0 x34 h7 y1029 ff2 fs4 fc0 sc0 ls0">GPWE</div><div class="t m0 x83 h7 y1028 ff2 fs4 fc0 sc0 ls0 ws0">Global Pin Write Enable</div><div class="t m0 x83 h7 y102a ff2 fs4 fc0 sc0 ls0 ws0">Selects which Pin Control Registers (31 through 16) bits [15:0] update with the value in GPWD.</div><div class="t m0 x83 h7 y102b ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Corresponding Pin Control Register is not updated with the value in GPWD.</div><div class="t m0 x83 h7 y102c ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Corresponding Pin Control Register is updated with the value in GPWD.</div><div class="t m0 x3a h7 y102d ff2 fs4 fc0 sc0 ls0">15–0</div><div class="t m0 x117 h7 y102e ff2 fs4 fc0 sc0 ls0">GPWD</div><div class="t m0 x83 h7 y102d ff2 fs4 fc0 sc0 ls0 ws0">Global Pin Write Data</div><div class="t m0 x83 h7 y102f ff2 fs4 fc0 sc0 ls0 ws0">Write value that is written to all Pin Control Registers bits [15:0] that are selected by GPWE.</div><div class="t m0 x9 h1b y1030 ff1 fsc fc0 sc0 ls0 ws0">11.5.4<span class="_ _b"> </span>Interrupt Status Flag Register (PORT<span class="ff7 ws24e">x</span>_ISFR)</div><div class="t m0 x9 hf y1031 ff3 fs5 fc0 sc0 ls0 ws0">The corresponding bit is read only for pins that do not support interrupt generation.</div><div class="t m0 x9 hf y1032 ff3 fs5 fc0 sc0 ls0 ws0">The pin interrupt configuration is valid in all digital pin muxing modes. The Interrupt</div><div class="t m0 x9 hf y1033 ff3 fs5 fc0 sc0 ls0 ws0">Status Flag for each pin is also visible in the corresponding Pin Control Register, and</div><div class="t m0 x9 hf y1034 ff3 fs5 fc0 sc0 ls0 ws0">each flag can be cleared in either location.</div><div class="t m0 x9 h7 y1035 ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + A0h offset</div><div class="t m0 x2c h1d y1036 ff2 fsd fc0 sc0 ls0 ws1ab">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h71 y1037 ff2 fsd fc0 sc0 ls1b0">R<span class="fs4 ls0 v11">ISF</span></div><div class="t m0 x89 h71 y1038 ff2 fsd fc0 sc0 ls1b1">W<span class="fs4 ls0 v11">w1c</span></div><div class="t m0 x11d h73 y1039 ff2 fsd fc0 sc0 ls0 ws260">Reset <span class="fs4 ws25e v10">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory map and register definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">186<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pfba" data-dest-detail='[186,"XYZ",null,402.517,null]'><div class="d m1" style="border-style:none;position:absolute;left:177.702000px;bottom:468.267000px;width:27.504000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfba" data-dest-detail='[186,"XYZ",null,332.017,null]'><div class="d m1" style="border-style:none;position:absolute;left:421.819000px;bottom:468.267000px;width:27.999000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfbb" data-dest-detail='[187,"XYZ",null,685.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:306.634000px;bottom:102.967000px;width:14.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfbb" data-dest-detail='[187,"XYZ",null,685.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:305.635000px;bottom:84.967200px;width:16.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
