Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 10:43:59 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_64_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 Delay1No14_instance/Y_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum13_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 0.669ns (19.527%)  route 2.757ns (80.473%))
  Logic Levels:           8  (CARRY8=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 6.795 - 4.000 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.344ns (routing 1.379ns, distribution 0.965ns)
  Clock Net Delay (Destination): 2.148ns (routing 1.252ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=6967, routed)        2.344     3.281    Delay1No14_instance/clk_IBUF_BUFG
    SLICE_X98Y268        FDCE                                         r  Delay1No14_instance/Y_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y268        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.360 r  Delay1No14_instance/Y_reg[25]/Q
                         net (fo=6, routed)           0.484     3.844    Delay1No14_instance/Q[25]
    SLICE_X104Y268       LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     3.935 r  Delay1No14_instance/geqOp_carry__0_i_12__4/O
                         net (fo=1, routed)           0.014     3.949    Sum13_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[4]
    SLICE_X104Y268       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.105 r  Sum13_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.131    Sum13_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X104Y269       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.183 r  Sum13_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.553     4.736    Delay1No15_instance/CO[0]
    SLICE_X102Y267       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.099     4.835 f  Delay1No15_instance/shiftedFracY_d1[12]_i_4__4/O
                         net (fo=3, routed)           0.299     5.134    Delay1No14_instance/Y_reg[23]_0[0]
    SLICE_X103Y267       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     5.185 f  Delay1No14_instance/shiftedFracY_d1[49]_i_8__4/O
                         net (fo=1, routed)           0.131     5.316    Delay1No14_instance/shiftedFracY_d1[49]_i_8__4_n_0
    SLICE_X103Y267       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     5.351 f  Delay1No14_instance/shiftedFracY_d1[49]_i_3__4/O
                         net (fo=3, routed)           0.323     5.674    Delay1No14_instance/Sum13_0_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X101Y266       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     5.710 f  Delay1No14_instance/shiftedFracY_d1[33]_i_3__4/O
                         net (fo=48, routed)          0.704     6.414    Delay1No15_instance/shiftVal__5[1]
    SLICE_X108Y263       LUT4 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.070     6.484 r  Delay1No15_instance/shiftedFracY_d1[43]_i_1__4/O
                         net (fo=1, routed)           0.223     6.707    Sum13_0_impl_instance/FPAddSubOp_instance/Y_reg[26]_1
    SLICE_X108Y263       FDRE                                         r  Sum13_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=6967, routed)        2.148     6.795    Sum13_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X108Y263       FDRE                                         r  Sum13_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/C
                         clock pessimism              0.467     7.262    
                         clock uncertainty           -0.035     7.227    
    SLICE_X108Y263       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     7.252    Sum13_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]
  -------------------------------------------------------------------
                         required time                          7.252    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  0.544    




