
LIS2DS12.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f34  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007ec  080080d8  080080d8  000180d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080088c4  080088c4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080088c4  080088c4  000188c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080088cc  080088cc  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080088cc  080088cc  000188cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080088d0  080088d0  000188d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080088d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000013c  200001dc  08008ab0  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00006000  20000318  08008ab0  00020318  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d3cd  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fbe  00000000  00000000  0003d5d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013a8  00000000  00000000  00040598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012a8  00000000  00000000  00041940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018cda  00000000  00000000  00042be8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001419f  00000000  00000000  0005b8c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000936a8  00000000  00000000  0006fa61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00103109  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006480  00000000  00000000  0010315c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080080bc 	.word	0x080080bc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	080080bc 	.word	0x080080bc

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96e 	b.w	8000eac <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468c      	mov	ip, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	f040 8083 	bne.w	8000cfe <__udivmoddi4+0x116>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d947      	bls.n	8000c8e <__udivmoddi4+0xa6>
 8000bfe:	fab2 f282 	clz	r2, r2
 8000c02:	b142      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	f1c2 0020 	rsb	r0, r2, #32
 8000c08:	fa24 f000 	lsr.w	r0, r4, r0
 8000c0c:	4091      	lsls	r1, r2
 8000c0e:	4097      	lsls	r7, r2
 8000c10:	ea40 0c01 	orr.w	ip, r0, r1
 8000c14:	4094      	lsls	r4, r2
 8000c16:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c1a:	0c23      	lsrs	r3, r4, #16
 8000c1c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c20:	fa1f fe87 	uxth.w	lr, r7
 8000c24:	fb08 c116 	mls	r1, r8, r6, ip
 8000c28:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c30:	4299      	cmp	r1, r3
 8000c32:	d909      	bls.n	8000c48 <__udivmoddi4+0x60>
 8000c34:	18fb      	adds	r3, r7, r3
 8000c36:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3a:	f080 8119 	bcs.w	8000e70 <__udivmoddi4+0x288>
 8000c3e:	4299      	cmp	r1, r3
 8000c40:	f240 8116 	bls.w	8000e70 <__udivmoddi4+0x288>
 8000c44:	3e02      	subs	r6, #2
 8000c46:	443b      	add	r3, r7
 8000c48:	1a5b      	subs	r3, r3, r1
 8000c4a:	b2a4      	uxth	r4, r4
 8000c4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c50:	fb08 3310 	mls	r3, r8, r0, r3
 8000c54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c58:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c5c:	45a6      	cmp	lr, r4
 8000c5e:	d909      	bls.n	8000c74 <__udivmoddi4+0x8c>
 8000c60:	193c      	adds	r4, r7, r4
 8000c62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c66:	f080 8105 	bcs.w	8000e74 <__udivmoddi4+0x28c>
 8000c6a:	45a6      	cmp	lr, r4
 8000c6c:	f240 8102 	bls.w	8000e74 <__udivmoddi4+0x28c>
 8000c70:	3802      	subs	r0, #2
 8000c72:	443c      	add	r4, r7
 8000c74:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c78:	eba4 040e 	sub.w	r4, r4, lr
 8000c7c:	2600      	movs	r6, #0
 8000c7e:	b11d      	cbz	r5, 8000c88 <__udivmoddi4+0xa0>
 8000c80:	40d4      	lsrs	r4, r2
 8000c82:	2300      	movs	r3, #0
 8000c84:	e9c5 4300 	strd	r4, r3, [r5]
 8000c88:	4631      	mov	r1, r6
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	b902      	cbnz	r2, 8000c92 <__udivmoddi4+0xaa>
 8000c90:	deff      	udf	#255	; 0xff
 8000c92:	fab2 f282 	clz	r2, r2
 8000c96:	2a00      	cmp	r2, #0
 8000c98:	d150      	bne.n	8000d3c <__udivmoddi4+0x154>
 8000c9a:	1bcb      	subs	r3, r1, r7
 8000c9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ca0:	fa1f f887 	uxth.w	r8, r7
 8000ca4:	2601      	movs	r6, #1
 8000ca6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000caa:	0c21      	lsrs	r1, r4, #16
 8000cac:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cb4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cb8:	428b      	cmp	r3, r1
 8000cba:	d907      	bls.n	8000ccc <__udivmoddi4+0xe4>
 8000cbc:	1879      	adds	r1, r7, r1
 8000cbe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0xe2>
 8000cc4:	428b      	cmp	r3, r1
 8000cc6:	f200 80e9 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000cca:	4684      	mov	ip, r0
 8000ccc:	1ac9      	subs	r1, r1, r3
 8000cce:	b2a3      	uxth	r3, r4
 8000cd0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cd4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cd8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cdc:	fb08 f800 	mul.w	r8, r8, r0
 8000ce0:	45a0      	cmp	r8, r4
 8000ce2:	d907      	bls.n	8000cf4 <__udivmoddi4+0x10c>
 8000ce4:	193c      	adds	r4, r7, r4
 8000ce6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x10a>
 8000cec:	45a0      	cmp	r8, r4
 8000cee:	f200 80d9 	bhi.w	8000ea4 <__udivmoddi4+0x2bc>
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	eba4 0408 	sub.w	r4, r4, r8
 8000cf8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cfc:	e7bf      	b.n	8000c7e <__udivmoddi4+0x96>
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x12e>
 8000d02:	2d00      	cmp	r5, #0
 8000d04:	f000 80b1 	beq.w	8000e6a <__udivmoddi4+0x282>
 8000d08:	2600      	movs	r6, #0
 8000d0a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d0e:	4630      	mov	r0, r6
 8000d10:	4631      	mov	r1, r6
 8000d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d16:	fab3 f683 	clz	r6, r3
 8000d1a:	2e00      	cmp	r6, #0
 8000d1c:	d14a      	bne.n	8000db4 <__udivmoddi4+0x1cc>
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d302      	bcc.n	8000d28 <__udivmoddi4+0x140>
 8000d22:	4282      	cmp	r2, r0
 8000d24:	f200 80b8 	bhi.w	8000e98 <__udivmoddi4+0x2b0>
 8000d28:	1a84      	subs	r4, r0, r2
 8000d2a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d2e:	2001      	movs	r0, #1
 8000d30:	468c      	mov	ip, r1
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	d0a8      	beq.n	8000c88 <__udivmoddi4+0xa0>
 8000d36:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d3a:	e7a5      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000d3c:	f1c2 0320 	rsb	r3, r2, #32
 8000d40:	fa20 f603 	lsr.w	r6, r0, r3
 8000d44:	4097      	lsls	r7, r2
 8000d46:	fa01 f002 	lsl.w	r0, r1, r2
 8000d4a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4e:	40d9      	lsrs	r1, r3
 8000d50:	4330      	orrs	r0, r6
 8000d52:	0c03      	lsrs	r3, r0, #16
 8000d54:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d58:	fa1f f887 	uxth.w	r8, r7
 8000d5c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d60:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d64:	fb06 f108 	mul.w	r1, r6, r8
 8000d68:	4299      	cmp	r1, r3
 8000d6a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x19c>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d76:	f080 808d 	bcs.w	8000e94 <__udivmoddi4+0x2ac>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 808a 	bls.w	8000e94 <__udivmoddi4+0x2ac>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b281      	uxth	r1, r0
 8000d88:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d8c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d94:	fb00 f308 	mul.w	r3, r0, r8
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x1c4>
 8000d9c:	1879      	adds	r1, r7, r1
 8000d9e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000da2:	d273      	bcs.n	8000e8c <__udivmoddi4+0x2a4>
 8000da4:	428b      	cmp	r3, r1
 8000da6:	d971      	bls.n	8000e8c <__udivmoddi4+0x2a4>
 8000da8:	3802      	subs	r0, #2
 8000daa:	4439      	add	r1, r7
 8000dac:	1acb      	subs	r3, r1, r3
 8000dae:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000db2:	e778      	b.n	8000ca6 <__udivmoddi4+0xbe>
 8000db4:	f1c6 0c20 	rsb	ip, r6, #32
 8000db8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dbc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000dc0:	431c      	orrs	r4, r3
 8000dc2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000dc6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dca:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dce:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	0c3b      	lsrs	r3, r7, #16
 8000dd6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dda:	fa1f f884 	uxth.w	r8, r4
 8000dde:	fb0e 1119 	mls	r1, lr, r9, r1
 8000de2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000de6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dea:	458a      	cmp	sl, r1
 8000dec:	fa02 f206 	lsl.w	r2, r2, r6
 8000df0:	fa00 f306 	lsl.w	r3, r0, r6
 8000df4:	d908      	bls.n	8000e08 <__udivmoddi4+0x220>
 8000df6:	1861      	adds	r1, r4, r1
 8000df8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dfc:	d248      	bcs.n	8000e90 <__udivmoddi4+0x2a8>
 8000dfe:	458a      	cmp	sl, r1
 8000e00:	d946      	bls.n	8000e90 <__udivmoddi4+0x2a8>
 8000e02:	f1a9 0902 	sub.w	r9, r9, #2
 8000e06:	4421      	add	r1, r4
 8000e08:	eba1 010a 	sub.w	r1, r1, sl
 8000e0c:	b2bf      	uxth	r7, r7
 8000e0e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e12:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e16:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e1a:	fb00 f808 	mul.w	r8, r0, r8
 8000e1e:	45b8      	cmp	r8, r7
 8000e20:	d907      	bls.n	8000e32 <__udivmoddi4+0x24a>
 8000e22:	19e7      	adds	r7, r4, r7
 8000e24:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e28:	d22e      	bcs.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2a:	45b8      	cmp	r8, r7
 8000e2c:	d92c      	bls.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2e:	3802      	subs	r0, #2
 8000e30:	4427      	add	r7, r4
 8000e32:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e36:	eba7 0708 	sub.w	r7, r7, r8
 8000e3a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e3e:	454f      	cmp	r7, r9
 8000e40:	46c6      	mov	lr, r8
 8000e42:	4649      	mov	r1, r9
 8000e44:	d31a      	bcc.n	8000e7c <__udivmoddi4+0x294>
 8000e46:	d017      	beq.n	8000e78 <__udivmoddi4+0x290>
 8000e48:	b15d      	cbz	r5, 8000e62 <__udivmoddi4+0x27a>
 8000e4a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e4e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e52:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e56:	40f2      	lsrs	r2, r6
 8000e58:	ea4c 0202 	orr.w	r2, ip, r2
 8000e5c:	40f7      	lsrs	r7, r6
 8000e5e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e62:	2600      	movs	r6, #0
 8000e64:	4631      	mov	r1, r6
 8000e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e70b      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e9      	b.n	8000c48 <__udivmoddi4+0x60>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6fd      	b.n	8000c74 <__udivmoddi4+0x8c>
 8000e78:	4543      	cmp	r3, r8
 8000e7a:	d2e5      	bcs.n	8000e48 <__udivmoddi4+0x260>
 8000e7c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e80:	eb69 0104 	sbc.w	r1, r9, r4
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7df      	b.n	8000e48 <__udivmoddi4+0x260>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e7d2      	b.n	8000e32 <__udivmoddi4+0x24a>
 8000e8c:	4660      	mov	r0, ip
 8000e8e:	e78d      	b.n	8000dac <__udivmoddi4+0x1c4>
 8000e90:	4681      	mov	r9, r0
 8000e92:	e7b9      	b.n	8000e08 <__udivmoddi4+0x220>
 8000e94:	4666      	mov	r6, ip
 8000e96:	e775      	b.n	8000d84 <__udivmoddi4+0x19c>
 8000e98:	4630      	mov	r0, r6
 8000e9a:	e74a      	b.n	8000d32 <__udivmoddi4+0x14a>
 8000e9c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ea0:	4439      	add	r1, r7
 8000ea2:	e713      	b.n	8000ccc <__udivmoddi4+0xe4>
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	443c      	add	r4, r7
 8000ea8:	e724      	b.n	8000cf4 <__udivmoddi4+0x10c>
 8000eaa:	bf00      	nop

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000eb4:	4b0e      	ldr	r3, [pc, #56]	; (8000ef0 <HAL_Init+0x40>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4a0d      	ldr	r2, [pc, #52]	; (8000ef0 <HAL_Init+0x40>)
 8000eba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ebe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ec0:	4b0b      	ldr	r3, [pc, #44]	; (8000ef0 <HAL_Init+0x40>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a0a      	ldr	r2, [pc, #40]	; (8000ef0 <HAL_Init+0x40>)
 8000ec6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000eca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ecc:	4b08      	ldr	r3, [pc, #32]	; (8000ef0 <HAL_Init+0x40>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4a07      	ldr	r2, [pc, #28]	; (8000ef0 <HAL_Init+0x40>)
 8000ed2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ed6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ed8:	2003      	movs	r0, #3
 8000eda:	f000 f94f 	bl	800117c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ede:	200f      	movs	r0, #15
 8000ee0:	f000 f808 	bl	8000ef4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ee4:	f003 ff14 	bl	8004d10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ee8:	2300      	movs	r3, #0
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	40023c00 	.word	0x40023c00

08000ef4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000efc:	4b12      	ldr	r3, [pc, #72]	; (8000f48 <HAL_InitTick+0x54>)
 8000efe:	681a      	ldr	r2, [r3, #0]
 8000f00:	4b12      	ldr	r3, [pc, #72]	; (8000f4c <HAL_InitTick+0x58>)
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	4619      	mov	r1, r3
 8000f06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f12:	4618      	mov	r0, r3
 8000f14:	f000 f967 	bl	80011e6 <HAL_SYSTICK_Config>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	e00e      	b.n	8000f40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	2b0f      	cmp	r3, #15
 8000f26:	d80a      	bhi.n	8000f3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f28:	2200      	movs	r2, #0
 8000f2a:	6879      	ldr	r1, [r7, #4]
 8000f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f30:	f000 f92f 	bl	8001192 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f34:	4a06      	ldr	r2, [pc, #24]	; (8000f50 <HAL_InitTick+0x5c>)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	e000      	b.n	8000f40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f3e:	2301      	movs	r3, #1
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	3708      	adds	r7, #8
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	20000008 	.word	0x20000008
 8000f4c:	20000004 	.word	0x20000004
 8000f50:	20000000 	.word	0x20000000

08000f54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f58:	4b06      	ldr	r3, [pc, #24]	; (8000f74 <HAL_IncTick+0x20>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	461a      	mov	r2, r3
 8000f5e:	4b06      	ldr	r3, [pc, #24]	; (8000f78 <HAL_IncTick+0x24>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	4413      	add	r3, r2
 8000f64:	4a04      	ldr	r2, [pc, #16]	; (8000f78 <HAL_IncTick+0x24>)
 8000f66:	6013      	str	r3, [r2, #0]
}
 8000f68:	bf00      	nop
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	20000004 	.word	0x20000004
 8000f78:	20000214 	.word	0x20000214

08000f7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f80:	4b03      	ldr	r3, [pc, #12]	; (8000f90 <HAL_GetTick+0x14>)
 8000f82:	681b      	ldr	r3, [r3, #0]
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	20000214 	.word	0x20000214

08000f94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f9c:	f7ff ffee 	bl	8000f7c <HAL_GetTick>
 8000fa0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fac:	d005      	beq.n	8000fba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fae:	4b0a      	ldr	r3, [pc, #40]	; (8000fd8 <HAL_Delay+0x44>)
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fba:	bf00      	nop
 8000fbc:	f7ff ffde 	bl	8000f7c <HAL_GetTick>
 8000fc0:	4602      	mov	r2, r0
 8000fc2:	68bb      	ldr	r3, [r7, #8]
 8000fc4:	1ad3      	subs	r3, r2, r3
 8000fc6:	68fa      	ldr	r2, [r7, #12]
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	d8f7      	bhi.n	8000fbc <HAL_Delay+0x28>
  {
  }
}
 8000fcc:	bf00      	nop
 8000fce:	bf00      	nop
 8000fd0:	3710      	adds	r7, #16
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	20000004 	.word	0x20000004

08000fdc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b085      	sub	sp, #20
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	f003 0307 	and.w	r3, r3, #7
 8000fea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fec:	4b0c      	ldr	r3, [pc, #48]	; (8001020 <__NVIC_SetPriorityGrouping+0x44>)
 8000fee:	68db      	ldr	r3, [r3, #12]
 8000ff0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ff2:	68ba      	ldr	r2, [r7, #8]
 8000ff4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001004:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001008:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800100c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800100e:	4a04      	ldr	r2, [pc, #16]	; (8001020 <__NVIC_SetPriorityGrouping+0x44>)
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	60d3      	str	r3, [r2, #12]
}
 8001014:	bf00      	nop
 8001016:	3714      	adds	r7, #20
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr
 8001020:	e000ed00 	.word	0xe000ed00

08001024 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001028:	4b04      	ldr	r3, [pc, #16]	; (800103c <__NVIC_GetPriorityGrouping+0x18>)
 800102a:	68db      	ldr	r3, [r3, #12]
 800102c:	0a1b      	lsrs	r3, r3, #8
 800102e:	f003 0307 	and.w	r3, r3, #7
}
 8001032:	4618      	mov	r0, r3
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr
 800103c:	e000ed00 	.word	0xe000ed00

08001040 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	4603      	mov	r3, r0
 8001048:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800104a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800104e:	2b00      	cmp	r3, #0
 8001050:	db0b      	blt.n	800106a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001052:	79fb      	ldrb	r3, [r7, #7]
 8001054:	f003 021f 	and.w	r2, r3, #31
 8001058:	4907      	ldr	r1, [pc, #28]	; (8001078 <__NVIC_EnableIRQ+0x38>)
 800105a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800105e:	095b      	lsrs	r3, r3, #5
 8001060:	2001      	movs	r0, #1
 8001062:	fa00 f202 	lsl.w	r2, r0, r2
 8001066:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800106a:	bf00      	nop
 800106c:	370c      	adds	r7, #12
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	e000e100 	.word	0xe000e100

0800107c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800107c:	b480      	push	{r7}
 800107e:	b083      	sub	sp, #12
 8001080:	af00      	add	r7, sp, #0
 8001082:	4603      	mov	r3, r0
 8001084:	6039      	str	r1, [r7, #0]
 8001086:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001088:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800108c:	2b00      	cmp	r3, #0
 800108e:	db0a      	blt.n	80010a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	b2da      	uxtb	r2, r3
 8001094:	490c      	ldr	r1, [pc, #48]	; (80010c8 <__NVIC_SetPriority+0x4c>)
 8001096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800109a:	0112      	lsls	r2, r2, #4
 800109c:	b2d2      	uxtb	r2, r2
 800109e:	440b      	add	r3, r1
 80010a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010a4:	e00a      	b.n	80010bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	b2da      	uxtb	r2, r3
 80010aa:	4908      	ldr	r1, [pc, #32]	; (80010cc <__NVIC_SetPriority+0x50>)
 80010ac:	79fb      	ldrb	r3, [r7, #7]
 80010ae:	f003 030f 	and.w	r3, r3, #15
 80010b2:	3b04      	subs	r3, #4
 80010b4:	0112      	lsls	r2, r2, #4
 80010b6:	b2d2      	uxtb	r2, r2
 80010b8:	440b      	add	r3, r1
 80010ba:	761a      	strb	r2, [r3, #24]
}
 80010bc:	bf00      	nop
 80010be:	370c      	adds	r7, #12
 80010c0:	46bd      	mov	sp, r7
 80010c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c6:	4770      	bx	lr
 80010c8:	e000e100 	.word	0xe000e100
 80010cc:	e000ed00 	.word	0xe000ed00

080010d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b089      	sub	sp, #36	; 0x24
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	60f8      	str	r0, [r7, #12]
 80010d8:	60b9      	str	r1, [r7, #8]
 80010da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	f003 0307 	and.w	r3, r3, #7
 80010e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010e4:	69fb      	ldr	r3, [r7, #28]
 80010e6:	f1c3 0307 	rsb	r3, r3, #7
 80010ea:	2b04      	cmp	r3, #4
 80010ec:	bf28      	it	cs
 80010ee:	2304      	movcs	r3, #4
 80010f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010f2:	69fb      	ldr	r3, [r7, #28]
 80010f4:	3304      	adds	r3, #4
 80010f6:	2b06      	cmp	r3, #6
 80010f8:	d902      	bls.n	8001100 <NVIC_EncodePriority+0x30>
 80010fa:	69fb      	ldr	r3, [r7, #28]
 80010fc:	3b03      	subs	r3, #3
 80010fe:	e000      	b.n	8001102 <NVIC_EncodePriority+0x32>
 8001100:	2300      	movs	r3, #0
 8001102:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001104:	f04f 32ff 	mov.w	r2, #4294967295
 8001108:	69bb      	ldr	r3, [r7, #24]
 800110a:	fa02 f303 	lsl.w	r3, r2, r3
 800110e:	43da      	mvns	r2, r3
 8001110:	68bb      	ldr	r3, [r7, #8]
 8001112:	401a      	ands	r2, r3
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001118:	f04f 31ff 	mov.w	r1, #4294967295
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	fa01 f303 	lsl.w	r3, r1, r3
 8001122:	43d9      	mvns	r1, r3
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001128:	4313      	orrs	r3, r2
         );
}
 800112a:	4618      	mov	r0, r3
 800112c:	3724      	adds	r7, #36	; 0x24
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr
	...

08001138 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	3b01      	subs	r3, #1
 8001144:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001148:	d301      	bcc.n	800114e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800114a:	2301      	movs	r3, #1
 800114c:	e00f      	b.n	800116e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800114e:	4a0a      	ldr	r2, [pc, #40]	; (8001178 <SysTick_Config+0x40>)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	3b01      	subs	r3, #1
 8001154:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001156:	210f      	movs	r1, #15
 8001158:	f04f 30ff 	mov.w	r0, #4294967295
 800115c:	f7ff ff8e 	bl	800107c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001160:	4b05      	ldr	r3, [pc, #20]	; (8001178 <SysTick_Config+0x40>)
 8001162:	2200      	movs	r2, #0
 8001164:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001166:	4b04      	ldr	r3, [pc, #16]	; (8001178 <SysTick_Config+0x40>)
 8001168:	2207      	movs	r2, #7
 800116a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800116c:	2300      	movs	r3, #0
}
 800116e:	4618      	mov	r0, r3
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	e000e010 	.word	0xe000e010

0800117c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f7ff ff29 	bl	8000fdc <__NVIC_SetPriorityGrouping>
}
 800118a:	bf00      	nop
 800118c:	3708      	adds	r7, #8
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001192:	b580      	push	{r7, lr}
 8001194:	b086      	sub	sp, #24
 8001196:	af00      	add	r7, sp, #0
 8001198:	4603      	mov	r3, r0
 800119a:	60b9      	str	r1, [r7, #8]
 800119c:	607a      	str	r2, [r7, #4]
 800119e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011a0:	2300      	movs	r3, #0
 80011a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011a4:	f7ff ff3e 	bl	8001024 <__NVIC_GetPriorityGrouping>
 80011a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011aa:	687a      	ldr	r2, [r7, #4]
 80011ac:	68b9      	ldr	r1, [r7, #8]
 80011ae:	6978      	ldr	r0, [r7, #20]
 80011b0:	f7ff ff8e 	bl	80010d0 <NVIC_EncodePriority>
 80011b4:	4602      	mov	r2, r0
 80011b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ba:	4611      	mov	r1, r2
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff ff5d 	bl	800107c <__NVIC_SetPriority>
}
 80011c2:	bf00      	nop
 80011c4:	3718      	adds	r7, #24
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}

080011ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011ca:	b580      	push	{r7, lr}
 80011cc:	b082      	sub	sp, #8
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	4603      	mov	r3, r0
 80011d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011d8:	4618      	mov	r0, r3
 80011da:	f7ff ff31 	bl	8001040 <__NVIC_EnableIRQ>
}
 80011de:	bf00      	nop
 80011e0:	3708      	adds	r7, #8
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}

080011e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011e6:	b580      	push	{r7, lr}
 80011e8:	b082      	sub	sp, #8
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011ee:	6878      	ldr	r0, [r7, #4]
 80011f0:	f7ff ffa2 	bl	8001138 <SysTick_Config>
 80011f4:	4603      	mov	r3, r0
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}

080011fe <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80011fe:	b580      	push	{r7, lr}
 8001200:	b084      	sub	sp, #16
 8001202:	af00      	add	r7, sp, #0
 8001204:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800120a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800120c:	f7ff feb6 	bl	8000f7c <HAL_GetTick>
 8001210:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001218:	b2db      	uxtb	r3, r3
 800121a:	2b02      	cmp	r3, #2
 800121c:	d008      	beq.n	8001230 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2280      	movs	r2, #128	; 0x80
 8001222:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2200      	movs	r2, #0
 8001228:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800122c:	2301      	movs	r3, #1
 800122e:	e052      	b.n	80012d6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	681a      	ldr	r2, [r3, #0]
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f022 0216 	bic.w	r2, r2, #22
 800123e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	695a      	ldr	r2, [r3, #20]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800124e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001254:	2b00      	cmp	r3, #0
 8001256:	d103      	bne.n	8001260 <HAL_DMA_Abort+0x62>
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800125c:	2b00      	cmp	r3, #0
 800125e:	d007      	beq.n	8001270 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f022 0208 	bic.w	r2, r2, #8
 800126e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	681a      	ldr	r2, [r3, #0]
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f022 0201 	bic.w	r2, r2, #1
 800127e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001280:	e013      	b.n	80012aa <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001282:	f7ff fe7b 	bl	8000f7c <HAL_GetTick>
 8001286:	4602      	mov	r2, r0
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	1ad3      	subs	r3, r2, r3
 800128c:	2b05      	cmp	r3, #5
 800128e:	d90c      	bls.n	80012aa <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	2220      	movs	r2, #32
 8001294:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2203      	movs	r2, #3
 800129a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	2200      	movs	r2, #0
 80012a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80012a6:	2303      	movs	r3, #3
 80012a8:	e015      	b.n	80012d6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f003 0301 	and.w	r3, r3, #1
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d1e4      	bne.n	8001282 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012bc:	223f      	movs	r2, #63	; 0x3f
 80012be:	409a      	lsls	r2, r3
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2201      	movs	r2, #1
 80012c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2200      	movs	r2, #0
 80012d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80012d4:	2300      	movs	r3, #0
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3710      	adds	r7, #16
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}

080012de <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80012de:	b480      	push	{r7}
 80012e0:	b083      	sub	sp, #12
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	2b02      	cmp	r3, #2
 80012f0:	d004      	beq.n	80012fc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	2280      	movs	r2, #128	; 0x80
 80012f6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80012f8:	2301      	movs	r3, #1
 80012fa:	e00c      	b.n	8001316 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	2205      	movs	r2, #5
 8001300:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f022 0201 	bic.w	r2, r2, #1
 8001312:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001314:	2300      	movs	r3, #0
}
 8001316:	4618      	mov	r0, r3
 8001318:	370c      	adds	r7, #12
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr
	...

08001324 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001324:	b480      	push	{r7}
 8001326:	b089      	sub	sp, #36	; 0x24
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800132e:	2300      	movs	r3, #0
 8001330:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001332:	2300      	movs	r3, #0
 8001334:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001336:	2300      	movs	r3, #0
 8001338:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800133a:	2300      	movs	r3, #0
 800133c:	61fb      	str	r3, [r7, #28]
 800133e:	e159      	b.n	80015f4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001340:	2201      	movs	r2, #1
 8001342:	69fb      	ldr	r3, [r7, #28]
 8001344:	fa02 f303 	lsl.w	r3, r2, r3
 8001348:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	697a      	ldr	r2, [r7, #20]
 8001350:	4013      	ands	r3, r2
 8001352:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001354:	693a      	ldr	r2, [r7, #16]
 8001356:	697b      	ldr	r3, [r7, #20]
 8001358:	429a      	cmp	r2, r3
 800135a:	f040 8148 	bne.w	80015ee <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	f003 0303 	and.w	r3, r3, #3
 8001366:	2b01      	cmp	r3, #1
 8001368:	d005      	beq.n	8001376 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001372:	2b02      	cmp	r3, #2
 8001374:	d130      	bne.n	80013d8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	689b      	ldr	r3, [r3, #8]
 800137a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800137c:	69fb      	ldr	r3, [r7, #28]
 800137e:	005b      	lsls	r3, r3, #1
 8001380:	2203      	movs	r2, #3
 8001382:	fa02 f303 	lsl.w	r3, r2, r3
 8001386:	43db      	mvns	r3, r3
 8001388:	69ba      	ldr	r2, [r7, #24]
 800138a:	4013      	ands	r3, r2
 800138c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	68da      	ldr	r2, [r3, #12]
 8001392:	69fb      	ldr	r3, [r7, #28]
 8001394:	005b      	lsls	r3, r3, #1
 8001396:	fa02 f303 	lsl.w	r3, r2, r3
 800139a:	69ba      	ldr	r2, [r7, #24]
 800139c:	4313      	orrs	r3, r2
 800139e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	69ba      	ldr	r2, [r7, #24]
 80013a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013ac:	2201      	movs	r2, #1
 80013ae:	69fb      	ldr	r3, [r7, #28]
 80013b0:	fa02 f303 	lsl.w	r3, r2, r3
 80013b4:	43db      	mvns	r3, r3
 80013b6:	69ba      	ldr	r2, [r7, #24]
 80013b8:	4013      	ands	r3, r2
 80013ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	091b      	lsrs	r3, r3, #4
 80013c2:	f003 0201 	and.w	r2, r3, #1
 80013c6:	69fb      	ldr	r3, [r7, #28]
 80013c8:	fa02 f303 	lsl.w	r3, r2, r3
 80013cc:	69ba      	ldr	r2, [r7, #24]
 80013ce:	4313      	orrs	r3, r2
 80013d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	69ba      	ldr	r2, [r7, #24]
 80013d6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	f003 0303 	and.w	r3, r3, #3
 80013e0:	2b03      	cmp	r3, #3
 80013e2:	d017      	beq.n	8001414 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	68db      	ldr	r3, [r3, #12]
 80013e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80013ea:	69fb      	ldr	r3, [r7, #28]
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	2203      	movs	r2, #3
 80013f0:	fa02 f303 	lsl.w	r3, r2, r3
 80013f4:	43db      	mvns	r3, r3
 80013f6:	69ba      	ldr	r2, [r7, #24]
 80013f8:	4013      	ands	r3, r2
 80013fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	689a      	ldr	r2, [r3, #8]
 8001400:	69fb      	ldr	r3, [r7, #28]
 8001402:	005b      	lsls	r3, r3, #1
 8001404:	fa02 f303 	lsl.w	r3, r2, r3
 8001408:	69ba      	ldr	r2, [r7, #24]
 800140a:	4313      	orrs	r3, r2
 800140c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	69ba      	ldr	r2, [r7, #24]
 8001412:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	f003 0303 	and.w	r3, r3, #3
 800141c:	2b02      	cmp	r3, #2
 800141e:	d123      	bne.n	8001468 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001420:	69fb      	ldr	r3, [r7, #28]
 8001422:	08da      	lsrs	r2, r3, #3
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	3208      	adds	r2, #8
 8001428:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800142c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800142e:	69fb      	ldr	r3, [r7, #28]
 8001430:	f003 0307 	and.w	r3, r3, #7
 8001434:	009b      	lsls	r3, r3, #2
 8001436:	220f      	movs	r2, #15
 8001438:	fa02 f303 	lsl.w	r3, r2, r3
 800143c:	43db      	mvns	r3, r3
 800143e:	69ba      	ldr	r2, [r7, #24]
 8001440:	4013      	ands	r3, r2
 8001442:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	691a      	ldr	r2, [r3, #16]
 8001448:	69fb      	ldr	r3, [r7, #28]
 800144a:	f003 0307 	and.w	r3, r3, #7
 800144e:	009b      	lsls	r3, r3, #2
 8001450:	fa02 f303 	lsl.w	r3, r2, r3
 8001454:	69ba      	ldr	r2, [r7, #24]
 8001456:	4313      	orrs	r3, r2
 8001458:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800145a:	69fb      	ldr	r3, [r7, #28]
 800145c:	08da      	lsrs	r2, r3, #3
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	3208      	adds	r2, #8
 8001462:	69b9      	ldr	r1, [r7, #24]
 8001464:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800146e:	69fb      	ldr	r3, [r7, #28]
 8001470:	005b      	lsls	r3, r3, #1
 8001472:	2203      	movs	r2, #3
 8001474:	fa02 f303 	lsl.w	r3, r2, r3
 8001478:	43db      	mvns	r3, r3
 800147a:	69ba      	ldr	r2, [r7, #24]
 800147c:	4013      	ands	r3, r2
 800147e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	f003 0203 	and.w	r2, r3, #3
 8001488:	69fb      	ldr	r3, [r7, #28]
 800148a:	005b      	lsls	r3, r3, #1
 800148c:	fa02 f303 	lsl.w	r3, r2, r3
 8001490:	69ba      	ldr	r2, [r7, #24]
 8001492:	4313      	orrs	r3, r2
 8001494:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	69ba      	ldr	r2, [r7, #24]
 800149a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	f000 80a2 	beq.w	80015ee <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014aa:	2300      	movs	r3, #0
 80014ac:	60fb      	str	r3, [r7, #12]
 80014ae:	4b57      	ldr	r3, [pc, #348]	; (800160c <HAL_GPIO_Init+0x2e8>)
 80014b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014b2:	4a56      	ldr	r2, [pc, #344]	; (800160c <HAL_GPIO_Init+0x2e8>)
 80014b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014b8:	6453      	str	r3, [r2, #68]	; 0x44
 80014ba:	4b54      	ldr	r3, [pc, #336]	; (800160c <HAL_GPIO_Init+0x2e8>)
 80014bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014c2:	60fb      	str	r3, [r7, #12]
 80014c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80014c6:	4a52      	ldr	r2, [pc, #328]	; (8001610 <HAL_GPIO_Init+0x2ec>)
 80014c8:	69fb      	ldr	r3, [r7, #28]
 80014ca:	089b      	lsrs	r3, r3, #2
 80014cc:	3302      	adds	r3, #2
 80014ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80014d4:	69fb      	ldr	r3, [r7, #28]
 80014d6:	f003 0303 	and.w	r3, r3, #3
 80014da:	009b      	lsls	r3, r3, #2
 80014dc:	220f      	movs	r2, #15
 80014de:	fa02 f303 	lsl.w	r3, r2, r3
 80014e2:	43db      	mvns	r3, r3
 80014e4:	69ba      	ldr	r2, [r7, #24]
 80014e6:	4013      	ands	r3, r2
 80014e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4a49      	ldr	r2, [pc, #292]	; (8001614 <HAL_GPIO_Init+0x2f0>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d019      	beq.n	8001526 <HAL_GPIO_Init+0x202>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4a48      	ldr	r2, [pc, #288]	; (8001618 <HAL_GPIO_Init+0x2f4>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d013      	beq.n	8001522 <HAL_GPIO_Init+0x1fe>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	4a47      	ldr	r2, [pc, #284]	; (800161c <HAL_GPIO_Init+0x2f8>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d00d      	beq.n	800151e <HAL_GPIO_Init+0x1fa>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	4a46      	ldr	r2, [pc, #280]	; (8001620 <HAL_GPIO_Init+0x2fc>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d007      	beq.n	800151a <HAL_GPIO_Init+0x1f6>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	4a45      	ldr	r2, [pc, #276]	; (8001624 <HAL_GPIO_Init+0x300>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d101      	bne.n	8001516 <HAL_GPIO_Init+0x1f2>
 8001512:	2304      	movs	r3, #4
 8001514:	e008      	b.n	8001528 <HAL_GPIO_Init+0x204>
 8001516:	2307      	movs	r3, #7
 8001518:	e006      	b.n	8001528 <HAL_GPIO_Init+0x204>
 800151a:	2303      	movs	r3, #3
 800151c:	e004      	b.n	8001528 <HAL_GPIO_Init+0x204>
 800151e:	2302      	movs	r3, #2
 8001520:	e002      	b.n	8001528 <HAL_GPIO_Init+0x204>
 8001522:	2301      	movs	r3, #1
 8001524:	e000      	b.n	8001528 <HAL_GPIO_Init+0x204>
 8001526:	2300      	movs	r3, #0
 8001528:	69fa      	ldr	r2, [r7, #28]
 800152a:	f002 0203 	and.w	r2, r2, #3
 800152e:	0092      	lsls	r2, r2, #2
 8001530:	4093      	lsls	r3, r2
 8001532:	69ba      	ldr	r2, [r7, #24]
 8001534:	4313      	orrs	r3, r2
 8001536:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001538:	4935      	ldr	r1, [pc, #212]	; (8001610 <HAL_GPIO_Init+0x2ec>)
 800153a:	69fb      	ldr	r3, [r7, #28]
 800153c:	089b      	lsrs	r3, r3, #2
 800153e:	3302      	adds	r3, #2
 8001540:	69ba      	ldr	r2, [r7, #24]
 8001542:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001546:	4b38      	ldr	r3, [pc, #224]	; (8001628 <HAL_GPIO_Init+0x304>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800154c:	693b      	ldr	r3, [r7, #16]
 800154e:	43db      	mvns	r3, r3
 8001550:	69ba      	ldr	r2, [r7, #24]
 8001552:	4013      	ands	r3, r2
 8001554:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800155e:	2b00      	cmp	r3, #0
 8001560:	d003      	beq.n	800156a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001562:	69ba      	ldr	r2, [r7, #24]
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	4313      	orrs	r3, r2
 8001568:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800156a:	4a2f      	ldr	r2, [pc, #188]	; (8001628 <HAL_GPIO_Init+0x304>)
 800156c:	69bb      	ldr	r3, [r7, #24]
 800156e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001570:	4b2d      	ldr	r3, [pc, #180]	; (8001628 <HAL_GPIO_Init+0x304>)
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	43db      	mvns	r3, r3
 800157a:	69ba      	ldr	r2, [r7, #24]
 800157c:	4013      	ands	r3, r2
 800157e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001588:	2b00      	cmp	r3, #0
 800158a:	d003      	beq.n	8001594 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800158c:	69ba      	ldr	r2, [r7, #24]
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	4313      	orrs	r3, r2
 8001592:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001594:	4a24      	ldr	r2, [pc, #144]	; (8001628 <HAL_GPIO_Init+0x304>)
 8001596:	69bb      	ldr	r3, [r7, #24]
 8001598:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800159a:	4b23      	ldr	r3, [pc, #140]	; (8001628 <HAL_GPIO_Init+0x304>)
 800159c:	689b      	ldr	r3, [r3, #8]
 800159e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015a0:	693b      	ldr	r3, [r7, #16]
 80015a2:	43db      	mvns	r3, r3
 80015a4:	69ba      	ldr	r2, [r7, #24]
 80015a6:	4013      	ands	r3, r2
 80015a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d003      	beq.n	80015be <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80015b6:	69ba      	ldr	r2, [r7, #24]
 80015b8:	693b      	ldr	r3, [r7, #16]
 80015ba:	4313      	orrs	r3, r2
 80015bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80015be:	4a1a      	ldr	r2, [pc, #104]	; (8001628 <HAL_GPIO_Init+0x304>)
 80015c0:	69bb      	ldr	r3, [r7, #24]
 80015c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80015c4:	4b18      	ldr	r3, [pc, #96]	; (8001628 <HAL_GPIO_Init+0x304>)
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	43db      	mvns	r3, r3
 80015ce:	69ba      	ldr	r2, [r7, #24]
 80015d0:	4013      	ands	r3, r2
 80015d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d003      	beq.n	80015e8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80015e0:	69ba      	ldr	r2, [r7, #24]
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	4313      	orrs	r3, r2
 80015e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80015e8:	4a0f      	ldr	r2, [pc, #60]	; (8001628 <HAL_GPIO_Init+0x304>)
 80015ea:	69bb      	ldr	r3, [r7, #24]
 80015ec:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015ee:	69fb      	ldr	r3, [r7, #28]
 80015f0:	3301      	adds	r3, #1
 80015f2:	61fb      	str	r3, [r7, #28]
 80015f4:	69fb      	ldr	r3, [r7, #28]
 80015f6:	2b0f      	cmp	r3, #15
 80015f8:	f67f aea2 	bls.w	8001340 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80015fc:	bf00      	nop
 80015fe:	bf00      	nop
 8001600:	3724      	adds	r7, #36	; 0x24
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	40023800 	.word	0x40023800
 8001610:	40013800 	.word	0x40013800
 8001614:	40020000 	.word	0x40020000
 8001618:	40020400 	.word	0x40020400
 800161c:	40020800 	.word	0x40020800
 8001620:	40020c00 	.word	0x40020c00
 8001624:	40021000 	.word	0x40021000
 8001628:	40013c00 	.word	0x40013c00

0800162c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	460b      	mov	r3, r1
 8001636:	807b      	strh	r3, [r7, #2]
 8001638:	4613      	mov	r3, r2
 800163a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800163c:	787b      	ldrb	r3, [r7, #1]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d003      	beq.n	800164a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001642:	887a      	ldrh	r2, [r7, #2]
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001648:	e003      	b.n	8001652 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800164a:	887b      	ldrh	r3, [r7, #2]
 800164c:	041a      	lsls	r2, r3, #16
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	619a      	str	r2, [r3, #24]
}
 8001652:	bf00      	nop
 8001654:	370c      	adds	r7, #12
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr
	...

08001660 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800166a:	4b08      	ldr	r3, [pc, #32]	; (800168c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800166c:	695a      	ldr	r2, [r3, #20]
 800166e:	88fb      	ldrh	r3, [r7, #6]
 8001670:	4013      	ands	r3, r2
 8001672:	2b00      	cmp	r3, #0
 8001674:	d006      	beq.n	8001684 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001676:	4a05      	ldr	r2, [pc, #20]	; (800168c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001678:	88fb      	ldrh	r3, [r7, #6]
 800167a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800167c:	88fb      	ldrh	r3, [r7, #6]
 800167e:	4618      	mov	r0, r3
 8001680:	f002 fe62 	bl	8004348 <HAL_GPIO_EXTI_Callback>
  }
}
 8001684:	bf00      	nop
 8001686:	3708      	adds	r7, #8
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	40013c00 	.word	0x40013c00

08001690 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b086      	sub	sp, #24
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d101      	bne.n	80016a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e264      	b.n	8001b6c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f003 0301 	and.w	r3, r3, #1
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d075      	beq.n	800179a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80016ae:	4ba3      	ldr	r3, [pc, #652]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	f003 030c 	and.w	r3, r3, #12
 80016b6:	2b04      	cmp	r3, #4
 80016b8:	d00c      	beq.n	80016d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016ba:	4ba0      	ldr	r3, [pc, #640]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80016bc:	689b      	ldr	r3, [r3, #8]
 80016be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80016c2:	2b08      	cmp	r3, #8
 80016c4:	d112      	bne.n	80016ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016c6:	4b9d      	ldr	r3, [pc, #628]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80016d2:	d10b      	bne.n	80016ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016d4:	4b99      	ldr	r3, [pc, #612]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d05b      	beq.n	8001798 <HAL_RCC_OscConfig+0x108>
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d157      	bne.n	8001798 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80016e8:	2301      	movs	r3, #1
 80016ea:	e23f      	b.n	8001b6c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016f4:	d106      	bne.n	8001704 <HAL_RCC_OscConfig+0x74>
 80016f6:	4b91      	ldr	r3, [pc, #580]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4a90      	ldr	r2, [pc, #576]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80016fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001700:	6013      	str	r3, [r2, #0]
 8001702:	e01d      	b.n	8001740 <HAL_RCC_OscConfig+0xb0>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800170c:	d10c      	bne.n	8001728 <HAL_RCC_OscConfig+0x98>
 800170e:	4b8b      	ldr	r3, [pc, #556]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4a8a      	ldr	r2, [pc, #552]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 8001714:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001718:	6013      	str	r3, [r2, #0]
 800171a:	4b88      	ldr	r3, [pc, #544]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a87      	ldr	r2, [pc, #540]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 8001720:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001724:	6013      	str	r3, [r2, #0]
 8001726:	e00b      	b.n	8001740 <HAL_RCC_OscConfig+0xb0>
 8001728:	4b84      	ldr	r3, [pc, #528]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a83      	ldr	r2, [pc, #524]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 800172e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001732:	6013      	str	r3, [r2, #0]
 8001734:	4b81      	ldr	r3, [pc, #516]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a80      	ldr	r2, [pc, #512]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 800173a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800173e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d013      	beq.n	8001770 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001748:	f7ff fc18 	bl	8000f7c <HAL_GetTick>
 800174c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800174e:	e008      	b.n	8001762 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001750:	f7ff fc14 	bl	8000f7c <HAL_GetTick>
 8001754:	4602      	mov	r2, r0
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	2b64      	cmp	r3, #100	; 0x64
 800175c:	d901      	bls.n	8001762 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800175e:	2303      	movs	r3, #3
 8001760:	e204      	b.n	8001b6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001762:	4b76      	ldr	r3, [pc, #472]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800176a:	2b00      	cmp	r3, #0
 800176c:	d0f0      	beq.n	8001750 <HAL_RCC_OscConfig+0xc0>
 800176e:	e014      	b.n	800179a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001770:	f7ff fc04 	bl	8000f7c <HAL_GetTick>
 8001774:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001776:	e008      	b.n	800178a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001778:	f7ff fc00 	bl	8000f7c <HAL_GetTick>
 800177c:	4602      	mov	r2, r0
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	2b64      	cmp	r3, #100	; 0x64
 8001784:	d901      	bls.n	800178a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001786:	2303      	movs	r3, #3
 8001788:	e1f0      	b.n	8001b6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800178a:	4b6c      	ldr	r3, [pc, #432]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001792:	2b00      	cmp	r3, #0
 8001794:	d1f0      	bne.n	8001778 <HAL_RCC_OscConfig+0xe8>
 8001796:	e000      	b.n	800179a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001798:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f003 0302 	and.w	r3, r3, #2
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d063      	beq.n	800186e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80017a6:	4b65      	ldr	r3, [pc, #404]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	f003 030c 	and.w	r3, r3, #12
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d00b      	beq.n	80017ca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017b2:	4b62      	ldr	r3, [pc, #392]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80017b4:	689b      	ldr	r3, [r3, #8]
 80017b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80017ba:	2b08      	cmp	r3, #8
 80017bc:	d11c      	bne.n	80017f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017be:	4b5f      	ldr	r3, [pc, #380]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d116      	bne.n	80017f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017ca:	4b5c      	ldr	r3, [pc, #368]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0302 	and.w	r3, r3, #2
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d005      	beq.n	80017e2 <HAL_RCC_OscConfig+0x152>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	68db      	ldr	r3, [r3, #12]
 80017da:	2b01      	cmp	r3, #1
 80017dc:	d001      	beq.n	80017e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e1c4      	b.n	8001b6c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017e2:	4b56      	ldr	r3, [pc, #344]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	691b      	ldr	r3, [r3, #16]
 80017ee:	00db      	lsls	r3, r3, #3
 80017f0:	4952      	ldr	r1, [pc, #328]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80017f2:	4313      	orrs	r3, r2
 80017f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017f6:	e03a      	b.n	800186e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	68db      	ldr	r3, [r3, #12]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d020      	beq.n	8001842 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001800:	4b4f      	ldr	r3, [pc, #316]	; (8001940 <HAL_RCC_OscConfig+0x2b0>)
 8001802:	2201      	movs	r2, #1
 8001804:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001806:	f7ff fbb9 	bl	8000f7c <HAL_GetTick>
 800180a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800180c:	e008      	b.n	8001820 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800180e:	f7ff fbb5 	bl	8000f7c <HAL_GetTick>
 8001812:	4602      	mov	r2, r0
 8001814:	693b      	ldr	r3, [r7, #16]
 8001816:	1ad3      	subs	r3, r2, r3
 8001818:	2b02      	cmp	r3, #2
 800181a:	d901      	bls.n	8001820 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800181c:	2303      	movs	r3, #3
 800181e:	e1a5      	b.n	8001b6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001820:	4b46      	ldr	r3, [pc, #280]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f003 0302 	and.w	r3, r3, #2
 8001828:	2b00      	cmp	r3, #0
 800182a:	d0f0      	beq.n	800180e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800182c:	4b43      	ldr	r3, [pc, #268]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	691b      	ldr	r3, [r3, #16]
 8001838:	00db      	lsls	r3, r3, #3
 800183a:	4940      	ldr	r1, [pc, #256]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 800183c:	4313      	orrs	r3, r2
 800183e:	600b      	str	r3, [r1, #0]
 8001840:	e015      	b.n	800186e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001842:	4b3f      	ldr	r3, [pc, #252]	; (8001940 <HAL_RCC_OscConfig+0x2b0>)
 8001844:	2200      	movs	r2, #0
 8001846:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001848:	f7ff fb98 	bl	8000f7c <HAL_GetTick>
 800184c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800184e:	e008      	b.n	8001862 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001850:	f7ff fb94 	bl	8000f7c <HAL_GetTick>
 8001854:	4602      	mov	r2, r0
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	2b02      	cmp	r3, #2
 800185c:	d901      	bls.n	8001862 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800185e:	2303      	movs	r3, #3
 8001860:	e184      	b.n	8001b6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001862:	4b36      	ldr	r3, [pc, #216]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f003 0302 	and.w	r3, r3, #2
 800186a:	2b00      	cmp	r3, #0
 800186c:	d1f0      	bne.n	8001850 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f003 0308 	and.w	r3, r3, #8
 8001876:	2b00      	cmp	r3, #0
 8001878:	d030      	beq.n	80018dc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	695b      	ldr	r3, [r3, #20]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d016      	beq.n	80018b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001882:	4b30      	ldr	r3, [pc, #192]	; (8001944 <HAL_RCC_OscConfig+0x2b4>)
 8001884:	2201      	movs	r2, #1
 8001886:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001888:	f7ff fb78 	bl	8000f7c <HAL_GetTick>
 800188c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800188e:	e008      	b.n	80018a2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001890:	f7ff fb74 	bl	8000f7c <HAL_GetTick>
 8001894:	4602      	mov	r2, r0
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	2b02      	cmp	r3, #2
 800189c:	d901      	bls.n	80018a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800189e:	2303      	movs	r3, #3
 80018a0:	e164      	b.n	8001b6c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018a2:	4b26      	ldr	r3, [pc, #152]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80018a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80018a6:	f003 0302 	and.w	r3, r3, #2
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d0f0      	beq.n	8001890 <HAL_RCC_OscConfig+0x200>
 80018ae:	e015      	b.n	80018dc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018b0:	4b24      	ldr	r3, [pc, #144]	; (8001944 <HAL_RCC_OscConfig+0x2b4>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018b6:	f7ff fb61 	bl	8000f7c <HAL_GetTick>
 80018ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018bc:	e008      	b.n	80018d0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018be:	f7ff fb5d 	bl	8000f7c <HAL_GetTick>
 80018c2:	4602      	mov	r2, r0
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	1ad3      	subs	r3, r2, r3
 80018c8:	2b02      	cmp	r3, #2
 80018ca:	d901      	bls.n	80018d0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80018cc:	2303      	movs	r3, #3
 80018ce:	e14d      	b.n	8001b6c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018d0:	4b1a      	ldr	r3, [pc, #104]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80018d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80018d4:	f003 0302 	and.w	r3, r3, #2
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d1f0      	bne.n	80018be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 0304 	and.w	r3, r3, #4
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	f000 80a0 	beq.w	8001a2a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018ea:	2300      	movs	r3, #0
 80018ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018ee:	4b13      	ldr	r3, [pc, #76]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80018f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d10f      	bne.n	800191a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018fa:	2300      	movs	r3, #0
 80018fc:	60bb      	str	r3, [r7, #8]
 80018fe:	4b0f      	ldr	r3, [pc, #60]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 8001900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001902:	4a0e      	ldr	r2, [pc, #56]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 8001904:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001908:	6413      	str	r3, [r2, #64]	; 0x40
 800190a:	4b0c      	ldr	r3, [pc, #48]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 800190c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800190e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001912:	60bb      	str	r3, [r7, #8]
 8001914:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001916:	2301      	movs	r3, #1
 8001918:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800191a:	4b0b      	ldr	r3, [pc, #44]	; (8001948 <HAL_RCC_OscConfig+0x2b8>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001922:	2b00      	cmp	r3, #0
 8001924:	d121      	bne.n	800196a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001926:	4b08      	ldr	r3, [pc, #32]	; (8001948 <HAL_RCC_OscConfig+0x2b8>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a07      	ldr	r2, [pc, #28]	; (8001948 <HAL_RCC_OscConfig+0x2b8>)
 800192c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001930:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001932:	f7ff fb23 	bl	8000f7c <HAL_GetTick>
 8001936:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001938:	e011      	b.n	800195e <HAL_RCC_OscConfig+0x2ce>
 800193a:	bf00      	nop
 800193c:	40023800 	.word	0x40023800
 8001940:	42470000 	.word	0x42470000
 8001944:	42470e80 	.word	0x42470e80
 8001948:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800194c:	f7ff fb16 	bl	8000f7c <HAL_GetTick>
 8001950:	4602      	mov	r2, r0
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	1ad3      	subs	r3, r2, r3
 8001956:	2b02      	cmp	r3, #2
 8001958:	d901      	bls.n	800195e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800195a:	2303      	movs	r3, #3
 800195c:	e106      	b.n	8001b6c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800195e:	4b85      	ldr	r3, [pc, #532]	; (8001b74 <HAL_RCC_OscConfig+0x4e4>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001966:	2b00      	cmp	r3, #0
 8001968:	d0f0      	beq.n	800194c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	2b01      	cmp	r3, #1
 8001970:	d106      	bne.n	8001980 <HAL_RCC_OscConfig+0x2f0>
 8001972:	4b81      	ldr	r3, [pc, #516]	; (8001b78 <HAL_RCC_OscConfig+0x4e8>)
 8001974:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001976:	4a80      	ldr	r2, [pc, #512]	; (8001b78 <HAL_RCC_OscConfig+0x4e8>)
 8001978:	f043 0301 	orr.w	r3, r3, #1
 800197c:	6713      	str	r3, [r2, #112]	; 0x70
 800197e:	e01c      	b.n	80019ba <HAL_RCC_OscConfig+0x32a>
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	689b      	ldr	r3, [r3, #8]
 8001984:	2b05      	cmp	r3, #5
 8001986:	d10c      	bne.n	80019a2 <HAL_RCC_OscConfig+0x312>
 8001988:	4b7b      	ldr	r3, [pc, #492]	; (8001b78 <HAL_RCC_OscConfig+0x4e8>)
 800198a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800198c:	4a7a      	ldr	r2, [pc, #488]	; (8001b78 <HAL_RCC_OscConfig+0x4e8>)
 800198e:	f043 0304 	orr.w	r3, r3, #4
 8001992:	6713      	str	r3, [r2, #112]	; 0x70
 8001994:	4b78      	ldr	r3, [pc, #480]	; (8001b78 <HAL_RCC_OscConfig+0x4e8>)
 8001996:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001998:	4a77      	ldr	r2, [pc, #476]	; (8001b78 <HAL_RCC_OscConfig+0x4e8>)
 800199a:	f043 0301 	orr.w	r3, r3, #1
 800199e:	6713      	str	r3, [r2, #112]	; 0x70
 80019a0:	e00b      	b.n	80019ba <HAL_RCC_OscConfig+0x32a>
 80019a2:	4b75      	ldr	r3, [pc, #468]	; (8001b78 <HAL_RCC_OscConfig+0x4e8>)
 80019a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019a6:	4a74      	ldr	r2, [pc, #464]	; (8001b78 <HAL_RCC_OscConfig+0x4e8>)
 80019a8:	f023 0301 	bic.w	r3, r3, #1
 80019ac:	6713      	str	r3, [r2, #112]	; 0x70
 80019ae:	4b72      	ldr	r3, [pc, #456]	; (8001b78 <HAL_RCC_OscConfig+0x4e8>)
 80019b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019b2:	4a71      	ldr	r2, [pc, #452]	; (8001b78 <HAL_RCC_OscConfig+0x4e8>)
 80019b4:	f023 0304 	bic.w	r3, r3, #4
 80019b8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	689b      	ldr	r3, [r3, #8]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d015      	beq.n	80019ee <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019c2:	f7ff fadb 	bl	8000f7c <HAL_GetTick>
 80019c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019c8:	e00a      	b.n	80019e0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019ca:	f7ff fad7 	bl	8000f7c <HAL_GetTick>
 80019ce:	4602      	mov	r2, r0
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80019d8:	4293      	cmp	r3, r2
 80019da:	d901      	bls.n	80019e0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80019dc:	2303      	movs	r3, #3
 80019de:	e0c5      	b.n	8001b6c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019e0:	4b65      	ldr	r3, [pc, #404]	; (8001b78 <HAL_RCC_OscConfig+0x4e8>)
 80019e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019e4:	f003 0302 	and.w	r3, r3, #2
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d0ee      	beq.n	80019ca <HAL_RCC_OscConfig+0x33a>
 80019ec:	e014      	b.n	8001a18 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019ee:	f7ff fac5 	bl	8000f7c <HAL_GetTick>
 80019f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019f4:	e00a      	b.n	8001a0c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019f6:	f7ff fac1 	bl	8000f7c <HAL_GetTick>
 80019fa:	4602      	mov	r2, r0
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	1ad3      	subs	r3, r2, r3
 8001a00:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d901      	bls.n	8001a0c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	e0af      	b.n	8001b6c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a0c:	4b5a      	ldr	r3, [pc, #360]	; (8001b78 <HAL_RCC_OscConfig+0x4e8>)
 8001a0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a10:	f003 0302 	and.w	r3, r3, #2
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d1ee      	bne.n	80019f6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001a18:	7dfb      	ldrb	r3, [r7, #23]
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d105      	bne.n	8001a2a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a1e:	4b56      	ldr	r3, [pc, #344]	; (8001b78 <HAL_RCC_OscConfig+0x4e8>)
 8001a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a22:	4a55      	ldr	r2, [pc, #340]	; (8001b78 <HAL_RCC_OscConfig+0x4e8>)
 8001a24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a28:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	699b      	ldr	r3, [r3, #24]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	f000 809b 	beq.w	8001b6a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001a34:	4b50      	ldr	r3, [pc, #320]	; (8001b78 <HAL_RCC_OscConfig+0x4e8>)
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	f003 030c 	and.w	r3, r3, #12
 8001a3c:	2b08      	cmp	r3, #8
 8001a3e:	d05c      	beq.n	8001afa <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	699b      	ldr	r3, [r3, #24]
 8001a44:	2b02      	cmp	r3, #2
 8001a46:	d141      	bne.n	8001acc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a48:	4b4c      	ldr	r3, [pc, #304]	; (8001b7c <HAL_RCC_OscConfig+0x4ec>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a4e:	f7ff fa95 	bl	8000f7c <HAL_GetTick>
 8001a52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a54:	e008      	b.n	8001a68 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a56:	f7ff fa91 	bl	8000f7c <HAL_GetTick>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d901      	bls.n	8001a68 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e081      	b.n	8001b6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a68:	4b43      	ldr	r3, [pc, #268]	; (8001b78 <HAL_RCC_OscConfig+0x4e8>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d1f0      	bne.n	8001a56 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	69da      	ldr	r2, [r3, #28]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6a1b      	ldr	r3, [r3, #32]
 8001a7c:	431a      	orrs	r2, r3
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a82:	019b      	lsls	r3, r3, #6
 8001a84:	431a      	orrs	r2, r3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a8a:	085b      	lsrs	r3, r3, #1
 8001a8c:	3b01      	subs	r3, #1
 8001a8e:	041b      	lsls	r3, r3, #16
 8001a90:	431a      	orrs	r2, r3
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a96:	061b      	lsls	r3, r3, #24
 8001a98:	4937      	ldr	r1, [pc, #220]	; (8001b78 <HAL_RCC_OscConfig+0x4e8>)
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a9e:	4b37      	ldr	r3, [pc, #220]	; (8001b7c <HAL_RCC_OscConfig+0x4ec>)
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa4:	f7ff fa6a 	bl	8000f7c <HAL_GetTick>
 8001aa8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001aaa:	e008      	b.n	8001abe <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001aac:	f7ff fa66 	bl	8000f7c <HAL_GetTick>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	2b02      	cmp	r3, #2
 8001ab8:	d901      	bls.n	8001abe <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001aba:	2303      	movs	r3, #3
 8001abc:	e056      	b.n	8001b6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001abe:	4b2e      	ldr	r3, [pc, #184]	; (8001b78 <HAL_RCC_OscConfig+0x4e8>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d0f0      	beq.n	8001aac <HAL_RCC_OscConfig+0x41c>
 8001aca:	e04e      	b.n	8001b6a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001acc:	4b2b      	ldr	r3, [pc, #172]	; (8001b7c <HAL_RCC_OscConfig+0x4ec>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad2:	f7ff fa53 	bl	8000f7c <HAL_GetTick>
 8001ad6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ad8:	e008      	b.n	8001aec <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ada:	f7ff fa4f 	bl	8000f7c <HAL_GetTick>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	2b02      	cmp	r3, #2
 8001ae6:	d901      	bls.n	8001aec <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	e03f      	b.n	8001b6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001aec:	4b22      	ldr	r3, [pc, #136]	; (8001b78 <HAL_RCC_OscConfig+0x4e8>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d1f0      	bne.n	8001ada <HAL_RCC_OscConfig+0x44a>
 8001af8:	e037      	b.n	8001b6a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	699b      	ldr	r3, [r3, #24]
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d101      	bne.n	8001b06 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001b02:	2301      	movs	r3, #1
 8001b04:	e032      	b.n	8001b6c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001b06:	4b1c      	ldr	r3, [pc, #112]	; (8001b78 <HAL_RCC_OscConfig+0x4e8>)
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	699b      	ldr	r3, [r3, #24]
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d028      	beq.n	8001b66 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	d121      	bne.n	8001b66 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d11a      	bne.n	8001b66 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b30:	68fa      	ldr	r2, [r7, #12]
 8001b32:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001b36:	4013      	ands	r3, r2
 8001b38:	687a      	ldr	r2, [r7, #4]
 8001b3a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001b3c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d111      	bne.n	8001b66 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b4c:	085b      	lsrs	r3, r3, #1
 8001b4e:	3b01      	subs	r3, #1
 8001b50:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b52:	429a      	cmp	r2, r3
 8001b54:	d107      	bne.n	8001b66 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b60:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b62:	429a      	cmp	r2, r3
 8001b64:	d001      	beq.n	8001b6a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e000      	b.n	8001b6c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001b6a:	2300      	movs	r3, #0
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3718      	adds	r7, #24
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	40007000 	.word	0x40007000
 8001b78:	40023800 	.word	0x40023800
 8001b7c:	42470060 	.word	0x42470060

08001b80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b084      	sub	sp, #16
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
 8001b88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d101      	bne.n	8001b94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b90:	2301      	movs	r3, #1
 8001b92:	e0cc      	b.n	8001d2e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b94:	4b68      	ldr	r3, [pc, #416]	; (8001d38 <HAL_RCC_ClockConfig+0x1b8>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f003 0307 	and.w	r3, r3, #7
 8001b9c:	683a      	ldr	r2, [r7, #0]
 8001b9e:	429a      	cmp	r2, r3
 8001ba0:	d90c      	bls.n	8001bbc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ba2:	4b65      	ldr	r3, [pc, #404]	; (8001d38 <HAL_RCC_ClockConfig+0x1b8>)
 8001ba4:	683a      	ldr	r2, [r7, #0]
 8001ba6:	b2d2      	uxtb	r2, r2
 8001ba8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001baa:	4b63      	ldr	r3, [pc, #396]	; (8001d38 <HAL_RCC_ClockConfig+0x1b8>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f003 0307 	and.w	r3, r3, #7
 8001bb2:	683a      	ldr	r2, [r7, #0]
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d001      	beq.n	8001bbc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	e0b8      	b.n	8001d2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f003 0302 	and.w	r3, r3, #2
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d020      	beq.n	8001c0a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f003 0304 	and.w	r3, r3, #4
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d005      	beq.n	8001be0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001bd4:	4b59      	ldr	r3, [pc, #356]	; (8001d3c <HAL_RCC_ClockConfig+0x1bc>)
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	4a58      	ldr	r2, [pc, #352]	; (8001d3c <HAL_RCC_ClockConfig+0x1bc>)
 8001bda:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001bde:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f003 0308 	and.w	r3, r3, #8
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d005      	beq.n	8001bf8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001bec:	4b53      	ldr	r3, [pc, #332]	; (8001d3c <HAL_RCC_ClockConfig+0x1bc>)
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	4a52      	ldr	r2, [pc, #328]	; (8001d3c <HAL_RCC_ClockConfig+0x1bc>)
 8001bf2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001bf6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bf8:	4b50      	ldr	r3, [pc, #320]	; (8001d3c <HAL_RCC_ClockConfig+0x1bc>)
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	494d      	ldr	r1, [pc, #308]	; (8001d3c <HAL_RCC_ClockConfig+0x1bc>)
 8001c06:	4313      	orrs	r3, r2
 8001c08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 0301 	and.w	r3, r3, #1
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d044      	beq.n	8001ca0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d107      	bne.n	8001c2e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c1e:	4b47      	ldr	r3, [pc, #284]	; (8001d3c <HAL_RCC_ClockConfig+0x1bc>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d119      	bne.n	8001c5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e07f      	b.n	8001d2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d003      	beq.n	8001c3e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c3a:	2b03      	cmp	r3, #3
 8001c3c:	d107      	bne.n	8001c4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c3e:	4b3f      	ldr	r3, [pc, #252]	; (8001d3c <HAL_RCC_ClockConfig+0x1bc>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d109      	bne.n	8001c5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e06f      	b.n	8001d2e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c4e:	4b3b      	ldr	r3, [pc, #236]	; (8001d3c <HAL_RCC_ClockConfig+0x1bc>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 0302 	and.w	r3, r3, #2
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d101      	bne.n	8001c5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e067      	b.n	8001d2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c5e:	4b37      	ldr	r3, [pc, #220]	; (8001d3c <HAL_RCC_ClockConfig+0x1bc>)
 8001c60:	689b      	ldr	r3, [r3, #8]
 8001c62:	f023 0203 	bic.w	r2, r3, #3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	4934      	ldr	r1, [pc, #208]	; (8001d3c <HAL_RCC_ClockConfig+0x1bc>)
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c70:	f7ff f984 	bl	8000f7c <HAL_GetTick>
 8001c74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c76:	e00a      	b.n	8001c8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c78:	f7ff f980 	bl	8000f7c <HAL_GetTick>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d901      	bls.n	8001c8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	e04f      	b.n	8001d2e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c8e:	4b2b      	ldr	r3, [pc, #172]	; (8001d3c <HAL_RCC_ClockConfig+0x1bc>)
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	f003 020c 	and.w	r2, r3, #12
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	d1eb      	bne.n	8001c78 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ca0:	4b25      	ldr	r3, [pc, #148]	; (8001d38 <HAL_RCC_ClockConfig+0x1b8>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f003 0307 	and.w	r3, r3, #7
 8001ca8:	683a      	ldr	r2, [r7, #0]
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d20c      	bcs.n	8001cc8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cae:	4b22      	ldr	r3, [pc, #136]	; (8001d38 <HAL_RCC_ClockConfig+0x1b8>)
 8001cb0:	683a      	ldr	r2, [r7, #0]
 8001cb2:	b2d2      	uxtb	r2, r2
 8001cb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cb6:	4b20      	ldr	r3, [pc, #128]	; (8001d38 <HAL_RCC_ClockConfig+0x1b8>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f003 0307 	and.w	r3, r3, #7
 8001cbe:	683a      	ldr	r2, [r7, #0]
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d001      	beq.n	8001cc8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e032      	b.n	8001d2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 0304 	and.w	r3, r3, #4
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d008      	beq.n	8001ce6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cd4:	4b19      	ldr	r3, [pc, #100]	; (8001d3c <HAL_RCC_ClockConfig+0x1bc>)
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	4916      	ldr	r1, [pc, #88]	; (8001d3c <HAL_RCC_ClockConfig+0x1bc>)
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 0308 	and.w	r3, r3, #8
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d009      	beq.n	8001d06 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001cf2:	4b12      	ldr	r3, [pc, #72]	; (8001d3c <HAL_RCC_ClockConfig+0x1bc>)
 8001cf4:	689b      	ldr	r3, [r3, #8]
 8001cf6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	691b      	ldr	r3, [r3, #16]
 8001cfe:	00db      	lsls	r3, r3, #3
 8001d00:	490e      	ldr	r1, [pc, #56]	; (8001d3c <HAL_RCC_ClockConfig+0x1bc>)
 8001d02:	4313      	orrs	r3, r2
 8001d04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001d06:	f000 f821 	bl	8001d4c <HAL_RCC_GetSysClockFreq>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	4b0b      	ldr	r3, [pc, #44]	; (8001d3c <HAL_RCC_ClockConfig+0x1bc>)
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	091b      	lsrs	r3, r3, #4
 8001d12:	f003 030f 	and.w	r3, r3, #15
 8001d16:	490a      	ldr	r1, [pc, #40]	; (8001d40 <HAL_RCC_ClockConfig+0x1c0>)
 8001d18:	5ccb      	ldrb	r3, [r1, r3]
 8001d1a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d1e:	4a09      	ldr	r2, [pc, #36]	; (8001d44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001d22:	4b09      	ldr	r3, [pc, #36]	; (8001d48 <HAL_RCC_ClockConfig+0x1c8>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7ff f8e4 	bl	8000ef4 <HAL_InitTick>

  return HAL_OK;
 8001d2c:	2300      	movs	r3, #0
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3710      	adds	r7, #16
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	40023c00 	.word	0x40023c00
 8001d3c:	40023800 	.word	0x40023800
 8001d40:	080084c8 	.word	0x080084c8
 8001d44:	20000008 	.word	0x20000008
 8001d48:	20000000 	.word	0x20000000

08001d4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d4c:	b5b0      	push	{r4, r5, r7, lr}
 8001d4e:	b084      	sub	sp, #16
 8001d50:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001d52:	2100      	movs	r1, #0
 8001d54:	6079      	str	r1, [r7, #4]
 8001d56:	2100      	movs	r1, #0
 8001d58:	60f9      	str	r1, [r7, #12]
 8001d5a:	2100      	movs	r1, #0
 8001d5c:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001d5e:	2100      	movs	r1, #0
 8001d60:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d62:	4952      	ldr	r1, [pc, #328]	; (8001eac <HAL_RCC_GetSysClockFreq+0x160>)
 8001d64:	6889      	ldr	r1, [r1, #8]
 8001d66:	f001 010c 	and.w	r1, r1, #12
 8001d6a:	2908      	cmp	r1, #8
 8001d6c:	d00d      	beq.n	8001d8a <HAL_RCC_GetSysClockFreq+0x3e>
 8001d6e:	2908      	cmp	r1, #8
 8001d70:	f200 8094 	bhi.w	8001e9c <HAL_RCC_GetSysClockFreq+0x150>
 8001d74:	2900      	cmp	r1, #0
 8001d76:	d002      	beq.n	8001d7e <HAL_RCC_GetSysClockFreq+0x32>
 8001d78:	2904      	cmp	r1, #4
 8001d7a:	d003      	beq.n	8001d84 <HAL_RCC_GetSysClockFreq+0x38>
 8001d7c:	e08e      	b.n	8001e9c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d7e:	4b4c      	ldr	r3, [pc, #304]	; (8001eb0 <HAL_RCC_GetSysClockFreq+0x164>)
 8001d80:	60bb      	str	r3, [r7, #8]
       break;
 8001d82:	e08e      	b.n	8001ea2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001d84:	4b4b      	ldr	r3, [pc, #300]	; (8001eb4 <HAL_RCC_GetSysClockFreq+0x168>)
 8001d86:	60bb      	str	r3, [r7, #8]
      break;
 8001d88:	e08b      	b.n	8001ea2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d8a:	4948      	ldr	r1, [pc, #288]	; (8001eac <HAL_RCC_GetSysClockFreq+0x160>)
 8001d8c:	6849      	ldr	r1, [r1, #4]
 8001d8e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8001d92:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d94:	4945      	ldr	r1, [pc, #276]	; (8001eac <HAL_RCC_GetSysClockFreq+0x160>)
 8001d96:	6849      	ldr	r1, [r1, #4]
 8001d98:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8001d9c:	2900      	cmp	r1, #0
 8001d9e:	d024      	beq.n	8001dea <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001da0:	4942      	ldr	r1, [pc, #264]	; (8001eac <HAL_RCC_GetSysClockFreq+0x160>)
 8001da2:	6849      	ldr	r1, [r1, #4]
 8001da4:	0989      	lsrs	r1, r1, #6
 8001da6:	4608      	mov	r0, r1
 8001da8:	f04f 0100 	mov.w	r1, #0
 8001dac:	f240 14ff 	movw	r4, #511	; 0x1ff
 8001db0:	f04f 0500 	mov.w	r5, #0
 8001db4:	ea00 0204 	and.w	r2, r0, r4
 8001db8:	ea01 0305 	and.w	r3, r1, r5
 8001dbc:	493d      	ldr	r1, [pc, #244]	; (8001eb4 <HAL_RCC_GetSysClockFreq+0x168>)
 8001dbe:	fb01 f003 	mul.w	r0, r1, r3
 8001dc2:	2100      	movs	r1, #0
 8001dc4:	fb01 f102 	mul.w	r1, r1, r2
 8001dc8:	1844      	adds	r4, r0, r1
 8001dca:	493a      	ldr	r1, [pc, #232]	; (8001eb4 <HAL_RCC_GetSysClockFreq+0x168>)
 8001dcc:	fba2 0101 	umull	r0, r1, r2, r1
 8001dd0:	1863      	adds	r3, r4, r1
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	461a      	mov	r2, r3
 8001dd8:	f04f 0300 	mov.w	r3, #0
 8001ddc:	f7fe feec 	bl	8000bb8 <__aeabi_uldivmod>
 8001de0:	4602      	mov	r2, r0
 8001de2:	460b      	mov	r3, r1
 8001de4:	4613      	mov	r3, r2
 8001de6:	60fb      	str	r3, [r7, #12]
 8001de8:	e04a      	b.n	8001e80 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001dea:	4b30      	ldr	r3, [pc, #192]	; (8001eac <HAL_RCC_GetSysClockFreq+0x160>)
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	099b      	lsrs	r3, r3, #6
 8001df0:	461a      	mov	r2, r3
 8001df2:	f04f 0300 	mov.w	r3, #0
 8001df6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001dfa:	f04f 0100 	mov.w	r1, #0
 8001dfe:	ea02 0400 	and.w	r4, r2, r0
 8001e02:	ea03 0501 	and.w	r5, r3, r1
 8001e06:	4620      	mov	r0, r4
 8001e08:	4629      	mov	r1, r5
 8001e0a:	f04f 0200 	mov.w	r2, #0
 8001e0e:	f04f 0300 	mov.w	r3, #0
 8001e12:	014b      	lsls	r3, r1, #5
 8001e14:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001e18:	0142      	lsls	r2, r0, #5
 8001e1a:	4610      	mov	r0, r2
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	1b00      	subs	r0, r0, r4
 8001e20:	eb61 0105 	sbc.w	r1, r1, r5
 8001e24:	f04f 0200 	mov.w	r2, #0
 8001e28:	f04f 0300 	mov.w	r3, #0
 8001e2c:	018b      	lsls	r3, r1, #6
 8001e2e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001e32:	0182      	lsls	r2, r0, #6
 8001e34:	1a12      	subs	r2, r2, r0
 8001e36:	eb63 0301 	sbc.w	r3, r3, r1
 8001e3a:	f04f 0000 	mov.w	r0, #0
 8001e3e:	f04f 0100 	mov.w	r1, #0
 8001e42:	00d9      	lsls	r1, r3, #3
 8001e44:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001e48:	00d0      	lsls	r0, r2, #3
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	460b      	mov	r3, r1
 8001e4e:	1912      	adds	r2, r2, r4
 8001e50:	eb45 0303 	adc.w	r3, r5, r3
 8001e54:	f04f 0000 	mov.w	r0, #0
 8001e58:	f04f 0100 	mov.w	r1, #0
 8001e5c:	0299      	lsls	r1, r3, #10
 8001e5e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001e62:	0290      	lsls	r0, r2, #10
 8001e64:	4602      	mov	r2, r0
 8001e66:	460b      	mov	r3, r1
 8001e68:	4610      	mov	r0, r2
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	461a      	mov	r2, r3
 8001e70:	f04f 0300 	mov.w	r3, #0
 8001e74:	f7fe fea0 	bl	8000bb8 <__aeabi_uldivmod>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	460b      	mov	r3, r1
 8001e7c:	4613      	mov	r3, r2
 8001e7e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001e80:	4b0a      	ldr	r3, [pc, #40]	; (8001eac <HAL_RCC_GetSysClockFreq+0x160>)
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	0c1b      	lsrs	r3, r3, #16
 8001e86:	f003 0303 	and.w	r3, r3, #3
 8001e8a:	3301      	adds	r3, #1
 8001e8c:	005b      	lsls	r3, r3, #1
 8001e8e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001e90:	68fa      	ldr	r2, [r7, #12]
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e98:	60bb      	str	r3, [r7, #8]
      break;
 8001e9a:	e002      	b.n	8001ea2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e9c:	4b04      	ldr	r3, [pc, #16]	; (8001eb0 <HAL_RCC_GetSysClockFreq+0x164>)
 8001e9e:	60bb      	str	r3, [r7, #8]
      break;
 8001ea0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ea2:	68bb      	ldr	r3, [r7, #8]
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3710      	adds	r7, #16
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bdb0      	pop	{r4, r5, r7, pc}
 8001eac:	40023800 	.word	0x40023800
 8001eb0:	00f42400 	.word	0x00f42400
 8001eb4:	017d7840 	.word	0x017d7840

08001eb8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ebc:	4b03      	ldr	r3, [pc, #12]	; (8001ecc <HAL_RCC_GetHCLKFreq+0x14>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	20000008 	.word	0x20000008

08001ed0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001ed4:	f7ff fff0 	bl	8001eb8 <HAL_RCC_GetHCLKFreq>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	4b05      	ldr	r3, [pc, #20]	; (8001ef0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	0a9b      	lsrs	r3, r3, #10
 8001ee0:	f003 0307 	and.w	r3, r3, #7
 8001ee4:	4903      	ldr	r1, [pc, #12]	; (8001ef4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ee6:	5ccb      	ldrb	r3, [r1, r3]
 8001ee8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	40023800 	.word	0x40023800
 8001ef4:	080084d8 	.word	0x080084d8

08001ef8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001efc:	f7ff ffdc 	bl	8001eb8 <HAL_RCC_GetHCLKFreq>
 8001f00:	4602      	mov	r2, r0
 8001f02:	4b05      	ldr	r3, [pc, #20]	; (8001f18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	0b5b      	lsrs	r3, r3, #13
 8001f08:	f003 0307 	and.w	r3, r3, #7
 8001f0c:	4903      	ldr	r1, [pc, #12]	; (8001f1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f0e:	5ccb      	ldrb	r3, [r1, r3]
 8001f10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	40023800 	.word	0x40023800
 8001f1c:	080084d8 	.word	0x080084d8

08001f20 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b082      	sub	sp, #8
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d101      	bne.n	8001f32 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	e07b      	b.n	800202a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d108      	bne.n	8001f4c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001f42:	d009      	beq.n	8001f58 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2200      	movs	r2, #0
 8001f48:	61da      	str	r2, [r3, #28]
 8001f4a:	e005      	b.n	8001f58 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2200      	movs	r2, #0
 8001f56:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d106      	bne.n	8001f78 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001f72:	6878      	ldr	r0, [r7, #4]
 8001f74:	f002 fef4 	bl	8004d60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2202      	movs	r2, #2
 8001f7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001f8e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001fa0:	431a      	orrs	r2, r3
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	68db      	ldr	r3, [r3, #12]
 8001fa6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001faa:	431a      	orrs	r2, r3
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	691b      	ldr	r3, [r3, #16]
 8001fb0:	f003 0302 	and.w	r3, r3, #2
 8001fb4:	431a      	orrs	r2, r3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	695b      	ldr	r3, [r3, #20]
 8001fba:	f003 0301 	and.w	r3, r3, #1
 8001fbe:	431a      	orrs	r2, r3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	699b      	ldr	r3, [r3, #24]
 8001fc4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001fc8:	431a      	orrs	r2, r3
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	69db      	ldr	r3, [r3, #28]
 8001fce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001fd2:	431a      	orrs	r2, r3
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6a1b      	ldr	r3, [r3, #32]
 8001fd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fdc:	ea42 0103 	orr.w	r1, r2, r3
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fe4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	430a      	orrs	r2, r1
 8001fee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	699b      	ldr	r3, [r3, #24]
 8001ff4:	0c1b      	lsrs	r3, r3, #16
 8001ff6:	f003 0104 	and.w	r1, r3, #4
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ffe:	f003 0210 	and.w	r2, r3, #16
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	430a      	orrs	r2, r1
 8002008:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	69da      	ldr	r2, [r3, #28]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002018:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2200      	movs	r2, #0
 800201e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2201      	movs	r2, #1
 8002024:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002028:	2300      	movs	r3, #0
}
 800202a:	4618      	mov	r0, r3
 800202c:	3708      	adds	r7, #8
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}

08002032 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002032:	b580      	push	{r7, lr}
 8002034:	b088      	sub	sp, #32
 8002036:	af00      	add	r7, sp, #0
 8002038:	60f8      	str	r0, [r7, #12]
 800203a:	60b9      	str	r1, [r7, #8]
 800203c:	603b      	str	r3, [r7, #0]
 800203e:	4613      	mov	r3, r2
 8002040:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002042:	2300      	movs	r3, #0
 8002044:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800204c:	2b01      	cmp	r3, #1
 800204e:	d101      	bne.n	8002054 <HAL_SPI_Transmit+0x22>
 8002050:	2302      	movs	r3, #2
 8002052:	e126      	b.n	80022a2 <HAL_SPI_Transmit+0x270>
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	2201      	movs	r2, #1
 8002058:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800205c:	f7fe ff8e 	bl	8000f7c <HAL_GetTick>
 8002060:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002062:	88fb      	ldrh	r3, [r7, #6]
 8002064:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800206c:	b2db      	uxtb	r3, r3
 800206e:	2b01      	cmp	r3, #1
 8002070:	d002      	beq.n	8002078 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002072:	2302      	movs	r3, #2
 8002074:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002076:	e10b      	b.n	8002290 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d002      	beq.n	8002084 <HAL_SPI_Transmit+0x52>
 800207e:	88fb      	ldrh	r3, [r7, #6]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d102      	bne.n	800208a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002088:	e102      	b.n	8002290 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2203      	movs	r2, #3
 800208e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2200      	movs	r2, #0
 8002096:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	68ba      	ldr	r2, [r7, #8]
 800209c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	88fa      	ldrh	r2, [r7, #6]
 80020a2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	88fa      	ldrh	r2, [r7, #6]
 80020a8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	2200      	movs	r2, #0
 80020ae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2200      	movs	r2, #0
 80020b4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	2200      	movs	r2, #0
 80020ba:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	2200      	movs	r2, #0
 80020c0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	2200      	movs	r2, #0
 80020c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80020d0:	d10f      	bne.n	80020f2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80020e0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80020f0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020fc:	2b40      	cmp	r3, #64	; 0x40
 80020fe:	d007      	beq.n	8002110 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800210e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	68db      	ldr	r3, [r3, #12]
 8002114:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002118:	d14b      	bne.n	80021b2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d002      	beq.n	8002128 <HAL_SPI_Transmit+0xf6>
 8002122:	8afb      	ldrh	r3, [r7, #22]
 8002124:	2b01      	cmp	r3, #1
 8002126:	d13e      	bne.n	80021a6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212c:	881a      	ldrh	r2, [r3, #0]
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002138:	1c9a      	adds	r2, r3, #2
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002142:	b29b      	uxth	r3, r3
 8002144:	3b01      	subs	r3, #1
 8002146:	b29a      	uxth	r2, r3
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800214c:	e02b      	b.n	80021a6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	f003 0302 	and.w	r3, r3, #2
 8002158:	2b02      	cmp	r3, #2
 800215a:	d112      	bne.n	8002182 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002160:	881a      	ldrh	r2, [r3, #0]
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216c:	1c9a      	adds	r2, r3, #2
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002176:	b29b      	uxth	r3, r3
 8002178:	3b01      	subs	r3, #1
 800217a:	b29a      	uxth	r2, r3
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	86da      	strh	r2, [r3, #54]	; 0x36
 8002180:	e011      	b.n	80021a6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002182:	f7fe fefb 	bl	8000f7c <HAL_GetTick>
 8002186:	4602      	mov	r2, r0
 8002188:	69bb      	ldr	r3, [r7, #24]
 800218a:	1ad3      	subs	r3, r2, r3
 800218c:	683a      	ldr	r2, [r7, #0]
 800218e:	429a      	cmp	r2, r3
 8002190:	d803      	bhi.n	800219a <HAL_SPI_Transmit+0x168>
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002198:	d102      	bne.n	80021a0 <HAL_SPI_Transmit+0x16e>
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d102      	bne.n	80021a6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80021a0:	2303      	movs	r3, #3
 80021a2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80021a4:	e074      	b.n	8002290 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80021aa:	b29b      	uxth	r3, r3
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d1ce      	bne.n	800214e <HAL_SPI_Transmit+0x11c>
 80021b0:	e04c      	b.n	800224c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d002      	beq.n	80021c0 <HAL_SPI_Transmit+0x18e>
 80021ba:	8afb      	ldrh	r3, [r7, #22]
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d140      	bne.n	8002242 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	330c      	adds	r3, #12
 80021ca:	7812      	ldrb	r2, [r2, #0]
 80021cc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d2:	1c5a      	adds	r2, r3, #1
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80021dc:	b29b      	uxth	r3, r3
 80021de:	3b01      	subs	r3, #1
 80021e0:	b29a      	uxth	r2, r3
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80021e6:	e02c      	b.n	8002242 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	f003 0302 	and.w	r3, r3, #2
 80021f2:	2b02      	cmp	r3, #2
 80021f4:	d113      	bne.n	800221e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	330c      	adds	r3, #12
 8002200:	7812      	ldrb	r2, [r2, #0]
 8002202:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002208:	1c5a      	adds	r2, r3, #1
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002212:	b29b      	uxth	r3, r3
 8002214:	3b01      	subs	r3, #1
 8002216:	b29a      	uxth	r2, r3
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	86da      	strh	r2, [r3, #54]	; 0x36
 800221c:	e011      	b.n	8002242 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800221e:	f7fe fead 	bl	8000f7c <HAL_GetTick>
 8002222:	4602      	mov	r2, r0
 8002224:	69bb      	ldr	r3, [r7, #24]
 8002226:	1ad3      	subs	r3, r2, r3
 8002228:	683a      	ldr	r2, [r7, #0]
 800222a:	429a      	cmp	r2, r3
 800222c:	d803      	bhi.n	8002236 <HAL_SPI_Transmit+0x204>
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002234:	d102      	bne.n	800223c <HAL_SPI_Transmit+0x20a>
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d102      	bne.n	8002242 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800223c:	2303      	movs	r3, #3
 800223e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002240:	e026      	b.n	8002290 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002246:	b29b      	uxth	r3, r3
 8002248:	2b00      	cmp	r3, #0
 800224a:	d1cd      	bne.n	80021e8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800224c:	69ba      	ldr	r2, [r7, #24]
 800224e:	6839      	ldr	r1, [r7, #0]
 8002250:	68f8      	ldr	r0, [r7, #12]
 8002252:	f000 fbcb 	bl	80029ec <SPI_EndRxTxTransaction>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d002      	beq.n	8002262 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	2220      	movs	r2, #32
 8002260:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d10a      	bne.n	8002280 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800226a:	2300      	movs	r3, #0
 800226c:	613b      	str	r3, [r7, #16]
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	68db      	ldr	r3, [r3, #12]
 8002274:	613b      	str	r3, [r7, #16]
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	613b      	str	r3, [r7, #16]
 800227e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002284:	2b00      	cmp	r3, #0
 8002286:	d002      	beq.n	800228e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	77fb      	strb	r3, [r7, #31]
 800228c:	e000      	b.n	8002290 <HAL_SPI_Transmit+0x25e>
  }

error:
 800228e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2201      	movs	r2, #1
 8002294:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	2200      	movs	r2, #0
 800229c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80022a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3720      	adds	r7, #32
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}

080022aa <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022aa:	b580      	push	{r7, lr}
 80022ac:	b088      	sub	sp, #32
 80022ae:	af02      	add	r7, sp, #8
 80022b0:	60f8      	str	r0, [r7, #12]
 80022b2:	60b9      	str	r1, [r7, #8]
 80022b4:	603b      	str	r3, [r7, #0]
 80022b6:	4613      	mov	r3, r2
 80022b8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80022ba:	2300      	movs	r3, #0
 80022bc:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80022c6:	d112      	bne.n	80022ee <HAL_SPI_Receive+0x44>
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d10e      	bne.n	80022ee <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2204      	movs	r2, #4
 80022d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80022d8:	88fa      	ldrh	r2, [r7, #6]
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	9300      	str	r3, [sp, #0]
 80022de:	4613      	mov	r3, r2
 80022e0:	68ba      	ldr	r2, [r7, #8]
 80022e2:	68b9      	ldr	r1, [r7, #8]
 80022e4:	68f8      	ldr	r0, [r7, #12]
 80022e6:	f000 f8f1 	bl	80024cc <HAL_SPI_TransmitReceive>
 80022ea:	4603      	mov	r3, r0
 80022ec:	e0ea      	b.n	80024c4 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d101      	bne.n	80022fc <HAL_SPI_Receive+0x52>
 80022f8:	2302      	movs	r3, #2
 80022fa:	e0e3      	b.n	80024c4 <HAL_SPI_Receive+0x21a>
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	2201      	movs	r2, #1
 8002300:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002304:	f7fe fe3a 	bl	8000f7c <HAL_GetTick>
 8002308:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002310:	b2db      	uxtb	r3, r3
 8002312:	2b01      	cmp	r3, #1
 8002314:	d002      	beq.n	800231c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8002316:	2302      	movs	r3, #2
 8002318:	75fb      	strb	r3, [r7, #23]
    goto error;
 800231a:	e0ca      	b.n	80024b2 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d002      	beq.n	8002328 <HAL_SPI_Receive+0x7e>
 8002322:	88fb      	ldrh	r3, [r7, #6]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d102      	bne.n	800232e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800232c:	e0c1      	b.n	80024b2 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	2204      	movs	r2, #4
 8002332:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2200      	movs	r2, #0
 800233a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	68ba      	ldr	r2, [r7, #8]
 8002340:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	88fa      	ldrh	r2, [r7, #6]
 8002346:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	88fa      	ldrh	r2, [r7, #6]
 800234c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	2200      	movs	r2, #0
 8002352:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2200      	movs	r2, #0
 8002358:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	2200      	movs	r2, #0
 800235e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	2200      	movs	r2, #0
 8002364:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2200      	movs	r2, #0
 800236a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002374:	d10f      	bne.n	8002396 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002384:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002394:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023a0:	2b40      	cmp	r3, #64	; 0x40
 80023a2:	d007      	beq.n	80023b4 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80023b2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d162      	bne.n	8002482 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80023bc:	e02e      	b.n	800241c <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	f003 0301 	and.w	r3, r3, #1
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d115      	bne.n	80023f8 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f103 020c 	add.w	r2, r3, #12
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023d8:	7812      	ldrb	r2, [r2, #0]
 80023da:	b2d2      	uxtb	r2, r2
 80023dc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023e2:	1c5a      	adds	r2, r3, #1
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80023ec:	b29b      	uxth	r3, r3
 80023ee:	3b01      	subs	r3, #1
 80023f0:	b29a      	uxth	r2, r3
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80023f6:	e011      	b.n	800241c <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80023f8:	f7fe fdc0 	bl	8000f7c <HAL_GetTick>
 80023fc:	4602      	mov	r2, r0
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	683a      	ldr	r2, [r7, #0]
 8002404:	429a      	cmp	r2, r3
 8002406:	d803      	bhi.n	8002410 <HAL_SPI_Receive+0x166>
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800240e:	d102      	bne.n	8002416 <HAL_SPI_Receive+0x16c>
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d102      	bne.n	800241c <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8002416:	2303      	movs	r3, #3
 8002418:	75fb      	strb	r3, [r7, #23]
          goto error;
 800241a:	e04a      	b.n	80024b2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002420:	b29b      	uxth	r3, r3
 8002422:	2b00      	cmp	r3, #0
 8002424:	d1cb      	bne.n	80023be <HAL_SPI_Receive+0x114>
 8002426:	e031      	b.n	800248c <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	f003 0301 	and.w	r3, r3, #1
 8002432:	2b01      	cmp	r3, #1
 8002434:	d113      	bne.n	800245e <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	68da      	ldr	r2, [r3, #12]
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002440:	b292      	uxth	r2, r2
 8002442:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002448:	1c9a      	adds	r2, r3, #2
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002452:	b29b      	uxth	r3, r3
 8002454:	3b01      	subs	r3, #1
 8002456:	b29a      	uxth	r2, r3
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800245c:	e011      	b.n	8002482 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800245e:	f7fe fd8d 	bl	8000f7c <HAL_GetTick>
 8002462:	4602      	mov	r2, r0
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	1ad3      	subs	r3, r2, r3
 8002468:	683a      	ldr	r2, [r7, #0]
 800246a:	429a      	cmp	r2, r3
 800246c:	d803      	bhi.n	8002476 <HAL_SPI_Receive+0x1cc>
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002474:	d102      	bne.n	800247c <HAL_SPI_Receive+0x1d2>
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d102      	bne.n	8002482 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800247c:	2303      	movs	r3, #3
 800247e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002480:	e017      	b.n	80024b2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002486:	b29b      	uxth	r3, r3
 8002488:	2b00      	cmp	r3, #0
 800248a:	d1cd      	bne.n	8002428 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800248c:	693a      	ldr	r2, [r7, #16]
 800248e:	6839      	ldr	r1, [r7, #0]
 8002490:	68f8      	ldr	r0, [r7, #12]
 8002492:	f000 fa45 	bl	8002920 <SPI_EndRxTransaction>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d002      	beq.n	80024a2 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	2220      	movs	r2, #32
 80024a0:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d002      	beq.n	80024b0 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	75fb      	strb	r3, [r7, #23]
 80024ae:	e000      	b.n	80024b2 <HAL_SPI_Receive+0x208>
  }

error :
 80024b0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2201      	movs	r2, #1
 80024b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	2200      	movs	r2, #0
 80024be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80024c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3718      	adds	r7, #24
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}

080024cc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b08c      	sub	sp, #48	; 0x30
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	60f8      	str	r0, [r7, #12]
 80024d4:	60b9      	str	r1, [r7, #8]
 80024d6:	607a      	str	r2, [r7, #4]
 80024d8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80024da:	2301      	movs	r3, #1
 80024dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80024de:	2300      	movs	r3, #0
 80024e0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80024ea:	2b01      	cmp	r3, #1
 80024ec:	d101      	bne.n	80024f2 <HAL_SPI_TransmitReceive+0x26>
 80024ee:	2302      	movs	r3, #2
 80024f0:	e18a      	b.n	8002808 <HAL_SPI_TransmitReceive+0x33c>
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	2201      	movs	r2, #1
 80024f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80024fa:	f7fe fd3f 	bl	8000f7c <HAL_GetTick>
 80024fe:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002506:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002510:	887b      	ldrh	r3, [r7, #2]
 8002512:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002514:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002518:	2b01      	cmp	r3, #1
 800251a:	d00f      	beq.n	800253c <HAL_SPI_TransmitReceive+0x70>
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002522:	d107      	bne.n	8002534 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d103      	bne.n	8002534 <HAL_SPI_TransmitReceive+0x68>
 800252c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002530:	2b04      	cmp	r3, #4
 8002532:	d003      	beq.n	800253c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002534:	2302      	movs	r3, #2
 8002536:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800253a:	e15b      	b.n	80027f4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d005      	beq.n	800254e <HAL_SPI_TransmitReceive+0x82>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d002      	beq.n	800254e <HAL_SPI_TransmitReceive+0x82>
 8002548:	887b      	ldrh	r3, [r7, #2]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d103      	bne.n	8002556 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002554:	e14e      	b.n	80027f4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800255c:	b2db      	uxtb	r3, r3
 800255e:	2b04      	cmp	r3, #4
 8002560:	d003      	beq.n	800256a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2205      	movs	r2, #5
 8002566:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2200      	movs	r2, #0
 800256e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	687a      	ldr	r2, [r7, #4]
 8002574:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	887a      	ldrh	r2, [r7, #2]
 800257a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	887a      	ldrh	r2, [r7, #2]
 8002580:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	68ba      	ldr	r2, [r7, #8]
 8002586:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	887a      	ldrh	r2, [r7, #2]
 800258c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	887a      	ldrh	r2, [r7, #2]
 8002592:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2200      	movs	r2, #0
 8002598:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2200      	movs	r2, #0
 800259e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025aa:	2b40      	cmp	r3, #64	; 0x40
 80025ac:	d007      	beq.n	80025be <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80025bc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80025c6:	d178      	bne.n	80026ba <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d002      	beq.n	80025d6 <HAL_SPI_TransmitReceive+0x10a>
 80025d0:	8b7b      	ldrh	r3, [r7, #26]
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d166      	bne.n	80026a4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025da:	881a      	ldrh	r2, [r3, #0]
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e6:	1c9a      	adds	r2, r3, #2
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80025f0:	b29b      	uxth	r3, r3
 80025f2:	3b01      	subs	r3, #1
 80025f4:	b29a      	uxth	r2, r3
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80025fa:	e053      	b.n	80026a4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	f003 0302 	and.w	r3, r3, #2
 8002606:	2b02      	cmp	r3, #2
 8002608:	d11b      	bne.n	8002642 <HAL_SPI_TransmitReceive+0x176>
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800260e:	b29b      	uxth	r3, r3
 8002610:	2b00      	cmp	r3, #0
 8002612:	d016      	beq.n	8002642 <HAL_SPI_TransmitReceive+0x176>
 8002614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002616:	2b01      	cmp	r3, #1
 8002618:	d113      	bne.n	8002642 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261e:	881a      	ldrh	r2, [r3, #0]
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800262a:	1c9a      	adds	r2, r3, #2
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002634:	b29b      	uxth	r3, r3
 8002636:	3b01      	subs	r3, #1
 8002638:	b29a      	uxth	r2, r3
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800263e:	2300      	movs	r3, #0
 8002640:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	f003 0301 	and.w	r3, r3, #1
 800264c:	2b01      	cmp	r3, #1
 800264e:	d119      	bne.n	8002684 <HAL_SPI_TransmitReceive+0x1b8>
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002654:	b29b      	uxth	r3, r3
 8002656:	2b00      	cmp	r3, #0
 8002658:	d014      	beq.n	8002684 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	68da      	ldr	r2, [r3, #12]
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002664:	b292      	uxth	r2, r2
 8002666:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800266c:	1c9a      	adds	r2, r3, #2
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002676:	b29b      	uxth	r3, r3
 8002678:	3b01      	subs	r3, #1
 800267a:	b29a      	uxth	r2, r3
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002680:	2301      	movs	r3, #1
 8002682:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002684:	f7fe fc7a 	bl	8000f7c <HAL_GetTick>
 8002688:	4602      	mov	r2, r0
 800268a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002690:	429a      	cmp	r2, r3
 8002692:	d807      	bhi.n	80026a4 <HAL_SPI_TransmitReceive+0x1d8>
 8002694:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002696:	f1b3 3fff 	cmp.w	r3, #4294967295
 800269a:	d003      	beq.n	80026a4 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80026a2:	e0a7      	b.n	80027f4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80026a8:	b29b      	uxth	r3, r3
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d1a6      	bne.n	80025fc <HAL_SPI_TransmitReceive+0x130>
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026b2:	b29b      	uxth	r3, r3
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d1a1      	bne.n	80025fc <HAL_SPI_TransmitReceive+0x130>
 80026b8:	e07c      	b.n	80027b4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d002      	beq.n	80026c8 <HAL_SPI_TransmitReceive+0x1fc>
 80026c2:	8b7b      	ldrh	r3, [r7, #26]
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d16b      	bne.n	80027a0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	330c      	adds	r3, #12
 80026d2:	7812      	ldrb	r2, [r2, #0]
 80026d4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026da:	1c5a      	adds	r2, r3, #1
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80026e4:	b29b      	uxth	r3, r3
 80026e6:	3b01      	subs	r3, #1
 80026e8:	b29a      	uxth	r2, r3
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80026ee:	e057      	b.n	80027a0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	f003 0302 	and.w	r3, r3, #2
 80026fa:	2b02      	cmp	r3, #2
 80026fc:	d11c      	bne.n	8002738 <HAL_SPI_TransmitReceive+0x26c>
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002702:	b29b      	uxth	r3, r3
 8002704:	2b00      	cmp	r3, #0
 8002706:	d017      	beq.n	8002738 <HAL_SPI_TransmitReceive+0x26c>
 8002708:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800270a:	2b01      	cmp	r3, #1
 800270c:	d114      	bne.n	8002738 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	330c      	adds	r3, #12
 8002718:	7812      	ldrb	r2, [r2, #0]
 800271a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002720:	1c5a      	adds	r2, r3, #1
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800272a:	b29b      	uxth	r3, r3
 800272c:	3b01      	subs	r3, #1
 800272e:	b29a      	uxth	r2, r3
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002734:	2300      	movs	r3, #0
 8002736:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	f003 0301 	and.w	r3, r3, #1
 8002742:	2b01      	cmp	r3, #1
 8002744:	d119      	bne.n	800277a <HAL_SPI_TransmitReceive+0x2ae>
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800274a:	b29b      	uxth	r3, r3
 800274c:	2b00      	cmp	r3, #0
 800274e:	d014      	beq.n	800277a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	68da      	ldr	r2, [r3, #12]
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800275a:	b2d2      	uxtb	r2, r2
 800275c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002762:	1c5a      	adds	r2, r3, #1
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800276c:	b29b      	uxth	r3, r3
 800276e:	3b01      	subs	r3, #1
 8002770:	b29a      	uxth	r2, r3
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002776:	2301      	movs	r3, #1
 8002778:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800277a:	f7fe fbff 	bl	8000f7c <HAL_GetTick>
 800277e:	4602      	mov	r2, r0
 8002780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002786:	429a      	cmp	r2, r3
 8002788:	d803      	bhi.n	8002792 <HAL_SPI_TransmitReceive+0x2c6>
 800278a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800278c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002790:	d102      	bne.n	8002798 <HAL_SPI_TransmitReceive+0x2cc>
 8002792:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002794:	2b00      	cmp	r3, #0
 8002796:	d103      	bne.n	80027a0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8002798:	2303      	movs	r3, #3
 800279a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800279e:	e029      	b.n	80027f4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d1a2      	bne.n	80026f0 <HAL_SPI_TransmitReceive+0x224>
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80027ae:	b29b      	uxth	r3, r3
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d19d      	bne.n	80026f0 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80027b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027b6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80027b8:	68f8      	ldr	r0, [r7, #12]
 80027ba:	f000 f917 	bl	80029ec <SPI_EndRxTxTransaction>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d006      	beq.n	80027d2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2220      	movs	r2, #32
 80027ce:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80027d0:	e010      	b.n	80027f4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d10b      	bne.n	80027f2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80027da:	2300      	movs	r3, #0
 80027dc:	617b      	str	r3, [r7, #20]
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	68db      	ldr	r3, [r3, #12]
 80027e4:	617b      	str	r3, [r7, #20]
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	617b      	str	r3, [r7, #20]
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	e000      	b.n	80027f4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80027f2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	2201      	movs	r2, #1
 80027f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	2200      	movs	r2, #0
 8002800:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002804:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002808:	4618      	mov	r0, r3
 800280a:	3730      	adds	r7, #48	; 0x30
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}

08002810 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b088      	sub	sp, #32
 8002814:	af00      	add	r7, sp, #0
 8002816:	60f8      	str	r0, [r7, #12]
 8002818:	60b9      	str	r1, [r7, #8]
 800281a:	603b      	str	r3, [r7, #0]
 800281c:	4613      	mov	r3, r2
 800281e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002820:	f7fe fbac 	bl	8000f7c <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002828:	1a9b      	subs	r3, r3, r2
 800282a:	683a      	ldr	r2, [r7, #0]
 800282c:	4413      	add	r3, r2
 800282e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002830:	f7fe fba4 	bl	8000f7c <HAL_GetTick>
 8002834:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002836:	4b39      	ldr	r3, [pc, #228]	; (800291c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	015b      	lsls	r3, r3, #5
 800283c:	0d1b      	lsrs	r3, r3, #20
 800283e:	69fa      	ldr	r2, [r7, #28]
 8002840:	fb02 f303 	mul.w	r3, r2, r3
 8002844:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002846:	e054      	b.n	80028f2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800284e:	d050      	beq.n	80028f2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002850:	f7fe fb94 	bl	8000f7c <HAL_GetTick>
 8002854:	4602      	mov	r2, r0
 8002856:	69bb      	ldr	r3, [r7, #24]
 8002858:	1ad3      	subs	r3, r2, r3
 800285a:	69fa      	ldr	r2, [r7, #28]
 800285c:	429a      	cmp	r2, r3
 800285e:	d902      	bls.n	8002866 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002860:	69fb      	ldr	r3, [r7, #28]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d13d      	bne.n	80028e2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	685a      	ldr	r2, [r3, #4]
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002874:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800287e:	d111      	bne.n	80028a4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002888:	d004      	beq.n	8002894 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002892:	d107      	bne.n	80028a4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80028a2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028ac:	d10f      	bne.n	80028ce <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80028bc:	601a      	str	r2, [r3, #0]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80028cc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2201      	movs	r2, #1
 80028d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2200      	movs	r2, #0
 80028da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	e017      	b.n	8002912 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d101      	bne.n	80028ec <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80028e8:	2300      	movs	r3, #0
 80028ea:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	3b01      	subs	r3, #1
 80028f0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	689a      	ldr	r2, [r3, #8]
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	4013      	ands	r3, r2
 80028fc:	68ba      	ldr	r2, [r7, #8]
 80028fe:	429a      	cmp	r2, r3
 8002900:	bf0c      	ite	eq
 8002902:	2301      	moveq	r3, #1
 8002904:	2300      	movne	r3, #0
 8002906:	b2db      	uxtb	r3, r3
 8002908:	461a      	mov	r2, r3
 800290a:	79fb      	ldrb	r3, [r7, #7]
 800290c:	429a      	cmp	r2, r3
 800290e:	d19b      	bne.n	8002848 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002910:	2300      	movs	r3, #0
}
 8002912:	4618      	mov	r0, r3
 8002914:	3720      	adds	r7, #32
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	20000008 	.word	0x20000008

08002920 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b086      	sub	sp, #24
 8002924:	af02      	add	r7, sp, #8
 8002926:	60f8      	str	r0, [r7, #12]
 8002928:	60b9      	str	r1, [r7, #8]
 800292a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002934:	d111      	bne.n	800295a <SPI_EndRxTransaction+0x3a>
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800293e:	d004      	beq.n	800294a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002948:	d107      	bne.n	800295a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002958:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002962:	d12a      	bne.n	80029ba <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800296c:	d012      	beq.n	8002994 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	9300      	str	r3, [sp, #0]
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	2200      	movs	r2, #0
 8002976:	2180      	movs	r1, #128	; 0x80
 8002978:	68f8      	ldr	r0, [r7, #12]
 800297a:	f7ff ff49 	bl	8002810 <SPI_WaitFlagStateUntilTimeout>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d02d      	beq.n	80029e0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002988:	f043 0220 	orr.w	r2, r3, #32
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002990:	2303      	movs	r3, #3
 8002992:	e026      	b.n	80029e2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	9300      	str	r3, [sp, #0]
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	2200      	movs	r2, #0
 800299c:	2101      	movs	r1, #1
 800299e:	68f8      	ldr	r0, [r7, #12]
 80029a0:	f7ff ff36 	bl	8002810 <SPI_WaitFlagStateUntilTimeout>
 80029a4:	4603      	mov	r3, r0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d01a      	beq.n	80029e0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029ae:	f043 0220 	orr.w	r2, r3, #32
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80029b6:	2303      	movs	r3, #3
 80029b8:	e013      	b.n	80029e2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	9300      	str	r3, [sp, #0]
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	2200      	movs	r2, #0
 80029c2:	2101      	movs	r1, #1
 80029c4:	68f8      	ldr	r0, [r7, #12]
 80029c6:	f7ff ff23 	bl	8002810 <SPI_WaitFlagStateUntilTimeout>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d007      	beq.n	80029e0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029d4:	f043 0220 	orr.w	r2, r3, #32
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80029dc:	2303      	movs	r3, #3
 80029de:	e000      	b.n	80029e2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80029e0:	2300      	movs	r3, #0
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3710      	adds	r7, #16
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
	...

080029ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b088      	sub	sp, #32
 80029f0:	af02      	add	r7, sp, #8
 80029f2:	60f8      	str	r0, [r7, #12]
 80029f4:	60b9      	str	r1, [r7, #8]
 80029f6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80029f8:	4b1b      	ldr	r3, [pc, #108]	; (8002a68 <SPI_EndRxTxTransaction+0x7c>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a1b      	ldr	r2, [pc, #108]	; (8002a6c <SPI_EndRxTxTransaction+0x80>)
 80029fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002a02:	0d5b      	lsrs	r3, r3, #21
 8002a04:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002a08:	fb02 f303 	mul.w	r3, r2, r3
 8002a0c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002a16:	d112      	bne.n	8002a3e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	9300      	str	r3, [sp, #0]
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	2180      	movs	r1, #128	; 0x80
 8002a22:	68f8      	ldr	r0, [r7, #12]
 8002a24:	f7ff fef4 	bl	8002810 <SPI_WaitFlagStateUntilTimeout>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d016      	beq.n	8002a5c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a32:	f043 0220 	orr.w	r2, r3, #32
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e00f      	b.n	8002a5e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d00a      	beq.n	8002a5a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	3b01      	subs	r3, #1
 8002a48:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a54:	2b80      	cmp	r3, #128	; 0x80
 8002a56:	d0f2      	beq.n	8002a3e <SPI_EndRxTxTransaction+0x52>
 8002a58:	e000      	b.n	8002a5c <SPI_EndRxTxTransaction+0x70>
        break;
 8002a5a:	bf00      	nop
  }

  return HAL_OK;
 8002a5c:	2300      	movs	r3, #0
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3718      	adds	r7, #24
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	20000008 	.word	0x20000008
 8002a6c:	165e9f81 	.word	0x165e9f81

08002a70 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d101      	bne.n	8002a82 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e041      	b.n	8002b06 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d106      	bne.n	8002a9c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2200      	movs	r2, #0
 8002a92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f002 f9aa 	bl	8004df0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2202      	movs	r2, #2
 8002aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	3304      	adds	r3, #4
 8002aac:	4619      	mov	r1, r3
 8002aae:	4610      	mov	r0, r2
 8002ab0:	f000 f9a0 	bl	8002df4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2201      	movs	r2, #1
 8002ac0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2201      	movs	r2, #1
 8002ad0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2201      	movs	r2, #1
 8002af0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b04:	2300      	movs	r3, #0
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3708      	adds	r7, #8
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
	...

08002b10 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d109      	bne.n	8002b34 <HAL_TIM_PWM_Start+0x24>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	2b01      	cmp	r3, #1
 8002b2a:	bf14      	ite	ne
 8002b2c:	2301      	movne	r3, #1
 8002b2e:	2300      	moveq	r3, #0
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	e022      	b.n	8002b7a <HAL_TIM_PWM_Start+0x6a>
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	2b04      	cmp	r3, #4
 8002b38:	d109      	bne.n	8002b4e <HAL_TIM_PWM_Start+0x3e>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	bf14      	ite	ne
 8002b46:	2301      	movne	r3, #1
 8002b48:	2300      	moveq	r3, #0
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	e015      	b.n	8002b7a <HAL_TIM_PWM_Start+0x6a>
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	2b08      	cmp	r3, #8
 8002b52:	d109      	bne.n	8002b68 <HAL_TIM_PWM_Start+0x58>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002b5a:	b2db      	uxtb	r3, r3
 8002b5c:	2b01      	cmp	r3, #1
 8002b5e:	bf14      	ite	ne
 8002b60:	2301      	movne	r3, #1
 8002b62:	2300      	moveq	r3, #0
 8002b64:	b2db      	uxtb	r3, r3
 8002b66:	e008      	b.n	8002b7a <HAL_TIM_PWM_Start+0x6a>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	bf14      	ite	ne
 8002b74:	2301      	movne	r3, #1
 8002b76:	2300      	moveq	r3, #0
 8002b78:	b2db      	uxtb	r3, r3
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d001      	beq.n	8002b82 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e068      	b.n	8002c54 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d104      	bne.n	8002b92 <HAL_TIM_PWM_Start+0x82>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2202      	movs	r2, #2
 8002b8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b90:	e013      	b.n	8002bba <HAL_TIM_PWM_Start+0xaa>
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	2b04      	cmp	r3, #4
 8002b96:	d104      	bne.n	8002ba2 <HAL_TIM_PWM_Start+0x92>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2202      	movs	r2, #2
 8002b9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ba0:	e00b      	b.n	8002bba <HAL_TIM_PWM_Start+0xaa>
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	2b08      	cmp	r3, #8
 8002ba6:	d104      	bne.n	8002bb2 <HAL_TIM_PWM_Start+0xa2>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2202      	movs	r2, #2
 8002bac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002bb0:	e003      	b.n	8002bba <HAL_TIM_PWM_Start+0xaa>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2202      	movs	r2, #2
 8002bb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	6839      	ldr	r1, [r7, #0]
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f000 fb22 	bl	800320c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a23      	ldr	r2, [pc, #140]	; (8002c5c <HAL_TIM_PWM_Start+0x14c>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d107      	bne.n	8002be2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002be0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a1d      	ldr	r2, [pc, #116]	; (8002c5c <HAL_TIM_PWM_Start+0x14c>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d018      	beq.n	8002c1e <HAL_TIM_PWM_Start+0x10e>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bf4:	d013      	beq.n	8002c1e <HAL_TIM_PWM_Start+0x10e>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a19      	ldr	r2, [pc, #100]	; (8002c60 <HAL_TIM_PWM_Start+0x150>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d00e      	beq.n	8002c1e <HAL_TIM_PWM_Start+0x10e>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a17      	ldr	r2, [pc, #92]	; (8002c64 <HAL_TIM_PWM_Start+0x154>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d009      	beq.n	8002c1e <HAL_TIM_PWM_Start+0x10e>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a16      	ldr	r2, [pc, #88]	; (8002c68 <HAL_TIM_PWM_Start+0x158>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d004      	beq.n	8002c1e <HAL_TIM_PWM_Start+0x10e>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a14      	ldr	r2, [pc, #80]	; (8002c6c <HAL_TIM_PWM_Start+0x15c>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d111      	bne.n	8002c42 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	f003 0307 	and.w	r3, r3, #7
 8002c28:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2b06      	cmp	r3, #6
 8002c2e:	d010      	beq.n	8002c52 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f042 0201 	orr.w	r2, r2, #1
 8002c3e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c40:	e007      	b.n	8002c52 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f042 0201 	orr.w	r2, r2, #1
 8002c50:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c52:	2300      	movs	r3, #0
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	3710      	adds	r7, #16
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	40010000 	.word	0x40010000
 8002c60:	40000400 	.word	0x40000400
 8002c64:	40000800 	.word	0x40000800
 8002c68:	40000c00 	.word	0x40000c00
 8002c6c:	40014000 	.word	0x40014000

08002c70 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b086      	sub	sp, #24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d101      	bne.n	8002c8e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002c8a:	2302      	movs	r3, #2
 8002c8c:	e0ae      	b.n	8002dec <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2201      	movs	r2, #1
 8002c92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2b0c      	cmp	r3, #12
 8002c9a:	f200 809f 	bhi.w	8002ddc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002c9e:	a201      	add	r2, pc, #4	; (adr r2, 8002ca4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ca4:	08002cd9 	.word	0x08002cd9
 8002ca8:	08002ddd 	.word	0x08002ddd
 8002cac:	08002ddd 	.word	0x08002ddd
 8002cb0:	08002ddd 	.word	0x08002ddd
 8002cb4:	08002d19 	.word	0x08002d19
 8002cb8:	08002ddd 	.word	0x08002ddd
 8002cbc:	08002ddd 	.word	0x08002ddd
 8002cc0:	08002ddd 	.word	0x08002ddd
 8002cc4:	08002d5b 	.word	0x08002d5b
 8002cc8:	08002ddd 	.word	0x08002ddd
 8002ccc:	08002ddd 	.word	0x08002ddd
 8002cd0:	08002ddd 	.word	0x08002ddd
 8002cd4:	08002d9b 	.word	0x08002d9b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	68b9      	ldr	r1, [r7, #8]
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f000 f908 	bl	8002ef4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	699a      	ldr	r2, [r3, #24]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f042 0208 	orr.w	r2, r2, #8
 8002cf2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	699a      	ldr	r2, [r3, #24]
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f022 0204 	bic.w	r2, r2, #4
 8002d02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	6999      	ldr	r1, [r3, #24]
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	691a      	ldr	r2, [r3, #16]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	430a      	orrs	r2, r1
 8002d14:	619a      	str	r2, [r3, #24]
      break;
 8002d16:	e064      	b.n	8002de2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	68b9      	ldr	r1, [r7, #8]
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f000 f94e 	bl	8002fc0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	699a      	ldr	r2, [r3, #24]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	699a      	ldr	r2, [r3, #24]
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	6999      	ldr	r1, [r3, #24]
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	691b      	ldr	r3, [r3, #16]
 8002d4e:	021a      	lsls	r2, r3, #8
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	430a      	orrs	r2, r1
 8002d56:	619a      	str	r2, [r3, #24]
      break;
 8002d58:	e043      	b.n	8002de2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	68b9      	ldr	r1, [r7, #8]
 8002d60:	4618      	mov	r0, r3
 8002d62:	f000 f999 	bl	8003098 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	69da      	ldr	r2, [r3, #28]
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f042 0208 	orr.w	r2, r2, #8
 8002d74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	69da      	ldr	r2, [r3, #28]
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f022 0204 	bic.w	r2, r2, #4
 8002d84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	69d9      	ldr	r1, [r3, #28]
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	691a      	ldr	r2, [r3, #16]
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	430a      	orrs	r2, r1
 8002d96:	61da      	str	r2, [r3, #28]
      break;
 8002d98:	e023      	b.n	8002de2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	68b9      	ldr	r1, [r7, #8]
 8002da0:	4618      	mov	r0, r3
 8002da2:	f000 f9e3 	bl	800316c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	69da      	ldr	r2, [r3, #28]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002db4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	69da      	ldr	r2, [r3, #28]
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002dc4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	69d9      	ldr	r1, [r3, #28]
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	691b      	ldr	r3, [r3, #16]
 8002dd0:	021a      	lsls	r2, r3, #8
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	430a      	orrs	r2, r1
 8002dd8:	61da      	str	r2, [r3, #28]
      break;
 8002dda:	e002      	b.n	8002de2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	75fb      	strb	r3, [r7, #23]
      break;
 8002de0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002dea:	7dfb      	ldrb	r3, [r7, #23]
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	3718      	adds	r7, #24
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}

08002df4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b085      	sub	sp, #20
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	4a34      	ldr	r2, [pc, #208]	; (8002ed8 <TIM_Base_SetConfig+0xe4>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d00f      	beq.n	8002e2c <TIM_Base_SetConfig+0x38>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e12:	d00b      	beq.n	8002e2c <TIM_Base_SetConfig+0x38>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	4a31      	ldr	r2, [pc, #196]	; (8002edc <TIM_Base_SetConfig+0xe8>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d007      	beq.n	8002e2c <TIM_Base_SetConfig+0x38>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	4a30      	ldr	r2, [pc, #192]	; (8002ee0 <TIM_Base_SetConfig+0xec>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d003      	beq.n	8002e2c <TIM_Base_SetConfig+0x38>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	4a2f      	ldr	r2, [pc, #188]	; (8002ee4 <TIM_Base_SetConfig+0xf0>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d108      	bne.n	8002e3e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	68fa      	ldr	r2, [r7, #12]
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	4a25      	ldr	r2, [pc, #148]	; (8002ed8 <TIM_Base_SetConfig+0xe4>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d01b      	beq.n	8002e7e <TIM_Base_SetConfig+0x8a>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e4c:	d017      	beq.n	8002e7e <TIM_Base_SetConfig+0x8a>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	4a22      	ldr	r2, [pc, #136]	; (8002edc <TIM_Base_SetConfig+0xe8>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d013      	beq.n	8002e7e <TIM_Base_SetConfig+0x8a>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	4a21      	ldr	r2, [pc, #132]	; (8002ee0 <TIM_Base_SetConfig+0xec>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d00f      	beq.n	8002e7e <TIM_Base_SetConfig+0x8a>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	4a20      	ldr	r2, [pc, #128]	; (8002ee4 <TIM_Base_SetConfig+0xf0>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d00b      	beq.n	8002e7e <TIM_Base_SetConfig+0x8a>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	4a1f      	ldr	r2, [pc, #124]	; (8002ee8 <TIM_Base_SetConfig+0xf4>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d007      	beq.n	8002e7e <TIM_Base_SetConfig+0x8a>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4a1e      	ldr	r2, [pc, #120]	; (8002eec <TIM_Base_SetConfig+0xf8>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d003      	beq.n	8002e7e <TIM_Base_SetConfig+0x8a>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	4a1d      	ldr	r2, [pc, #116]	; (8002ef0 <TIM_Base_SetConfig+0xfc>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d108      	bne.n	8002e90 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	68db      	ldr	r3, [r3, #12]
 8002e8a:	68fa      	ldr	r2, [r7, #12]
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	695b      	ldr	r3, [r3, #20]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	68fa      	ldr	r2, [r7, #12]
 8002ea2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	689a      	ldr	r2, [r3, #8]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	4a08      	ldr	r2, [pc, #32]	; (8002ed8 <TIM_Base_SetConfig+0xe4>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d103      	bne.n	8002ec4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	691a      	ldr	r2, [r3, #16]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	615a      	str	r2, [r3, #20]
}
 8002eca:	bf00      	nop
 8002ecc:	3714      	adds	r7, #20
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr
 8002ed6:	bf00      	nop
 8002ed8:	40010000 	.word	0x40010000
 8002edc:	40000400 	.word	0x40000400
 8002ee0:	40000800 	.word	0x40000800
 8002ee4:	40000c00 	.word	0x40000c00
 8002ee8:	40014000 	.word	0x40014000
 8002eec:	40014400 	.word	0x40014400
 8002ef0:	40014800 	.word	0x40014800

08002ef4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b087      	sub	sp, #28
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6a1b      	ldr	r3, [r3, #32]
 8002f02:	f023 0201 	bic.w	r2, r3, #1
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6a1b      	ldr	r3, [r3, #32]
 8002f0e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	699b      	ldr	r3, [r3, #24]
 8002f1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	f023 0303 	bic.w	r3, r3, #3
 8002f2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	68fa      	ldr	r2, [r7, #12]
 8002f32:	4313      	orrs	r3, r2
 8002f34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	f023 0302 	bic.w	r3, r3, #2
 8002f3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	697a      	ldr	r2, [r7, #20]
 8002f44:	4313      	orrs	r3, r2
 8002f46:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	4a1c      	ldr	r2, [pc, #112]	; (8002fbc <TIM_OC1_SetConfig+0xc8>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d10c      	bne.n	8002f6a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	f023 0308 	bic.w	r3, r3, #8
 8002f56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	68db      	ldr	r3, [r3, #12]
 8002f5c:	697a      	ldr	r2, [r7, #20]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	f023 0304 	bic.w	r3, r3, #4
 8002f68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	4a13      	ldr	r2, [pc, #76]	; (8002fbc <TIM_OC1_SetConfig+0xc8>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d111      	bne.n	8002f96 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002f80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	695b      	ldr	r3, [r3, #20]
 8002f86:	693a      	ldr	r2, [r7, #16]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	699b      	ldr	r3, [r3, #24]
 8002f90:	693a      	ldr	r2, [r7, #16]
 8002f92:	4313      	orrs	r3, r2
 8002f94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	693a      	ldr	r2, [r7, #16]
 8002f9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	68fa      	ldr	r2, [r7, #12]
 8002fa0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	685a      	ldr	r2, [r3, #4]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	697a      	ldr	r2, [r7, #20]
 8002fae:	621a      	str	r2, [r3, #32]
}
 8002fb0:	bf00      	nop
 8002fb2:	371c      	adds	r7, #28
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr
 8002fbc:	40010000 	.word	0x40010000

08002fc0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b087      	sub	sp, #28
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6a1b      	ldr	r3, [r3, #32]
 8002fce:	f023 0210 	bic.w	r2, r3, #16
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6a1b      	ldr	r3, [r3, #32]
 8002fda:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	699b      	ldr	r3, [r3, #24]
 8002fe6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002fee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ff6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	021b      	lsls	r3, r3, #8
 8002ffe:	68fa      	ldr	r2, [r7, #12]
 8003000:	4313      	orrs	r3, r2
 8003002:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	f023 0320 	bic.w	r3, r3, #32
 800300a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	011b      	lsls	r3, r3, #4
 8003012:	697a      	ldr	r2, [r7, #20]
 8003014:	4313      	orrs	r3, r2
 8003016:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	4a1e      	ldr	r2, [pc, #120]	; (8003094 <TIM_OC2_SetConfig+0xd4>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d10d      	bne.n	800303c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003026:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	011b      	lsls	r3, r3, #4
 800302e:	697a      	ldr	r2, [r7, #20]
 8003030:	4313      	orrs	r3, r2
 8003032:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800303a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	4a15      	ldr	r2, [pc, #84]	; (8003094 <TIM_OC2_SetConfig+0xd4>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d113      	bne.n	800306c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800304a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003052:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	695b      	ldr	r3, [r3, #20]
 8003058:	009b      	lsls	r3, r3, #2
 800305a:	693a      	ldr	r2, [r7, #16]
 800305c:	4313      	orrs	r3, r2
 800305e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	699b      	ldr	r3, [r3, #24]
 8003064:	009b      	lsls	r3, r3, #2
 8003066:	693a      	ldr	r2, [r7, #16]
 8003068:	4313      	orrs	r3, r2
 800306a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	693a      	ldr	r2, [r7, #16]
 8003070:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	68fa      	ldr	r2, [r7, #12]
 8003076:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	685a      	ldr	r2, [r3, #4]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	697a      	ldr	r2, [r7, #20]
 8003084:	621a      	str	r2, [r3, #32]
}
 8003086:	bf00      	nop
 8003088:	371c      	adds	r7, #28
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop
 8003094:	40010000 	.word	0x40010000

08003098 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003098:	b480      	push	{r7}
 800309a:	b087      	sub	sp, #28
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
 80030a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6a1b      	ldr	r3, [r3, #32]
 80030a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6a1b      	ldr	r3, [r3, #32]
 80030b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	69db      	ldr	r3, [r3, #28]
 80030be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	f023 0303 	bic.w	r3, r3, #3
 80030ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	68fa      	ldr	r2, [r7, #12]
 80030d6:	4313      	orrs	r3, r2
 80030d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80030e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	021b      	lsls	r3, r3, #8
 80030e8:	697a      	ldr	r2, [r7, #20]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4a1d      	ldr	r2, [pc, #116]	; (8003168 <TIM_OC3_SetConfig+0xd0>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d10d      	bne.n	8003112 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80030fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	68db      	ldr	r3, [r3, #12]
 8003102:	021b      	lsls	r3, r3, #8
 8003104:	697a      	ldr	r2, [r7, #20]
 8003106:	4313      	orrs	r3, r2
 8003108:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003110:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4a14      	ldr	r2, [pc, #80]	; (8003168 <TIM_OC3_SetConfig+0xd0>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d113      	bne.n	8003142 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003120:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003128:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	695b      	ldr	r3, [r3, #20]
 800312e:	011b      	lsls	r3, r3, #4
 8003130:	693a      	ldr	r2, [r7, #16]
 8003132:	4313      	orrs	r3, r2
 8003134:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	699b      	ldr	r3, [r3, #24]
 800313a:	011b      	lsls	r3, r3, #4
 800313c:	693a      	ldr	r2, [r7, #16]
 800313e:	4313      	orrs	r3, r2
 8003140:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	693a      	ldr	r2, [r7, #16]
 8003146:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	68fa      	ldr	r2, [r7, #12]
 800314c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	685a      	ldr	r2, [r3, #4]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	697a      	ldr	r2, [r7, #20]
 800315a:	621a      	str	r2, [r3, #32]
}
 800315c:	bf00      	nop
 800315e:	371c      	adds	r7, #28
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr
 8003168:	40010000 	.word	0x40010000

0800316c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800316c:	b480      	push	{r7}
 800316e:	b087      	sub	sp, #28
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
 8003174:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6a1b      	ldr	r3, [r3, #32]
 800317a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6a1b      	ldr	r3, [r3, #32]
 8003186:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	69db      	ldr	r3, [r3, #28]
 8003192:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800319a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	021b      	lsls	r3, r3, #8
 80031aa:	68fa      	ldr	r2, [r7, #12]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80031b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	031b      	lsls	r3, r3, #12
 80031be:	693a      	ldr	r2, [r7, #16]
 80031c0:	4313      	orrs	r3, r2
 80031c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	4a10      	ldr	r2, [pc, #64]	; (8003208 <TIM_OC4_SetConfig+0x9c>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d109      	bne.n	80031e0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80031d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	695b      	ldr	r3, [r3, #20]
 80031d8:	019b      	lsls	r3, r3, #6
 80031da:	697a      	ldr	r2, [r7, #20]
 80031dc:	4313      	orrs	r3, r2
 80031de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	697a      	ldr	r2, [r7, #20]
 80031e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	68fa      	ldr	r2, [r7, #12]
 80031ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	685a      	ldr	r2, [r3, #4]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	693a      	ldr	r2, [r7, #16]
 80031f8:	621a      	str	r2, [r3, #32]
}
 80031fa:	bf00      	nop
 80031fc:	371c      	adds	r7, #28
 80031fe:	46bd      	mov	sp, r7
 8003200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003204:	4770      	bx	lr
 8003206:	bf00      	nop
 8003208:	40010000 	.word	0x40010000

0800320c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800320c:	b480      	push	{r7}
 800320e:	b087      	sub	sp, #28
 8003210:	af00      	add	r7, sp, #0
 8003212:	60f8      	str	r0, [r7, #12]
 8003214:	60b9      	str	r1, [r7, #8]
 8003216:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	f003 031f 	and.w	r3, r3, #31
 800321e:	2201      	movs	r2, #1
 8003220:	fa02 f303 	lsl.w	r3, r2, r3
 8003224:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	6a1a      	ldr	r2, [r3, #32]
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	43db      	mvns	r3, r3
 800322e:	401a      	ands	r2, r3
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6a1a      	ldr	r2, [r3, #32]
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	f003 031f 	and.w	r3, r3, #31
 800323e:	6879      	ldr	r1, [r7, #4]
 8003240:	fa01 f303 	lsl.w	r3, r1, r3
 8003244:	431a      	orrs	r2, r3
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	621a      	str	r2, [r3, #32]
}
 800324a:	bf00      	nop
 800324c:	371c      	adds	r7, #28
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
	...

08003258 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003258:	b480      	push	{r7}
 800325a:	b085      	sub	sp, #20
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003268:	2b01      	cmp	r3, #1
 800326a:	d101      	bne.n	8003270 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800326c:	2302      	movs	r3, #2
 800326e:	e050      	b.n	8003312 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2201      	movs	r2, #1
 8003274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2202      	movs	r2, #2
 800327c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003296:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	68fa      	ldr	r2, [r7, #12]
 800329e:	4313      	orrs	r3, r2
 80032a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	68fa      	ldr	r2, [r7, #12]
 80032a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a1c      	ldr	r2, [pc, #112]	; (8003320 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d018      	beq.n	80032e6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032bc:	d013      	beq.n	80032e6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a18      	ldr	r2, [pc, #96]	; (8003324 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d00e      	beq.n	80032e6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a16      	ldr	r2, [pc, #88]	; (8003328 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d009      	beq.n	80032e6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a15      	ldr	r2, [pc, #84]	; (800332c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d004      	beq.n	80032e6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a13      	ldr	r2, [pc, #76]	; (8003330 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d10c      	bne.n	8003300 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80032ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	68ba      	ldr	r2, [r7, #8]
 80032f4:	4313      	orrs	r3, r2
 80032f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	68ba      	ldr	r2, [r7, #8]
 80032fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2201      	movs	r2, #1
 8003304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2200      	movs	r2, #0
 800330c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003310:	2300      	movs	r3, #0
}
 8003312:	4618      	mov	r0, r3
 8003314:	3714      	adds	r7, #20
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr
 800331e:	bf00      	nop
 8003320:	40010000 	.word	0x40010000
 8003324:	40000400 	.word	0x40000400
 8003328:	40000800 	.word	0x40000800
 800332c:	40000c00 	.word	0x40000c00
 8003330:	40014000 	.word	0x40014000

08003334 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d101      	bne.n	8003346 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e03f      	b.n	80033c6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800334c:	b2db      	uxtb	r3, r3
 800334e:	2b00      	cmp	r3, #0
 8003350:	d106      	bne.n	8003360 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2200      	movs	r2, #0
 8003356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f001 fda0 	bl	8004ea0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2224      	movs	r2, #36	; 0x24
 8003364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	68da      	ldr	r2, [r3, #12]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003376:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	f000 fe1d 	bl	8003fb8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	691a      	ldr	r2, [r3, #16]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800338c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	695a      	ldr	r2, [r3, #20]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800339c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	68da      	ldr	r2, [r3, #12]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80033ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2200      	movs	r2, #0
 80033b2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2220      	movs	r2, #32
 80033b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2220      	movs	r2, #32
 80033c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80033c4:	2300      	movs	r3, #0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3708      	adds	r7, #8
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}

080033ce <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033ce:	b580      	push	{r7, lr}
 80033d0:	b08a      	sub	sp, #40	; 0x28
 80033d2:	af02      	add	r7, sp, #8
 80033d4:	60f8      	str	r0, [r7, #12]
 80033d6:	60b9      	str	r1, [r7, #8]
 80033d8:	603b      	str	r3, [r7, #0]
 80033da:	4613      	mov	r3, r2
 80033dc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80033de:	2300      	movs	r3, #0
 80033e0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	2b20      	cmp	r3, #32
 80033ec:	d17c      	bne.n	80034e8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d002      	beq.n	80033fa <HAL_UART_Transmit+0x2c>
 80033f4:	88fb      	ldrh	r3, [r7, #6]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d101      	bne.n	80033fe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e075      	b.n	80034ea <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003404:	2b01      	cmp	r3, #1
 8003406:	d101      	bne.n	800340c <HAL_UART_Transmit+0x3e>
 8003408:	2302      	movs	r3, #2
 800340a:	e06e      	b.n	80034ea <HAL_UART_Transmit+0x11c>
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2201      	movs	r2, #1
 8003410:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2200      	movs	r2, #0
 8003418:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2221      	movs	r2, #33	; 0x21
 800341e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003422:	f7fd fdab 	bl	8000f7c <HAL_GetTick>
 8003426:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	88fa      	ldrh	r2, [r7, #6]
 800342c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	88fa      	ldrh	r2, [r7, #6]
 8003432:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800343c:	d108      	bne.n	8003450 <HAL_UART_Transmit+0x82>
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	691b      	ldr	r3, [r3, #16]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d104      	bne.n	8003450 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003446:	2300      	movs	r3, #0
 8003448:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	61bb      	str	r3, [r7, #24]
 800344e:	e003      	b.n	8003458 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003454:	2300      	movs	r3, #0
 8003456:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2200      	movs	r2, #0
 800345c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003460:	e02a      	b.n	80034b8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	9300      	str	r3, [sp, #0]
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	2200      	movs	r2, #0
 800346a:	2180      	movs	r1, #128	; 0x80
 800346c:	68f8      	ldr	r0, [r7, #12]
 800346e:	f000 fb9b 	bl	8003ba8 <UART_WaitOnFlagUntilTimeout>
 8003472:	4603      	mov	r3, r0
 8003474:	2b00      	cmp	r3, #0
 8003476:	d001      	beq.n	800347c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003478:	2303      	movs	r3, #3
 800347a:	e036      	b.n	80034ea <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800347c:	69fb      	ldr	r3, [r7, #28]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d10b      	bne.n	800349a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003482:	69bb      	ldr	r3, [r7, #24]
 8003484:	881b      	ldrh	r3, [r3, #0]
 8003486:	461a      	mov	r2, r3
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003490:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003492:	69bb      	ldr	r3, [r7, #24]
 8003494:	3302      	adds	r3, #2
 8003496:	61bb      	str	r3, [r7, #24]
 8003498:	e007      	b.n	80034aa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	781a      	ldrb	r2, [r3, #0]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	3301      	adds	r3, #1
 80034a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	3b01      	subs	r3, #1
 80034b2:	b29a      	uxth	r2, r3
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80034bc:	b29b      	uxth	r3, r3
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d1cf      	bne.n	8003462 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	9300      	str	r3, [sp, #0]
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	2200      	movs	r2, #0
 80034ca:	2140      	movs	r1, #64	; 0x40
 80034cc:	68f8      	ldr	r0, [r7, #12]
 80034ce:	f000 fb6b 	bl	8003ba8 <UART_WaitOnFlagUntilTimeout>
 80034d2:	4603      	mov	r3, r0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d001      	beq.n	80034dc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80034d8:	2303      	movs	r3, #3
 80034da:	e006      	b.n	80034ea <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2220      	movs	r2, #32
 80034e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80034e4:	2300      	movs	r3, #0
 80034e6:	e000      	b.n	80034ea <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80034e8:	2302      	movs	r3, #2
  }
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3720      	adds	r7, #32
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}

080034f2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034f2:	b580      	push	{r7, lr}
 80034f4:	b08a      	sub	sp, #40	; 0x28
 80034f6:	af02      	add	r7, sp, #8
 80034f8:	60f8      	str	r0, [r7, #12]
 80034fa:	60b9      	str	r1, [r7, #8]
 80034fc:	603b      	str	r3, [r7, #0]
 80034fe:	4613      	mov	r3, r2
 8003500:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003502:	2300      	movs	r3, #0
 8003504:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800350c:	b2db      	uxtb	r3, r3
 800350e:	2b20      	cmp	r3, #32
 8003510:	f040 808c 	bne.w	800362c <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d002      	beq.n	8003520 <HAL_UART_Receive+0x2e>
 800351a:	88fb      	ldrh	r3, [r7, #6]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d101      	bne.n	8003524 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e084      	b.n	800362e <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800352a:	2b01      	cmp	r3, #1
 800352c:	d101      	bne.n	8003532 <HAL_UART_Receive+0x40>
 800352e:	2302      	movs	r3, #2
 8003530:	e07d      	b.n	800362e <HAL_UART_Receive+0x13c>
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2201      	movs	r2, #1
 8003536:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	2200      	movs	r2, #0
 800353e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2222      	movs	r2, #34	; 0x22
 8003544:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	2200      	movs	r2, #0
 800354c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800354e:	f7fd fd15 	bl	8000f7c <HAL_GetTick>
 8003552:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	88fa      	ldrh	r2, [r7, #6]
 8003558:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	88fa      	ldrh	r2, [r7, #6]
 800355e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003568:	d108      	bne.n	800357c <HAL_UART_Receive+0x8a>
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	691b      	ldr	r3, [r3, #16]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d104      	bne.n	800357c <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8003572:	2300      	movs	r3, #0
 8003574:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	61bb      	str	r3, [r7, #24]
 800357a:	e003      	b.n	8003584 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003580:	2300      	movs	r3, #0
 8003582:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800358c:	e043      	b.n	8003616 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	9300      	str	r3, [sp, #0]
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	2200      	movs	r2, #0
 8003596:	2120      	movs	r1, #32
 8003598:	68f8      	ldr	r0, [r7, #12]
 800359a:	f000 fb05 	bl	8003ba8 <UART_WaitOnFlagUntilTimeout>
 800359e:	4603      	mov	r3, r0
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d001      	beq.n	80035a8 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80035a4:	2303      	movs	r3, #3
 80035a6:	e042      	b.n	800362e <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80035a8:	69fb      	ldr	r3, [r7, #28]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d10c      	bne.n	80035c8 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	b29b      	uxth	r3, r3
 80035b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035ba:	b29a      	uxth	r2, r3
 80035bc:	69bb      	ldr	r3, [r7, #24]
 80035be:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80035c0:	69bb      	ldr	r3, [r7, #24]
 80035c2:	3302      	adds	r3, #2
 80035c4:	61bb      	str	r3, [r7, #24]
 80035c6:	e01f      	b.n	8003608 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035d0:	d007      	beq.n	80035e2 <HAL_UART_Receive+0xf0>
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d10a      	bne.n	80035f0 <HAL_UART_Receive+0xfe>
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	691b      	ldr	r3, [r3, #16]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d106      	bne.n	80035f0 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	b2da      	uxtb	r2, r3
 80035ea:	69fb      	ldr	r3, [r7, #28]
 80035ec:	701a      	strb	r2, [r3, #0]
 80035ee:	e008      	b.n	8003602 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	b2db      	uxtb	r3, r3
 80035f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80035fc:	b2da      	uxtb	r2, r3
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003602:	69fb      	ldr	r3, [r7, #28]
 8003604:	3301      	adds	r3, #1
 8003606:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800360c:	b29b      	uxth	r3, r3
 800360e:	3b01      	subs	r3, #1
 8003610:	b29a      	uxth	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800361a:	b29b      	uxth	r3, r3
 800361c:	2b00      	cmp	r3, #0
 800361e:	d1b6      	bne.n	800358e <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2220      	movs	r2, #32
 8003624:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8003628:	2300      	movs	r3, #0
 800362a:	e000      	b.n	800362e <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 800362c:	2302      	movs	r3, #2
  }
}
 800362e:	4618      	mov	r0, r3
 8003630:	3720      	adds	r7, #32
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
	...

08003638 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b0ba      	sub	sp, #232	; 0xe8
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	68db      	ldr	r3, [r3, #12]
 8003650:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	695b      	ldr	r3, [r3, #20]
 800365a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800365e:	2300      	movs	r3, #0
 8003660:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003664:	2300      	movs	r3, #0
 8003666:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800366a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800366e:	f003 030f 	and.w	r3, r3, #15
 8003672:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003676:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800367a:	2b00      	cmp	r3, #0
 800367c:	d10f      	bne.n	800369e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800367e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003682:	f003 0320 	and.w	r3, r3, #32
 8003686:	2b00      	cmp	r3, #0
 8003688:	d009      	beq.n	800369e <HAL_UART_IRQHandler+0x66>
 800368a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800368e:	f003 0320 	and.w	r3, r3, #32
 8003692:	2b00      	cmp	r3, #0
 8003694:	d003      	beq.n	800369e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	f000 fbd3 	bl	8003e42 <UART_Receive_IT>
      return;
 800369c:	e256      	b.n	8003b4c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800369e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	f000 80de 	beq.w	8003864 <HAL_UART_IRQHandler+0x22c>
 80036a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80036ac:	f003 0301 	and.w	r3, r3, #1
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d106      	bne.n	80036c2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80036b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80036b8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80036bc:	2b00      	cmp	r3, #0
 80036be:	f000 80d1 	beq.w	8003864 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80036c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80036c6:	f003 0301 	and.w	r3, r3, #1
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d00b      	beq.n	80036e6 <HAL_UART_IRQHandler+0xae>
 80036ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80036d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d005      	beq.n	80036e6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036de:	f043 0201 	orr.w	r2, r3, #1
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80036e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80036ea:	f003 0304 	and.w	r3, r3, #4
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d00b      	beq.n	800370a <HAL_UART_IRQHandler+0xd2>
 80036f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80036f6:	f003 0301 	and.w	r3, r3, #1
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d005      	beq.n	800370a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003702:	f043 0202 	orr.w	r2, r3, #2
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800370a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800370e:	f003 0302 	and.w	r3, r3, #2
 8003712:	2b00      	cmp	r3, #0
 8003714:	d00b      	beq.n	800372e <HAL_UART_IRQHandler+0xf6>
 8003716:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800371a:	f003 0301 	and.w	r3, r3, #1
 800371e:	2b00      	cmp	r3, #0
 8003720:	d005      	beq.n	800372e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003726:	f043 0204 	orr.w	r2, r3, #4
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800372e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003732:	f003 0308 	and.w	r3, r3, #8
 8003736:	2b00      	cmp	r3, #0
 8003738:	d011      	beq.n	800375e <HAL_UART_IRQHandler+0x126>
 800373a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800373e:	f003 0320 	and.w	r3, r3, #32
 8003742:	2b00      	cmp	r3, #0
 8003744:	d105      	bne.n	8003752 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003746:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800374a:	f003 0301 	and.w	r3, r3, #1
 800374e:	2b00      	cmp	r3, #0
 8003750:	d005      	beq.n	800375e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003756:	f043 0208 	orr.w	r2, r3, #8
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003762:	2b00      	cmp	r3, #0
 8003764:	f000 81ed 	beq.w	8003b42 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003768:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800376c:	f003 0320 	and.w	r3, r3, #32
 8003770:	2b00      	cmp	r3, #0
 8003772:	d008      	beq.n	8003786 <HAL_UART_IRQHandler+0x14e>
 8003774:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003778:	f003 0320 	and.w	r3, r3, #32
 800377c:	2b00      	cmp	r3, #0
 800377e:	d002      	beq.n	8003786 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003780:	6878      	ldr	r0, [r7, #4]
 8003782:	f000 fb5e 	bl	8003e42 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	695b      	ldr	r3, [r3, #20]
 800378c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003790:	2b40      	cmp	r3, #64	; 0x40
 8003792:	bf0c      	ite	eq
 8003794:	2301      	moveq	r3, #1
 8003796:	2300      	movne	r3, #0
 8003798:	b2db      	uxtb	r3, r3
 800379a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a2:	f003 0308 	and.w	r3, r3, #8
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d103      	bne.n	80037b2 <HAL_UART_IRQHandler+0x17a>
 80037aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d04f      	beq.n	8003852 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	f000 fa66 	bl	8003c84 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	695b      	ldr	r3, [r3, #20]
 80037be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037c2:	2b40      	cmp	r3, #64	; 0x40
 80037c4:	d141      	bne.n	800384a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	3314      	adds	r3, #20
 80037cc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80037d4:	e853 3f00 	ldrex	r3, [r3]
 80037d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80037dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80037e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80037e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	3314      	adds	r3, #20
 80037ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80037f2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80037f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80037fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003802:	e841 2300 	strex	r3, r2, [r1]
 8003806:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800380a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800380e:	2b00      	cmp	r3, #0
 8003810:	d1d9      	bne.n	80037c6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003816:	2b00      	cmp	r3, #0
 8003818:	d013      	beq.n	8003842 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800381e:	4a7d      	ldr	r2, [pc, #500]	; (8003a14 <HAL_UART_IRQHandler+0x3dc>)
 8003820:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003826:	4618      	mov	r0, r3
 8003828:	f7fd fd59 	bl	80012de <HAL_DMA_Abort_IT>
 800382c:	4603      	mov	r3, r0
 800382e:	2b00      	cmp	r3, #0
 8003830:	d016      	beq.n	8003860 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003836:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003838:	687a      	ldr	r2, [r7, #4]
 800383a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800383c:	4610      	mov	r0, r2
 800383e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003840:	e00e      	b.n	8003860 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003842:	6878      	ldr	r0, [r7, #4]
 8003844:	f000 f99a 	bl	8003b7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003848:	e00a      	b.n	8003860 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f000 f996 	bl	8003b7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003850:	e006      	b.n	8003860 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f000 f992 	bl	8003b7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2200      	movs	r2, #0
 800385c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800385e:	e170      	b.n	8003b42 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003860:	bf00      	nop
    return;
 8003862:	e16e      	b.n	8003b42 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003868:	2b01      	cmp	r3, #1
 800386a:	f040 814a 	bne.w	8003b02 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800386e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003872:	f003 0310 	and.w	r3, r3, #16
 8003876:	2b00      	cmp	r3, #0
 8003878:	f000 8143 	beq.w	8003b02 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800387c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003880:	f003 0310 	and.w	r3, r3, #16
 8003884:	2b00      	cmp	r3, #0
 8003886:	f000 813c 	beq.w	8003b02 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800388a:	2300      	movs	r3, #0
 800388c:	60bb      	str	r3, [r7, #8]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	60bb      	str	r3, [r7, #8]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	60bb      	str	r3, [r7, #8]
 800389e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	695b      	ldr	r3, [r3, #20]
 80038a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038aa:	2b40      	cmp	r3, #64	; 0x40
 80038ac:	f040 80b4 	bne.w	8003a18 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80038bc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	f000 8140 	beq.w	8003b46 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80038ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80038ce:	429a      	cmp	r2, r3
 80038d0:	f080 8139 	bcs.w	8003b46 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80038da:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038e0:	69db      	ldr	r3, [r3, #28]
 80038e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038e6:	f000 8088 	beq.w	80039fa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	330c      	adds	r3, #12
 80038f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80038f8:	e853 3f00 	ldrex	r3, [r3]
 80038fc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003900:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003904:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003908:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	330c      	adds	r3, #12
 8003912:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003916:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800391a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800391e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003922:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003926:	e841 2300 	strex	r3, r2, [r1]
 800392a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800392e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003932:	2b00      	cmp	r3, #0
 8003934:	d1d9      	bne.n	80038ea <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	3314      	adds	r3, #20
 800393c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800393e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003940:	e853 3f00 	ldrex	r3, [r3]
 8003944:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003946:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003948:	f023 0301 	bic.w	r3, r3, #1
 800394c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	3314      	adds	r3, #20
 8003956:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800395a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800395e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003960:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003962:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003966:	e841 2300 	strex	r3, r2, [r1]
 800396a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800396c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800396e:	2b00      	cmp	r3, #0
 8003970:	d1e1      	bne.n	8003936 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	3314      	adds	r3, #20
 8003978:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800397a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800397c:	e853 3f00 	ldrex	r3, [r3]
 8003980:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003982:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003984:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003988:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	3314      	adds	r3, #20
 8003992:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003996:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003998:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800399a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800399c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800399e:	e841 2300 	strex	r3, r2, [r1]
 80039a2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80039a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d1e3      	bne.n	8003972 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2220      	movs	r2, #32
 80039ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2200      	movs	r2, #0
 80039b6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	330c      	adds	r3, #12
 80039be:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80039c2:	e853 3f00 	ldrex	r3, [r3]
 80039c6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80039c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039ca:	f023 0310 	bic.w	r3, r3, #16
 80039ce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	330c      	adds	r3, #12
 80039d8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80039dc:	65ba      	str	r2, [r7, #88]	; 0x58
 80039de:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039e0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80039e2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80039e4:	e841 2300 	strex	r3, r2, [r1]
 80039e8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80039ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d1e3      	bne.n	80039b8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039f4:	4618      	mov	r0, r3
 80039f6:	f7fd fc02 	bl	80011fe <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	1ad3      	subs	r3, r2, r3
 8003a06:	b29b      	uxth	r3, r3
 8003a08:	4619      	mov	r1, r3
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f000 f8c0 	bl	8003b90 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003a10:	e099      	b.n	8003b46 <HAL_UART_IRQHandler+0x50e>
 8003a12:	bf00      	nop
 8003a14:	08003d4b 	.word	0x08003d4b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003a20:	b29b      	uxth	r3, r3
 8003a22:	1ad3      	subs	r3, r2, r3
 8003a24:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003a2c:	b29b      	uxth	r3, r3
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	f000 808b 	beq.w	8003b4a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003a34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	f000 8086 	beq.w	8003b4a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	330c      	adds	r3, #12
 8003a44:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a48:	e853 3f00 	ldrex	r3, [r3]
 8003a4c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003a4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a50:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003a54:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	330c      	adds	r3, #12
 8003a5e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003a62:	647a      	str	r2, [r7, #68]	; 0x44
 8003a64:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a66:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003a68:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003a6a:	e841 2300 	strex	r3, r2, [r1]
 8003a6e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003a70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d1e3      	bne.n	8003a3e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	3314      	adds	r3, #20
 8003a7c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a80:	e853 3f00 	ldrex	r3, [r3]
 8003a84:	623b      	str	r3, [r7, #32]
   return(result);
 8003a86:	6a3b      	ldr	r3, [r7, #32]
 8003a88:	f023 0301 	bic.w	r3, r3, #1
 8003a8c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	3314      	adds	r3, #20
 8003a96:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003a9a:	633a      	str	r2, [r7, #48]	; 0x30
 8003a9c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a9e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003aa0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003aa2:	e841 2300 	strex	r3, r2, [r1]
 8003aa6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003aa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d1e3      	bne.n	8003a76 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2220      	movs	r2, #32
 8003ab2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	330c      	adds	r3, #12
 8003ac2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	e853 3f00 	ldrex	r3, [r3]
 8003aca:	60fb      	str	r3, [r7, #12]
   return(result);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f023 0310 	bic.w	r3, r3, #16
 8003ad2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	330c      	adds	r3, #12
 8003adc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003ae0:	61fa      	str	r2, [r7, #28]
 8003ae2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ae4:	69b9      	ldr	r1, [r7, #24]
 8003ae6:	69fa      	ldr	r2, [r7, #28]
 8003ae8:	e841 2300 	strex	r3, r2, [r1]
 8003aec:	617b      	str	r3, [r7, #20]
   return(result);
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d1e3      	bne.n	8003abc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003af4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003af8:	4619      	mov	r1, r3
 8003afa:	6878      	ldr	r0, [r7, #4]
 8003afc:	f000 f848 	bl	8003b90 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003b00:	e023      	b.n	8003b4a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003b02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d009      	beq.n	8003b22 <HAL_UART_IRQHandler+0x4ea>
 8003b0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d003      	beq.n	8003b22 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f000 f929 	bl	8003d72 <UART_Transmit_IT>
    return;
 8003b20:	e014      	b.n	8003b4c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003b22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d00e      	beq.n	8003b4c <HAL_UART_IRQHandler+0x514>
 8003b2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d008      	beq.n	8003b4c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f000 f969 	bl	8003e12 <UART_EndTransmit_IT>
    return;
 8003b40:	e004      	b.n	8003b4c <HAL_UART_IRQHandler+0x514>
    return;
 8003b42:	bf00      	nop
 8003b44:	e002      	b.n	8003b4c <HAL_UART_IRQHandler+0x514>
      return;
 8003b46:	bf00      	nop
 8003b48:	e000      	b.n	8003b4c <HAL_UART_IRQHandler+0x514>
      return;
 8003b4a:	bf00      	nop
  }
}
 8003b4c:	37e8      	adds	r7, #232	; 0xe8
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	bf00      	nop

08003b54 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b083      	sub	sp, #12
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003b5c:	bf00      	nop
 8003b5e:	370c      	adds	r7, #12
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr

08003b68 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003b70:	bf00      	nop
 8003b72:	370c      	adds	r7, #12
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr

08003b7c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b083      	sub	sp, #12
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003b84:	bf00      	nop
 8003b86:	370c      	adds	r7, #12
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr

08003b90 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b083      	sub	sp, #12
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
 8003b98:	460b      	mov	r3, r1
 8003b9a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003b9c:	bf00      	nop
 8003b9e:	370c      	adds	r7, #12
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba6:	4770      	bx	lr

08003ba8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b090      	sub	sp, #64	; 0x40
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	60f8      	str	r0, [r7, #12]
 8003bb0:	60b9      	str	r1, [r7, #8]
 8003bb2:	603b      	str	r3, [r7, #0]
 8003bb4:	4613      	mov	r3, r2
 8003bb6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bb8:	e050      	b.n	8003c5c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bc0:	d04c      	beq.n	8003c5c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003bc2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d007      	beq.n	8003bd8 <UART_WaitOnFlagUntilTimeout+0x30>
 8003bc8:	f7fd f9d8 	bl	8000f7c <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d241      	bcs.n	8003c5c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	330c      	adds	r3, #12
 8003bde:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003be0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003be2:	e853 3f00 	ldrex	r3, [r3]
 8003be6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bea:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003bee:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	330c      	adds	r3, #12
 8003bf6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003bf8:	637a      	str	r2, [r7, #52]	; 0x34
 8003bfa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bfc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003bfe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c00:	e841 2300 	strex	r3, r2, [r1]
 8003c04:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003c06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d1e5      	bne.n	8003bd8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	3314      	adds	r3, #20
 8003c12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	e853 3f00 	ldrex	r3, [r3]
 8003c1a:	613b      	str	r3, [r7, #16]
   return(result);
 8003c1c:	693b      	ldr	r3, [r7, #16]
 8003c1e:	f023 0301 	bic.w	r3, r3, #1
 8003c22:	63bb      	str	r3, [r7, #56]	; 0x38
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	3314      	adds	r3, #20
 8003c2a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003c2c:	623a      	str	r2, [r7, #32]
 8003c2e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c30:	69f9      	ldr	r1, [r7, #28]
 8003c32:	6a3a      	ldr	r2, [r7, #32]
 8003c34:	e841 2300 	strex	r3, r2, [r1]
 8003c38:	61bb      	str	r3, [r7, #24]
   return(result);
 8003c3a:	69bb      	ldr	r3, [r7, #24]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d1e5      	bne.n	8003c0c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2220      	movs	r2, #32
 8003c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2220      	movs	r2, #32
 8003c4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2200      	movs	r2, #0
 8003c54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003c58:	2303      	movs	r3, #3
 8003c5a:	e00f      	b.n	8003c7c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	4013      	ands	r3, r2
 8003c66:	68ba      	ldr	r2, [r7, #8]
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	bf0c      	ite	eq
 8003c6c:	2301      	moveq	r3, #1
 8003c6e:	2300      	movne	r3, #0
 8003c70:	b2db      	uxtb	r3, r3
 8003c72:	461a      	mov	r2, r3
 8003c74:	79fb      	ldrb	r3, [r7, #7]
 8003c76:	429a      	cmp	r2, r3
 8003c78:	d09f      	beq.n	8003bba <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003c7a:	2300      	movs	r3, #0
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3740      	adds	r7, #64	; 0x40
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}

08003c84 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b095      	sub	sp, #84	; 0x54
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	330c      	adds	r3, #12
 8003c92:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c96:	e853 3f00 	ldrex	r3, [r3]
 8003c9a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003c9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c9e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003ca2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	330c      	adds	r3, #12
 8003caa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003cac:	643a      	str	r2, [r7, #64]	; 0x40
 8003cae:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cb0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003cb2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003cb4:	e841 2300 	strex	r3, r2, [r1]
 8003cb8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003cba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d1e5      	bne.n	8003c8c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	3314      	adds	r3, #20
 8003cc6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cc8:	6a3b      	ldr	r3, [r7, #32]
 8003cca:	e853 3f00 	ldrex	r3, [r3]
 8003cce:	61fb      	str	r3, [r7, #28]
   return(result);
 8003cd0:	69fb      	ldr	r3, [r7, #28]
 8003cd2:	f023 0301 	bic.w	r3, r3, #1
 8003cd6:	64bb      	str	r3, [r7, #72]	; 0x48
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	3314      	adds	r3, #20
 8003cde:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003ce0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003ce2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ce4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003ce6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ce8:	e841 2300 	strex	r3, r2, [r1]
 8003cec:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d1e5      	bne.n	8003cc0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d119      	bne.n	8003d30 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	330c      	adds	r3, #12
 8003d02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	e853 3f00 	ldrex	r3, [r3]
 8003d0a:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	f023 0310 	bic.w	r3, r3, #16
 8003d12:	647b      	str	r3, [r7, #68]	; 0x44
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	330c      	adds	r3, #12
 8003d1a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003d1c:	61ba      	str	r2, [r7, #24]
 8003d1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d20:	6979      	ldr	r1, [r7, #20]
 8003d22:	69ba      	ldr	r2, [r7, #24]
 8003d24:	e841 2300 	strex	r3, r2, [r1]
 8003d28:	613b      	str	r3, [r7, #16]
   return(result);
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d1e5      	bne.n	8003cfc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2220      	movs	r2, #32
 8003d34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003d3e:	bf00      	nop
 8003d40:	3754      	adds	r7, #84	; 0x54
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr

08003d4a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003d4a:	b580      	push	{r7, lr}
 8003d4c:	b084      	sub	sp, #16
 8003d4e:	af00      	add	r7, sp, #0
 8003d50:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d56:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2200      	movs	r2, #0
 8003d62:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003d64:	68f8      	ldr	r0, [r7, #12]
 8003d66:	f7ff ff09 	bl	8003b7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d6a:	bf00      	nop
 8003d6c:	3710      	adds	r7, #16
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}

08003d72 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003d72:	b480      	push	{r7}
 8003d74:	b085      	sub	sp, #20
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	2b21      	cmp	r3, #33	; 0x21
 8003d84:	d13e      	bne.n	8003e04 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d8e:	d114      	bne.n	8003dba <UART_Transmit_IT+0x48>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	691b      	ldr	r3, [r3, #16]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d110      	bne.n	8003dba <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6a1b      	ldr	r3, [r3, #32]
 8003d9c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	881b      	ldrh	r3, [r3, #0]
 8003da2:	461a      	mov	r2, r3
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003dac:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6a1b      	ldr	r3, [r3, #32]
 8003db2:	1c9a      	adds	r2, r3, #2
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	621a      	str	r2, [r3, #32]
 8003db8:	e008      	b.n	8003dcc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6a1b      	ldr	r3, [r3, #32]
 8003dbe:	1c59      	adds	r1, r3, #1
 8003dc0:	687a      	ldr	r2, [r7, #4]
 8003dc2:	6211      	str	r1, [r2, #32]
 8003dc4:	781a      	ldrb	r2, [r3, #0]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003dd0:	b29b      	uxth	r3, r3
 8003dd2:	3b01      	subs	r3, #1
 8003dd4:	b29b      	uxth	r3, r3
 8003dd6:	687a      	ldr	r2, [r7, #4]
 8003dd8:	4619      	mov	r1, r3
 8003dda:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d10f      	bne.n	8003e00 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	68da      	ldr	r2, [r3, #12]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003dee:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	68da      	ldr	r2, [r3, #12]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003dfe:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003e00:	2300      	movs	r3, #0
 8003e02:	e000      	b.n	8003e06 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003e04:	2302      	movs	r3, #2
  }
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	3714      	adds	r7, #20
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e10:	4770      	bx	lr

08003e12 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003e12:	b580      	push	{r7, lr}
 8003e14:	b082      	sub	sp, #8
 8003e16:	af00      	add	r7, sp, #0
 8003e18:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	68da      	ldr	r2, [r3, #12]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e28:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2220      	movs	r2, #32
 8003e2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003e32:	6878      	ldr	r0, [r7, #4]
 8003e34:	f7ff fe8e 	bl	8003b54 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003e38:	2300      	movs	r3, #0
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	3708      	adds	r7, #8
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}

08003e42 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003e42:	b580      	push	{r7, lr}
 8003e44:	b08c      	sub	sp, #48	; 0x30
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	2b22      	cmp	r3, #34	; 0x22
 8003e54:	f040 80ab 	bne.w	8003fae <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	689b      	ldr	r3, [r3, #8]
 8003e5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e60:	d117      	bne.n	8003e92 <UART_Receive_IT+0x50>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	691b      	ldr	r3, [r3, #16]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d113      	bne.n	8003e92 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e72:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	b29b      	uxth	r3, r3
 8003e7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e80:	b29a      	uxth	r2, r3
 8003e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e84:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e8a:	1c9a      	adds	r2, r3, #2
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	629a      	str	r2, [r3, #40]	; 0x28
 8003e90:	e026      	b.n	8003ee0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e96:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ea4:	d007      	beq.n	8003eb6 <UART_Receive_IT+0x74>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d10a      	bne.n	8003ec4 <UART_Receive_IT+0x82>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	691b      	ldr	r3, [r3, #16]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d106      	bne.n	8003ec4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	b2da      	uxtb	r2, r3
 8003ebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ec0:	701a      	strb	r2, [r3, #0]
 8003ec2:	e008      	b.n	8003ed6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003ed0:	b2da      	uxtb	r2, r3
 8003ed2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ed4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eda:	1c5a      	adds	r2, r3, #1
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003ee4:	b29b      	uxth	r3, r3
 8003ee6:	3b01      	subs	r3, #1
 8003ee8:	b29b      	uxth	r3, r3
 8003eea:	687a      	ldr	r2, [r7, #4]
 8003eec:	4619      	mov	r1, r3
 8003eee:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d15a      	bne.n	8003faa <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	68da      	ldr	r2, [r3, #12]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f022 0220 	bic.w	r2, r2, #32
 8003f02:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	68da      	ldr	r2, [r3, #12]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003f12:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	695a      	ldr	r2, [r3, #20]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f022 0201 	bic.w	r2, r2, #1
 8003f22:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2220      	movs	r2, #32
 8003f28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d135      	bne.n	8003fa0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2200      	movs	r2, #0
 8003f38:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	330c      	adds	r3, #12
 8003f40:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	e853 3f00 	ldrex	r3, [r3]
 8003f48:	613b      	str	r3, [r7, #16]
   return(result);
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	f023 0310 	bic.w	r3, r3, #16
 8003f50:	627b      	str	r3, [r7, #36]	; 0x24
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	330c      	adds	r3, #12
 8003f58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f5a:	623a      	str	r2, [r7, #32]
 8003f5c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f5e:	69f9      	ldr	r1, [r7, #28]
 8003f60:	6a3a      	ldr	r2, [r7, #32]
 8003f62:	e841 2300 	strex	r3, r2, [r1]
 8003f66:	61bb      	str	r3, [r7, #24]
   return(result);
 8003f68:	69bb      	ldr	r3, [r7, #24]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d1e5      	bne.n	8003f3a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 0310 	and.w	r3, r3, #16
 8003f78:	2b10      	cmp	r3, #16
 8003f7a:	d10a      	bne.n	8003f92 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	60fb      	str	r3, [r7, #12]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	60fb      	str	r3, [r7, #12]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	60fb      	str	r3, [r7, #12]
 8003f90:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003f96:	4619      	mov	r1, r3
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	f7ff fdf9 	bl	8003b90 <HAL_UARTEx_RxEventCallback>
 8003f9e:	e002      	b.n	8003fa6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f7ff fde1 	bl	8003b68 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	e002      	b.n	8003fb0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8003faa:	2300      	movs	r3, #0
 8003fac:	e000      	b.n	8003fb0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8003fae:	2302      	movs	r3, #2
  }
}
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	3730      	adds	r7, #48	; 0x30
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bd80      	pop	{r7, pc}

08003fb8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fbc:	b09f      	sub	sp, #124	; 0x7c
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003fc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	691b      	ldr	r3, [r3, #16]
 8003fc8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003fcc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fce:	68d9      	ldr	r1, [r3, #12]
 8003fd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	ea40 0301 	orr.w	r3, r0, r1
 8003fd8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003fda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fdc:	689a      	ldr	r2, [r3, #8]
 8003fde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fe0:	691b      	ldr	r3, [r3, #16]
 8003fe2:	431a      	orrs	r2, r3
 8003fe4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fe6:	695b      	ldr	r3, [r3, #20]
 8003fe8:	431a      	orrs	r2, r3
 8003fea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fec:	69db      	ldr	r3, [r3, #28]
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8003ff2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003ffc:	f021 010c 	bic.w	r1, r1, #12
 8004000:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004006:	430b      	orrs	r3, r1
 8004008:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800400a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	695b      	ldr	r3, [r3, #20]
 8004010:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004014:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004016:	6999      	ldr	r1, [r3, #24]
 8004018:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	ea40 0301 	orr.w	r3, r0, r1
 8004020:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004022:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	4bc5      	ldr	r3, [pc, #788]	; (800433c <UART_SetConfig+0x384>)
 8004028:	429a      	cmp	r2, r3
 800402a:	d004      	beq.n	8004036 <UART_SetConfig+0x7e>
 800402c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800402e:	681a      	ldr	r2, [r3, #0]
 8004030:	4bc3      	ldr	r3, [pc, #780]	; (8004340 <UART_SetConfig+0x388>)
 8004032:	429a      	cmp	r2, r3
 8004034:	d103      	bne.n	800403e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004036:	f7fd ff5f 	bl	8001ef8 <HAL_RCC_GetPCLK2Freq>
 800403a:	6778      	str	r0, [r7, #116]	; 0x74
 800403c:	e002      	b.n	8004044 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800403e:	f7fd ff47 	bl	8001ed0 <HAL_RCC_GetPCLK1Freq>
 8004042:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004044:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004046:	69db      	ldr	r3, [r3, #28]
 8004048:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800404c:	f040 80b6 	bne.w	80041bc <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004050:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004052:	461c      	mov	r4, r3
 8004054:	f04f 0500 	mov.w	r5, #0
 8004058:	4622      	mov	r2, r4
 800405a:	462b      	mov	r3, r5
 800405c:	1891      	adds	r1, r2, r2
 800405e:	6439      	str	r1, [r7, #64]	; 0x40
 8004060:	415b      	adcs	r3, r3
 8004062:	647b      	str	r3, [r7, #68]	; 0x44
 8004064:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004068:	1912      	adds	r2, r2, r4
 800406a:	eb45 0303 	adc.w	r3, r5, r3
 800406e:	f04f 0000 	mov.w	r0, #0
 8004072:	f04f 0100 	mov.w	r1, #0
 8004076:	00d9      	lsls	r1, r3, #3
 8004078:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800407c:	00d0      	lsls	r0, r2, #3
 800407e:	4602      	mov	r2, r0
 8004080:	460b      	mov	r3, r1
 8004082:	1911      	adds	r1, r2, r4
 8004084:	6639      	str	r1, [r7, #96]	; 0x60
 8004086:	416b      	adcs	r3, r5
 8004088:	667b      	str	r3, [r7, #100]	; 0x64
 800408a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	461a      	mov	r2, r3
 8004090:	f04f 0300 	mov.w	r3, #0
 8004094:	1891      	adds	r1, r2, r2
 8004096:	63b9      	str	r1, [r7, #56]	; 0x38
 8004098:	415b      	adcs	r3, r3
 800409a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800409c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80040a0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80040a4:	f7fc fd88 	bl	8000bb8 <__aeabi_uldivmod>
 80040a8:	4602      	mov	r2, r0
 80040aa:	460b      	mov	r3, r1
 80040ac:	4ba5      	ldr	r3, [pc, #660]	; (8004344 <UART_SetConfig+0x38c>)
 80040ae:	fba3 2302 	umull	r2, r3, r3, r2
 80040b2:	095b      	lsrs	r3, r3, #5
 80040b4:	011e      	lsls	r6, r3, #4
 80040b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80040b8:	461c      	mov	r4, r3
 80040ba:	f04f 0500 	mov.w	r5, #0
 80040be:	4622      	mov	r2, r4
 80040c0:	462b      	mov	r3, r5
 80040c2:	1891      	adds	r1, r2, r2
 80040c4:	6339      	str	r1, [r7, #48]	; 0x30
 80040c6:	415b      	adcs	r3, r3
 80040c8:	637b      	str	r3, [r7, #52]	; 0x34
 80040ca:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80040ce:	1912      	adds	r2, r2, r4
 80040d0:	eb45 0303 	adc.w	r3, r5, r3
 80040d4:	f04f 0000 	mov.w	r0, #0
 80040d8:	f04f 0100 	mov.w	r1, #0
 80040dc:	00d9      	lsls	r1, r3, #3
 80040de:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80040e2:	00d0      	lsls	r0, r2, #3
 80040e4:	4602      	mov	r2, r0
 80040e6:	460b      	mov	r3, r1
 80040e8:	1911      	adds	r1, r2, r4
 80040ea:	65b9      	str	r1, [r7, #88]	; 0x58
 80040ec:	416b      	adcs	r3, r5
 80040ee:	65fb      	str	r3, [r7, #92]	; 0x5c
 80040f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	461a      	mov	r2, r3
 80040f6:	f04f 0300 	mov.w	r3, #0
 80040fa:	1891      	adds	r1, r2, r2
 80040fc:	62b9      	str	r1, [r7, #40]	; 0x28
 80040fe:	415b      	adcs	r3, r3
 8004100:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004102:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004106:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800410a:	f7fc fd55 	bl	8000bb8 <__aeabi_uldivmod>
 800410e:	4602      	mov	r2, r0
 8004110:	460b      	mov	r3, r1
 8004112:	4b8c      	ldr	r3, [pc, #560]	; (8004344 <UART_SetConfig+0x38c>)
 8004114:	fba3 1302 	umull	r1, r3, r3, r2
 8004118:	095b      	lsrs	r3, r3, #5
 800411a:	2164      	movs	r1, #100	; 0x64
 800411c:	fb01 f303 	mul.w	r3, r1, r3
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	00db      	lsls	r3, r3, #3
 8004124:	3332      	adds	r3, #50	; 0x32
 8004126:	4a87      	ldr	r2, [pc, #540]	; (8004344 <UART_SetConfig+0x38c>)
 8004128:	fba2 2303 	umull	r2, r3, r2, r3
 800412c:	095b      	lsrs	r3, r3, #5
 800412e:	005b      	lsls	r3, r3, #1
 8004130:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004134:	441e      	add	r6, r3
 8004136:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004138:	4618      	mov	r0, r3
 800413a:	f04f 0100 	mov.w	r1, #0
 800413e:	4602      	mov	r2, r0
 8004140:	460b      	mov	r3, r1
 8004142:	1894      	adds	r4, r2, r2
 8004144:	623c      	str	r4, [r7, #32]
 8004146:	415b      	adcs	r3, r3
 8004148:	627b      	str	r3, [r7, #36]	; 0x24
 800414a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800414e:	1812      	adds	r2, r2, r0
 8004150:	eb41 0303 	adc.w	r3, r1, r3
 8004154:	f04f 0400 	mov.w	r4, #0
 8004158:	f04f 0500 	mov.w	r5, #0
 800415c:	00dd      	lsls	r5, r3, #3
 800415e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004162:	00d4      	lsls	r4, r2, #3
 8004164:	4622      	mov	r2, r4
 8004166:	462b      	mov	r3, r5
 8004168:	1814      	adds	r4, r2, r0
 800416a:	653c      	str	r4, [r7, #80]	; 0x50
 800416c:	414b      	adcs	r3, r1
 800416e:	657b      	str	r3, [r7, #84]	; 0x54
 8004170:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	461a      	mov	r2, r3
 8004176:	f04f 0300 	mov.w	r3, #0
 800417a:	1891      	adds	r1, r2, r2
 800417c:	61b9      	str	r1, [r7, #24]
 800417e:	415b      	adcs	r3, r3
 8004180:	61fb      	str	r3, [r7, #28]
 8004182:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004186:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800418a:	f7fc fd15 	bl	8000bb8 <__aeabi_uldivmod>
 800418e:	4602      	mov	r2, r0
 8004190:	460b      	mov	r3, r1
 8004192:	4b6c      	ldr	r3, [pc, #432]	; (8004344 <UART_SetConfig+0x38c>)
 8004194:	fba3 1302 	umull	r1, r3, r3, r2
 8004198:	095b      	lsrs	r3, r3, #5
 800419a:	2164      	movs	r1, #100	; 0x64
 800419c:	fb01 f303 	mul.w	r3, r1, r3
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	00db      	lsls	r3, r3, #3
 80041a4:	3332      	adds	r3, #50	; 0x32
 80041a6:	4a67      	ldr	r2, [pc, #412]	; (8004344 <UART_SetConfig+0x38c>)
 80041a8:	fba2 2303 	umull	r2, r3, r2, r3
 80041ac:	095b      	lsrs	r3, r3, #5
 80041ae:	f003 0207 	and.w	r2, r3, #7
 80041b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4432      	add	r2, r6
 80041b8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80041ba:	e0b9      	b.n	8004330 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80041bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041be:	461c      	mov	r4, r3
 80041c0:	f04f 0500 	mov.w	r5, #0
 80041c4:	4622      	mov	r2, r4
 80041c6:	462b      	mov	r3, r5
 80041c8:	1891      	adds	r1, r2, r2
 80041ca:	6139      	str	r1, [r7, #16]
 80041cc:	415b      	adcs	r3, r3
 80041ce:	617b      	str	r3, [r7, #20]
 80041d0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80041d4:	1912      	adds	r2, r2, r4
 80041d6:	eb45 0303 	adc.w	r3, r5, r3
 80041da:	f04f 0000 	mov.w	r0, #0
 80041de:	f04f 0100 	mov.w	r1, #0
 80041e2:	00d9      	lsls	r1, r3, #3
 80041e4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80041e8:	00d0      	lsls	r0, r2, #3
 80041ea:	4602      	mov	r2, r0
 80041ec:	460b      	mov	r3, r1
 80041ee:	eb12 0804 	adds.w	r8, r2, r4
 80041f2:	eb43 0905 	adc.w	r9, r3, r5
 80041f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	4618      	mov	r0, r3
 80041fc:	f04f 0100 	mov.w	r1, #0
 8004200:	f04f 0200 	mov.w	r2, #0
 8004204:	f04f 0300 	mov.w	r3, #0
 8004208:	008b      	lsls	r3, r1, #2
 800420a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800420e:	0082      	lsls	r2, r0, #2
 8004210:	4640      	mov	r0, r8
 8004212:	4649      	mov	r1, r9
 8004214:	f7fc fcd0 	bl	8000bb8 <__aeabi_uldivmod>
 8004218:	4602      	mov	r2, r0
 800421a:	460b      	mov	r3, r1
 800421c:	4b49      	ldr	r3, [pc, #292]	; (8004344 <UART_SetConfig+0x38c>)
 800421e:	fba3 2302 	umull	r2, r3, r3, r2
 8004222:	095b      	lsrs	r3, r3, #5
 8004224:	011e      	lsls	r6, r3, #4
 8004226:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004228:	4618      	mov	r0, r3
 800422a:	f04f 0100 	mov.w	r1, #0
 800422e:	4602      	mov	r2, r0
 8004230:	460b      	mov	r3, r1
 8004232:	1894      	adds	r4, r2, r2
 8004234:	60bc      	str	r4, [r7, #8]
 8004236:	415b      	adcs	r3, r3
 8004238:	60fb      	str	r3, [r7, #12]
 800423a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800423e:	1812      	adds	r2, r2, r0
 8004240:	eb41 0303 	adc.w	r3, r1, r3
 8004244:	f04f 0400 	mov.w	r4, #0
 8004248:	f04f 0500 	mov.w	r5, #0
 800424c:	00dd      	lsls	r5, r3, #3
 800424e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004252:	00d4      	lsls	r4, r2, #3
 8004254:	4622      	mov	r2, r4
 8004256:	462b      	mov	r3, r5
 8004258:	1814      	adds	r4, r2, r0
 800425a:	64bc      	str	r4, [r7, #72]	; 0x48
 800425c:	414b      	adcs	r3, r1
 800425e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004260:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	4618      	mov	r0, r3
 8004266:	f04f 0100 	mov.w	r1, #0
 800426a:	f04f 0200 	mov.w	r2, #0
 800426e:	f04f 0300 	mov.w	r3, #0
 8004272:	008b      	lsls	r3, r1, #2
 8004274:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004278:	0082      	lsls	r2, r0, #2
 800427a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800427e:	f7fc fc9b 	bl	8000bb8 <__aeabi_uldivmod>
 8004282:	4602      	mov	r2, r0
 8004284:	460b      	mov	r3, r1
 8004286:	4b2f      	ldr	r3, [pc, #188]	; (8004344 <UART_SetConfig+0x38c>)
 8004288:	fba3 1302 	umull	r1, r3, r3, r2
 800428c:	095b      	lsrs	r3, r3, #5
 800428e:	2164      	movs	r1, #100	; 0x64
 8004290:	fb01 f303 	mul.w	r3, r1, r3
 8004294:	1ad3      	subs	r3, r2, r3
 8004296:	011b      	lsls	r3, r3, #4
 8004298:	3332      	adds	r3, #50	; 0x32
 800429a:	4a2a      	ldr	r2, [pc, #168]	; (8004344 <UART_SetConfig+0x38c>)
 800429c:	fba2 2303 	umull	r2, r3, r2, r3
 80042a0:	095b      	lsrs	r3, r3, #5
 80042a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80042a6:	441e      	add	r6, r3
 80042a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80042aa:	4618      	mov	r0, r3
 80042ac:	f04f 0100 	mov.w	r1, #0
 80042b0:	4602      	mov	r2, r0
 80042b2:	460b      	mov	r3, r1
 80042b4:	1894      	adds	r4, r2, r2
 80042b6:	603c      	str	r4, [r7, #0]
 80042b8:	415b      	adcs	r3, r3
 80042ba:	607b      	str	r3, [r7, #4]
 80042bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80042c0:	1812      	adds	r2, r2, r0
 80042c2:	eb41 0303 	adc.w	r3, r1, r3
 80042c6:	f04f 0400 	mov.w	r4, #0
 80042ca:	f04f 0500 	mov.w	r5, #0
 80042ce:	00dd      	lsls	r5, r3, #3
 80042d0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80042d4:	00d4      	lsls	r4, r2, #3
 80042d6:	4622      	mov	r2, r4
 80042d8:	462b      	mov	r3, r5
 80042da:	eb12 0a00 	adds.w	sl, r2, r0
 80042de:	eb43 0b01 	adc.w	fp, r3, r1
 80042e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	4618      	mov	r0, r3
 80042e8:	f04f 0100 	mov.w	r1, #0
 80042ec:	f04f 0200 	mov.w	r2, #0
 80042f0:	f04f 0300 	mov.w	r3, #0
 80042f4:	008b      	lsls	r3, r1, #2
 80042f6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80042fa:	0082      	lsls	r2, r0, #2
 80042fc:	4650      	mov	r0, sl
 80042fe:	4659      	mov	r1, fp
 8004300:	f7fc fc5a 	bl	8000bb8 <__aeabi_uldivmod>
 8004304:	4602      	mov	r2, r0
 8004306:	460b      	mov	r3, r1
 8004308:	4b0e      	ldr	r3, [pc, #56]	; (8004344 <UART_SetConfig+0x38c>)
 800430a:	fba3 1302 	umull	r1, r3, r3, r2
 800430e:	095b      	lsrs	r3, r3, #5
 8004310:	2164      	movs	r1, #100	; 0x64
 8004312:	fb01 f303 	mul.w	r3, r1, r3
 8004316:	1ad3      	subs	r3, r2, r3
 8004318:	011b      	lsls	r3, r3, #4
 800431a:	3332      	adds	r3, #50	; 0x32
 800431c:	4a09      	ldr	r2, [pc, #36]	; (8004344 <UART_SetConfig+0x38c>)
 800431e:	fba2 2303 	umull	r2, r3, r2, r3
 8004322:	095b      	lsrs	r3, r3, #5
 8004324:	f003 020f 	and.w	r2, r3, #15
 8004328:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4432      	add	r2, r6
 800432e:	609a      	str	r2, [r3, #8]
}
 8004330:	bf00      	nop
 8004332:	377c      	adds	r7, #124	; 0x7c
 8004334:	46bd      	mov	sp, r7
 8004336:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800433a:	bf00      	nop
 800433c:	40011000 	.word	0x40011000
 8004340:	40011400 	.word	0x40011400
 8004344:	51eb851f 	.word	0x51eb851f

08004348 <HAL_GPIO_EXTI_Callback>:
uint32_t acceleration_counter = 0;

#define VD15_TEST_VERSION "1.3"

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004348:	b480      	push	{r7}
 800434a:	b083      	sub	sp, #12
 800434c:	af00      	add	r7, sp, #0
 800434e:	4603      	mov	r3, r0
 8004350:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == GPIO_PIN_1)
 8004352:	88fb      	ldrh	r3, [r7, #6]
 8004354:	2b02      	cmp	r3, #2
 8004356:	d105      	bne.n	8004364 <HAL_GPIO_EXTI_Callback+0x1c>
  {
    INT1_counts++;
 8004358:	4b0c      	ldr	r3, [pc, #48]	; (800438c <HAL_GPIO_EXTI_Callback+0x44>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	3301      	adds	r3, #1
 800435e:	4a0b      	ldr	r2, [pc, #44]	; (800438c <HAL_GPIO_EXTI_Callback+0x44>)
 8004360:	6013      	str	r3, [r2, #0]
  else if(GPIO_Pin == GPIO_PIN_2)
  {
    INT2_counts++;
  }
  else INTx_counts++;
}
 8004362:	e00d      	b.n	8004380 <HAL_GPIO_EXTI_Callback+0x38>
  else if(GPIO_Pin == GPIO_PIN_2)
 8004364:	88fb      	ldrh	r3, [r7, #6]
 8004366:	2b04      	cmp	r3, #4
 8004368:	d105      	bne.n	8004376 <HAL_GPIO_EXTI_Callback+0x2e>
    INT2_counts++;
 800436a:	4b09      	ldr	r3, [pc, #36]	; (8004390 <HAL_GPIO_EXTI_Callback+0x48>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	3301      	adds	r3, #1
 8004370:	4a07      	ldr	r2, [pc, #28]	; (8004390 <HAL_GPIO_EXTI_Callback+0x48>)
 8004372:	6013      	str	r3, [r2, #0]
}
 8004374:	e004      	b.n	8004380 <HAL_GPIO_EXTI_Callback+0x38>
  else INTx_counts++;
 8004376:	4b07      	ldr	r3, [pc, #28]	; (8004394 <HAL_GPIO_EXTI_Callback+0x4c>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	3301      	adds	r3, #1
 800437c:	4a05      	ldr	r2, [pc, #20]	; (8004394 <HAL_GPIO_EXTI_Callback+0x4c>)
 800437e:	6013      	str	r3, [r2, #0]
}
 8004380:	bf00      	nop
 8004382:	370c      	adds	r7, #12
 8004384:	46bd      	mov	sp, r7
 8004386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438a:	4770      	bx	lr
 800438c:	200001f8 	.word	0x200001f8
 8004390:	200001fc 	.word	0x200001fc
 8004394:	20000200 	.word	0x20000200

08004398 <cpu_init>:

void cpu_init()
{
 8004398:	b580      	push	{r7, lr}
 800439a:	af00      	add	r7, sp, #0
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800439c:	2104      	movs	r1, #4
 800439e:	4805      	ldr	r0, [pc, #20]	; (80043b4 <cpu_init+0x1c>)
 80043a0:	f7fe fbb6 	bl	8002b10 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80043a4:	2108      	movs	r1, #8
 80043a6:	4803      	ldr	r0, [pc, #12]	; (80043b4 <cpu_init+0x1c>)
 80043a8:	f7fe fbb2 	bl	8002b10 <HAL_TIM_PWM_Start>

  while(1) cpu_loop();
 80043ac:	f000 f804 	bl	80043b8 <cpu_loop>
 80043b0:	e7fc      	b.n	80043ac <cpu_init+0x14>
 80043b2:	bf00      	nop
 80043b4:	200002c0 	.word	0x200002c0

080043b8 <cpu_loop>:
}

void cpu_loop()
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b082      	sub	sp, #8
 80043bc:	af00      	add	r7, sp, #0
  const uint32_t DELAY_BETWEEN_TEST = 2000;
 80043be:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80043c2:	607b      	str	r3, [r7, #4]
  const uint8_t DATA_REQUEST_COUNT = 5;
 80043c4:	2305      	movs	r3, #5
 80043c6:	70fb      	strb	r3, [r7, #3]

  INT1_counts = 0;
 80043c8:	4b24      	ldr	r3, [pc, #144]	; (800445c <cpu_loop+0xa4>)
 80043ca:	2200      	movs	r2, #0
 80043cc:	601a      	str	r2, [r3, #0]
  INT2_counts = 0;
 80043ce:	4b24      	ldr	r3, [pc, #144]	; (8004460 <cpu_loop+0xa8>)
 80043d0:	2200      	movs	r2, #0
 80043d2:	601a      	str	r2, [r3, #0]
  INTx_counts = 0;
 80043d4:	4b23      	ldr	r3, [pc, #140]	; (8004464 <cpu_loop+0xac>)
 80043d6:	2200      	movs	r2, #0
 80043d8:	601a      	str	r2, [r3, #0]

  acceleration_counter = 0;
 80043da:	4b23      	ldr	r3, [pc, #140]	; (8004468 <cpu_loop+0xb0>)
 80043dc:	2200      	movs	r2, #0
 80043de:	601a      	str	r2, [r3, #0]

  print_UART("[INIT] 15  ,  : %s\n\r", VD15_TEST_VERSION);
 80043e0:	4922      	ldr	r1, [pc, #136]	; (800446c <cpu_loop+0xb4>)
 80043e2:	4823      	ldr	r0, [pc, #140]	; (8004470 <cpu_loop+0xb8>)
 80043e4:	f000 fc54 	bl	8004c90 <print_UART>

  test_led();       //    
 80043e8:	f000 fec4 	bl	8005174 <test_led>
  HAL_Delay(DELAY_BETWEEN_TEST);
 80043ec:	6878      	ldr	r0, [r7, #4]
 80043ee:	f7fc fdd1 	bl	8000f94 <HAL_Delay>

  test_pwm();       //    
 80043f2:	f000 fedb 	bl	80051ac <test_pwm>
  HAL_Delay(DELAY_BETWEEN_TEST);
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f7fc fdcc 	bl	8000f94 <HAL_Delay>

  test_rs485();     //    RS485
 80043fc:	f000 ff16 	bl	800522c <test_rs485>
  HAL_Delay(DELAY_BETWEEN_TEST);
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	f7fc fdc7 	bl	8000f94 <HAL_Delay>

  lis2ds12_initialization();       //    
 8004406:	f000 f92b 	bl	8004660 <lis2ds12_initialization>

  while (1)
  {
    /* Read output only if new value is available. */
    lis2ds12_reg_t reg;
    lis2ds12_status_reg_get(&dev_ctx, &reg.status);
 800440a:	463b      	mov	r3, r7
 800440c:	4619      	mov	r1, r3
 800440e:	4819      	ldr	r0, [pc, #100]	; (8004474 <cpu_loop+0xbc>)
 8004410:	f000 fa0e 	bl	8004830 <lis2ds12_status_reg_get>

    if(acceleration_counter == DATA_REQUEST_COUNT) break;
 8004414:	78fa      	ldrb	r2, [r7, #3]
 8004416:	4b14      	ldr	r3, [pc, #80]	; (8004468 <cpu_loop+0xb0>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	429a      	cmp	r2, r3
 800441c:	d10d      	bne.n	800443a <cpu_loop+0x82>
      lis2ds12_get_acceleration();
      acceleration_counter++;
    }
  }

  print_UART("[LIS2DS12: INTERRUPTS]   : %d  %d\n\r", INT1_counts, DATA_REQUEST_COUNT);
 800441e:	4b0f      	ldr	r3, [pc, #60]	; (800445c <cpu_loop+0xa4>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	78fa      	ldrb	r2, [r7, #3]
 8004424:	4619      	mov	r1, r3
 8004426:	4814      	ldr	r0, [pc, #80]	; (8004478 <cpu_loop+0xc0>)
 8004428:	f000 fc32 	bl	8004c90 <print_UART>
  print_UART("\r\n\r\n");
 800442c:	4813      	ldr	r0, [pc, #76]	; (800447c <cpu_loop+0xc4>)
 800442e:	f000 fc2f 	bl	8004c90 <print_UART>
  HAL_Delay(DELAY_BETWEEN_TEST);
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	f7fc fdae 	bl	8000f94 <HAL_Delay>
}
 8004438:	e00d      	b.n	8004456 <cpu_loop+0x9e>
    if (reg.status.drdy)
 800443a:	783b      	ldrb	r3, [r7, #0]
 800443c:	f003 0301 	and.w	r3, r3, #1
 8004440:	b2db      	uxtb	r3, r3
 8004442:	2b00      	cmp	r3, #0
 8004444:	d0e1      	beq.n	800440a <cpu_loop+0x52>
      lis2ds12_get_acceleration();
 8004446:	f000 f8bb 	bl	80045c0 <lis2ds12_get_acceleration>
      acceleration_counter++;
 800444a:	4b07      	ldr	r3, [pc, #28]	; (8004468 <cpu_loop+0xb0>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	3301      	adds	r3, #1
 8004450:	4a05      	ldr	r2, [pc, #20]	; (8004468 <cpu_loop+0xb0>)
 8004452:	6013      	str	r3, [r2, #0]
  {
 8004454:	e7d9      	b.n	800440a <cpu_loop+0x52>
}
 8004456:	3708      	adds	r7, #8
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}
 800445c:	200001f8 	.word	0x200001f8
 8004460:	200001fc 	.word	0x200001fc
 8004464:	20000200 	.word	0x20000200
 8004468:	20000204 	.word	0x20000204
 800446c:	080080d8 	.word	0x080080d8
 8004470:	080080dc 	.word	0x080080dc
 8004474:	20000218 	.word	0x20000218
 8004478:	0800812c 	.word	0x0800812c
 800447c:	08008194 	.word	0x08008194

08004480 <__NVIC_EnableIRQ>:
{
 8004480:	b480      	push	{r7}
 8004482:	b083      	sub	sp, #12
 8004484:	af00      	add	r7, sp, #0
 8004486:	4603      	mov	r3, r0
 8004488:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800448a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800448e:	2b00      	cmp	r3, #0
 8004490:	db0b      	blt.n	80044aa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004492:	79fb      	ldrb	r3, [r7, #7]
 8004494:	f003 021f 	and.w	r2, r3, #31
 8004498:	4907      	ldr	r1, [pc, #28]	; (80044b8 <__NVIC_EnableIRQ+0x38>)
 800449a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800449e:	095b      	lsrs	r3, r3, #5
 80044a0:	2001      	movs	r0, #1
 80044a2:	fa00 f202 	lsl.w	r2, r0, r2
 80044a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80044aa:	bf00      	nop
 80044ac:	370c      	adds	r7, #12
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr
 80044b6:	bf00      	nop
 80044b8:	e000e100 	.word	0xe000e100

080044bc <__NVIC_DisableIRQ>:
{
 80044bc:	b480      	push	{r7}
 80044be:	b083      	sub	sp, #12
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	4603      	mov	r3, r0
 80044c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	db12      	blt.n	80044f4 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80044ce:	79fb      	ldrb	r3, [r7, #7]
 80044d0:	f003 021f 	and.w	r2, r3, #31
 80044d4:	490a      	ldr	r1, [pc, #40]	; (8004500 <__NVIC_DisableIRQ+0x44>)
 80044d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044da:	095b      	lsrs	r3, r3, #5
 80044dc:	2001      	movs	r0, #1
 80044de:	fa00 f202 	lsl.w	r2, r0, r2
 80044e2:	3320      	adds	r3, #32
 80044e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80044e8:	f3bf 8f4f 	dsb	sy
}
 80044ec:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80044ee:	f3bf 8f6f 	isb	sy
}
 80044f2:	bf00      	nop
}
 80044f4:	bf00      	nop
 80044f6:	370c      	adds	r7, #12
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr
 8004500:	e000e100 	.word	0xe000e100

08004504 <accelerometer_read>:
stmdev_ctx_t dev_ctx;

#define FIFO_WATER_MARK 0

int32_t accelerometer_read(void *context, uint8_t sensorRegister, uint8_t *sensorData, uint16_t length)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	60f8      	str	r0, [r7, #12]
 800450c:	607a      	str	r2, [r7, #4]
 800450e:	461a      	mov	r2, r3
 8004510:	460b      	mov	r3, r1
 8004512:	72fb      	strb	r3, [r7, #11]
 8004514:	4613      	mov	r3, r2
 8004516:	813b      	strh	r3, [r7, #8]
  sensorRegister |= 0x80;
 8004518:	7afb      	ldrb	r3, [r7, #11]
 800451a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800451e:	b2db      	uxtb	r3, r3
 8004520:	72fb      	strb	r3, [r7, #11]
  CS_LOW;
 8004522:	2200      	movs	r2, #0
 8004524:	2110      	movs	r1, #16
 8004526:	480e      	ldr	r0, [pc, #56]	; (8004560 <accelerometer_read+0x5c>)
 8004528:	f7fd f880 	bl	800162c <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1, &sensorRegister, 1, 1000);
 800452c:	f107 010b 	add.w	r1, r7, #11
 8004530:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004534:	2201      	movs	r2, #1
 8004536:	480b      	ldr	r0, [pc, #44]	; (8004564 <accelerometer_read+0x60>)
 8004538:	f7fd fd7b 	bl	8002032 <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi1, sensorData, length, 1000);
 800453c:	893a      	ldrh	r2, [r7, #8]
 800453e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004542:	6879      	ldr	r1, [r7, #4]
 8004544:	4807      	ldr	r0, [pc, #28]	; (8004564 <accelerometer_read+0x60>)
 8004546:	f7fd feb0 	bl	80022aa <HAL_SPI_Receive>
  CS_HIGH;
 800454a:	2201      	movs	r2, #1
 800454c:	2110      	movs	r1, #16
 800454e:	4804      	ldr	r0, [pc, #16]	; (8004560 <accelerometer_read+0x5c>)
 8004550:	f7fd f86c 	bl	800162c <HAL_GPIO_WritePin>
  return 0;
 8004554:	2300      	movs	r3, #0
}
 8004556:	4618      	mov	r0, r3
 8004558:	3710      	adds	r7, #16
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	40020000 	.word	0x40020000
 8004564:	20000268 	.word	0x20000268

08004568 <accelerometer_write>:

int32_t accelerometer_write(void *context, uint8_t sensorRegister, const uint8_t *sensorData, uint16_t length) //    
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b084      	sub	sp, #16
 800456c:	af00      	add	r7, sp, #0
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	607a      	str	r2, [r7, #4]
 8004572:	461a      	mov	r2, r3
 8004574:	460b      	mov	r3, r1
 8004576:	72fb      	strb	r3, [r7, #11]
 8004578:	4613      	mov	r3, r2
 800457a:	813b      	strh	r3, [r7, #8]
  CS_LOW;
 800457c:	2200      	movs	r2, #0
 800457e:	2110      	movs	r1, #16
 8004580:	480d      	ldr	r0, [pc, #52]	; (80045b8 <accelerometer_write+0x50>)
 8004582:	f7fd f853 	bl	800162c <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1, &sensorRegister, 1, 1000);
 8004586:	f107 010b 	add.w	r1, r7, #11
 800458a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800458e:	2201      	movs	r2, #1
 8004590:	480a      	ldr	r0, [pc, #40]	; (80045bc <accelerometer_write+0x54>)
 8004592:	f7fd fd4e 	bl	8002032 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi1, (uint8_t*)sensorData, length, 1000);
 8004596:	893a      	ldrh	r2, [r7, #8]
 8004598:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800459c:	6879      	ldr	r1, [r7, #4]
 800459e:	4807      	ldr	r0, [pc, #28]	; (80045bc <accelerometer_write+0x54>)
 80045a0:	f7fd fd47 	bl	8002032 <HAL_SPI_Transmit>
  CS_HIGH;
 80045a4:	2201      	movs	r2, #1
 80045a6:	2110      	movs	r1, #16
 80045a8:	4803      	ldr	r0, [pc, #12]	; (80045b8 <accelerometer_write+0x50>)
 80045aa:	f7fd f83f 	bl	800162c <HAL_GPIO_WritePin>
  return 0;
 80045ae:	2300      	movs	r3, #0
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	3710      	adds	r7, #16
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}
 80045b8:	40020000 	.word	0x40020000
 80045bc:	20000268 	.word	0x20000268

080045c0 <lis2ds12_get_acceleration>:

void lis2ds12_get_acceleration(void)      //         RS485
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b086      	sub	sp, #24
 80045c4:	af00      	add	r7, sp, #0
  int16_t raw[3] = {0};
 80045c6:	1d3b      	adds	r3, r7, #4
 80045c8:	2200      	movs	r2, #0
 80045ca:	601a      	str	r2, [r3, #0]
 80045cc:	809a      	strh	r2, [r3, #4]

  lis2ds12_acceleration_raw_get(&dev_ctx, raw);
 80045ce:	1d3b      	adds	r3, r7, #4
 80045d0:	4619      	mov	r1, r3
 80045d2:	481e      	ldr	r0, [pc, #120]	; (800464c <lis2ds12_get_acceleration+0x8c>)
 80045d4:	f000 f93d 	bl	8004852 <lis2ds12_acceleration_raw_get>

  float xval = lis2ds12_from_fs4g_to_mg(raw[0]);
 80045d8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80045dc:	4618      	mov	r0, r3
 80045de:	f000 f90f 	bl	8004800 <lis2ds12_from_fs4g_to_mg>
 80045e2:	ed87 0a05 	vstr	s0, [r7, #20]
  float yval = lis2ds12_from_fs4g_to_mg(raw[1]);
 80045e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80045ea:	4618      	mov	r0, r3
 80045ec:	f000 f908 	bl	8004800 <lis2ds12_from_fs4g_to_mg>
 80045f0:	ed87 0a04 	vstr	s0, [r7, #16]
  float zval = lis2ds12_from_fs4g_to_mg(raw[2]);
 80045f4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80045f8:	4618      	mov	r0, r3
 80045fa:	f000 f901 	bl	8004800 <lis2ds12_from_fs4g_to_mg>
 80045fe:	ed87 0a03 	vstr	s0, [r7, #12]

  print_UART("[LIS2DS12: DATA]: X: %.2f (mg)\r\n", xval);
 8004602:	6978      	ldr	r0, [r7, #20]
 8004604:	f7fb ffa8 	bl	8000558 <__aeabi_f2d>
 8004608:	4602      	mov	r2, r0
 800460a:	460b      	mov	r3, r1
 800460c:	4810      	ldr	r0, [pc, #64]	; (8004650 <lis2ds12_get_acceleration+0x90>)
 800460e:	f000 fb3f 	bl	8004c90 <print_UART>
  print_UART("[LIS2DS12: DATA]: Y: %.2f (mg)\r\n", yval);
 8004612:	6938      	ldr	r0, [r7, #16]
 8004614:	f7fb ffa0 	bl	8000558 <__aeabi_f2d>
 8004618:	4602      	mov	r2, r0
 800461a:	460b      	mov	r3, r1
 800461c:	480d      	ldr	r0, [pc, #52]	; (8004654 <lis2ds12_get_acceleration+0x94>)
 800461e:	f000 fb37 	bl	8004c90 <print_UART>
  print_UART("[LIS2DS12: DATA]: Z: %.2f (mg)\r\n", zval);
 8004622:	68f8      	ldr	r0, [r7, #12]
 8004624:	f7fb ff98 	bl	8000558 <__aeabi_f2d>
 8004628:	4602      	mov	r2, r0
 800462a:	460b      	mov	r3, r1
 800462c:	480a      	ldr	r0, [pc, #40]	; (8004658 <lis2ds12_get_acceleration+0x98>)
 800462e:	f000 fb2f 	bl	8004c90 <print_UART>
  print_UART("[LIS2DS12: DATA]: ------------\r\n", zval);
 8004632:	68f8      	ldr	r0, [r7, #12]
 8004634:	f7fb ff90 	bl	8000558 <__aeabi_f2d>
 8004638:	4602      	mov	r2, r0
 800463a:	460b      	mov	r3, r1
 800463c:	4807      	ldr	r0, [pc, #28]	; (800465c <lis2ds12_get_acceleration+0x9c>)
 800463e:	f000 fb27 	bl	8004c90 <print_UART>
}
 8004642:	bf00      	nop
 8004644:	3718      	adds	r7, #24
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
 800464a:	bf00      	nop
 800464c:	20000218 	.word	0x20000218
 8004650:	0800819c 	.word	0x0800819c
 8004654:	080081c0 	.word	0x080081c0
 8004658:	080081e4 	.word	0x080081e4
 800465c:	08008208 	.word	0x08008208

08004660 <lis2ds12_initialization>:

void lis2ds12_initialization(void)				 //   
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b082      	sub	sp, #8
 8004664:	af00      	add	r7, sp, #0
  dev_ctx.read_reg = accelerometer_read;
 8004666:	4b48      	ldr	r3, [pc, #288]	; (8004788 <lis2ds12_initialization+0x128>)
 8004668:	4a48      	ldr	r2, [pc, #288]	; (800478c <lis2ds12_initialization+0x12c>)
 800466a:	605a      	str	r2, [r3, #4]
  dev_ctx.write_reg = accelerometer_write;
 800466c:	4b46      	ldr	r3, [pc, #280]	; (8004788 <lis2ds12_initialization+0x128>)
 800466e:	4a48      	ldr	r2, [pc, #288]	; (8004790 <lis2ds12_initialization+0x130>)
 8004670:	601a      	str	r2, [r3, #0]

  uint8_t readedID = 0;
 8004672:	2300      	movs	r3, #0
 8004674:	71bb      	strb	r3, [r7, #6]
  uint8_t error_counters = 0;
 8004676:	2300      	movs	r3, #0
 8004678:	71fb      	strb	r3, [r7, #7]

  while(readedID != DEVICE_ID && error_counters != 10)
 800467a:	e00a      	b.n	8004692 <lis2ds12_initialization+0x32>
  {
    lis2ds12_device_id_get(&dev_ctx, &readedID);
 800467c:	1dbb      	adds	r3, r7, #6
 800467e:	4619      	mov	r1, r3
 8004680:	4841      	ldr	r0, [pc, #260]	; (8004788 <lis2ds12_initialization+0x128>)
 8004682:	f000 f931 	bl	80048e8 <lis2ds12_device_id_get>

    print_UART("[LIS2DS12: ID]  ... \r\n");
 8004686:	4843      	ldr	r0, [pc, #268]	; (8004794 <lis2ds12_initialization+0x134>)
 8004688:	f000 fb02 	bl	8004c90 <print_UART>
    error_counters++;
 800468c:	79fb      	ldrb	r3, [r7, #7]
 800468e:	3301      	adds	r3, #1
 8004690:	71fb      	strb	r3, [r7, #7]
  while(readedID != DEVICE_ID && error_counters != 10)
 8004692:	79bb      	ldrb	r3, [r7, #6]
 8004694:	2b43      	cmp	r3, #67	; 0x43
 8004696:	d002      	beq.n	800469e <lis2ds12_initialization+0x3e>
 8004698:	79fb      	ldrb	r3, [r7, #7]
 800469a:	2b0a      	cmp	r3, #10
 800469c:	d1ee      	bne.n	800467c <lis2ds12_initialization+0x1c>
  }

  if(readedID == DEVICE_ID) print_UART("[LIS2DS12: ID]  : LIS2DS12\r\n");
 800469e:	79bb      	ldrb	r3, [r7, #6]
 80046a0:	2b43      	cmp	r3, #67	; 0x43
 80046a2:	d103      	bne.n	80046ac <lis2ds12_initialization+0x4c>
 80046a4:	483c      	ldr	r0, [pc, #240]	; (8004798 <lis2ds12_initialization+0x138>)
 80046a6:	f000 faf3 	bl	8004c90 <print_UART>
 80046aa:	e004      	b.n	80046b6 <lis2ds12_initialization+0x56>
  else print_UART("[LIS2DS12: ID]  LIS2DS12  ,  ID: 0x%02X\r\n", readedID);
 80046ac:	79bb      	ldrb	r3, [r7, #6]
 80046ae:	4619      	mov	r1, r3
 80046b0:	483a      	ldr	r0, [pc, #232]	; (800479c <lis2ds12_initialization+0x13c>)
 80046b2:	f000 faed 	bl	8004c90 <print_UART>

  NVIC_DisableIRQ(EXTI1_IRQn);
 80046b6:	2007      	movs	r0, #7
 80046b8:	f7ff ff00 	bl	80044bc <__NVIC_DisableIRQ>

  lis2ds12_reg_t reg;

  reg.byte = 0;
 80046bc:	2300      	movs	r3, #0
 80046be:	713b      	strb	r3, [r7, #4]
  reg.ctrl1.bdu = 1;
 80046c0:	793b      	ldrb	r3, [r7, #4]
 80046c2:	f043 0301 	orr.w	r3, r3, #1
 80046c6:	713b      	strb	r3, [r7, #4]
  reg.ctrl1.fs = LIS2DS12_4g;
 80046c8:	793b      	ldrb	r3, [r7, #4]
 80046ca:	2202      	movs	r2, #2
 80046cc:	f362 0383 	bfi	r3, r2, #2, #2
 80046d0:	713b      	strb	r3, [r7, #4]
  reg.ctrl1.odr = (uint8_t)(LIS2DS12_XL_ODR_6k4Hz_HF & 0x0F);
 80046d2:	793b      	ldrb	r3, [r7, #4]
 80046d4:	2207      	movs	r2, #7
 80046d6:	f362 1307 	bfi	r3, r2, #4, #4
 80046da:	713b      	strb	r3, [r7, #4]
  reg.ctrl1.hf_odr = (uint8_t)((LIS2DS12_XL_ODR_6k4Hz_HF & 0x10) >> 4);
 80046dc:	793b      	ldrb	r3, [r7, #4]
 80046de:	f043 0302 	orr.w	r3, r3, #2
 80046e2:	713b      	strb	r3, [r7, #4]
  lis2ds12_write_reg(&dev_ctx, LIS2DS12_CTRL1, (uint8_t*)&reg.byte, 1);
 80046e4:	1d3a      	adds	r2, r7, #4
 80046e6:	2301      	movs	r3, #1
 80046e8:	2120      	movs	r1, #32
 80046ea:	4827      	ldr	r0, [pc, #156]	; (8004788 <lis2ds12_initialization+0x128>)
 80046ec:	f000 f870 	bl	80047d0 <lis2ds12_write_reg>

  reg.byte = 0;
 80046f0:	2300      	movs	r3, #0
 80046f2:	713b      	strb	r3, [r7, #4]
  reg.ctrl2.i2c_disable = 1;
 80046f4:	793b      	ldrb	r3, [r7, #4]
 80046f6:	f043 0302 	orr.w	r3, r3, #2
 80046fa:	713b      	strb	r3, [r7, #4]
  reg.ctrl2.if_add_inc = 1;
 80046fc:	793b      	ldrb	r3, [r7, #4]
 80046fe:	f043 0304 	orr.w	r3, r3, #4
 8004702:	713b      	strb	r3, [r7, #4]
  lis2ds12_write_reg(&dev_ctx, LIS2DS12_CTRL2, (uint8_t*)&reg.byte, 1);
 8004704:	1d3a      	adds	r2, r7, #4
 8004706:	2301      	movs	r3, #1
 8004708:	2121      	movs	r1, #33	; 0x21
 800470a:	481f      	ldr	r0, [pc, #124]	; (8004788 <lis2ds12_initialization+0x128>)
 800470c:	f000 f860 	bl	80047d0 <lis2ds12_write_reg>

  reg.byte = 0;
 8004710:	2300      	movs	r3, #0
 8004712:	713b      	strb	r3, [r7, #4]
  reg.ctrl3.lir = 0;
 8004714:	793b      	ldrb	r3, [r7, #4]
 8004716:	f36f 0382 	bfc	r3, #2, #1
 800471a:	713b      	strb	r3, [r7, #4]
  lis2ds12_write_reg(&dev_ctx, LIS2DS12_CTRL3, (uint8_t*)&reg.byte, 1);
 800471c:	1d3a      	adds	r2, r7, #4
 800471e:	2301      	movs	r3, #1
 8004720:	2122      	movs	r1, #34	; 0x22
 8004722:	4819      	ldr	r0, [pc, #100]	; (8004788 <lis2ds12_initialization+0x128>)
 8004724:	f000 f854 	bl	80047d0 <lis2ds12_write_reg>

  reg.byte = 0;
 8004728:	2300      	movs	r3, #0
 800472a:	713b      	strb	r3, [r7, #4]
  lis2ds12_write_reg(&dev_ctx, LIS2DS12_CTRL5, (uint8_t*)&reg.byte, 1);
 800472c:	1d3a      	adds	r2, r7, #4
 800472e:	2301      	movs	r3, #1
 8004730:	2124      	movs	r1, #36	; 0x24
 8004732:	4815      	ldr	r0, [pc, #84]	; (8004788 <lis2ds12_initialization+0x128>)
 8004734:	f000 f84c 	bl	80047d0 <lis2ds12_write_reg>

  reg.byte = 0;
 8004738:	2300      	movs	r3, #0
 800473a:	713b      	strb	r3, [r7, #4]
  reg.fifo_ctrl.fmode = LIS2DS12_BYPASS_MODE;
 800473c:	793b      	ldrb	r3, [r7, #4]
 800473e:	f36f 1347 	bfc	r3, #5, #3
 8004742:	713b      	strb	r3, [r7, #4]
  lis2ds12_write_reg(&dev_ctx, LIS2DS12_FIFO_CTRL, (uint8_t*)&reg.byte, 1);
 8004744:	1d3a      	adds	r2, r7, #4
 8004746:	2301      	movs	r3, #1
 8004748:	2125      	movs	r1, #37	; 0x25
 800474a:	480f      	ldr	r0, [pc, #60]	; (8004788 <lis2ds12_initialization+0x128>)
 800474c:	f000 f840 	bl	80047d0 <lis2ds12_write_reg>
  reg.byte = 0;
  reg.fifo_ctrl.fmode = LIS2DS12_STREAM_MODE;
  lis2ds12_write_reg(&dev_ctx, LIS2DS12_FIFO_CTRL, (uint8_t*)&reg.byte, 1);
#endif

  reg.byte = FIFO_WATER_MARK;
 8004750:	2300      	movs	r3, #0
 8004752:	713b      	strb	r3, [r7, #4]
  lis2ds12_write_reg(&dev_ctx, LIS2DS12_FIFO_THS, (uint8_t*)&reg.byte, 1);
 8004754:	1d3a      	adds	r2, r7, #4
 8004756:	2301      	movs	r3, #1
 8004758:	212e      	movs	r1, #46	; 0x2e
 800475a:	480b      	ldr	r0, [pc, #44]	; (8004788 <lis2ds12_initialization+0x128>)
 800475c:	f000 f838 	bl	80047d0 <lis2ds12_write_reg>

  reg.byte = 0;
 8004760:	2300      	movs	r3, #0
 8004762:	713b      	strb	r3, [r7, #4]
#if FIFO_WATER_MARK > 0
  reg.ctrl4.int1_fth = 1;
#else
  reg.ctrl4.int1_drdy = 1;
 8004764:	793b      	ldrb	r3, [r7, #4]
 8004766:	f043 0301 	orr.w	r3, r3, #1
 800476a:	713b      	strb	r3, [r7, #4]
#endif
  lis2ds12_write_reg(&dev_ctx, LIS2DS12_CTRL4, (uint8_t*)&reg.byte, 1);
 800476c:	1d3a      	adds	r2, r7, #4
 800476e:	2301      	movs	r3, #1
 8004770:	2123      	movs	r1, #35	; 0x23
 8004772:	4805      	ldr	r0, [pc, #20]	; (8004788 <lis2ds12_initialization+0x128>)
 8004774:	f000 f82c 	bl	80047d0 <lis2ds12_write_reg>

  // enable irq from INT1
  NVIC_EnableIRQ(EXTI1_IRQn);
 8004778:	2007      	movs	r0, #7
 800477a:	f7ff fe81 	bl	8004480 <__NVIC_EnableIRQ>
}
 800477e:	bf00      	nop
 8004780:	3708      	adds	r7, #8
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop
 8004788:	20000218 	.word	0x20000218
 800478c:	08004505 	.word	0x08004505
 8004790:	08004569 	.word	0x08004569
 8004794:	0800822c 	.word	0x0800822c
 8004798:	08008268 	.word	0x08008268
 800479c:	080082b0 	.word	0x080082b0

080047a0 <lis2ds12_read_reg>:
  *
  */
int32_t lis2ds12_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 80047a0:	b590      	push	{r4, r7, lr}
 80047a2:	b087      	sub	sp, #28
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	60f8      	str	r0, [r7, #12]
 80047a8:	607a      	str	r2, [r7, #4]
 80047aa:	461a      	mov	r2, r3
 80047ac:	460b      	mov	r3, r1
 80047ae:	72fb      	strb	r3, [r7, #11]
 80047b0:	4613      	mov	r3, r2
 80047b2:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	685c      	ldr	r4, [r3, #4]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6898      	ldr	r0, [r3, #8]
 80047bc:	893b      	ldrh	r3, [r7, #8]
 80047be:	7af9      	ldrb	r1, [r7, #11]
 80047c0:	687a      	ldr	r2, [r7, #4]
 80047c2:	47a0      	blx	r4
 80047c4:	6178      	str	r0, [r7, #20]

  return ret;
 80047c6:	697b      	ldr	r3, [r7, #20]
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	371c      	adds	r7, #28
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd90      	pop	{r4, r7, pc}

080047d0 <lis2ds12_write_reg>:
  *
  */
int32_t lis2ds12_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                           uint8_t *data,
                           uint16_t len)
{
 80047d0:	b590      	push	{r4, r7, lr}
 80047d2:	b087      	sub	sp, #28
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	60f8      	str	r0, [r7, #12]
 80047d8:	607a      	str	r2, [r7, #4]
 80047da:	461a      	mov	r2, r3
 80047dc:	460b      	mov	r3, r1
 80047de:	72fb      	strb	r3, [r7, #11]
 80047e0:	4613      	mov	r3, r2
 80047e2:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681c      	ldr	r4, [r3, #0]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	6898      	ldr	r0, [r3, #8]
 80047ec:	893b      	ldrh	r3, [r7, #8]
 80047ee:	7af9      	ldrb	r1, [r7, #11]
 80047f0:	687a      	ldr	r2, [r7, #4]
 80047f2:	47a0      	blx	r4
 80047f4:	6178      	str	r0, [r7, #20]

  return ret;
 80047f6:	697b      	ldr	r3, [r7, #20]
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	371c      	adds	r7, #28
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd90      	pop	{r4, r7, pc}

08004800 <lis2ds12_from_fs4g_to_mg>:
{
  return ((float_t)lsb * 0.061f);
}

float_t lis2ds12_from_fs4g_to_mg(int16_t lsb)
{
 8004800:	b480      	push	{r7}
 8004802:	b083      	sub	sp, #12
 8004804:	af00      	add	r7, sp, #0
 8004806:	4603      	mov	r3, r0
 8004808:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.122f);
 800480a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800480e:	ee07 3a90 	vmov	s15, r3
 8004812:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004816:	ed9f 7a05 	vldr	s14, [pc, #20]	; 800482c <lis2ds12_from_fs4g_to_mg+0x2c>
 800481a:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800481e:	eeb0 0a67 	vmov.f32	s0, s15
 8004822:	370c      	adds	r7, #12
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr
 800482c:	3df9db23 	.word	0x3df9db23

08004830 <lis2ds12_status_reg_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lis2ds12_status_reg_get(stmdev_ctx_t *ctx,
                                lis2ds12_status_t *val)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b084      	sub	sp, #16
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
 8004838:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis2ds12_read_reg(ctx, LIS2DS12_STATUS, (uint8_t *) val, 1);
 800483a:	2301      	movs	r3, #1
 800483c:	683a      	ldr	r2, [r7, #0]
 800483e:	2127      	movs	r1, #39	; 0x27
 8004840:	6878      	ldr	r0, [r7, #4]
 8004842:	f7ff ffad 	bl	80047a0 <lis2ds12_read_reg>
 8004846:	60f8      	str	r0, [r7, #12]

  return ret;
 8004848:	68fb      	ldr	r3, [r7, #12]
}
 800484a:	4618      	mov	r0, r3
 800484c:	3710      	adds	r7, #16
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}

08004852 <lis2ds12_acceleration_raw_get>:
  * @param  buff   buffer that stores data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lis2ds12_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8004852:	b580      	push	{r7, lr}
 8004854:	b086      	sub	sp, #24
 8004856:	af00      	add	r7, sp, #0
 8004858:	6078      	str	r0, [r7, #4]
 800485a:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lis2ds12_read_reg(ctx, LIS2DS12_OUT_X_L, buff, 6);
 800485c:	f107 020c 	add.w	r2, r7, #12
 8004860:	2306      	movs	r3, #6
 8004862:	2128      	movs	r1, #40	; 0x28
 8004864:	6878      	ldr	r0, [r7, #4]
 8004866:	f7ff ff9b 	bl	80047a0 <lis2ds12_read_reg>
 800486a:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 800486c:	7b7b      	ldrb	r3, [r7, #13]
 800486e:	b21a      	sxth	r2, r3
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	f9b3 3000 	ldrsh.w	r3, [r3]
 800487a:	b29b      	uxth	r3, r3
 800487c:	021b      	lsls	r3, r3, #8
 800487e:	b29a      	uxth	r2, r3
 8004880:	7b3b      	ldrb	r3, [r7, #12]
 8004882:	b29b      	uxth	r3, r3
 8004884:	4413      	add	r3, r2
 8004886:	b29b      	uxth	r3, r3
 8004888:	b21a      	sxth	r2, r3
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 800488e:	7bfa      	ldrb	r2, [r7, #15]
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	3302      	adds	r3, #2
 8004894:	b212      	sxth	r2, r2
 8004896:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	3302      	adds	r3, #2
 800489c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80048a0:	b29b      	uxth	r3, r3
 80048a2:	021b      	lsls	r3, r3, #8
 80048a4:	b29a      	uxth	r2, r3
 80048a6:	7bbb      	ldrb	r3, [r7, #14]
 80048a8:	b29b      	uxth	r3, r3
 80048aa:	4413      	add	r3, r2
 80048ac:	b29a      	uxth	r2, r3
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	3302      	adds	r3, #2
 80048b2:	b212      	sxth	r2, r2
 80048b4:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80048b6:	7c7a      	ldrb	r2, [r7, #17]
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	3304      	adds	r3, #4
 80048bc:	b212      	sxth	r2, r2
 80048be:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	3304      	adds	r3, #4
 80048c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	021b      	lsls	r3, r3, #8
 80048cc:	b29a      	uxth	r2, r3
 80048ce:	7c3b      	ldrb	r3, [r7, #16]
 80048d0:	b29b      	uxth	r3, r3
 80048d2:	4413      	add	r3, r2
 80048d4:	b29a      	uxth	r2, r3
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	3304      	adds	r3, #4
 80048da:	b212      	sxth	r2, r2
 80048dc:	801a      	strh	r2, [r3, #0]

  return ret;
 80048de:	697b      	ldr	r3, [r7, #20]
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	3718      	adds	r7, #24
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}

080048e8 <lis2ds12_device_id_get>:
  * @param  buff   buffer that stores data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lis2ds12_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b084      	sub	sp, #16
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
 80048f0:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis2ds12_read_reg(ctx, LIS2DS12_WHO_AM_I, buff, 1);
 80048f2:	2301      	movs	r3, #1
 80048f4:	683a      	ldr	r2, [r7, #0]
 80048f6:	210f      	movs	r1, #15
 80048f8:	6878      	ldr	r0, [r7, #4]
 80048fa:	f7ff ff51 	bl	80047a0 <lis2ds12_read_reg>
 80048fe:	60f8      	str	r0, [r7, #12]

  return ret;
 8004900:	68fb      	ldr	r3, [r7, #12]
}
 8004902:	4618      	mov	r0, r3
 8004904:	3710      	adds	r7, #16
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}

0800490a <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800490a:	b580      	push	{r7, lr}
 800490c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800490e:	f7fc facf 	bl	8000eb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004912:	f000 f80b 	bl	800492c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004916:	f000 f935 	bl	8004b84 <MX_GPIO_Init>
  MX_SPI1_Init();
 800491a:	f000 f871 	bl	8004a00 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800491e:	f000 f907 	bl	8004b30 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8004922:	f000 f8a3 	bl	8004a6c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  cpu_init();
 8004926:	f7ff fd37 	bl	8004398 <cpu_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while(1)
 800492a:	e7fe      	b.n	800492a <main+0x20>

0800492c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b094      	sub	sp, #80	; 0x50
 8004930:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004932:	f107 0320 	add.w	r3, r7, #32
 8004936:	2230      	movs	r2, #48	; 0x30
 8004938:	2100      	movs	r1, #0
 800493a:	4618      	mov	r0, r3
 800493c:	f000 fd0a 	bl	8005354 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004940:	f107 030c 	add.w	r3, r7, #12
 8004944:	2200      	movs	r2, #0
 8004946:	601a      	str	r2, [r3, #0]
 8004948:	605a      	str	r2, [r3, #4]
 800494a:	609a      	str	r2, [r3, #8]
 800494c:	60da      	str	r2, [r3, #12]
 800494e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004950:	2300      	movs	r3, #0
 8004952:	60bb      	str	r3, [r7, #8]
 8004954:	4b28      	ldr	r3, [pc, #160]	; (80049f8 <SystemClock_Config+0xcc>)
 8004956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004958:	4a27      	ldr	r2, [pc, #156]	; (80049f8 <SystemClock_Config+0xcc>)
 800495a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800495e:	6413      	str	r3, [r2, #64]	; 0x40
 8004960:	4b25      	ldr	r3, [pc, #148]	; (80049f8 <SystemClock_Config+0xcc>)
 8004962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004964:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004968:	60bb      	str	r3, [r7, #8]
 800496a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800496c:	2300      	movs	r3, #0
 800496e:	607b      	str	r3, [r7, #4]
 8004970:	4b22      	ldr	r3, [pc, #136]	; (80049fc <SystemClock_Config+0xd0>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004978:	4a20      	ldr	r2, [pc, #128]	; (80049fc <SystemClock_Config+0xd0>)
 800497a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800497e:	6013      	str	r3, [r2, #0]
 8004980:	4b1e      	ldr	r3, [pc, #120]	; (80049fc <SystemClock_Config+0xd0>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004988:	607b      	str	r3, [r7, #4]
 800498a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800498c:	2301      	movs	r3, #1
 800498e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004990:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004994:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004996:	2302      	movs	r3, #2
 8004998:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800499a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800499e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80049a0:	2319      	movs	r3, #25
 80049a2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80049a4:	23a8      	movs	r3, #168	; 0xa8
 80049a6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80049a8:	2302      	movs	r3, #2
 80049aa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80049ac:	2304      	movs	r3, #4
 80049ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80049b0:	f107 0320 	add.w	r3, r7, #32
 80049b4:	4618      	mov	r0, r3
 80049b6:	f7fc fe6b 	bl	8001690 <HAL_RCC_OscConfig>
 80049ba:	4603      	mov	r3, r0
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d001      	beq.n	80049c4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80049c0:	f000 f960 	bl	8004c84 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80049c4:	230f      	movs	r3, #15
 80049c6:	60fb      	str	r3, [r7, #12]
      |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80049c8:	2302      	movs	r3, #2
 80049ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80049cc:	2300      	movs	r3, #0
 80049ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80049d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80049d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80049d6:	2300      	movs	r3, #0
 80049d8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80049da:	f107 030c 	add.w	r3, r7, #12
 80049de:	2102      	movs	r1, #2
 80049e0:	4618      	mov	r0, r3
 80049e2:	f7fd f8cd 	bl	8001b80 <HAL_RCC_ClockConfig>
 80049e6:	4603      	mov	r3, r0
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d001      	beq.n	80049f0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80049ec:	f000 f94a 	bl	8004c84 <Error_Handler>
  }
}
 80049f0:	bf00      	nop
 80049f2:	3750      	adds	r7, #80	; 0x50
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}
 80049f8:	40023800 	.word	0x40023800
 80049fc:	40007000 	.word	0x40007000

08004a00 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004a04:	4b17      	ldr	r3, [pc, #92]	; (8004a64 <MX_SPI1_Init+0x64>)
 8004a06:	4a18      	ldr	r2, [pc, #96]	; (8004a68 <MX_SPI1_Init+0x68>)
 8004a08:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004a0a:	4b16      	ldr	r3, [pc, #88]	; (8004a64 <MX_SPI1_Init+0x64>)
 8004a0c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004a10:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004a12:	4b14      	ldr	r3, [pc, #80]	; (8004a64 <MX_SPI1_Init+0x64>)
 8004a14:	2200      	movs	r2, #0
 8004a16:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004a18:	4b12      	ldr	r3, [pc, #72]	; (8004a64 <MX_SPI1_Init+0x64>)
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004a1e:	4b11      	ldr	r3, [pc, #68]	; (8004a64 <MX_SPI1_Init+0x64>)
 8004a20:	2202      	movs	r2, #2
 8004a22:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004a24:	4b0f      	ldr	r3, [pc, #60]	; (8004a64 <MX_SPI1_Init+0x64>)
 8004a26:	2201      	movs	r2, #1
 8004a28:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004a2a:	4b0e      	ldr	r3, [pc, #56]	; (8004a64 <MX_SPI1_Init+0x64>)
 8004a2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a30:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8004a32:	4b0c      	ldr	r3, [pc, #48]	; (8004a64 <MX_SPI1_Init+0x64>)
 8004a34:	2208      	movs	r2, #8
 8004a36:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004a38:	4b0a      	ldr	r3, [pc, #40]	; (8004a64 <MX_SPI1_Init+0x64>)
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004a3e:	4b09      	ldr	r3, [pc, #36]	; (8004a64 <MX_SPI1_Init+0x64>)
 8004a40:	2200      	movs	r2, #0
 8004a42:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a44:	4b07      	ldr	r3, [pc, #28]	; (8004a64 <MX_SPI1_Init+0x64>)
 8004a46:	2200      	movs	r2, #0
 8004a48:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004a4a:	4b06      	ldr	r3, [pc, #24]	; (8004a64 <MX_SPI1_Init+0x64>)
 8004a4c:	220a      	movs	r2, #10
 8004a4e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004a50:	4804      	ldr	r0, [pc, #16]	; (8004a64 <MX_SPI1_Init+0x64>)
 8004a52:	f7fd fa65 	bl	8001f20 <HAL_SPI_Init>
 8004a56:	4603      	mov	r3, r0
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d001      	beq.n	8004a60 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004a5c:	f000 f912 	bl	8004c84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004a60:	bf00      	nop
 8004a62:	bd80      	pop	{r7, pc}
 8004a64:	20000268 	.word	0x20000268
 8004a68:	40013000 	.word	0x40013000

08004a6c <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b08a      	sub	sp, #40	; 0x28
 8004a70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004a72:	f107 0320 	add.w	r3, r7, #32
 8004a76:	2200      	movs	r2, #0
 8004a78:	601a      	str	r2, [r3, #0]
 8004a7a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004a7c:	1d3b      	adds	r3, r7, #4
 8004a7e:	2200      	movs	r2, #0
 8004a80:	601a      	str	r2, [r3, #0]
 8004a82:	605a      	str	r2, [r3, #4]
 8004a84:	609a      	str	r2, [r3, #8]
 8004a86:	60da      	str	r2, [r3, #12]
 8004a88:	611a      	str	r2, [r3, #16]
 8004a8a:	615a      	str	r2, [r3, #20]
 8004a8c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004a8e:	4b27      	ldr	r3, [pc, #156]	; (8004b2c <MX_TIM2_Init+0xc0>)
 8004a90:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004a94:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 64;
 8004a96:	4b25      	ldr	r3, [pc, #148]	; (8004b2c <MX_TIM2_Init+0xc0>)
 8004a98:	2240      	movs	r2, #64	; 0x40
 8004a9a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a9c:	4b23      	ldr	r3, [pc, #140]	; (8004b2c <MX_TIM2_Init+0xc0>)
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 8004aa2:	4b22      	ldr	r3, [pc, #136]	; (8004b2c <MX_TIM2_Init+0xc0>)
 8004aa4:	22ff      	movs	r2, #255	; 0xff
 8004aa6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004aa8:	4b20      	ldr	r3, [pc, #128]	; (8004b2c <MX_TIM2_Init+0xc0>)
 8004aaa:	2200      	movs	r2, #0
 8004aac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004aae:	4b1f      	ldr	r3, [pc, #124]	; (8004b2c <MX_TIM2_Init+0xc0>)
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004ab4:	481d      	ldr	r0, [pc, #116]	; (8004b2c <MX_TIM2_Init+0xc0>)
 8004ab6:	f7fd ffdb 	bl	8002a70 <HAL_TIM_PWM_Init>
 8004aba:	4603      	mov	r3, r0
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d001      	beq.n	8004ac4 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8004ac0:	f000 f8e0 	bl	8004c84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004acc:	f107 0320 	add.w	r3, r7, #32
 8004ad0:	4619      	mov	r1, r3
 8004ad2:	4816      	ldr	r0, [pc, #88]	; (8004b2c <MX_TIM2_Init+0xc0>)
 8004ad4:	f7fe fbc0 	bl	8003258 <HAL_TIMEx_MasterConfigSynchronization>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d001      	beq.n	8004ae2 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8004ade:	f000 f8d1 	bl	8004c84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004ae2:	2360      	movs	r3, #96	; 0x60
 8004ae4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004aea:	2300      	movs	r3, #0
 8004aec:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004aee:	2300      	movs	r3, #0
 8004af0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004af2:	1d3b      	adds	r3, r7, #4
 8004af4:	2204      	movs	r2, #4
 8004af6:	4619      	mov	r1, r3
 8004af8:	480c      	ldr	r0, [pc, #48]	; (8004b2c <MX_TIM2_Init+0xc0>)
 8004afa:	f7fe f8b9 	bl	8002c70 <HAL_TIM_PWM_ConfigChannel>
 8004afe:	4603      	mov	r3, r0
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d001      	beq.n	8004b08 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8004b04:	f000 f8be 	bl	8004c84 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004b08:	1d3b      	adds	r3, r7, #4
 8004b0a:	2208      	movs	r2, #8
 8004b0c:	4619      	mov	r1, r3
 8004b0e:	4807      	ldr	r0, [pc, #28]	; (8004b2c <MX_TIM2_Init+0xc0>)
 8004b10:	f7fe f8ae 	bl	8002c70 <HAL_TIM_PWM_ConfigChannel>
 8004b14:	4603      	mov	r3, r0
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d001      	beq.n	8004b1e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8004b1a:	f000 f8b3 	bl	8004c84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8004b1e:	4803      	ldr	r0, [pc, #12]	; (8004b2c <MX_TIM2_Init+0xc0>)
 8004b20:	f000 f986 	bl	8004e30 <HAL_TIM_MspPostInit>

}
 8004b24:	bf00      	nop
 8004b26:	3728      	adds	r7, #40	; 0x28
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}
 8004b2c:	200002c0 	.word	0x200002c0

08004b30 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004b34:	4b11      	ldr	r3, [pc, #68]	; (8004b7c <MX_USART1_UART_Init+0x4c>)
 8004b36:	4a12      	ldr	r2, [pc, #72]	; (8004b80 <MX_USART1_UART_Init+0x50>)
 8004b38:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004b3a:	4b10      	ldr	r3, [pc, #64]	; (8004b7c <MX_USART1_UART_Init+0x4c>)
 8004b3c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004b40:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004b42:	4b0e      	ldr	r3, [pc, #56]	; (8004b7c <MX_USART1_UART_Init+0x4c>)
 8004b44:	2200      	movs	r2, #0
 8004b46:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004b48:	4b0c      	ldr	r3, [pc, #48]	; (8004b7c <MX_USART1_UART_Init+0x4c>)
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004b4e:	4b0b      	ldr	r3, [pc, #44]	; (8004b7c <MX_USART1_UART_Init+0x4c>)
 8004b50:	2200      	movs	r2, #0
 8004b52:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004b54:	4b09      	ldr	r3, [pc, #36]	; (8004b7c <MX_USART1_UART_Init+0x4c>)
 8004b56:	220c      	movs	r2, #12
 8004b58:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004b5a:	4b08      	ldr	r3, [pc, #32]	; (8004b7c <MX_USART1_UART_Init+0x4c>)
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004b60:	4b06      	ldr	r3, [pc, #24]	; (8004b7c <MX_USART1_UART_Init+0x4c>)
 8004b62:	2200      	movs	r2, #0
 8004b64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004b66:	4805      	ldr	r0, [pc, #20]	; (8004b7c <MX_USART1_UART_Init+0x4c>)
 8004b68:	f7fe fbe4 	bl	8003334 <HAL_UART_Init>
 8004b6c:	4603      	mov	r3, r0
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d001      	beq.n	8004b76 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004b72:	f000 f887 	bl	8004c84 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004b76:	bf00      	nop
 8004b78:	bd80      	pop	{r7, pc}
 8004b7a:	bf00      	nop
 8004b7c:	20000224 	.word	0x20000224
 8004b80:	40011000 	.word	0x40011000

08004b84 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b088      	sub	sp, #32
 8004b88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b8a:	f107 030c 	add.w	r3, r7, #12
 8004b8e:	2200      	movs	r2, #0
 8004b90:	601a      	str	r2, [r3, #0]
 8004b92:	605a      	str	r2, [r3, #4]
 8004b94:	609a      	str	r2, [r3, #8]
 8004b96:	60da      	str	r2, [r3, #12]
 8004b98:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	60bb      	str	r3, [r7, #8]
 8004b9e:	4b36      	ldr	r3, [pc, #216]	; (8004c78 <MX_GPIO_Init+0xf4>)
 8004ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ba2:	4a35      	ldr	r2, [pc, #212]	; (8004c78 <MX_GPIO_Init+0xf4>)
 8004ba4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ba8:	6313      	str	r3, [r2, #48]	; 0x30
 8004baa:	4b33      	ldr	r3, [pc, #204]	; (8004c78 <MX_GPIO_Init+0xf4>)
 8004bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bb2:	60bb      	str	r3, [r7, #8]
 8004bb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	607b      	str	r3, [r7, #4]
 8004bba:	4b2f      	ldr	r3, [pc, #188]	; (8004c78 <MX_GPIO_Init+0xf4>)
 8004bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bbe:	4a2e      	ldr	r2, [pc, #184]	; (8004c78 <MX_GPIO_Init+0xf4>)
 8004bc0:	f043 0301 	orr.w	r3, r3, #1
 8004bc4:	6313      	str	r3, [r2, #48]	; 0x30
 8004bc6:	4b2c      	ldr	r3, [pc, #176]	; (8004c78 <MX_GPIO_Init+0xf4>)
 8004bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bca:	f003 0301 	and.w	r3, r3, #1
 8004bce:	607b      	str	r3, [r7, #4]
 8004bd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	603b      	str	r3, [r7, #0]
 8004bd6:	4b28      	ldr	r3, [pc, #160]	; (8004c78 <MX_GPIO_Init+0xf4>)
 8004bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bda:	4a27      	ldr	r2, [pc, #156]	; (8004c78 <MX_GPIO_Init+0xf4>)
 8004bdc:	f043 0302 	orr.w	r3, r3, #2
 8004be0:	6313      	str	r3, [r2, #48]	; 0x30
 8004be2:	4b25      	ldr	r3, [pc, #148]	; (8004c78 <MX_GPIO_Init+0xf4>)
 8004be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004be6:	f003 0302 	and.w	r3, r3, #2
 8004bea:	603b      	str	r3, [r7, #0]
 8004bec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_11, GPIO_PIN_RESET);
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f44f 6101 	mov.w	r1, #2064	; 0x810
 8004bf4:	4821      	ldr	r0, [pc, #132]	; (8004c7c <MX_GPIO_Init+0xf8>)
 8004bf6:	f7fc fd19 	bl	800162c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004bfa:	2310      	movs	r3, #16
 8004bfc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c02:	2300      	movs	r3, #0
 8004c04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8004c06:	2301      	movs	r3, #1
 8004c08:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c0a:	f107 030c 	add.w	r3, r7, #12
 8004c0e:	4619      	mov	r1, r3
 8004c10:	481a      	ldr	r0, [pc, #104]	; (8004c7c <MX_GPIO_Init+0xf8>)
 8004c12:	f7fc fb87 	bl	8001324 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8004c16:	2306      	movs	r3, #6
 8004c18:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004c1a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8004c1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c20:	2300      	movs	r3, #0
 8004c22:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c24:	f107 030c 	add.w	r3, r7, #12
 8004c28:	4619      	mov	r1, r3
 8004c2a:	4815      	ldr	r0, [pc, #84]	; (8004c80 <MX_GPIO_Init+0xfc>)
 8004c2c:	f7fc fb7a 	bl	8001324 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004c30:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004c34:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c36:	2301      	movs	r3, #1
 8004c38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c42:	f107 030c 	add.w	r3, r7, #12
 8004c46:	4619      	mov	r1, r3
 8004c48:	480c      	ldr	r0, [pc, #48]	; (8004c7c <MX_GPIO_Init+0xf8>)
 8004c4a:	f7fc fb6b 	bl	8001324 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8004c4e:	2200      	movs	r2, #0
 8004c50:	2100      	movs	r1, #0
 8004c52:	2007      	movs	r0, #7
 8004c54:	f7fc fa9d 	bl	8001192 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8004c58:	2007      	movs	r0, #7
 8004c5a:	f7fc fab6 	bl	80011ca <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8004c5e:	2200      	movs	r2, #0
 8004c60:	2100      	movs	r1, #0
 8004c62:	2008      	movs	r0, #8
 8004c64:	f7fc fa95 	bl	8001192 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8004c68:	2008      	movs	r0, #8
 8004c6a:	f7fc faae 	bl	80011ca <HAL_NVIC_EnableIRQ>

}
 8004c6e:	bf00      	nop
 8004c70:	3720      	adds	r7, #32
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}
 8004c76:	bf00      	nop
 8004c78:	40023800 	.word	0x40023800
 8004c7c:	40020000 	.word	0x40020000
 8004c80:	40020400 	.word	0x40020400

08004c84 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8004c84:	b480      	push	{r7}
 8004c86:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004c88:	b672      	cpsid	i
}
 8004c8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while(1)
 8004c8c:	e7fe      	b.n	8004c8c <Error_Handler+0x8>
	...

08004c90 <print_UART>:

extern UART_HandleTypeDef huart1;

/* send str with value over UART */
void print_UART(const char *format, ...)
{
 8004c90:	b40f      	push	{r0, r1, r2, r3}
 8004c92:	b580      	push	{r7, lr}
 8004c94:	b0b4      	sub	sp, #208	; 0xd0
 8004c96:	af00      	add	r7, sp, #0
  uint8_t temp[200] = { 0 };
 8004c98:	2300      	movs	r3, #0
 8004c9a:	60bb      	str	r3, [r7, #8]
 8004c9c:	f107 030c 	add.w	r3, r7, #12
 8004ca0:	22c4      	movs	r2, #196	; 0xc4
 8004ca2:	2100      	movs	r1, #0
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f000 fb55 	bl	8005354 <memset>

  va_list args;
  va_start(args, format);
 8004caa:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8004cae:	607b      	str	r3, [r7, #4]
  vsprintf((char *)temp, format, args);
 8004cb0:	f107 0308 	add.w	r3, r7, #8
 8004cb4:	687a      	ldr	r2, [r7, #4]
 8004cb6:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8004cba:	4618      	mov	r0, r3
 8004cbc:	f000 ffea 	bl	8005c94 <vsiprintf>
  va_end(args);

  RS_485_ON;
 8004cc0:	2201      	movs	r2, #1
 8004cc2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004cc6:	4810      	ldr	r0, [pc, #64]	; (8004d08 <print_UART+0x78>)
 8004cc8:	f7fc fcb0 	bl	800162c <HAL_GPIO_WritePin>
  while (HAL_UART_Transmit(&huart1, temp, strlen((char *)temp), 100) == HAL_BUSY);
 8004ccc:	bf00      	nop
 8004cce:	f107 0308 	add.w	r3, r7, #8
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f7fb fa84 	bl	80001e0 <strlen>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	b29a      	uxth	r2, r3
 8004cdc:	f107 0108 	add.w	r1, r7, #8
 8004ce0:	2364      	movs	r3, #100	; 0x64
 8004ce2:	480a      	ldr	r0, [pc, #40]	; (8004d0c <print_UART+0x7c>)
 8004ce4:	f7fe fb73 	bl	80033ce <HAL_UART_Transmit>
 8004ce8:	4603      	mov	r3, r0
 8004cea:	2b02      	cmp	r3, #2
 8004cec:	d0ef      	beq.n	8004cce <print_UART+0x3e>
  RS_485_OFF;
 8004cee:	2200      	movs	r2, #0
 8004cf0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004cf4:	4804      	ldr	r0, [pc, #16]	; (8004d08 <print_UART+0x78>)
 8004cf6:	f7fc fc99 	bl	800162c <HAL_GPIO_WritePin>
}
 8004cfa:	bf00      	nop
 8004cfc:	37d0      	adds	r7, #208	; 0xd0
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004d04:	b004      	add	sp, #16
 8004d06:	4770      	bx	lr
 8004d08:	40020000 	.word	0x40020000
 8004d0c:	20000224 	.word	0x20000224

08004d10 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b083      	sub	sp, #12
 8004d14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d16:	2300      	movs	r3, #0
 8004d18:	607b      	str	r3, [r7, #4]
 8004d1a:	4b10      	ldr	r3, [pc, #64]	; (8004d5c <HAL_MspInit+0x4c>)
 8004d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d1e:	4a0f      	ldr	r2, [pc, #60]	; (8004d5c <HAL_MspInit+0x4c>)
 8004d20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d24:	6453      	str	r3, [r2, #68]	; 0x44
 8004d26:	4b0d      	ldr	r3, [pc, #52]	; (8004d5c <HAL_MspInit+0x4c>)
 8004d28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d2e:	607b      	str	r3, [r7, #4]
 8004d30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004d32:	2300      	movs	r3, #0
 8004d34:	603b      	str	r3, [r7, #0]
 8004d36:	4b09      	ldr	r3, [pc, #36]	; (8004d5c <HAL_MspInit+0x4c>)
 8004d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d3a:	4a08      	ldr	r2, [pc, #32]	; (8004d5c <HAL_MspInit+0x4c>)
 8004d3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d40:	6413      	str	r3, [r2, #64]	; 0x40
 8004d42:	4b06      	ldr	r3, [pc, #24]	; (8004d5c <HAL_MspInit+0x4c>)
 8004d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d4a:	603b      	str	r3, [r7, #0]
 8004d4c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004d4e:	bf00      	nop
 8004d50:	370c      	adds	r7, #12
 8004d52:	46bd      	mov	sp, r7
 8004d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d58:	4770      	bx	lr
 8004d5a:	bf00      	nop
 8004d5c:	40023800 	.word	0x40023800

08004d60 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b08a      	sub	sp, #40	; 0x28
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d68:	f107 0314 	add.w	r3, r7, #20
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	601a      	str	r2, [r3, #0]
 8004d70:	605a      	str	r2, [r3, #4]
 8004d72:	609a      	str	r2, [r3, #8]
 8004d74:	60da      	str	r2, [r3, #12]
 8004d76:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a19      	ldr	r2, [pc, #100]	; (8004de4 <HAL_SPI_MspInit+0x84>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d12b      	bne.n	8004dda <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004d82:	2300      	movs	r3, #0
 8004d84:	613b      	str	r3, [r7, #16]
 8004d86:	4b18      	ldr	r3, [pc, #96]	; (8004de8 <HAL_SPI_MspInit+0x88>)
 8004d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d8a:	4a17      	ldr	r2, [pc, #92]	; (8004de8 <HAL_SPI_MspInit+0x88>)
 8004d8c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004d90:	6453      	str	r3, [r2, #68]	; 0x44
 8004d92:	4b15      	ldr	r3, [pc, #84]	; (8004de8 <HAL_SPI_MspInit+0x88>)
 8004d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d96:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d9a:	613b      	str	r3, [r7, #16]
 8004d9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d9e:	2300      	movs	r3, #0
 8004da0:	60fb      	str	r3, [r7, #12]
 8004da2:	4b11      	ldr	r3, [pc, #68]	; (8004de8 <HAL_SPI_MspInit+0x88>)
 8004da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004da6:	4a10      	ldr	r2, [pc, #64]	; (8004de8 <HAL_SPI_MspInit+0x88>)
 8004da8:	f043 0301 	orr.w	r3, r3, #1
 8004dac:	6313      	str	r3, [r2, #48]	; 0x30
 8004dae:	4b0e      	ldr	r3, [pc, #56]	; (8004de8 <HAL_SPI_MspInit+0x88>)
 8004db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004db2:	f003 0301 	and.w	r3, r3, #1
 8004db6:	60fb      	str	r3, [r7, #12]
 8004db8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004dba:	23e0      	movs	r3, #224	; 0xe0
 8004dbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dbe:	2302      	movs	r3, #2
 8004dc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004dc6:	2303      	movs	r3, #3
 8004dc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004dca:	2305      	movs	r3, #5
 8004dcc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dce:	f107 0314 	add.w	r3, r7, #20
 8004dd2:	4619      	mov	r1, r3
 8004dd4:	4805      	ldr	r0, [pc, #20]	; (8004dec <HAL_SPI_MspInit+0x8c>)
 8004dd6:	f7fc faa5 	bl	8001324 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004dda:	bf00      	nop
 8004ddc:	3728      	adds	r7, #40	; 0x28
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}
 8004de2:	bf00      	nop
 8004de4:	40013000 	.word	0x40013000
 8004de8:	40023800 	.word	0x40023800
 8004dec:	40020000 	.word	0x40020000

08004df0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b085      	sub	sp, #20
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e00:	d10d      	bne.n	8004e1e <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004e02:	2300      	movs	r3, #0
 8004e04:	60fb      	str	r3, [r7, #12]
 8004e06:	4b09      	ldr	r3, [pc, #36]	; (8004e2c <HAL_TIM_PWM_MspInit+0x3c>)
 8004e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e0a:	4a08      	ldr	r2, [pc, #32]	; (8004e2c <HAL_TIM_PWM_MspInit+0x3c>)
 8004e0c:	f043 0301 	orr.w	r3, r3, #1
 8004e10:	6413      	str	r3, [r2, #64]	; 0x40
 8004e12:	4b06      	ldr	r3, [pc, #24]	; (8004e2c <HAL_TIM_PWM_MspInit+0x3c>)
 8004e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e16:	f003 0301 	and.w	r3, r3, #1
 8004e1a:	60fb      	str	r3, [r7, #12]
 8004e1c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004e1e:	bf00      	nop
 8004e20:	3714      	adds	r7, #20
 8004e22:	46bd      	mov	sp, r7
 8004e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e28:	4770      	bx	lr
 8004e2a:	bf00      	nop
 8004e2c:	40023800 	.word	0x40023800

08004e30 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b088      	sub	sp, #32
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e38:	f107 030c 	add.w	r3, r7, #12
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	601a      	str	r2, [r3, #0]
 8004e40:	605a      	str	r2, [r3, #4]
 8004e42:	609a      	str	r2, [r3, #8]
 8004e44:	60da      	str	r2, [r3, #12]
 8004e46:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e50:	d11d      	bne.n	8004e8e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e52:	2300      	movs	r3, #0
 8004e54:	60bb      	str	r3, [r7, #8]
 8004e56:	4b10      	ldr	r3, [pc, #64]	; (8004e98 <HAL_TIM_MspPostInit+0x68>)
 8004e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e5a:	4a0f      	ldr	r2, [pc, #60]	; (8004e98 <HAL_TIM_MspPostInit+0x68>)
 8004e5c:	f043 0301 	orr.w	r3, r3, #1
 8004e60:	6313      	str	r3, [r2, #48]	; 0x30
 8004e62:	4b0d      	ldr	r3, [pc, #52]	; (8004e98 <HAL_TIM_MspPostInit+0x68>)
 8004e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e66:	f003 0301 	and.w	r3, r3, #1
 8004e6a:	60bb      	str	r3, [r7, #8]
 8004e6c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8004e6e:	2306      	movs	r3, #6
 8004e70:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e72:	2302      	movs	r3, #2
 8004e74:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e76:	2300      	movs	r3, #0
 8004e78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e82:	f107 030c 	add.w	r3, r7, #12
 8004e86:	4619      	mov	r1, r3
 8004e88:	4804      	ldr	r0, [pc, #16]	; (8004e9c <HAL_TIM_MspPostInit+0x6c>)
 8004e8a:	f7fc fa4b 	bl	8001324 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004e8e:	bf00      	nop
 8004e90:	3720      	adds	r7, #32
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}
 8004e96:	bf00      	nop
 8004e98:	40023800 	.word	0x40023800
 8004e9c:	40020000 	.word	0x40020000

08004ea0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b08a      	sub	sp, #40	; 0x28
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ea8:	f107 0314 	add.w	r3, r7, #20
 8004eac:	2200      	movs	r2, #0
 8004eae:	601a      	str	r2, [r3, #0]
 8004eb0:	605a      	str	r2, [r3, #4]
 8004eb2:	609a      	str	r2, [r3, #8]
 8004eb4:	60da      	str	r2, [r3, #12]
 8004eb6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a1d      	ldr	r2, [pc, #116]	; (8004f34 <HAL_UART_MspInit+0x94>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d134      	bne.n	8004f2c <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	613b      	str	r3, [r7, #16]
 8004ec6:	4b1c      	ldr	r3, [pc, #112]	; (8004f38 <HAL_UART_MspInit+0x98>)
 8004ec8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eca:	4a1b      	ldr	r2, [pc, #108]	; (8004f38 <HAL_UART_MspInit+0x98>)
 8004ecc:	f043 0310 	orr.w	r3, r3, #16
 8004ed0:	6453      	str	r3, [r2, #68]	; 0x44
 8004ed2:	4b19      	ldr	r3, [pc, #100]	; (8004f38 <HAL_UART_MspInit+0x98>)
 8004ed4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ed6:	f003 0310 	and.w	r3, r3, #16
 8004eda:	613b      	str	r3, [r7, #16]
 8004edc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ede:	2300      	movs	r3, #0
 8004ee0:	60fb      	str	r3, [r7, #12]
 8004ee2:	4b15      	ldr	r3, [pc, #84]	; (8004f38 <HAL_UART_MspInit+0x98>)
 8004ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ee6:	4a14      	ldr	r2, [pc, #80]	; (8004f38 <HAL_UART_MspInit+0x98>)
 8004ee8:	f043 0301 	orr.w	r3, r3, #1
 8004eec:	6313      	str	r3, [r2, #48]	; 0x30
 8004eee:	4b12      	ldr	r3, [pc, #72]	; (8004f38 <HAL_UART_MspInit+0x98>)
 8004ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ef2:	f003 0301 	and.w	r3, r3, #1
 8004ef6:	60fb      	str	r3, [r7, #12]
 8004ef8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004efa:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004efe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f00:	2302      	movs	r3, #2
 8004f02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f04:	2300      	movs	r3, #0
 8004f06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f08:	2303      	movs	r3, #3
 8004f0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004f0c:	2307      	movs	r3, #7
 8004f0e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f10:	f107 0314 	add.w	r3, r7, #20
 8004f14:	4619      	mov	r1, r3
 8004f16:	4809      	ldr	r0, [pc, #36]	; (8004f3c <HAL_UART_MspInit+0x9c>)
 8004f18:	f7fc fa04 	bl	8001324 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	2100      	movs	r1, #0
 8004f20:	2025      	movs	r0, #37	; 0x25
 8004f22:	f7fc f936 	bl	8001192 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004f26:	2025      	movs	r0, #37	; 0x25
 8004f28:	f7fc f94f 	bl	80011ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8004f2c:	bf00      	nop
 8004f2e:	3728      	adds	r7, #40	; 0x28
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}
 8004f34:	40011000 	.word	0x40011000
 8004f38:	40023800 	.word	0x40023800
 8004f3c:	40020000 	.word	0x40020000

08004f40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004f40:	b480      	push	{r7}
 8004f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004f44:	e7fe      	b.n	8004f44 <NMI_Handler+0x4>

08004f46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004f46:	b480      	push	{r7}
 8004f48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004f4a:	e7fe      	b.n	8004f4a <HardFault_Handler+0x4>

08004f4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004f50:	e7fe      	b.n	8004f50 <MemManage_Handler+0x4>

08004f52 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004f52:	b480      	push	{r7}
 8004f54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004f56:	e7fe      	b.n	8004f56 <BusFault_Handler+0x4>

08004f58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004f5c:	e7fe      	b.n	8004f5c <UsageFault_Handler+0x4>

08004f5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004f5e:	b480      	push	{r7}
 8004f60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004f62:	bf00      	nop
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr

08004f6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004f70:	bf00      	nop
 8004f72:	46bd      	mov	sp, r7
 8004f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f78:	4770      	bx	lr

08004f7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004f7a:	b480      	push	{r7}
 8004f7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004f7e:	bf00      	nop
 8004f80:	46bd      	mov	sp, r7
 8004f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f86:	4770      	bx	lr

08004f88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004f8c:	f7fb ffe2 	bl	8000f54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004f90:	bf00      	nop
 8004f92:	bd80      	pop	{r7, pc}

08004f94 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8004f98:	2002      	movs	r0, #2
 8004f9a:	f7fc fb61 	bl	8001660 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8004f9e:	bf00      	nop
 8004fa0:	bd80      	pop	{r7, pc}

08004fa2 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8004fa2:	b580      	push	{r7, lr}
 8004fa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8004fa6:	2004      	movs	r0, #4
 8004fa8:	f7fc fb5a 	bl	8001660 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8004fac:	bf00      	nop
 8004fae:	bd80      	pop	{r7, pc}

08004fb0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004fb4:	4802      	ldr	r0, [pc, #8]	; (8004fc0 <USART1_IRQHandler+0x10>)
 8004fb6:	f7fe fb3f 	bl	8003638 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004fba:	bf00      	nop
 8004fbc:	bd80      	pop	{r7, pc}
 8004fbe:	bf00      	nop
 8004fc0:	20000224 	.word	0x20000224

08004fc4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	af00      	add	r7, sp, #0
	return 1;
 8004fc8:	2301      	movs	r3, #1
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr

08004fd4 <_kill>:

int _kill(int pid, int sig)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b082      	sub	sp, #8
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
 8004fdc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004fde:	f000 f98f 	bl	8005300 <__errno>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	2216      	movs	r2, #22
 8004fe6:	601a      	str	r2, [r3, #0]
	return -1;
 8004fe8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3708      	adds	r7, #8
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}

08004ff4 <_exit>:

void _exit (int status)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b082      	sub	sp, #8
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004ffc:	f04f 31ff 	mov.w	r1, #4294967295
 8005000:	6878      	ldr	r0, [r7, #4]
 8005002:	f7ff ffe7 	bl	8004fd4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8005006:	e7fe      	b.n	8005006 <_exit+0x12>

08005008 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b086      	sub	sp, #24
 800500c:	af00      	add	r7, sp, #0
 800500e:	60f8      	str	r0, [r7, #12]
 8005010:	60b9      	str	r1, [r7, #8]
 8005012:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005014:	2300      	movs	r3, #0
 8005016:	617b      	str	r3, [r7, #20]
 8005018:	e00a      	b.n	8005030 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800501a:	f3af 8000 	nop.w
 800501e:	4601      	mov	r1, r0
 8005020:	68bb      	ldr	r3, [r7, #8]
 8005022:	1c5a      	adds	r2, r3, #1
 8005024:	60ba      	str	r2, [r7, #8]
 8005026:	b2ca      	uxtb	r2, r1
 8005028:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	3301      	adds	r3, #1
 800502e:	617b      	str	r3, [r7, #20]
 8005030:	697a      	ldr	r2, [r7, #20]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	429a      	cmp	r2, r3
 8005036:	dbf0      	blt.n	800501a <_read+0x12>
	}

return len;
 8005038:	687b      	ldr	r3, [r7, #4]
}
 800503a:	4618      	mov	r0, r3
 800503c:	3718      	adds	r7, #24
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}

08005042 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005042:	b580      	push	{r7, lr}
 8005044:	b086      	sub	sp, #24
 8005046:	af00      	add	r7, sp, #0
 8005048:	60f8      	str	r0, [r7, #12]
 800504a:	60b9      	str	r1, [r7, #8]
 800504c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800504e:	2300      	movs	r3, #0
 8005050:	617b      	str	r3, [r7, #20]
 8005052:	e009      	b.n	8005068 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	1c5a      	adds	r2, r3, #1
 8005058:	60ba      	str	r2, [r7, #8]
 800505a:	781b      	ldrb	r3, [r3, #0]
 800505c:	4618      	mov	r0, r3
 800505e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005062:	697b      	ldr	r3, [r7, #20]
 8005064:	3301      	adds	r3, #1
 8005066:	617b      	str	r3, [r7, #20]
 8005068:	697a      	ldr	r2, [r7, #20]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	429a      	cmp	r2, r3
 800506e:	dbf1      	blt.n	8005054 <_write+0x12>
	}
	return len;
 8005070:	687b      	ldr	r3, [r7, #4]
}
 8005072:	4618      	mov	r0, r3
 8005074:	3718      	adds	r7, #24
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}

0800507a <_close>:

int _close(int file)
{
 800507a:	b480      	push	{r7}
 800507c:	b083      	sub	sp, #12
 800507e:	af00      	add	r7, sp, #0
 8005080:	6078      	str	r0, [r7, #4]
	return -1;
 8005082:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005086:	4618      	mov	r0, r3
 8005088:	370c      	adds	r7, #12
 800508a:	46bd      	mov	sp, r7
 800508c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005090:	4770      	bx	lr

08005092 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005092:	b480      	push	{r7}
 8005094:	b083      	sub	sp, #12
 8005096:	af00      	add	r7, sp, #0
 8005098:	6078      	str	r0, [r7, #4]
 800509a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80050a2:	605a      	str	r2, [r3, #4]
	return 0;
 80050a4:	2300      	movs	r3, #0
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	370c      	adds	r7, #12
 80050aa:	46bd      	mov	sp, r7
 80050ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b0:	4770      	bx	lr

080050b2 <_isatty>:

int _isatty(int file)
{
 80050b2:	b480      	push	{r7}
 80050b4:	b083      	sub	sp, #12
 80050b6:	af00      	add	r7, sp, #0
 80050b8:	6078      	str	r0, [r7, #4]
	return 1;
 80050ba:	2301      	movs	r3, #1
}
 80050bc:	4618      	mov	r0, r3
 80050be:	370c      	adds	r7, #12
 80050c0:	46bd      	mov	sp, r7
 80050c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c6:	4770      	bx	lr

080050c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b085      	sub	sp, #20
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	60f8      	str	r0, [r7, #12]
 80050d0:	60b9      	str	r1, [r7, #8]
 80050d2:	607a      	str	r2, [r7, #4]
	return 0;
 80050d4:	2300      	movs	r3, #0
}
 80050d6:	4618      	mov	r0, r3
 80050d8:	3714      	adds	r7, #20
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
	...

080050e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b086      	sub	sp, #24
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80050ec:	4a14      	ldr	r2, [pc, #80]	; (8005140 <_sbrk+0x5c>)
 80050ee:	4b15      	ldr	r3, [pc, #84]	; (8005144 <_sbrk+0x60>)
 80050f0:	1ad3      	subs	r3, r2, r3
 80050f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80050f8:	4b13      	ldr	r3, [pc, #76]	; (8005148 <_sbrk+0x64>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d102      	bne.n	8005106 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005100:	4b11      	ldr	r3, [pc, #68]	; (8005148 <_sbrk+0x64>)
 8005102:	4a12      	ldr	r2, [pc, #72]	; (800514c <_sbrk+0x68>)
 8005104:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005106:	4b10      	ldr	r3, [pc, #64]	; (8005148 <_sbrk+0x64>)
 8005108:	681a      	ldr	r2, [r3, #0]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	4413      	add	r3, r2
 800510e:	693a      	ldr	r2, [r7, #16]
 8005110:	429a      	cmp	r2, r3
 8005112:	d207      	bcs.n	8005124 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005114:	f000 f8f4 	bl	8005300 <__errno>
 8005118:	4603      	mov	r3, r0
 800511a:	220c      	movs	r2, #12
 800511c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800511e:	f04f 33ff 	mov.w	r3, #4294967295
 8005122:	e009      	b.n	8005138 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005124:	4b08      	ldr	r3, [pc, #32]	; (8005148 <_sbrk+0x64>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800512a:	4b07      	ldr	r3, [pc, #28]	; (8005148 <_sbrk+0x64>)
 800512c:	681a      	ldr	r2, [r3, #0]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	4413      	add	r3, r2
 8005132:	4a05      	ldr	r2, [pc, #20]	; (8005148 <_sbrk+0x64>)
 8005134:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005136:	68fb      	ldr	r3, [r7, #12]
}
 8005138:	4618      	mov	r0, r3
 800513a:	3718      	adds	r7, #24
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}
 8005140:	20010000 	.word	0x20010000
 8005144:	00004000 	.word	0x00004000
 8005148:	20000208 	.word	0x20000208
 800514c:	20000318 	.word	0x20000318

08005150 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005150:	b480      	push	{r7}
 8005152:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005154:	4b06      	ldr	r3, [pc, #24]	; (8005170 <SystemInit+0x20>)
 8005156:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800515a:	4a05      	ldr	r2, [pc, #20]	; (8005170 <SystemInit+0x20>)
 800515c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005160:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005164:	bf00      	nop
 8005166:	46bd      	mov	sp, r7
 8005168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516c:	4770      	bx	lr
 800516e:	bf00      	nop
 8005170:	e000ed00 	.word	0xe000ed00

08005174 <test_led>:

#define PWM_MAX htim2.Init.Period
#define PWM_MIN 0

void test_led(void)      //   
{
 8005174:	b580      	push	{r7, lr}
 8005176:	af00      	add	r7, sp, #0
  print_UART("[DO]   ...\n\r");
 8005178:	480a      	ldr	r0, [pc, #40]	; (80051a4 <test_led+0x30>)
 800517a:	f7ff fd89 	bl	8004c90 <print_UART>

  TIM2->CCR3 = PWM_MAX;
 800517e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005182:	4b09      	ldr	r3, [pc, #36]	; (80051a8 <test_led+0x34>)
 8005184:	68db      	ldr	r3, [r3, #12]
 8005186:	63d3      	str	r3, [r2, #60]	; 0x3c
  HAL_Delay(2000);
 8005188:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800518c:	f7fb ff02 	bl	8000f94 <HAL_Delay>
  TIM2->CCR3 = PWM_MIN;
 8005190:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005194:	2200      	movs	r2, #0
 8005196:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_Delay(2000);
 8005198:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800519c:	f7fb fefa 	bl	8000f94 <HAL_Delay>
}
 80051a0:	bf00      	nop
 80051a2:	bd80      	pop	{r7, pc}
 80051a4:	08008310 	.word	0x08008310
 80051a8:	200002c0 	.word	0x200002c0

080051ac <test_pwm>:

void test_pwm(void)       //   ?
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b084      	sub	sp, #16
 80051b0:	af00      	add	r7, sp, #0
  print_UART("[PWM]   ...\n\r");
 80051b2:	481c      	ldr	r0, [pc, #112]	; (8005224 <test_pwm+0x78>)
 80051b4:	f7ff fd6c 	bl	8004c90 <print_UART>

  uint8_t PWM_delay = 6;
 80051b8:	2306      	movs	r3, #6
 80051ba:	71fb      	strb	r3, [r7, #7]
  for(int i = 0; i <= PWM_MAX; i++)
 80051bc:	2300      	movs	r3, #0
 80051be:	60fb      	str	r3, [r7, #12]
 80051c0:	e00e      	b.n	80051e0 <test_pwm+0x34>
  {
    TIM2->CCR2 = i;
 80051c2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	6393      	str	r3, [r2, #56]	; 0x38
    TIM2->CCR3 = i;
 80051ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	63d3      	str	r3, [r2, #60]	; 0x3c
    HAL_Delay(PWM_delay);
 80051d2:	79fb      	ldrb	r3, [r7, #7]
 80051d4:	4618      	mov	r0, r3
 80051d6:	f7fb fedd 	bl	8000f94 <HAL_Delay>
  for(int i = 0; i <= PWM_MAX; i++)
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	3301      	adds	r3, #1
 80051de:	60fb      	str	r3, [r7, #12]
 80051e0:	4b11      	ldr	r3, [pc, #68]	; (8005228 <test_pwm+0x7c>)
 80051e2:	68da      	ldr	r2, [r3, #12]
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	429a      	cmp	r2, r3
 80051e8:	d2eb      	bcs.n	80051c2 <test_pwm+0x16>
  }

  for(int i = PWM_MAX; i >= 0; i--)
 80051ea:	4b0f      	ldr	r3, [pc, #60]	; (8005228 <test_pwm+0x7c>)
 80051ec:	68db      	ldr	r3, [r3, #12]
 80051ee:	60bb      	str	r3, [r7, #8]
 80051f0:	e00e      	b.n	8005210 <test_pwm+0x64>
  {
    TIM2->CCR2 = i;
 80051f2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	6393      	str	r3, [r2, #56]	; 0x38
    TIM2->CCR3 = i;
 80051fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	63d3      	str	r3, [r2, #60]	; 0x3c
    HAL_Delay(PWM_delay);
 8005202:	79fb      	ldrb	r3, [r7, #7]
 8005204:	4618      	mov	r0, r3
 8005206:	f7fb fec5 	bl	8000f94 <HAL_Delay>
  for(int i = PWM_MAX; i >= 0; i--)
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	3b01      	subs	r3, #1
 800520e:	60bb      	str	r3, [r7, #8]
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	2b00      	cmp	r3, #0
 8005214:	daed      	bge.n	80051f2 <test_pwm+0x46>
  }
  HAL_Delay(10);
 8005216:	200a      	movs	r0, #10
 8005218:	f7fb febc 	bl	8000f94 <HAL_Delay>
}
 800521c:	bf00      	nop
 800521e:	3710      	adds	r7, #16
 8005220:	46bd      	mov	sp, r7
 8005222:	bd80      	pop	{r7, pc}
 8005224:	08008350 	.word	0x08008350
 8005228:	200002c0 	.word	0x200002c0

0800522c <test_rs485>:

void test_rs485(void)     //   RS485
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b084      	sub	sp, #16
 8005230:	af00      	add	r7, sp, #0
  char *string_test = "123";
 8005232:	4b17      	ldr	r3, [pc, #92]	; (8005290 <test_rs485+0x64>)
 8005234:	60fb      	str	r3, [r7, #12]

  uint8_t str[10];

  print_UART("[RS-485/UART]  RS-485/UART...\r\n");
 8005236:	4817      	ldr	r0, [pc, #92]	; (8005294 <test_rs485+0x68>)
 8005238:	f7ff fd2a 	bl	8004c90 <print_UART>
  print_UART("[RS-485/UART]   123   10 ...\r\n");
 800523c:	4816      	ldr	r0, [pc, #88]	; (8005298 <test_rs485+0x6c>)
 800523e:	f7ff fd27 	bl	8004c90 <print_UART>

  HAL_StatusTypeDef status = HAL_UART_Receive(&huart1, str, strlen(string_test), 10000);
 8005242:	68f8      	ldr	r0, [r7, #12]
 8005244:	f7fa ffcc 	bl	80001e0 <strlen>
 8005248:	4603      	mov	r3, r0
 800524a:	b29a      	uxth	r2, r3
 800524c:	4639      	mov	r1, r7
 800524e:	f242 7310 	movw	r3, #10000	; 0x2710
 8005252:	4812      	ldr	r0, [pc, #72]	; (800529c <test_rs485+0x70>)
 8005254:	f7fe f94d 	bl	80034f2 <HAL_UART_Receive>
 8005258:	4603      	mov	r3, r0
 800525a:	72fb      	strb	r3, [r7, #11]

  if (status == HAL_OK)
 800525c:	7afb      	ldrb	r3, [r7, #11]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d10f      	bne.n	8005282 <test_rs485+0x56>
  {
    if(strstr((char*)str, string_test) != NULL)
 8005262:	463b      	mov	r3, r7
 8005264:	68f9      	ldr	r1, [r7, #12]
 8005266:	4618      	mov	r0, r3
 8005268:	f000 fce6 	bl	8005c38 <strstr>
 800526c:	4603      	mov	r3, r0
 800526e:	2b00      	cmp	r3, #0
 8005270:	d003      	beq.n	800527a <test_rs485+0x4e>
    {
      print_UART("[RS-485/UART]   \r\n");
 8005272:	480b      	ldr	r0, [pc, #44]	; (80052a0 <test_rs485+0x74>)
 8005274:	f7ff fd0c 	bl	8004c90 <print_UART>
  }
  else
  {
    print_UART("[RS-485/UART]  \r\n");
  }
}
 8005278:	e006      	b.n	8005288 <test_rs485+0x5c>
      print_UART("[RS-485/UART]     123\r\n");
 800527a:	480a      	ldr	r0, [pc, #40]	; (80052a4 <test_rs485+0x78>)
 800527c:	f7ff fd08 	bl	8004c90 <print_UART>
}
 8005280:	e002      	b.n	8005288 <test_rs485+0x5c>
    print_UART("[RS-485/UART]  \r\n");
 8005282:	4809      	ldr	r0, [pc, #36]	; (80052a8 <test_rs485+0x7c>)
 8005284:	f7ff fd04 	bl	8004c90 <print_UART>
}
 8005288:	bf00      	nop
 800528a:	3710      	adds	r7, #16
 800528c:	46bd      	mov	sp, r7
 800528e:	bd80      	pop	{r7, pc}
 8005290:	08008388 	.word	0x08008388
 8005294:	0800838c 	.word	0x0800838c
 8005298:	080083bc 	.word	0x080083bc
 800529c:	20000224 	.word	0x20000224
 80052a0:	08008414 	.word	0x08008414
 80052a4:	08008454 	.word	0x08008454
 80052a8:	080084a0 	.word	0x080084a0

080052ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80052ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80052e4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80052b0:	480d      	ldr	r0, [pc, #52]	; (80052e8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80052b2:	490e      	ldr	r1, [pc, #56]	; (80052ec <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80052b4:	4a0e      	ldr	r2, [pc, #56]	; (80052f0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80052b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80052b8:	e002      	b.n	80052c0 <LoopCopyDataInit>

080052ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80052ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80052bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80052be:	3304      	adds	r3, #4

080052c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80052c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80052c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80052c4:	d3f9      	bcc.n	80052ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80052c6:	4a0b      	ldr	r2, [pc, #44]	; (80052f4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80052c8:	4c0b      	ldr	r4, [pc, #44]	; (80052f8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80052ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80052cc:	e001      	b.n	80052d2 <LoopFillZerobss>

080052ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80052ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80052d0:	3204      	adds	r2, #4

080052d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80052d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80052d4:	d3fb      	bcc.n	80052ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80052d6:	f7ff ff3b 	bl	8005150 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80052da:	f000 f817 	bl	800530c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80052de:	f7ff fb14 	bl	800490a <main>
  bx  lr    
 80052e2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80052e4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80052e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80052ec:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80052f0:	080088d4 	.word	0x080088d4
  ldr r2, =_sbss
 80052f4:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80052f8:	20000318 	.word	0x20000318

080052fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80052fc:	e7fe      	b.n	80052fc <ADC_IRQHandler>
	...

08005300 <__errno>:
 8005300:	4b01      	ldr	r3, [pc, #4]	; (8005308 <__errno+0x8>)
 8005302:	6818      	ldr	r0, [r3, #0]
 8005304:	4770      	bx	lr
 8005306:	bf00      	nop
 8005308:	2000000c 	.word	0x2000000c

0800530c <__libc_init_array>:
 800530c:	b570      	push	{r4, r5, r6, lr}
 800530e:	4d0d      	ldr	r5, [pc, #52]	; (8005344 <__libc_init_array+0x38>)
 8005310:	4c0d      	ldr	r4, [pc, #52]	; (8005348 <__libc_init_array+0x3c>)
 8005312:	1b64      	subs	r4, r4, r5
 8005314:	10a4      	asrs	r4, r4, #2
 8005316:	2600      	movs	r6, #0
 8005318:	42a6      	cmp	r6, r4
 800531a:	d109      	bne.n	8005330 <__libc_init_array+0x24>
 800531c:	4d0b      	ldr	r5, [pc, #44]	; (800534c <__libc_init_array+0x40>)
 800531e:	4c0c      	ldr	r4, [pc, #48]	; (8005350 <__libc_init_array+0x44>)
 8005320:	f002 fecc 	bl	80080bc <_init>
 8005324:	1b64      	subs	r4, r4, r5
 8005326:	10a4      	asrs	r4, r4, #2
 8005328:	2600      	movs	r6, #0
 800532a:	42a6      	cmp	r6, r4
 800532c:	d105      	bne.n	800533a <__libc_init_array+0x2e>
 800532e:	bd70      	pop	{r4, r5, r6, pc}
 8005330:	f855 3b04 	ldr.w	r3, [r5], #4
 8005334:	4798      	blx	r3
 8005336:	3601      	adds	r6, #1
 8005338:	e7ee      	b.n	8005318 <__libc_init_array+0xc>
 800533a:	f855 3b04 	ldr.w	r3, [r5], #4
 800533e:	4798      	blx	r3
 8005340:	3601      	adds	r6, #1
 8005342:	e7f2      	b.n	800532a <__libc_init_array+0x1e>
 8005344:	080088cc 	.word	0x080088cc
 8005348:	080088cc 	.word	0x080088cc
 800534c:	080088cc 	.word	0x080088cc
 8005350:	080088d0 	.word	0x080088d0

08005354 <memset>:
 8005354:	4402      	add	r2, r0
 8005356:	4603      	mov	r3, r0
 8005358:	4293      	cmp	r3, r2
 800535a:	d100      	bne.n	800535e <memset+0xa>
 800535c:	4770      	bx	lr
 800535e:	f803 1b01 	strb.w	r1, [r3], #1
 8005362:	e7f9      	b.n	8005358 <memset+0x4>

08005364 <__cvt>:
 8005364:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005368:	ec55 4b10 	vmov	r4, r5, d0
 800536c:	2d00      	cmp	r5, #0
 800536e:	460e      	mov	r6, r1
 8005370:	4619      	mov	r1, r3
 8005372:	462b      	mov	r3, r5
 8005374:	bfbb      	ittet	lt
 8005376:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800537a:	461d      	movlt	r5, r3
 800537c:	2300      	movge	r3, #0
 800537e:	232d      	movlt	r3, #45	; 0x2d
 8005380:	700b      	strb	r3, [r1, #0]
 8005382:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005384:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005388:	4691      	mov	r9, r2
 800538a:	f023 0820 	bic.w	r8, r3, #32
 800538e:	bfbc      	itt	lt
 8005390:	4622      	movlt	r2, r4
 8005392:	4614      	movlt	r4, r2
 8005394:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005398:	d005      	beq.n	80053a6 <__cvt+0x42>
 800539a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800539e:	d100      	bne.n	80053a2 <__cvt+0x3e>
 80053a0:	3601      	adds	r6, #1
 80053a2:	2102      	movs	r1, #2
 80053a4:	e000      	b.n	80053a8 <__cvt+0x44>
 80053a6:	2103      	movs	r1, #3
 80053a8:	ab03      	add	r3, sp, #12
 80053aa:	9301      	str	r3, [sp, #4]
 80053ac:	ab02      	add	r3, sp, #8
 80053ae:	9300      	str	r3, [sp, #0]
 80053b0:	ec45 4b10 	vmov	d0, r4, r5
 80053b4:	4653      	mov	r3, sl
 80053b6:	4632      	mov	r2, r6
 80053b8:	f000 fd02 	bl	8005dc0 <_dtoa_r>
 80053bc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80053c0:	4607      	mov	r7, r0
 80053c2:	d102      	bne.n	80053ca <__cvt+0x66>
 80053c4:	f019 0f01 	tst.w	r9, #1
 80053c8:	d022      	beq.n	8005410 <__cvt+0xac>
 80053ca:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80053ce:	eb07 0906 	add.w	r9, r7, r6
 80053d2:	d110      	bne.n	80053f6 <__cvt+0x92>
 80053d4:	783b      	ldrb	r3, [r7, #0]
 80053d6:	2b30      	cmp	r3, #48	; 0x30
 80053d8:	d10a      	bne.n	80053f0 <__cvt+0x8c>
 80053da:	2200      	movs	r2, #0
 80053dc:	2300      	movs	r3, #0
 80053de:	4620      	mov	r0, r4
 80053e0:	4629      	mov	r1, r5
 80053e2:	f7fb fb79 	bl	8000ad8 <__aeabi_dcmpeq>
 80053e6:	b918      	cbnz	r0, 80053f0 <__cvt+0x8c>
 80053e8:	f1c6 0601 	rsb	r6, r6, #1
 80053ec:	f8ca 6000 	str.w	r6, [sl]
 80053f0:	f8da 3000 	ldr.w	r3, [sl]
 80053f4:	4499      	add	r9, r3
 80053f6:	2200      	movs	r2, #0
 80053f8:	2300      	movs	r3, #0
 80053fa:	4620      	mov	r0, r4
 80053fc:	4629      	mov	r1, r5
 80053fe:	f7fb fb6b 	bl	8000ad8 <__aeabi_dcmpeq>
 8005402:	b108      	cbz	r0, 8005408 <__cvt+0xa4>
 8005404:	f8cd 900c 	str.w	r9, [sp, #12]
 8005408:	2230      	movs	r2, #48	; 0x30
 800540a:	9b03      	ldr	r3, [sp, #12]
 800540c:	454b      	cmp	r3, r9
 800540e:	d307      	bcc.n	8005420 <__cvt+0xbc>
 8005410:	9b03      	ldr	r3, [sp, #12]
 8005412:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005414:	1bdb      	subs	r3, r3, r7
 8005416:	4638      	mov	r0, r7
 8005418:	6013      	str	r3, [r2, #0]
 800541a:	b004      	add	sp, #16
 800541c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005420:	1c59      	adds	r1, r3, #1
 8005422:	9103      	str	r1, [sp, #12]
 8005424:	701a      	strb	r2, [r3, #0]
 8005426:	e7f0      	b.n	800540a <__cvt+0xa6>

08005428 <__exponent>:
 8005428:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800542a:	4603      	mov	r3, r0
 800542c:	2900      	cmp	r1, #0
 800542e:	bfb8      	it	lt
 8005430:	4249      	neglt	r1, r1
 8005432:	f803 2b02 	strb.w	r2, [r3], #2
 8005436:	bfb4      	ite	lt
 8005438:	222d      	movlt	r2, #45	; 0x2d
 800543a:	222b      	movge	r2, #43	; 0x2b
 800543c:	2909      	cmp	r1, #9
 800543e:	7042      	strb	r2, [r0, #1]
 8005440:	dd2a      	ble.n	8005498 <__exponent+0x70>
 8005442:	f10d 0407 	add.w	r4, sp, #7
 8005446:	46a4      	mov	ip, r4
 8005448:	270a      	movs	r7, #10
 800544a:	46a6      	mov	lr, r4
 800544c:	460a      	mov	r2, r1
 800544e:	fb91 f6f7 	sdiv	r6, r1, r7
 8005452:	fb07 1516 	mls	r5, r7, r6, r1
 8005456:	3530      	adds	r5, #48	; 0x30
 8005458:	2a63      	cmp	r2, #99	; 0x63
 800545a:	f104 34ff 	add.w	r4, r4, #4294967295
 800545e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005462:	4631      	mov	r1, r6
 8005464:	dcf1      	bgt.n	800544a <__exponent+0x22>
 8005466:	3130      	adds	r1, #48	; 0x30
 8005468:	f1ae 0502 	sub.w	r5, lr, #2
 800546c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005470:	1c44      	adds	r4, r0, #1
 8005472:	4629      	mov	r1, r5
 8005474:	4561      	cmp	r1, ip
 8005476:	d30a      	bcc.n	800548e <__exponent+0x66>
 8005478:	f10d 0209 	add.w	r2, sp, #9
 800547c:	eba2 020e 	sub.w	r2, r2, lr
 8005480:	4565      	cmp	r5, ip
 8005482:	bf88      	it	hi
 8005484:	2200      	movhi	r2, #0
 8005486:	4413      	add	r3, r2
 8005488:	1a18      	subs	r0, r3, r0
 800548a:	b003      	add	sp, #12
 800548c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800548e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005492:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005496:	e7ed      	b.n	8005474 <__exponent+0x4c>
 8005498:	2330      	movs	r3, #48	; 0x30
 800549a:	3130      	adds	r1, #48	; 0x30
 800549c:	7083      	strb	r3, [r0, #2]
 800549e:	70c1      	strb	r1, [r0, #3]
 80054a0:	1d03      	adds	r3, r0, #4
 80054a2:	e7f1      	b.n	8005488 <__exponent+0x60>

080054a4 <_printf_float>:
 80054a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054a8:	ed2d 8b02 	vpush	{d8}
 80054ac:	b08d      	sub	sp, #52	; 0x34
 80054ae:	460c      	mov	r4, r1
 80054b0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80054b4:	4616      	mov	r6, r2
 80054b6:	461f      	mov	r7, r3
 80054b8:	4605      	mov	r5, r0
 80054ba:	f001 fa6d 	bl	8006998 <_localeconv_r>
 80054be:	f8d0 a000 	ldr.w	sl, [r0]
 80054c2:	4650      	mov	r0, sl
 80054c4:	f7fa fe8c 	bl	80001e0 <strlen>
 80054c8:	2300      	movs	r3, #0
 80054ca:	930a      	str	r3, [sp, #40]	; 0x28
 80054cc:	6823      	ldr	r3, [r4, #0]
 80054ce:	9305      	str	r3, [sp, #20]
 80054d0:	f8d8 3000 	ldr.w	r3, [r8]
 80054d4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80054d8:	3307      	adds	r3, #7
 80054da:	f023 0307 	bic.w	r3, r3, #7
 80054de:	f103 0208 	add.w	r2, r3, #8
 80054e2:	f8c8 2000 	str.w	r2, [r8]
 80054e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054ea:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80054ee:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80054f2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80054f6:	9307      	str	r3, [sp, #28]
 80054f8:	f8cd 8018 	str.w	r8, [sp, #24]
 80054fc:	ee08 0a10 	vmov	s16, r0
 8005500:	4b9f      	ldr	r3, [pc, #636]	; (8005780 <_printf_float+0x2dc>)
 8005502:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005506:	f04f 32ff 	mov.w	r2, #4294967295
 800550a:	f7fb fb17 	bl	8000b3c <__aeabi_dcmpun>
 800550e:	bb88      	cbnz	r0, 8005574 <_printf_float+0xd0>
 8005510:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005514:	4b9a      	ldr	r3, [pc, #616]	; (8005780 <_printf_float+0x2dc>)
 8005516:	f04f 32ff 	mov.w	r2, #4294967295
 800551a:	f7fb faf1 	bl	8000b00 <__aeabi_dcmple>
 800551e:	bb48      	cbnz	r0, 8005574 <_printf_float+0xd0>
 8005520:	2200      	movs	r2, #0
 8005522:	2300      	movs	r3, #0
 8005524:	4640      	mov	r0, r8
 8005526:	4649      	mov	r1, r9
 8005528:	f7fb fae0 	bl	8000aec <__aeabi_dcmplt>
 800552c:	b110      	cbz	r0, 8005534 <_printf_float+0x90>
 800552e:	232d      	movs	r3, #45	; 0x2d
 8005530:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005534:	4b93      	ldr	r3, [pc, #588]	; (8005784 <_printf_float+0x2e0>)
 8005536:	4894      	ldr	r0, [pc, #592]	; (8005788 <_printf_float+0x2e4>)
 8005538:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800553c:	bf94      	ite	ls
 800553e:	4698      	movls	r8, r3
 8005540:	4680      	movhi	r8, r0
 8005542:	2303      	movs	r3, #3
 8005544:	6123      	str	r3, [r4, #16]
 8005546:	9b05      	ldr	r3, [sp, #20]
 8005548:	f023 0204 	bic.w	r2, r3, #4
 800554c:	6022      	str	r2, [r4, #0]
 800554e:	f04f 0900 	mov.w	r9, #0
 8005552:	9700      	str	r7, [sp, #0]
 8005554:	4633      	mov	r3, r6
 8005556:	aa0b      	add	r2, sp, #44	; 0x2c
 8005558:	4621      	mov	r1, r4
 800555a:	4628      	mov	r0, r5
 800555c:	f000 f9d8 	bl	8005910 <_printf_common>
 8005560:	3001      	adds	r0, #1
 8005562:	f040 8090 	bne.w	8005686 <_printf_float+0x1e2>
 8005566:	f04f 30ff 	mov.w	r0, #4294967295
 800556a:	b00d      	add	sp, #52	; 0x34
 800556c:	ecbd 8b02 	vpop	{d8}
 8005570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005574:	4642      	mov	r2, r8
 8005576:	464b      	mov	r3, r9
 8005578:	4640      	mov	r0, r8
 800557a:	4649      	mov	r1, r9
 800557c:	f7fb fade 	bl	8000b3c <__aeabi_dcmpun>
 8005580:	b140      	cbz	r0, 8005594 <_printf_float+0xf0>
 8005582:	464b      	mov	r3, r9
 8005584:	2b00      	cmp	r3, #0
 8005586:	bfbc      	itt	lt
 8005588:	232d      	movlt	r3, #45	; 0x2d
 800558a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800558e:	487f      	ldr	r0, [pc, #508]	; (800578c <_printf_float+0x2e8>)
 8005590:	4b7f      	ldr	r3, [pc, #508]	; (8005790 <_printf_float+0x2ec>)
 8005592:	e7d1      	b.n	8005538 <_printf_float+0x94>
 8005594:	6863      	ldr	r3, [r4, #4]
 8005596:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800559a:	9206      	str	r2, [sp, #24]
 800559c:	1c5a      	adds	r2, r3, #1
 800559e:	d13f      	bne.n	8005620 <_printf_float+0x17c>
 80055a0:	2306      	movs	r3, #6
 80055a2:	6063      	str	r3, [r4, #4]
 80055a4:	9b05      	ldr	r3, [sp, #20]
 80055a6:	6861      	ldr	r1, [r4, #4]
 80055a8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80055ac:	2300      	movs	r3, #0
 80055ae:	9303      	str	r3, [sp, #12]
 80055b0:	ab0a      	add	r3, sp, #40	; 0x28
 80055b2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80055b6:	ab09      	add	r3, sp, #36	; 0x24
 80055b8:	ec49 8b10 	vmov	d0, r8, r9
 80055bc:	9300      	str	r3, [sp, #0]
 80055be:	6022      	str	r2, [r4, #0]
 80055c0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80055c4:	4628      	mov	r0, r5
 80055c6:	f7ff fecd 	bl	8005364 <__cvt>
 80055ca:	9b06      	ldr	r3, [sp, #24]
 80055cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80055ce:	2b47      	cmp	r3, #71	; 0x47
 80055d0:	4680      	mov	r8, r0
 80055d2:	d108      	bne.n	80055e6 <_printf_float+0x142>
 80055d4:	1cc8      	adds	r0, r1, #3
 80055d6:	db02      	blt.n	80055de <_printf_float+0x13a>
 80055d8:	6863      	ldr	r3, [r4, #4]
 80055da:	4299      	cmp	r1, r3
 80055dc:	dd41      	ble.n	8005662 <_printf_float+0x1be>
 80055de:	f1ab 0b02 	sub.w	fp, fp, #2
 80055e2:	fa5f fb8b 	uxtb.w	fp, fp
 80055e6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80055ea:	d820      	bhi.n	800562e <_printf_float+0x18a>
 80055ec:	3901      	subs	r1, #1
 80055ee:	465a      	mov	r2, fp
 80055f0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80055f4:	9109      	str	r1, [sp, #36]	; 0x24
 80055f6:	f7ff ff17 	bl	8005428 <__exponent>
 80055fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80055fc:	1813      	adds	r3, r2, r0
 80055fe:	2a01      	cmp	r2, #1
 8005600:	4681      	mov	r9, r0
 8005602:	6123      	str	r3, [r4, #16]
 8005604:	dc02      	bgt.n	800560c <_printf_float+0x168>
 8005606:	6822      	ldr	r2, [r4, #0]
 8005608:	07d2      	lsls	r2, r2, #31
 800560a:	d501      	bpl.n	8005610 <_printf_float+0x16c>
 800560c:	3301      	adds	r3, #1
 800560e:	6123      	str	r3, [r4, #16]
 8005610:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005614:	2b00      	cmp	r3, #0
 8005616:	d09c      	beq.n	8005552 <_printf_float+0xae>
 8005618:	232d      	movs	r3, #45	; 0x2d
 800561a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800561e:	e798      	b.n	8005552 <_printf_float+0xae>
 8005620:	9a06      	ldr	r2, [sp, #24]
 8005622:	2a47      	cmp	r2, #71	; 0x47
 8005624:	d1be      	bne.n	80055a4 <_printf_float+0x100>
 8005626:	2b00      	cmp	r3, #0
 8005628:	d1bc      	bne.n	80055a4 <_printf_float+0x100>
 800562a:	2301      	movs	r3, #1
 800562c:	e7b9      	b.n	80055a2 <_printf_float+0xfe>
 800562e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005632:	d118      	bne.n	8005666 <_printf_float+0x1c2>
 8005634:	2900      	cmp	r1, #0
 8005636:	6863      	ldr	r3, [r4, #4]
 8005638:	dd0b      	ble.n	8005652 <_printf_float+0x1ae>
 800563a:	6121      	str	r1, [r4, #16]
 800563c:	b913      	cbnz	r3, 8005644 <_printf_float+0x1a0>
 800563e:	6822      	ldr	r2, [r4, #0]
 8005640:	07d0      	lsls	r0, r2, #31
 8005642:	d502      	bpl.n	800564a <_printf_float+0x1a6>
 8005644:	3301      	adds	r3, #1
 8005646:	440b      	add	r3, r1
 8005648:	6123      	str	r3, [r4, #16]
 800564a:	65a1      	str	r1, [r4, #88]	; 0x58
 800564c:	f04f 0900 	mov.w	r9, #0
 8005650:	e7de      	b.n	8005610 <_printf_float+0x16c>
 8005652:	b913      	cbnz	r3, 800565a <_printf_float+0x1b6>
 8005654:	6822      	ldr	r2, [r4, #0]
 8005656:	07d2      	lsls	r2, r2, #31
 8005658:	d501      	bpl.n	800565e <_printf_float+0x1ba>
 800565a:	3302      	adds	r3, #2
 800565c:	e7f4      	b.n	8005648 <_printf_float+0x1a4>
 800565e:	2301      	movs	r3, #1
 8005660:	e7f2      	b.n	8005648 <_printf_float+0x1a4>
 8005662:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005666:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005668:	4299      	cmp	r1, r3
 800566a:	db05      	blt.n	8005678 <_printf_float+0x1d4>
 800566c:	6823      	ldr	r3, [r4, #0]
 800566e:	6121      	str	r1, [r4, #16]
 8005670:	07d8      	lsls	r0, r3, #31
 8005672:	d5ea      	bpl.n	800564a <_printf_float+0x1a6>
 8005674:	1c4b      	adds	r3, r1, #1
 8005676:	e7e7      	b.n	8005648 <_printf_float+0x1a4>
 8005678:	2900      	cmp	r1, #0
 800567a:	bfd4      	ite	le
 800567c:	f1c1 0202 	rsble	r2, r1, #2
 8005680:	2201      	movgt	r2, #1
 8005682:	4413      	add	r3, r2
 8005684:	e7e0      	b.n	8005648 <_printf_float+0x1a4>
 8005686:	6823      	ldr	r3, [r4, #0]
 8005688:	055a      	lsls	r2, r3, #21
 800568a:	d407      	bmi.n	800569c <_printf_float+0x1f8>
 800568c:	6923      	ldr	r3, [r4, #16]
 800568e:	4642      	mov	r2, r8
 8005690:	4631      	mov	r1, r6
 8005692:	4628      	mov	r0, r5
 8005694:	47b8      	blx	r7
 8005696:	3001      	adds	r0, #1
 8005698:	d12c      	bne.n	80056f4 <_printf_float+0x250>
 800569a:	e764      	b.n	8005566 <_printf_float+0xc2>
 800569c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80056a0:	f240 80e0 	bls.w	8005864 <_printf_float+0x3c0>
 80056a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80056a8:	2200      	movs	r2, #0
 80056aa:	2300      	movs	r3, #0
 80056ac:	f7fb fa14 	bl	8000ad8 <__aeabi_dcmpeq>
 80056b0:	2800      	cmp	r0, #0
 80056b2:	d034      	beq.n	800571e <_printf_float+0x27a>
 80056b4:	4a37      	ldr	r2, [pc, #220]	; (8005794 <_printf_float+0x2f0>)
 80056b6:	2301      	movs	r3, #1
 80056b8:	4631      	mov	r1, r6
 80056ba:	4628      	mov	r0, r5
 80056bc:	47b8      	blx	r7
 80056be:	3001      	adds	r0, #1
 80056c0:	f43f af51 	beq.w	8005566 <_printf_float+0xc2>
 80056c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80056c8:	429a      	cmp	r2, r3
 80056ca:	db02      	blt.n	80056d2 <_printf_float+0x22e>
 80056cc:	6823      	ldr	r3, [r4, #0]
 80056ce:	07d8      	lsls	r0, r3, #31
 80056d0:	d510      	bpl.n	80056f4 <_printf_float+0x250>
 80056d2:	ee18 3a10 	vmov	r3, s16
 80056d6:	4652      	mov	r2, sl
 80056d8:	4631      	mov	r1, r6
 80056da:	4628      	mov	r0, r5
 80056dc:	47b8      	blx	r7
 80056de:	3001      	adds	r0, #1
 80056e0:	f43f af41 	beq.w	8005566 <_printf_float+0xc2>
 80056e4:	f04f 0800 	mov.w	r8, #0
 80056e8:	f104 091a 	add.w	r9, r4, #26
 80056ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056ee:	3b01      	subs	r3, #1
 80056f0:	4543      	cmp	r3, r8
 80056f2:	dc09      	bgt.n	8005708 <_printf_float+0x264>
 80056f4:	6823      	ldr	r3, [r4, #0]
 80056f6:	079b      	lsls	r3, r3, #30
 80056f8:	f100 8105 	bmi.w	8005906 <_printf_float+0x462>
 80056fc:	68e0      	ldr	r0, [r4, #12]
 80056fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005700:	4298      	cmp	r0, r3
 8005702:	bfb8      	it	lt
 8005704:	4618      	movlt	r0, r3
 8005706:	e730      	b.n	800556a <_printf_float+0xc6>
 8005708:	2301      	movs	r3, #1
 800570a:	464a      	mov	r2, r9
 800570c:	4631      	mov	r1, r6
 800570e:	4628      	mov	r0, r5
 8005710:	47b8      	blx	r7
 8005712:	3001      	adds	r0, #1
 8005714:	f43f af27 	beq.w	8005566 <_printf_float+0xc2>
 8005718:	f108 0801 	add.w	r8, r8, #1
 800571c:	e7e6      	b.n	80056ec <_printf_float+0x248>
 800571e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005720:	2b00      	cmp	r3, #0
 8005722:	dc39      	bgt.n	8005798 <_printf_float+0x2f4>
 8005724:	4a1b      	ldr	r2, [pc, #108]	; (8005794 <_printf_float+0x2f0>)
 8005726:	2301      	movs	r3, #1
 8005728:	4631      	mov	r1, r6
 800572a:	4628      	mov	r0, r5
 800572c:	47b8      	blx	r7
 800572e:	3001      	adds	r0, #1
 8005730:	f43f af19 	beq.w	8005566 <_printf_float+0xc2>
 8005734:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005738:	4313      	orrs	r3, r2
 800573a:	d102      	bne.n	8005742 <_printf_float+0x29e>
 800573c:	6823      	ldr	r3, [r4, #0]
 800573e:	07d9      	lsls	r1, r3, #31
 8005740:	d5d8      	bpl.n	80056f4 <_printf_float+0x250>
 8005742:	ee18 3a10 	vmov	r3, s16
 8005746:	4652      	mov	r2, sl
 8005748:	4631      	mov	r1, r6
 800574a:	4628      	mov	r0, r5
 800574c:	47b8      	blx	r7
 800574e:	3001      	adds	r0, #1
 8005750:	f43f af09 	beq.w	8005566 <_printf_float+0xc2>
 8005754:	f04f 0900 	mov.w	r9, #0
 8005758:	f104 0a1a 	add.w	sl, r4, #26
 800575c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800575e:	425b      	negs	r3, r3
 8005760:	454b      	cmp	r3, r9
 8005762:	dc01      	bgt.n	8005768 <_printf_float+0x2c4>
 8005764:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005766:	e792      	b.n	800568e <_printf_float+0x1ea>
 8005768:	2301      	movs	r3, #1
 800576a:	4652      	mov	r2, sl
 800576c:	4631      	mov	r1, r6
 800576e:	4628      	mov	r0, r5
 8005770:	47b8      	blx	r7
 8005772:	3001      	adds	r0, #1
 8005774:	f43f aef7 	beq.w	8005566 <_printf_float+0xc2>
 8005778:	f109 0901 	add.w	r9, r9, #1
 800577c:	e7ee      	b.n	800575c <_printf_float+0x2b8>
 800577e:	bf00      	nop
 8005780:	7fefffff 	.word	0x7fefffff
 8005784:	080084e4 	.word	0x080084e4
 8005788:	080084e8 	.word	0x080084e8
 800578c:	080084f0 	.word	0x080084f0
 8005790:	080084ec 	.word	0x080084ec
 8005794:	080084f4 	.word	0x080084f4
 8005798:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800579a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800579c:	429a      	cmp	r2, r3
 800579e:	bfa8      	it	ge
 80057a0:	461a      	movge	r2, r3
 80057a2:	2a00      	cmp	r2, #0
 80057a4:	4691      	mov	r9, r2
 80057a6:	dc37      	bgt.n	8005818 <_printf_float+0x374>
 80057a8:	f04f 0b00 	mov.w	fp, #0
 80057ac:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80057b0:	f104 021a 	add.w	r2, r4, #26
 80057b4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80057b6:	9305      	str	r3, [sp, #20]
 80057b8:	eba3 0309 	sub.w	r3, r3, r9
 80057bc:	455b      	cmp	r3, fp
 80057be:	dc33      	bgt.n	8005828 <_printf_float+0x384>
 80057c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80057c4:	429a      	cmp	r2, r3
 80057c6:	db3b      	blt.n	8005840 <_printf_float+0x39c>
 80057c8:	6823      	ldr	r3, [r4, #0]
 80057ca:	07da      	lsls	r2, r3, #31
 80057cc:	d438      	bmi.n	8005840 <_printf_float+0x39c>
 80057ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80057d0:	9b05      	ldr	r3, [sp, #20]
 80057d2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80057d4:	1ad3      	subs	r3, r2, r3
 80057d6:	eba2 0901 	sub.w	r9, r2, r1
 80057da:	4599      	cmp	r9, r3
 80057dc:	bfa8      	it	ge
 80057de:	4699      	movge	r9, r3
 80057e0:	f1b9 0f00 	cmp.w	r9, #0
 80057e4:	dc35      	bgt.n	8005852 <_printf_float+0x3ae>
 80057e6:	f04f 0800 	mov.w	r8, #0
 80057ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80057ee:	f104 0a1a 	add.w	sl, r4, #26
 80057f2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80057f6:	1a9b      	subs	r3, r3, r2
 80057f8:	eba3 0309 	sub.w	r3, r3, r9
 80057fc:	4543      	cmp	r3, r8
 80057fe:	f77f af79 	ble.w	80056f4 <_printf_float+0x250>
 8005802:	2301      	movs	r3, #1
 8005804:	4652      	mov	r2, sl
 8005806:	4631      	mov	r1, r6
 8005808:	4628      	mov	r0, r5
 800580a:	47b8      	blx	r7
 800580c:	3001      	adds	r0, #1
 800580e:	f43f aeaa 	beq.w	8005566 <_printf_float+0xc2>
 8005812:	f108 0801 	add.w	r8, r8, #1
 8005816:	e7ec      	b.n	80057f2 <_printf_float+0x34e>
 8005818:	4613      	mov	r3, r2
 800581a:	4631      	mov	r1, r6
 800581c:	4642      	mov	r2, r8
 800581e:	4628      	mov	r0, r5
 8005820:	47b8      	blx	r7
 8005822:	3001      	adds	r0, #1
 8005824:	d1c0      	bne.n	80057a8 <_printf_float+0x304>
 8005826:	e69e      	b.n	8005566 <_printf_float+0xc2>
 8005828:	2301      	movs	r3, #1
 800582a:	4631      	mov	r1, r6
 800582c:	4628      	mov	r0, r5
 800582e:	9205      	str	r2, [sp, #20]
 8005830:	47b8      	blx	r7
 8005832:	3001      	adds	r0, #1
 8005834:	f43f ae97 	beq.w	8005566 <_printf_float+0xc2>
 8005838:	9a05      	ldr	r2, [sp, #20]
 800583a:	f10b 0b01 	add.w	fp, fp, #1
 800583e:	e7b9      	b.n	80057b4 <_printf_float+0x310>
 8005840:	ee18 3a10 	vmov	r3, s16
 8005844:	4652      	mov	r2, sl
 8005846:	4631      	mov	r1, r6
 8005848:	4628      	mov	r0, r5
 800584a:	47b8      	blx	r7
 800584c:	3001      	adds	r0, #1
 800584e:	d1be      	bne.n	80057ce <_printf_float+0x32a>
 8005850:	e689      	b.n	8005566 <_printf_float+0xc2>
 8005852:	9a05      	ldr	r2, [sp, #20]
 8005854:	464b      	mov	r3, r9
 8005856:	4442      	add	r2, r8
 8005858:	4631      	mov	r1, r6
 800585a:	4628      	mov	r0, r5
 800585c:	47b8      	blx	r7
 800585e:	3001      	adds	r0, #1
 8005860:	d1c1      	bne.n	80057e6 <_printf_float+0x342>
 8005862:	e680      	b.n	8005566 <_printf_float+0xc2>
 8005864:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005866:	2a01      	cmp	r2, #1
 8005868:	dc01      	bgt.n	800586e <_printf_float+0x3ca>
 800586a:	07db      	lsls	r3, r3, #31
 800586c:	d538      	bpl.n	80058e0 <_printf_float+0x43c>
 800586e:	2301      	movs	r3, #1
 8005870:	4642      	mov	r2, r8
 8005872:	4631      	mov	r1, r6
 8005874:	4628      	mov	r0, r5
 8005876:	47b8      	blx	r7
 8005878:	3001      	adds	r0, #1
 800587a:	f43f ae74 	beq.w	8005566 <_printf_float+0xc2>
 800587e:	ee18 3a10 	vmov	r3, s16
 8005882:	4652      	mov	r2, sl
 8005884:	4631      	mov	r1, r6
 8005886:	4628      	mov	r0, r5
 8005888:	47b8      	blx	r7
 800588a:	3001      	adds	r0, #1
 800588c:	f43f ae6b 	beq.w	8005566 <_printf_float+0xc2>
 8005890:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005894:	2200      	movs	r2, #0
 8005896:	2300      	movs	r3, #0
 8005898:	f7fb f91e 	bl	8000ad8 <__aeabi_dcmpeq>
 800589c:	b9d8      	cbnz	r0, 80058d6 <_printf_float+0x432>
 800589e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058a0:	f108 0201 	add.w	r2, r8, #1
 80058a4:	3b01      	subs	r3, #1
 80058a6:	4631      	mov	r1, r6
 80058a8:	4628      	mov	r0, r5
 80058aa:	47b8      	blx	r7
 80058ac:	3001      	adds	r0, #1
 80058ae:	d10e      	bne.n	80058ce <_printf_float+0x42a>
 80058b0:	e659      	b.n	8005566 <_printf_float+0xc2>
 80058b2:	2301      	movs	r3, #1
 80058b4:	4652      	mov	r2, sl
 80058b6:	4631      	mov	r1, r6
 80058b8:	4628      	mov	r0, r5
 80058ba:	47b8      	blx	r7
 80058bc:	3001      	adds	r0, #1
 80058be:	f43f ae52 	beq.w	8005566 <_printf_float+0xc2>
 80058c2:	f108 0801 	add.w	r8, r8, #1
 80058c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058c8:	3b01      	subs	r3, #1
 80058ca:	4543      	cmp	r3, r8
 80058cc:	dcf1      	bgt.n	80058b2 <_printf_float+0x40e>
 80058ce:	464b      	mov	r3, r9
 80058d0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80058d4:	e6dc      	b.n	8005690 <_printf_float+0x1ec>
 80058d6:	f04f 0800 	mov.w	r8, #0
 80058da:	f104 0a1a 	add.w	sl, r4, #26
 80058de:	e7f2      	b.n	80058c6 <_printf_float+0x422>
 80058e0:	2301      	movs	r3, #1
 80058e2:	4642      	mov	r2, r8
 80058e4:	e7df      	b.n	80058a6 <_printf_float+0x402>
 80058e6:	2301      	movs	r3, #1
 80058e8:	464a      	mov	r2, r9
 80058ea:	4631      	mov	r1, r6
 80058ec:	4628      	mov	r0, r5
 80058ee:	47b8      	blx	r7
 80058f0:	3001      	adds	r0, #1
 80058f2:	f43f ae38 	beq.w	8005566 <_printf_float+0xc2>
 80058f6:	f108 0801 	add.w	r8, r8, #1
 80058fa:	68e3      	ldr	r3, [r4, #12]
 80058fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80058fe:	1a5b      	subs	r3, r3, r1
 8005900:	4543      	cmp	r3, r8
 8005902:	dcf0      	bgt.n	80058e6 <_printf_float+0x442>
 8005904:	e6fa      	b.n	80056fc <_printf_float+0x258>
 8005906:	f04f 0800 	mov.w	r8, #0
 800590a:	f104 0919 	add.w	r9, r4, #25
 800590e:	e7f4      	b.n	80058fa <_printf_float+0x456>

08005910 <_printf_common>:
 8005910:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005914:	4616      	mov	r6, r2
 8005916:	4699      	mov	r9, r3
 8005918:	688a      	ldr	r2, [r1, #8]
 800591a:	690b      	ldr	r3, [r1, #16]
 800591c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005920:	4293      	cmp	r3, r2
 8005922:	bfb8      	it	lt
 8005924:	4613      	movlt	r3, r2
 8005926:	6033      	str	r3, [r6, #0]
 8005928:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800592c:	4607      	mov	r7, r0
 800592e:	460c      	mov	r4, r1
 8005930:	b10a      	cbz	r2, 8005936 <_printf_common+0x26>
 8005932:	3301      	adds	r3, #1
 8005934:	6033      	str	r3, [r6, #0]
 8005936:	6823      	ldr	r3, [r4, #0]
 8005938:	0699      	lsls	r1, r3, #26
 800593a:	bf42      	ittt	mi
 800593c:	6833      	ldrmi	r3, [r6, #0]
 800593e:	3302      	addmi	r3, #2
 8005940:	6033      	strmi	r3, [r6, #0]
 8005942:	6825      	ldr	r5, [r4, #0]
 8005944:	f015 0506 	ands.w	r5, r5, #6
 8005948:	d106      	bne.n	8005958 <_printf_common+0x48>
 800594a:	f104 0a19 	add.w	sl, r4, #25
 800594e:	68e3      	ldr	r3, [r4, #12]
 8005950:	6832      	ldr	r2, [r6, #0]
 8005952:	1a9b      	subs	r3, r3, r2
 8005954:	42ab      	cmp	r3, r5
 8005956:	dc26      	bgt.n	80059a6 <_printf_common+0x96>
 8005958:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800595c:	1e13      	subs	r3, r2, #0
 800595e:	6822      	ldr	r2, [r4, #0]
 8005960:	bf18      	it	ne
 8005962:	2301      	movne	r3, #1
 8005964:	0692      	lsls	r2, r2, #26
 8005966:	d42b      	bmi.n	80059c0 <_printf_common+0xb0>
 8005968:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800596c:	4649      	mov	r1, r9
 800596e:	4638      	mov	r0, r7
 8005970:	47c0      	blx	r8
 8005972:	3001      	adds	r0, #1
 8005974:	d01e      	beq.n	80059b4 <_printf_common+0xa4>
 8005976:	6823      	ldr	r3, [r4, #0]
 8005978:	68e5      	ldr	r5, [r4, #12]
 800597a:	6832      	ldr	r2, [r6, #0]
 800597c:	f003 0306 	and.w	r3, r3, #6
 8005980:	2b04      	cmp	r3, #4
 8005982:	bf08      	it	eq
 8005984:	1aad      	subeq	r5, r5, r2
 8005986:	68a3      	ldr	r3, [r4, #8]
 8005988:	6922      	ldr	r2, [r4, #16]
 800598a:	bf0c      	ite	eq
 800598c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005990:	2500      	movne	r5, #0
 8005992:	4293      	cmp	r3, r2
 8005994:	bfc4      	itt	gt
 8005996:	1a9b      	subgt	r3, r3, r2
 8005998:	18ed      	addgt	r5, r5, r3
 800599a:	2600      	movs	r6, #0
 800599c:	341a      	adds	r4, #26
 800599e:	42b5      	cmp	r5, r6
 80059a0:	d11a      	bne.n	80059d8 <_printf_common+0xc8>
 80059a2:	2000      	movs	r0, #0
 80059a4:	e008      	b.n	80059b8 <_printf_common+0xa8>
 80059a6:	2301      	movs	r3, #1
 80059a8:	4652      	mov	r2, sl
 80059aa:	4649      	mov	r1, r9
 80059ac:	4638      	mov	r0, r7
 80059ae:	47c0      	blx	r8
 80059b0:	3001      	adds	r0, #1
 80059b2:	d103      	bne.n	80059bc <_printf_common+0xac>
 80059b4:	f04f 30ff 	mov.w	r0, #4294967295
 80059b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059bc:	3501      	adds	r5, #1
 80059be:	e7c6      	b.n	800594e <_printf_common+0x3e>
 80059c0:	18e1      	adds	r1, r4, r3
 80059c2:	1c5a      	adds	r2, r3, #1
 80059c4:	2030      	movs	r0, #48	; 0x30
 80059c6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80059ca:	4422      	add	r2, r4
 80059cc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80059d0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80059d4:	3302      	adds	r3, #2
 80059d6:	e7c7      	b.n	8005968 <_printf_common+0x58>
 80059d8:	2301      	movs	r3, #1
 80059da:	4622      	mov	r2, r4
 80059dc:	4649      	mov	r1, r9
 80059de:	4638      	mov	r0, r7
 80059e0:	47c0      	blx	r8
 80059e2:	3001      	adds	r0, #1
 80059e4:	d0e6      	beq.n	80059b4 <_printf_common+0xa4>
 80059e6:	3601      	adds	r6, #1
 80059e8:	e7d9      	b.n	800599e <_printf_common+0x8e>
	...

080059ec <_printf_i>:
 80059ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80059f0:	460c      	mov	r4, r1
 80059f2:	4691      	mov	r9, r2
 80059f4:	7e27      	ldrb	r7, [r4, #24]
 80059f6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80059f8:	2f78      	cmp	r7, #120	; 0x78
 80059fa:	4680      	mov	r8, r0
 80059fc:	469a      	mov	sl, r3
 80059fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a02:	d807      	bhi.n	8005a14 <_printf_i+0x28>
 8005a04:	2f62      	cmp	r7, #98	; 0x62
 8005a06:	d80a      	bhi.n	8005a1e <_printf_i+0x32>
 8005a08:	2f00      	cmp	r7, #0
 8005a0a:	f000 80d8 	beq.w	8005bbe <_printf_i+0x1d2>
 8005a0e:	2f58      	cmp	r7, #88	; 0x58
 8005a10:	f000 80a3 	beq.w	8005b5a <_printf_i+0x16e>
 8005a14:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005a18:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005a1c:	e03a      	b.n	8005a94 <_printf_i+0xa8>
 8005a1e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005a22:	2b15      	cmp	r3, #21
 8005a24:	d8f6      	bhi.n	8005a14 <_printf_i+0x28>
 8005a26:	a001      	add	r0, pc, #4	; (adr r0, 8005a2c <_printf_i+0x40>)
 8005a28:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005a2c:	08005a85 	.word	0x08005a85
 8005a30:	08005a99 	.word	0x08005a99
 8005a34:	08005a15 	.word	0x08005a15
 8005a38:	08005a15 	.word	0x08005a15
 8005a3c:	08005a15 	.word	0x08005a15
 8005a40:	08005a15 	.word	0x08005a15
 8005a44:	08005a99 	.word	0x08005a99
 8005a48:	08005a15 	.word	0x08005a15
 8005a4c:	08005a15 	.word	0x08005a15
 8005a50:	08005a15 	.word	0x08005a15
 8005a54:	08005a15 	.word	0x08005a15
 8005a58:	08005ba5 	.word	0x08005ba5
 8005a5c:	08005ac9 	.word	0x08005ac9
 8005a60:	08005b87 	.word	0x08005b87
 8005a64:	08005a15 	.word	0x08005a15
 8005a68:	08005a15 	.word	0x08005a15
 8005a6c:	08005bc7 	.word	0x08005bc7
 8005a70:	08005a15 	.word	0x08005a15
 8005a74:	08005ac9 	.word	0x08005ac9
 8005a78:	08005a15 	.word	0x08005a15
 8005a7c:	08005a15 	.word	0x08005a15
 8005a80:	08005b8f 	.word	0x08005b8f
 8005a84:	680b      	ldr	r3, [r1, #0]
 8005a86:	1d1a      	adds	r2, r3, #4
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	600a      	str	r2, [r1, #0]
 8005a8c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005a90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005a94:	2301      	movs	r3, #1
 8005a96:	e0a3      	b.n	8005be0 <_printf_i+0x1f4>
 8005a98:	6825      	ldr	r5, [r4, #0]
 8005a9a:	6808      	ldr	r0, [r1, #0]
 8005a9c:	062e      	lsls	r6, r5, #24
 8005a9e:	f100 0304 	add.w	r3, r0, #4
 8005aa2:	d50a      	bpl.n	8005aba <_printf_i+0xce>
 8005aa4:	6805      	ldr	r5, [r0, #0]
 8005aa6:	600b      	str	r3, [r1, #0]
 8005aa8:	2d00      	cmp	r5, #0
 8005aaa:	da03      	bge.n	8005ab4 <_printf_i+0xc8>
 8005aac:	232d      	movs	r3, #45	; 0x2d
 8005aae:	426d      	negs	r5, r5
 8005ab0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ab4:	485e      	ldr	r0, [pc, #376]	; (8005c30 <_printf_i+0x244>)
 8005ab6:	230a      	movs	r3, #10
 8005ab8:	e019      	b.n	8005aee <_printf_i+0x102>
 8005aba:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005abe:	6805      	ldr	r5, [r0, #0]
 8005ac0:	600b      	str	r3, [r1, #0]
 8005ac2:	bf18      	it	ne
 8005ac4:	b22d      	sxthne	r5, r5
 8005ac6:	e7ef      	b.n	8005aa8 <_printf_i+0xbc>
 8005ac8:	680b      	ldr	r3, [r1, #0]
 8005aca:	6825      	ldr	r5, [r4, #0]
 8005acc:	1d18      	adds	r0, r3, #4
 8005ace:	6008      	str	r0, [r1, #0]
 8005ad0:	0628      	lsls	r0, r5, #24
 8005ad2:	d501      	bpl.n	8005ad8 <_printf_i+0xec>
 8005ad4:	681d      	ldr	r5, [r3, #0]
 8005ad6:	e002      	b.n	8005ade <_printf_i+0xf2>
 8005ad8:	0669      	lsls	r1, r5, #25
 8005ada:	d5fb      	bpl.n	8005ad4 <_printf_i+0xe8>
 8005adc:	881d      	ldrh	r5, [r3, #0]
 8005ade:	4854      	ldr	r0, [pc, #336]	; (8005c30 <_printf_i+0x244>)
 8005ae0:	2f6f      	cmp	r7, #111	; 0x6f
 8005ae2:	bf0c      	ite	eq
 8005ae4:	2308      	moveq	r3, #8
 8005ae6:	230a      	movne	r3, #10
 8005ae8:	2100      	movs	r1, #0
 8005aea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005aee:	6866      	ldr	r6, [r4, #4]
 8005af0:	60a6      	str	r6, [r4, #8]
 8005af2:	2e00      	cmp	r6, #0
 8005af4:	bfa2      	ittt	ge
 8005af6:	6821      	ldrge	r1, [r4, #0]
 8005af8:	f021 0104 	bicge.w	r1, r1, #4
 8005afc:	6021      	strge	r1, [r4, #0]
 8005afe:	b90d      	cbnz	r5, 8005b04 <_printf_i+0x118>
 8005b00:	2e00      	cmp	r6, #0
 8005b02:	d04d      	beq.n	8005ba0 <_printf_i+0x1b4>
 8005b04:	4616      	mov	r6, r2
 8005b06:	fbb5 f1f3 	udiv	r1, r5, r3
 8005b0a:	fb03 5711 	mls	r7, r3, r1, r5
 8005b0e:	5dc7      	ldrb	r7, [r0, r7]
 8005b10:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005b14:	462f      	mov	r7, r5
 8005b16:	42bb      	cmp	r3, r7
 8005b18:	460d      	mov	r5, r1
 8005b1a:	d9f4      	bls.n	8005b06 <_printf_i+0x11a>
 8005b1c:	2b08      	cmp	r3, #8
 8005b1e:	d10b      	bne.n	8005b38 <_printf_i+0x14c>
 8005b20:	6823      	ldr	r3, [r4, #0]
 8005b22:	07df      	lsls	r7, r3, #31
 8005b24:	d508      	bpl.n	8005b38 <_printf_i+0x14c>
 8005b26:	6923      	ldr	r3, [r4, #16]
 8005b28:	6861      	ldr	r1, [r4, #4]
 8005b2a:	4299      	cmp	r1, r3
 8005b2c:	bfde      	ittt	le
 8005b2e:	2330      	movle	r3, #48	; 0x30
 8005b30:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005b34:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005b38:	1b92      	subs	r2, r2, r6
 8005b3a:	6122      	str	r2, [r4, #16]
 8005b3c:	f8cd a000 	str.w	sl, [sp]
 8005b40:	464b      	mov	r3, r9
 8005b42:	aa03      	add	r2, sp, #12
 8005b44:	4621      	mov	r1, r4
 8005b46:	4640      	mov	r0, r8
 8005b48:	f7ff fee2 	bl	8005910 <_printf_common>
 8005b4c:	3001      	adds	r0, #1
 8005b4e:	d14c      	bne.n	8005bea <_printf_i+0x1fe>
 8005b50:	f04f 30ff 	mov.w	r0, #4294967295
 8005b54:	b004      	add	sp, #16
 8005b56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b5a:	4835      	ldr	r0, [pc, #212]	; (8005c30 <_printf_i+0x244>)
 8005b5c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005b60:	6823      	ldr	r3, [r4, #0]
 8005b62:	680e      	ldr	r6, [r1, #0]
 8005b64:	061f      	lsls	r7, r3, #24
 8005b66:	f856 5b04 	ldr.w	r5, [r6], #4
 8005b6a:	600e      	str	r6, [r1, #0]
 8005b6c:	d514      	bpl.n	8005b98 <_printf_i+0x1ac>
 8005b6e:	07d9      	lsls	r1, r3, #31
 8005b70:	bf44      	itt	mi
 8005b72:	f043 0320 	orrmi.w	r3, r3, #32
 8005b76:	6023      	strmi	r3, [r4, #0]
 8005b78:	b91d      	cbnz	r5, 8005b82 <_printf_i+0x196>
 8005b7a:	6823      	ldr	r3, [r4, #0]
 8005b7c:	f023 0320 	bic.w	r3, r3, #32
 8005b80:	6023      	str	r3, [r4, #0]
 8005b82:	2310      	movs	r3, #16
 8005b84:	e7b0      	b.n	8005ae8 <_printf_i+0xfc>
 8005b86:	6823      	ldr	r3, [r4, #0]
 8005b88:	f043 0320 	orr.w	r3, r3, #32
 8005b8c:	6023      	str	r3, [r4, #0]
 8005b8e:	2378      	movs	r3, #120	; 0x78
 8005b90:	4828      	ldr	r0, [pc, #160]	; (8005c34 <_printf_i+0x248>)
 8005b92:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005b96:	e7e3      	b.n	8005b60 <_printf_i+0x174>
 8005b98:	065e      	lsls	r6, r3, #25
 8005b9a:	bf48      	it	mi
 8005b9c:	b2ad      	uxthmi	r5, r5
 8005b9e:	e7e6      	b.n	8005b6e <_printf_i+0x182>
 8005ba0:	4616      	mov	r6, r2
 8005ba2:	e7bb      	b.n	8005b1c <_printf_i+0x130>
 8005ba4:	680b      	ldr	r3, [r1, #0]
 8005ba6:	6826      	ldr	r6, [r4, #0]
 8005ba8:	6960      	ldr	r0, [r4, #20]
 8005baa:	1d1d      	adds	r5, r3, #4
 8005bac:	600d      	str	r5, [r1, #0]
 8005bae:	0635      	lsls	r5, r6, #24
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	d501      	bpl.n	8005bb8 <_printf_i+0x1cc>
 8005bb4:	6018      	str	r0, [r3, #0]
 8005bb6:	e002      	b.n	8005bbe <_printf_i+0x1d2>
 8005bb8:	0671      	lsls	r1, r6, #25
 8005bba:	d5fb      	bpl.n	8005bb4 <_printf_i+0x1c8>
 8005bbc:	8018      	strh	r0, [r3, #0]
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	6123      	str	r3, [r4, #16]
 8005bc2:	4616      	mov	r6, r2
 8005bc4:	e7ba      	b.n	8005b3c <_printf_i+0x150>
 8005bc6:	680b      	ldr	r3, [r1, #0]
 8005bc8:	1d1a      	adds	r2, r3, #4
 8005bca:	600a      	str	r2, [r1, #0]
 8005bcc:	681e      	ldr	r6, [r3, #0]
 8005bce:	6862      	ldr	r2, [r4, #4]
 8005bd0:	2100      	movs	r1, #0
 8005bd2:	4630      	mov	r0, r6
 8005bd4:	f7fa fb0c 	bl	80001f0 <memchr>
 8005bd8:	b108      	cbz	r0, 8005bde <_printf_i+0x1f2>
 8005bda:	1b80      	subs	r0, r0, r6
 8005bdc:	6060      	str	r0, [r4, #4]
 8005bde:	6863      	ldr	r3, [r4, #4]
 8005be0:	6123      	str	r3, [r4, #16]
 8005be2:	2300      	movs	r3, #0
 8005be4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005be8:	e7a8      	b.n	8005b3c <_printf_i+0x150>
 8005bea:	6923      	ldr	r3, [r4, #16]
 8005bec:	4632      	mov	r2, r6
 8005bee:	4649      	mov	r1, r9
 8005bf0:	4640      	mov	r0, r8
 8005bf2:	47d0      	blx	sl
 8005bf4:	3001      	adds	r0, #1
 8005bf6:	d0ab      	beq.n	8005b50 <_printf_i+0x164>
 8005bf8:	6823      	ldr	r3, [r4, #0]
 8005bfa:	079b      	lsls	r3, r3, #30
 8005bfc:	d413      	bmi.n	8005c26 <_printf_i+0x23a>
 8005bfe:	68e0      	ldr	r0, [r4, #12]
 8005c00:	9b03      	ldr	r3, [sp, #12]
 8005c02:	4298      	cmp	r0, r3
 8005c04:	bfb8      	it	lt
 8005c06:	4618      	movlt	r0, r3
 8005c08:	e7a4      	b.n	8005b54 <_printf_i+0x168>
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	4632      	mov	r2, r6
 8005c0e:	4649      	mov	r1, r9
 8005c10:	4640      	mov	r0, r8
 8005c12:	47d0      	blx	sl
 8005c14:	3001      	adds	r0, #1
 8005c16:	d09b      	beq.n	8005b50 <_printf_i+0x164>
 8005c18:	3501      	adds	r5, #1
 8005c1a:	68e3      	ldr	r3, [r4, #12]
 8005c1c:	9903      	ldr	r1, [sp, #12]
 8005c1e:	1a5b      	subs	r3, r3, r1
 8005c20:	42ab      	cmp	r3, r5
 8005c22:	dcf2      	bgt.n	8005c0a <_printf_i+0x21e>
 8005c24:	e7eb      	b.n	8005bfe <_printf_i+0x212>
 8005c26:	2500      	movs	r5, #0
 8005c28:	f104 0619 	add.w	r6, r4, #25
 8005c2c:	e7f5      	b.n	8005c1a <_printf_i+0x22e>
 8005c2e:	bf00      	nop
 8005c30:	080084f6 	.word	0x080084f6
 8005c34:	08008507 	.word	0x08008507

08005c38 <strstr>:
 8005c38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c3a:	780c      	ldrb	r4, [r1, #0]
 8005c3c:	b164      	cbz	r4, 8005c58 <strstr+0x20>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	781a      	ldrb	r2, [r3, #0]
 8005c42:	4618      	mov	r0, r3
 8005c44:	1c5e      	adds	r6, r3, #1
 8005c46:	b90a      	cbnz	r2, 8005c4c <strstr+0x14>
 8005c48:	4610      	mov	r0, r2
 8005c4a:	e005      	b.n	8005c58 <strstr+0x20>
 8005c4c:	4294      	cmp	r4, r2
 8005c4e:	d108      	bne.n	8005c62 <strstr+0x2a>
 8005c50:	460d      	mov	r5, r1
 8005c52:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8005c56:	b902      	cbnz	r2, 8005c5a <strstr+0x22>
 8005c58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c5a:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8005c5e:	4297      	cmp	r7, r2
 8005c60:	d0f7      	beq.n	8005c52 <strstr+0x1a>
 8005c62:	4633      	mov	r3, r6
 8005c64:	e7ec      	b.n	8005c40 <strstr+0x8>
	...

08005c68 <_vsiprintf_r>:
 8005c68:	b500      	push	{lr}
 8005c6a:	b09b      	sub	sp, #108	; 0x6c
 8005c6c:	9100      	str	r1, [sp, #0]
 8005c6e:	9104      	str	r1, [sp, #16]
 8005c70:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005c74:	9105      	str	r1, [sp, #20]
 8005c76:	9102      	str	r1, [sp, #8]
 8005c78:	4905      	ldr	r1, [pc, #20]	; (8005c90 <_vsiprintf_r+0x28>)
 8005c7a:	9103      	str	r1, [sp, #12]
 8005c7c:	4669      	mov	r1, sp
 8005c7e:	f001 fb39 	bl	80072f4 <_svfiprintf_r>
 8005c82:	9b00      	ldr	r3, [sp, #0]
 8005c84:	2200      	movs	r2, #0
 8005c86:	701a      	strb	r2, [r3, #0]
 8005c88:	b01b      	add	sp, #108	; 0x6c
 8005c8a:	f85d fb04 	ldr.w	pc, [sp], #4
 8005c8e:	bf00      	nop
 8005c90:	ffff0208 	.word	0xffff0208

08005c94 <vsiprintf>:
 8005c94:	4613      	mov	r3, r2
 8005c96:	460a      	mov	r2, r1
 8005c98:	4601      	mov	r1, r0
 8005c9a:	4802      	ldr	r0, [pc, #8]	; (8005ca4 <vsiprintf+0x10>)
 8005c9c:	6800      	ldr	r0, [r0, #0]
 8005c9e:	f7ff bfe3 	b.w	8005c68 <_vsiprintf_r>
 8005ca2:	bf00      	nop
 8005ca4:	2000000c 	.word	0x2000000c

08005ca8 <quorem>:
 8005ca8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cac:	6903      	ldr	r3, [r0, #16]
 8005cae:	690c      	ldr	r4, [r1, #16]
 8005cb0:	42a3      	cmp	r3, r4
 8005cb2:	4607      	mov	r7, r0
 8005cb4:	f2c0 8081 	blt.w	8005dba <quorem+0x112>
 8005cb8:	3c01      	subs	r4, #1
 8005cba:	f101 0814 	add.w	r8, r1, #20
 8005cbe:	f100 0514 	add.w	r5, r0, #20
 8005cc2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005cc6:	9301      	str	r3, [sp, #4]
 8005cc8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005ccc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005cd0:	3301      	adds	r3, #1
 8005cd2:	429a      	cmp	r2, r3
 8005cd4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005cd8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005cdc:	fbb2 f6f3 	udiv	r6, r2, r3
 8005ce0:	d331      	bcc.n	8005d46 <quorem+0x9e>
 8005ce2:	f04f 0e00 	mov.w	lr, #0
 8005ce6:	4640      	mov	r0, r8
 8005ce8:	46ac      	mov	ip, r5
 8005cea:	46f2      	mov	sl, lr
 8005cec:	f850 2b04 	ldr.w	r2, [r0], #4
 8005cf0:	b293      	uxth	r3, r2
 8005cf2:	fb06 e303 	mla	r3, r6, r3, lr
 8005cf6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005cfa:	b29b      	uxth	r3, r3
 8005cfc:	ebaa 0303 	sub.w	r3, sl, r3
 8005d00:	0c12      	lsrs	r2, r2, #16
 8005d02:	f8dc a000 	ldr.w	sl, [ip]
 8005d06:	fb06 e202 	mla	r2, r6, r2, lr
 8005d0a:	fa13 f38a 	uxtah	r3, r3, sl
 8005d0e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005d12:	fa1f fa82 	uxth.w	sl, r2
 8005d16:	f8dc 2000 	ldr.w	r2, [ip]
 8005d1a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8005d1e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d28:	4581      	cmp	r9, r0
 8005d2a:	f84c 3b04 	str.w	r3, [ip], #4
 8005d2e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005d32:	d2db      	bcs.n	8005cec <quorem+0x44>
 8005d34:	f855 300b 	ldr.w	r3, [r5, fp]
 8005d38:	b92b      	cbnz	r3, 8005d46 <quorem+0x9e>
 8005d3a:	9b01      	ldr	r3, [sp, #4]
 8005d3c:	3b04      	subs	r3, #4
 8005d3e:	429d      	cmp	r5, r3
 8005d40:	461a      	mov	r2, r3
 8005d42:	d32e      	bcc.n	8005da2 <quorem+0xfa>
 8005d44:	613c      	str	r4, [r7, #16]
 8005d46:	4638      	mov	r0, r7
 8005d48:	f001 f8be 	bl	8006ec8 <__mcmp>
 8005d4c:	2800      	cmp	r0, #0
 8005d4e:	db24      	blt.n	8005d9a <quorem+0xf2>
 8005d50:	3601      	adds	r6, #1
 8005d52:	4628      	mov	r0, r5
 8005d54:	f04f 0c00 	mov.w	ip, #0
 8005d58:	f858 2b04 	ldr.w	r2, [r8], #4
 8005d5c:	f8d0 e000 	ldr.w	lr, [r0]
 8005d60:	b293      	uxth	r3, r2
 8005d62:	ebac 0303 	sub.w	r3, ip, r3
 8005d66:	0c12      	lsrs	r2, r2, #16
 8005d68:	fa13 f38e 	uxtah	r3, r3, lr
 8005d6c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005d70:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005d74:	b29b      	uxth	r3, r3
 8005d76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d7a:	45c1      	cmp	r9, r8
 8005d7c:	f840 3b04 	str.w	r3, [r0], #4
 8005d80:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005d84:	d2e8      	bcs.n	8005d58 <quorem+0xb0>
 8005d86:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d8a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d8e:	b922      	cbnz	r2, 8005d9a <quorem+0xf2>
 8005d90:	3b04      	subs	r3, #4
 8005d92:	429d      	cmp	r5, r3
 8005d94:	461a      	mov	r2, r3
 8005d96:	d30a      	bcc.n	8005dae <quorem+0x106>
 8005d98:	613c      	str	r4, [r7, #16]
 8005d9a:	4630      	mov	r0, r6
 8005d9c:	b003      	add	sp, #12
 8005d9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005da2:	6812      	ldr	r2, [r2, #0]
 8005da4:	3b04      	subs	r3, #4
 8005da6:	2a00      	cmp	r2, #0
 8005da8:	d1cc      	bne.n	8005d44 <quorem+0x9c>
 8005daa:	3c01      	subs	r4, #1
 8005dac:	e7c7      	b.n	8005d3e <quorem+0x96>
 8005dae:	6812      	ldr	r2, [r2, #0]
 8005db0:	3b04      	subs	r3, #4
 8005db2:	2a00      	cmp	r2, #0
 8005db4:	d1f0      	bne.n	8005d98 <quorem+0xf0>
 8005db6:	3c01      	subs	r4, #1
 8005db8:	e7eb      	b.n	8005d92 <quorem+0xea>
 8005dba:	2000      	movs	r0, #0
 8005dbc:	e7ee      	b.n	8005d9c <quorem+0xf4>
	...

08005dc0 <_dtoa_r>:
 8005dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dc4:	ed2d 8b02 	vpush	{d8}
 8005dc8:	ec57 6b10 	vmov	r6, r7, d0
 8005dcc:	b095      	sub	sp, #84	; 0x54
 8005dce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005dd0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005dd4:	9105      	str	r1, [sp, #20]
 8005dd6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005dda:	4604      	mov	r4, r0
 8005ddc:	9209      	str	r2, [sp, #36]	; 0x24
 8005dde:	930f      	str	r3, [sp, #60]	; 0x3c
 8005de0:	b975      	cbnz	r5, 8005e00 <_dtoa_r+0x40>
 8005de2:	2010      	movs	r0, #16
 8005de4:	f000 fddc 	bl	80069a0 <malloc>
 8005de8:	4602      	mov	r2, r0
 8005dea:	6260      	str	r0, [r4, #36]	; 0x24
 8005dec:	b920      	cbnz	r0, 8005df8 <_dtoa_r+0x38>
 8005dee:	4bb2      	ldr	r3, [pc, #712]	; (80060b8 <_dtoa_r+0x2f8>)
 8005df0:	21ea      	movs	r1, #234	; 0xea
 8005df2:	48b2      	ldr	r0, [pc, #712]	; (80060bc <_dtoa_r+0x2fc>)
 8005df4:	f001 fb8e 	bl	8007514 <__assert_func>
 8005df8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005dfc:	6005      	str	r5, [r0, #0]
 8005dfe:	60c5      	str	r5, [r0, #12]
 8005e00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e02:	6819      	ldr	r1, [r3, #0]
 8005e04:	b151      	cbz	r1, 8005e1c <_dtoa_r+0x5c>
 8005e06:	685a      	ldr	r2, [r3, #4]
 8005e08:	604a      	str	r2, [r1, #4]
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	4093      	lsls	r3, r2
 8005e0e:	608b      	str	r3, [r1, #8]
 8005e10:	4620      	mov	r0, r4
 8005e12:	f000 fe1b 	bl	8006a4c <_Bfree>
 8005e16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e18:	2200      	movs	r2, #0
 8005e1a:	601a      	str	r2, [r3, #0]
 8005e1c:	1e3b      	subs	r3, r7, #0
 8005e1e:	bfb9      	ittee	lt
 8005e20:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005e24:	9303      	strlt	r3, [sp, #12]
 8005e26:	2300      	movge	r3, #0
 8005e28:	f8c8 3000 	strge.w	r3, [r8]
 8005e2c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8005e30:	4ba3      	ldr	r3, [pc, #652]	; (80060c0 <_dtoa_r+0x300>)
 8005e32:	bfbc      	itt	lt
 8005e34:	2201      	movlt	r2, #1
 8005e36:	f8c8 2000 	strlt.w	r2, [r8]
 8005e3a:	ea33 0309 	bics.w	r3, r3, r9
 8005e3e:	d11b      	bne.n	8005e78 <_dtoa_r+0xb8>
 8005e40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005e42:	f242 730f 	movw	r3, #9999	; 0x270f
 8005e46:	6013      	str	r3, [r2, #0]
 8005e48:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005e4c:	4333      	orrs	r3, r6
 8005e4e:	f000 857a 	beq.w	8006946 <_dtoa_r+0xb86>
 8005e52:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e54:	b963      	cbnz	r3, 8005e70 <_dtoa_r+0xb0>
 8005e56:	4b9b      	ldr	r3, [pc, #620]	; (80060c4 <_dtoa_r+0x304>)
 8005e58:	e024      	b.n	8005ea4 <_dtoa_r+0xe4>
 8005e5a:	4b9b      	ldr	r3, [pc, #620]	; (80060c8 <_dtoa_r+0x308>)
 8005e5c:	9300      	str	r3, [sp, #0]
 8005e5e:	3308      	adds	r3, #8
 8005e60:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005e62:	6013      	str	r3, [r2, #0]
 8005e64:	9800      	ldr	r0, [sp, #0]
 8005e66:	b015      	add	sp, #84	; 0x54
 8005e68:	ecbd 8b02 	vpop	{d8}
 8005e6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e70:	4b94      	ldr	r3, [pc, #592]	; (80060c4 <_dtoa_r+0x304>)
 8005e72:	9300      	str	r3, [sp, #0]
 8005e74:	3303      	adds	r3, #3
 8005e76:	e7f3      	b.n	8005e60 <_dtoa_r+0xa0>
 8005e78:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	ec51 0b17 	vmov	r0, r1, d7
 8005e82:	2300      	movs	r3, #0
 8005e84:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8005e88:	f7fa fe26 	bl	8000ad8 <__aeabi_dcmpeq>
 8005e8c:	4680      	mov	r8, r0
 8005e8e:	b158      	cbz	r0, 8005ea8 <_dtoa_r+0xe8>
 8005e90:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005e92:	2301      	movs	r3, #1
 8005e94:	6013      	str	r3, [r2, #0]
 8005e96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	f000 8551 	beq.w	8006940 <_dtoa_r+0xb80>
 8005e9e:	488b      	ldr	r0, [pc, #556]	; (80060cc <_dtoa_r+0x30c>)
 8005ea0:	6018      	str	r0, [r3, #0]
 8005ea2:	1e43      	subs	r3, r0, #1
 8005ea4:	9300      	str	r3, [sp, #0]
 8005ea6:	e7dd      	b.n	8005e64 <_dtoa_r+0xa4>
 8005ea8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8005eac:	aa12      	add	r2, sp, #72	; 0x48
 8005eae:	a913      	add	r1, sp, #76	; 0x4c
 8005eb0:	4620      	mov	r0, r4
 8005eb2:	f001 f8ad 	bl	8007010 <__d2b>
 8005eb6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005eba:	4683      	mov	fp, r0
 8005ebc:	2d00      	cmp	r5, #0
 8005ebe:	d07c      	beq.n	8005fba <_dtoa_r+0x1fa>
 8005ec0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ec2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8005ec6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005eca:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8005ece:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005ed2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005ed6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005eda:	4b7d      	ldr	r3, [pc, #500]	; (80060d0 <_dtoa_r+0x310>)
 8005edc:	2200      	movs	r2, #0
 8005ede:	4630      	mov	r0, r6
 8005ee0:	4639      	mov	r1, r7
 8005ee2:	f7fa f9d9 	bl	8000298 <__aeabi_dsub>
 8005ee6:	a36e      	add	r3, pc, #440	; (adr r3, 80060a0 <_dtoa_r+0x2e0>)
 8005ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eec:	f7fa fb8c 	bl	8000608 <__aeabi_dmul>
 8005ef0:	a36d      	add	r3, pc, #436	; (adr r3, 80060a8 <_dtoa_r+0x2e8>)
 8005ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ef6:	f7fa f9d1 	bl	800029c <__adddf3>
 8005efa:	4606      	mov	r6, r0
 8005efc:	4628      	mov	r0, r5
 8005efe:	460f      	mov	r7, r1
 8005f00:	f7fa fb18 	bl	8000534 <__aeabi_i2d>
 8005f04:	a36a      	add	r3, pc, #424	; (adr r3, 80060b0 <_dtoa_r+0x2f0>)
 8005f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f0a:	f7fa fb7d 	bl	8000608 <__aeabi_dmul>
 8005f0e:	4602      	mov	r2, r0
 8005f10:	460b      	mov	r3, r1
 8005f12:	4630      	mov	r0, r6
 8005f14:	4639      	mov	r1, r7
 8005f16:	f7fa f9c1 	bl	800029c <__adddf3>
 8005f1a:	4606      	mov	r6, r0
 8005f1c:	460f      	mov	r7, r1
 8005f1e:	f7fa fe23 	bl	8000b68 <__aeabi_d2iz>
 8005f22:	2200      	movs	r2, #0
 8005f24:	4682      	mov	sl, r0
 8005f26:	2300      	movs	r3, #0
 8005f28:	4630      	mov	r0, r6
 8005f2a:	4639      	mov	r1, r7
 8005f2c:	f7fa fdde 	bl	8000aec <__aeabi_dcmplt>
 8005f30:	b148      	cbz	r0, 8005f46 <_dtoa_r+0x186>
 8005f32:	4650      	mov	r0, sl
 8005f34:	f7fa fafe 	bl	8000534 <__aeabi_i2d>
 8005f38:	4632      	mov	r2, r6
 8005f3a:	463b      	mov	r3, r7
 8005f3c:	f7fa fdcc 	bl	8000ad8 <__aeabi_dcmpeq>
 8005f40:	b908      	cbnz	r0, 8005f46 <_dtoa_r+0x186>
 8005f42:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005f46:	f1ba 0f16 	cmp.w	sl, #22
 8005f4a:	d854      	bhi.n	8005ff6 <_dtoa_r+0x236>
 8005f4c:	4b61      	ldr	r3, [pc, #388]	; (80060d4 <_dtoa_r+0x314>)
 8005f4e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f56:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005f5a:	f7fa fdc7 	bl	8000aec <__aeabi_dcmplt>
 8005f5e:	2800      	cmp	r0, #0
 8005f60:	d04b      	beq.n	8005ffa <_dtoa_r+0x23a>
 8005f62:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005f66:	2300      	movs	r3, #0
 8005f68:	930e      	str	r3, [sp, #56]	; 0x38
 8005f6a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005f6c:	1b5d      	subs	r5, r3, r5
 8005f6e:	1e6b      	subs	r3, r5, #1
 8005f70:	9304      	str	r3, [sp, #16]
 8005f72:	bf43      	ittte	mi
 8005f74:	2300      	movmi	r3, #0
 8005f76:	f1c5 0801 	rsbmi	r8, r5, #1
 8005f7a:	9304      	strmi	r3, [sp, #16]
 8005f7c:	f04f 0800 	movpl.w	r8, #0
 8005f80:	f1ba 0f00 	cmp.w	sl, #0
 8005f84:	db3b      	blt.n	8005ffe <_dtoa_r+0x23e>
 8005f86:	9b04      	ldr	r3, [sp, #16]
 8005f88:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8005f8c:	4453      	add	r3, sl
 8005f8e:	9304      	str	r3, [sp, #16]
 8005f90:	2300      	movs	r3, #0
 8005f92:	9306      	str	r3, [sp, #24]
 8005f94:	9b05      	ldr	r3, [sp, #20]
 8005f96:	2b09      	cmp	r3, #9
 8005f98:	d869      	bhi.n	800606e <_dtoa_r+0x2ae>
 8005f9a:	2b05      	cmp	r3, #5
 8005f9c:	bfc4      	itt	gt
 8005f9e:	3b04      	subgt	r3, #4
 8005fa0:	9305      	strgt	r3, [sp, #20]
 8005fa2:	9b05      	ldr	r3, [sp, #20]
 8005fa4:	f1a3 0302 	sub.w	r3, r3, #2
 8005fa8:	bfcc      	ite	gt
 8005faa:	2500      	movgt	r5, #0
 8005fac:	2501      	movle	r5, #1
 8005fae:	2b03      	cmp	r3, #3
 8005fb0:	d869      	bhi.n	8006086 <_dtoa_r+0x2c6>
 8005fb2:	e8df f003 	tbb	[pc, r3]
 8005fb6:	4e2c      	.short	0x4e2c
 8005fb8:	5a4c      	.short	0x5a4c
 8005fba:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8005fbe:	441d      	add	r5, r3
 8005fc0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005fc4:	2b20      	cmp	r3, #32
 8005fc6:	bfc1      	itttt	gt
 8005fc8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005fcc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005fd0:	fa09 f303 	lslgt.w	r3, r9, r3
 8005fd4:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005fd8:	bfda      	itte	le
 8005fda:	f1c3 0320 	rsble	r3, r3, #32
 8005fde:	fa06 f003 	lslle.w	r0, r6, r3
 8005fe2:	4318      	orrgt	r0, r3
 8005fe4:	f7fa fa96 	bl	8000514 <__aeabi_ui2d>
 8005fe8:	2301      	movs	r3, #1
 8005fea:	4606      	mov	r6, r0
 8005fec:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005ff0:	3d01      	subs	r5, #1
 8005ff2:	9310      	str	r3, [sp, #64]	; 0x40
 8005ff4:	e771      	b.n	8005eda <_dtoa_r+0x11a>
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	e7b6      	b.n	8005f68 <_dtoa_r+0x1a8>
 8005ffa:	900e      	str	r0, [sp, #56]	; 0x38
 8005ffc:	e7b5      	b.n	8005f6a <_dtoa_r+0x1aa>
 8005ffe:	f1ca 0300 	rsb	r3, sl, #0
 8006002:	9306      	str	r3, [sp, #24]
 8006004:	2300      	movs	r3, #0
 8006006:	eba8 080a 	sub.w	r8, r8, sl
 800600a:	930d      	str	r3, [sp, #52]	; 0x34
 800600c:	e7c2      	b.n	8005f94 <_dtoa_r+0x1d4>
 800600e:	2300      	movs	r3, #0
 8006010:	9308      	str	r3, [sp, #32]
 8006012:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006014:	2b00      	cmp	r3, #0
 8006016:	dc39      	bgt.n	800608c <_dtoa_r+0x2cc>
 8006018:	f04f 0901 	mov.w	r9, #1
 800601c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006020:	464b      	mov	r3, r9
 8006022:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006026:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006028:	2200      	movs	r2, #0
 800602a:	6042      	str	r2, [r0, #4]
 800602c:	2204      	movs	r2, #4
 800602e:	f102 0614 	add.w	r6, r2, #20
 8006032:	429e      	cmp	r6, r3
 8006034:	6841      	ldr	r1, [r0, #4]
 8006036:	d92f      	bls.n	8006098 <_dtoa_r+0x2d8>
 8006038:	4620      	mov	r0, r4
 800603a:	f000 fcc7 	bl	80069cc <_Balloc>
 800603e:	9000      	str	r0, [sp, #0]
 8006040:	2800      	cmp	r0, #0
 8006042:	d14b      	bne.n	80060dc <_dtoa_r+0x31c>
 8006044:	4b24      	ldr	r3, [pc, #144]	; (80060d8 <_dtoa_r+0x318>)
 8006046:	4602      	mov	r2, r0
 8006048:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800604c:	e6d1      	b.n	8005df2 <_dtoa_r+0x32>
 800604e:	2301      	movs	r3, #1
 8006050:	e7de      	b.n	8006010 <_dtoa_r+0x250>
 8006052:	2300      	movs	r3, #0
 8006054:	9308      	str	r3, [sp, #32]
 8006056:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006058:	eb0a 0903 	add.w	r9, sl, r3
 800605c:	f109 0301 	add.w	r3, r9, #1
 8006060:	2b01      	cmp	r3, #1
 8006062:	9301      	str	r3, [sp, #4]
 8006064:	bfb8      	it	lt
 8006066:	2301      	movlt	r3, #1
 8006068:	e7dd      	b.n	8006026 <_dtoa_r+0x266>
 800606a:	2301      	movs	r3, #1
 800606c:	e7f2      	b.n	8006054 <_dtoa_r+0x294>
 800606e:	2501      	movs	r5, #1
 8006070:	2300      	movs	r3, #0
 8006072:	9305      	str	r3, [sp, #20]
 8006074:	9508      	str	r5, [sp, #32]
 8006076:	f04f 39ff 	mov.w	r9, #4294967295
 800607a:	2200      	movs	r2, #0
 800607c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006080:	2312      	movs	r3, #18
 8006082:	9209      	str	r2, [sp, #36]	; 0x24
 8006084:	e7cf      	b.n	8006026 <_dtoa_r+0x266>
 8006086:	2301      	movs	r3, #1
 8006088:	9308      	str	r3, [sp, #32]
 800608a:	e7f4      	b.n	8006076 <_dtoa_r+0x2b6>
 800608c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006090:	f8cd 9004 	str.w	r9, [sp, #4]
 8006094:	464b      	mov	r3, r9
 8006096:	e7c6      	b.n	8006026 <_dtoa_r+0x266>
 8006098:	3101      	adds	r1, #1
 800609a:	6041      	str	r1, [r0, #4]
 800609c:	0052      	lsls	r2, r2, #1
 800609e:	e7c6      	b.n	800602e <_dtoa_r+0x26e>
 80060a0:	636f4361 	.word	0x636f4361
 80060a4:	3fd287a7 	.word	0x3fd287a7
 80060a8:	8b60c8b3 	.word	0x8b60c8b3
 80060ac:	3fc68a28 	.word	0x3fc68a28
 80060b0:	509f79fb 	.word	0x509f79fb
 80060b4:	3fd34413 	.word	0x3fd34413
 80060b8:	08008525 	.word	0x08008525
 80060bc:	0800853c 	.word	0x0800853c
 80060c0:	7ff00000 	.word	0x7ff00000
 80060c4:	08008521 	.word	0x08008521
 80060c8:	08008518 	.word	0x08008518
 80060cc:	080084f5 	.word	0x080084f5
 80060d0:	3ff80000 	.word	0x3ff80000
 80060d4:	08008638 	.word	0x08008638
 80060d8:	0800859b 	.word	0x0800859b
 80060dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80060de:	9a00      	ldr	r2, [sp, #0]
 80060e0:	601a      	str	r2, [r3, #0]
 80060e2:	9b01      	ldr	r3, [sp, #4]
 80060e4:	2b0e      	cmp	r3, #14
 80060e6:	f200 80ad 	bhi.w	8006244 <_dtoa_r+0x484>
 80060ea:	2d00      	cmp	r5, #0
 80060ec:	f000 80aa 	beq.w	8006244 <_dtoa_r+0x484>
 80060f0:	f1ba 0f00 	cmp.w	sl, #0
 80060f4:	dd36      	ble.n	8006164 <_dtoa_r+0x3a4>
 80060f6:	4ac3      	ldr	r2, [pc, #780]	; (8006404 <_dtoa_r+0x644>)
 80060f8:	f00a 030f 	and.w	r3, sl, #15
 80060fc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006100:	ed93 7b00 	vldr	d7, [r3]
 8006104:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006108:	ea4f 172a 	mov.w	r7, sl, asr #4
 800610c:	eeb0 8a47 	vmov.f32	s16, s14
 8006110:	eef0 8a67 	vmov.f32	s17, s15
 8006114:	d016      	beq.n	8006144 <_dtoa_r+0x384>
 8006116:	4bbc      	ldr	r3, [pc, #752]	; (8006408 <_dtoa_r+0x648>)
 8006118:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800611c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006120:	f7fa fb9c 	bl	800085c <__aeabi_ddiv>
 8006124:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006128:	f007 070f 	and.w	r7, r7, #15
 800612c:	2503      	movs	r5, #3
 800612e:	4eb6      	ldr	r6, [pc, #728]	; (8006408 <_dtoa_r+0x648>)
 8006130:	b957      	cbnz	r7, 8006148 <_dtoa_r+0x388>
 8006132:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006136:	ec53 2b18 	vmov	r2, r3, d8
 800613a:	f7fa fb8f 	bl	800085c <__aeabi_ddiv>
 800613e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006142:	e029      	b.n	8006198 <_dtoa_r+0x3d8>
 8006144:	2502      	movs	r5, #2
 8006146:	e7f2      	b.n	800612e <_dtoa_r+0x36e>
 8006148:	07f9      	lsls	r1, r7, #31
 800614a:	d508      	bpl.n	800615e <_dtoa_r+0x39e>
 800614c:	ec51 0b18 	vmov	r0, r1, d8
 8006150:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006154:	f7fa fa58 	bl	8000608 <__aeabi_dmul>
 8006158:	ec41 0b18 	vmov	d8, r0, r1
 800615c:	3501      	adds	r5, #1
 800615e:	107f      	asrs	r7, r7, #1
 8006160:	3608      	adds	r6, #8
 8006162:	e7e5      	b.n	8006130 <_dtoa_r+0x370>
 8006164:	f000 80a6 	beq.w	80062b4 <_dtoa_r+0x4f4>
 8006168:	f1ca 0600 	rsb	r6, sl, #0
 800616c:	4ba5      	ldr	r3, [pc, #660]	; (8006404 <_dtoa_r+0x644>)
 800616e:	4fa6      	ldr	r7, [pc, #664]	; (8006408 <_dtoa_r+0x648>)
 8006170:	f006 020f 	and.w	r2, r6, #15
 8006174:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800617c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006180:	f7fa fa42 	bl	8000608 <__aeabi_dmul>
 8006184:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006188:	1136      	asrs	r6, r6, #4
 800618a:	2300      	movs	r3, #0
 800618c:	2502      	movs	r5, #2
 800618e:	2e00      	cmp	r6, #0
 8006190:	f040 8085 	bne.w	800629e <_dtoa_r+0x4de>
 8006194:	2b00      	cmp	r3, #0
 8006196:	d1d2      	bne.n	800613e <_dtoa_r+0x37e>
 8006198:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800619a:	2b00      	cmp	r3, #0
 800619c:	f000 808c 	beq.w	80062b8 <_dtoa_r+0x4f8>
 80061a0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80061a4:	4b99      	ldr	r3, [pc, #612]	; (800640c <_dtoa_r+0x64c>)
 80061a6:	2200      	movs	r2, #0
 80061a8:	4630      	mov	r0, r6
 80061aa:	4639      	mov	r1, r7
 80061ac:	f7fa fc9e 	bl	8000aec <__aeabi_dcmplt>
 80061b0:	2800      	cmp	r0, #0
 80061b2:	f000 8081 	beq.w	80062b8 <_dtoa_r+0x4f8>
 80061b6:	9b01      	ldr	r3, [sp, #4]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d07d      	beq.n	80062b8 <_dtoa_r+0x4f8>
 80061bc:	f1b9 0f00 	cmp.w	r9, #0
 80061c0:	dd3c      	ble.n	800623c <_dtoa_r+0x47c>
 80061c2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80061c6:	9307      	str	r3, [sp, #28]
 80061c8:	2200      	movs	r2, #0
 80061ca:	4b91      	ldr	r3, [pc, #580]	; (8006410 <_dtoa_r+0x650>)
 80061cc:	4630      	mov	r0, r6
 80061ce:	4639      	mov	r1, r7
 80061d0:	f7fa fa1a 	bl	8000608 <__aeabi_dmul>
 80061d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80061d8:	3501      	adds	r5, #1
 80061da:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80061de:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80061e2:	4628      	mov	r0, r5
 80061e4:	f7fa f9a6 	bl	8000534 <__aeabi_i2d>
 80061e8:	4632      	mov	r2, r6
 80061ea:	463b      	mov	r3, r7
 80061ec:	f7fa fa0c 	bl	8000608 <__aeabi_dmul>
 80061f0:	4b88      	ldr	r3, [pc, #544]	; (8006414 <_dtoa_r+0x654>)
 80061f2:	2200      	movs	r2, #0
 80061f4:	f7fa f852 	bl	800029c <__adddf3>
 80061f8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80061fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006200:	9303      	str	r3, [sp, #12]
 8006202:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006204:	2b00      	cmp	r3, #0
 8006206:	d15c      	bne.n	80062c2 <_dtoa_r+0x502>
 8006208:	4b83      	ldr	r3, [pc, #524]	; (8006418 <_dtoa_r+0x658>)
 800620a:	2200      	movs	r2, #0
 800620c:	4630      	mov	r0, r6
 800620e:	4639      	mov	r1, r7
 8006210:	f7fa f842 	bl	8000298 <__aeabi_dsub>
 8006214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006218:	4606      	mov	r6, r0
 800621a:	460f      	mov	r7, r1
 800621c:	f7fa fc84 	bl	8000b28 <__aeabi_dcmpgt>
 8006220:	2800      	cmp	r0, #0
 8006222:	f040 8296 	bne.w	8006752 <_dtoa_r+0x992>
 8006226:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800622a:	4630      	mov	r0, r6
 800622c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006230:	4639      	mov	r1, r7
 8006232:	f7fa fc5b 	bl	8000aec <__aeabi_dcmplt>
 8006236:	2800      	cmp	r0, #0
 8006238:	f040 8288 	bne.w	800674c <_dtoa_r+0x98c>
 800623c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006240:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006244:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006246:	2b00      	cmp	r3, #0
 8006248:	f2c0 8158 	blt.w	80064fc <_dtoa_r+0x73c>
 800624c:	f1ba 0f0e 	cmp.w	sl, #14
 8006250:	f300 8154 	bgt.w	80064fc <_dtoa_r+0x73c>
 8006254:	4b6b      	ldr	r3, [pc, #428]	; (8006404 <_dtoa_r+0x644>)
 8006256:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800625a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800625e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006260:	2b00      	cmp	r3, #0
 8006262:	f280 80e3 	bge.w	800642c <_dtoa_r+0x66c>
 8006266:	9b01      	ldr	r3, [sp, #4]
 8006268:	2b00      	cmp	r3, #0
 800626a:	f300 80df 	bgt.w	800642c <_dtoa_r+0x66c>
 800626e:	f040 826d 	bne.w	800674c <_dtoa_r+0x98c>
 8006272:	4b69      	ldr	r3, [pc, #420]	; (8006418 <_dtoa_r+0x658>)
 8006274:	2200      	movs	r2, #0
 8006276:	4640      	mov	r0, r8
 8006278:	4649      	mov	r1, r9
 800627a:	f7fa f9c5 	bl	8000608 <__aeabi_dmul>
 800627e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006282:	f7fa fc47 	bl	8000b14 <__aeabi_dcmpge>
 8006286:	9e01      	ldr	r6, [sp, #4]
 8006288:	4637      	mov	r7, r6
 800628a:	2800      	cmp	r0, #0
 800628c:	f040 8243 	bne.w	8006716 <_dtoa_r+0x956>
 8006290:	9d00      	ldr	r5, [sp, #0]
 8006292:	2331      	movs	r3, #49	; 0x31
 8006294:	f805 3b01 	strb.w	r3, [r5], #1
 8006298:	f10a 0a01 	add.w	sl, sl, #1
 800629c:	e23f      	b.n	800671e <_dtoa_r+0x95e>
 800629e:	07f2      	lsls	r2, r6, #31
 80062a0:	d505      	bpl.n	80062ae <_dtoa_r+0x4ee>
 80062a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062a6:	f7fa f9af 	bl	8000608 <__aeabi_dmul>
 80062aa:	3501      	adds	r5, #1
 80062ac:	2301      	movs	r3, #1
 80062ae:	1076      	asrs	r6, r6, #1
 80062b0:	3708      	adds	r7, #8
 80062b2:	e76c      	b.n	800618e <_dtoa_r+0x3ce>
 80062b4:	2502      	movs	r5, #2
 80062b6:	e76f      	b.n	8006198 <_dtoa_r+0x3d8>
 80062b8:	9b01      	ldr	r3, [sp, #4]
 80062ba:	f8cd a01c 	str.w	sl, [sp, #28]
 80062be:	930c      	str	r3, [sp, #48]	; 0x30
 80062c0:	e78d      	b.n	80061de <_dtoa_r+0x41e>
 80062c2:	9900      	ldr	r1, [sp, #0]
 80062c4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80062c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80062c8:	4b4e      	ldr	r3, [pc, #312]	; (8006404 <_dtoa_r+0x644>)
 80062ca:	ed9d 7b02 	vldr	d7, [sp, #8]
 80062ce:	4401      	add	r1, r0
 80062d0:	9102      	str	r1, [sp, #8]
 80062d2:	9908      	ldr	r1, [sp, #32]
 80062d4:	eeb0 8a47 	vmov.f32	s16, s14
 80062d8:	eef0 8a67 	vmov.f32	s17, s15
 80062dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80062e0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80062e4:	2900      	cmp	r1, #0
 80062e6:	d045      	beq.n	8006374 <_dtoa_r+0x5b4>
 80062e8:	494c      	ldr	r1, [pc, #304]	; (800641c <_dtoa_r+0x65c>)
 80062ea:	2000      	movs	r0, #0
 80062ec:	f7fa fab6 	bl	800085c <__aeabi_ddiv>
 80062f0:	ec53 2b18 	vmov	r2, r3, d8
 80062f4:	f7f9 ffd0 	bl	8000298 <__aeabi_dsub>
 80062f8:	9d00      	ldr	r5, [sp, #0]
 80062fa:	ec41 0b18 	vmov	d8, r0, r1
 80062fe:	4639      	mov	r1, r7
 8006300:	4630      	mov	r0, r6
 8006302:	f7fa fc31 	bl	8000b68 <__aeabi_d2iz>
 8006306:	900c      	str	r0, [sp, #48]	; 0x30
 8006308:	f7fa f914 	bl	8000534 <__aeabi_i2d>
 800630c:	4602      	mov	r2, r0
 800630e:	460b      	mov	r3, r1
 8006310:	4630      	mov	r0, r6
 8006312:	4639      	mov	r1, r7
 8006314:	f7f9 ffc0 	bl	8000298 <__aeabi_dsub>
 8006318:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800631a:	3330      	adds	r3, #48	; 0x30
 800631c:	f805 3b01 	strb.w	r3, [r5], #1
 8006320:	ec53 2b18 	vmov	r2, r3, d8
 8006324:	4606      	mov	r6, r0
 8006326:	460f      	mov	r7, r1
 8006328:	f7fa fbe0 	bl	8000aec <__aeabi_dcmplt>
 800632c:	2800      	cmp	r0, #0
 800632e:	d165      	bne.n	80063fc <_dtoa_r+0x63c>
 8006330:	4632      	mov	r2, r6
 8006332:	463b      	mov	r3, r7
 8006334:	4935      	ldr	r1, [pc, #212]	; (800640c <_dtoa_r+0x64c>)
 8006336:	2000      	movs	r0, #0
 8006338:	f7f9 ffae 	bl	8000298 <__aeabi_dsub>
 800633c:	ec53 2b18 	vmov	r2, r3, d8
 8006340:	f7fa fbd4 	bl	8000aec <__aeabi_dcmplt>
 8006344:	2800      	cmp	r0, #0
 8006346:	f040 80b9 	bne.w	80064bc <_dtoa_r+0x6fc>
 800634a:	9b02      	ldr	r3, [sp, #8]
 800634c:	429d      	cmp	r5, r3
 800634e:	f43f af75 	beq.w	800623c <_dtoa_r+0x47c>
 8006352:	4b2f      	ldr	r3, [pc, #188]	; (8006410 <_dtoa_r+0x650>)
 8006354:	ec51 0b18 	vmov	r0, r1, d8
 8006358:	2200      	movs	r2, #0
 800635a:	f7fa f955 	bl	8000608 <__aeabi_dmul>
 800635e:	4b2c      	ldr	r3, [pc, #176]	; (8006410 <_dtoa_r+0x650>)
 8006360:	ec41 0b18 	vmov	d8, r0, r1
 8006364:	2200      	movs	r2, #0
 8006366:	4630      	mov	r0, r6
 8006368:	4639      	mov	r1, r7
 800636a:	f7fa f94d 	bl	8000608 <__aeabi_dmul>
 800636e:	4606      	mov	r6, r0
 8006370:	460f      	mov	r7, r1
 8006372:	e7c4      	b.n	80062fe <_dtoa_r+0x53e>
 8006374:	ec51 0b17 	vmov	r0, r1, d7
 8006378:	f7fa f946 	bl	8000608 <__aeabi_dmul>
 800637c:	9b02      	ldr	r3, [sp, #8]
 800637e:	9d00      	ldr	r5, [sp, #0]
 8006380:	930c      	str	r3, [sp, #48]	; 0x30
 8006382:	ec41 0b18 	vmov	d8, r0, r1
 8006386:	4639      	mov	r1, r7
 8006388:	4630      	mov	r0, r6
 800638a:	f7fa fbed 	bl	8000b68 <__aeabi_d2iz>
 800638e:	9011      	str	r0, [sp, #68]	; 0x44
 8006390:	f7fa f8d0 	bl	8000534 <__aeabi_i2d>
 8006394:	4602      	mov	r2, r0
 8006396:	460b      	mov	r3, r1
 8006398:	4630      	mov	r0, r6
 800639a:	4639      	mov	r1, r7
 800639c:	f7f9 ff7c 	bl	8000298 <__aeabi_dsub>
 80063a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80063a2:	3330      	adds	r3, #48	; 0x30
 80063a4:	f805 3b01 	strb.w	r3, [r5], #1
 80063a8:	9b02      	ldr	r3, [sp, #8]
 80063aa:	429d      	cmp	r5, r3
 80063ac:	4606      	mov	r6, r0
 80063ae:	460f      	mov	r7, r1
 80063b0:	f04f 0200 	mov.w	r2, #0
 80063b4:	d134      	bne.n	8006420 <_dtoa_r+0x660>
 80063b6:	4b19      	ldr	r3, [pc, #100]	; (800641c <_dtoa_r+0x65c>)
 80063b8:	ec51 0b18 	vmov	r0, r1, d8
 80063bc:	f7f9 ff6e 	bl	800029c <__adddf3>
 80063c0:	4602      	mov	r2, r0
 80063c2:	460b      	mov	r3, r1
 80063c4:	4630      	mov	r0, r6
 80063c6:	4639      	mov	r1, r7
 80063c8:	f7fa fbae 	bl	8000b28 <__aeabi_dcmpgt>
 80063cc:	2800      	cmp	r0, #0
 80063ce:	d175      	bne.n	80064bc <_dtoa_r+0x6fc>
 80063d0:	ec53 2b18 	vmov	r2, r3, d8
 80063d4:	4911      	ldr	r1, [pc, #68]	; (800641c <_dtoa_r+0x65c>)
 80063d6:	2000      	movs	r0, #0
 80063d8:	f7f9 ff5e 	bl	8000298 <__aeabi_dsub>
 80063dc:	4602      	mov	r2, r0
 80063de:	460b      	mov	r3, r1
 80063e0:	4630      	mov	r0, r6
 80063e2:	4639      	mov	r1, r7
 80063e4:	f7fa fb82 	bl	8000aec <__aeabi_dcmplt>
 80063e8:	2800      	cmp	r0, #0
 80063ea:	f43f af27 	beq.w	800623c <_dtoa_r+0x47c>
 80063ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80063f0:	1e6b      	subs	r3, r5, #1
 80063f2:	930c      	str	r3, [sp, #48]	; 0x30
 80063f4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80063f8:	2b30      	cmp	r3, #48	; 0x30
 80063fa:	d0f8      	beq.n	80063ee <_dtoa_r+0x62e>
 80063fc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006400:	e04a      	b.n	8006498 <_dtoa_r+0x6d8>
 8006402:	bf00      	nop
 8006404:	08008638 	.word	0x08008638
 8006408:	08008610 	.word	0x08008610
 800640c:	3ff00000 	.word	0x3ff00000
 8006410:	40240000 	.word	0x40240000
 8006414:	401c0000 	.word	0x401c0000
 8006418:	40140000 	.word	0x40140000
 800641c:	3fe00000 	.word	0x3fe00000
 8006420:	4baf      	ldr	r3, [pc, #700]	; (80066e0 <_dtoa_r+0x920>)
 8006422:	f7fa f8f1 	bl	8000608 <__aeabi_dmul>
 8006426:	4606      	mov	r6, r0
 8006428:	460f      	mov	r7, r1
 800642a:	e7ac      	b.n	8006386 <_dtoa_r+0x5c6>
 800642c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006430:	9d00      	ldr	r5, [sp, #0]
 8006432:	4642      	mov	r2, r8
 8006434:	464b      	mov	r3, r9
 8006436:	4630      	mov	r0, r6
 8006438:	4639      	mov	r1, r7
 800643a:	f7fa fa0f 	bl	800085c <__aeabi_ddiv>
 800643e:	f7fa fb93 	bl	8000b68 <__aeabi_d2iz>
 8006442:	9002      	str	r0, [sp, #8]
 8006444:	f7fa f876 	bl	8000534 <__aeabi_i2d>
 8006448:	4642      	mov	r2, r8
 800644a:	464b      	mov	r3, r9
 800644c:	f7fa f8dc 	bl	8000608 <__aeabi_dmul>
 8006450:	4602      	mov	r2, r0
 8006452:	460b      	mov	r3, r1
 8006454:	4630      	mov	r0, r6
 8006456:	4639      	mov	r1, r7
 8006458:	f7f9 ff1e 	bl	8000298 <__aeabi_dsub>
 800645c:	9e02      	ldr	r6, [sp, #8]
 800645e:	9f01      	ldr	r7, [sp, #4]
 8006460:	3630      	adds	r6, #48	; 0x30
 8006462:	f805 6b01 	strb.w	r6, [r5], #1
 8006466:	9e00      	ldr	r6, [sp, #0]
 8006468:	1bae      	subs	r6, r5, r6
 800646a:	42b7      	cmp	r7, r6
 800646c:	4602      	mov	r2, r0
 800646e:	460b      	mov	r3, r1
 8006470:	d137      	bne.n	80064e2 <_dtoa_r+0x722>
 8006472:	f7f9 ff13 	bl	800029c <__adddf3>
 8006476:	4642      	mov	r2, r8
 8006478:	464b      	mov	r3, r9
 800647a:	4606      	mov	r6, r0
 800647c:	460f      	mov	r7, r1
 800647e:	f7fa fb53 	bl	8000b28 <__aeabi_dcmpgt>
 8006482:	b9c8      	cbnz	r0, 80064b8 <_dtoa_r+0x6f8>
 8006484:	4642      	mov	r2, r8
 8006486:	464b      	mov	r3, r9
 8006488:	4630      	mov	r0, r6
 800648a:	4639      	mov	r1, r7
 800648c:	f7fa fb24 	bl	8000ad8 <__aeabi_dcmpeq>
 8006490:	b110      	cbz	r0, 8006498 <_dtoa_r+0x6d8>
 8006492:	9b02      	ldr	r3, [sp, #8]
 8006494:	07d9      	lsls	r1, r3, #31
 8006496:	d40f      	bmi.n	80064b8 <_dtoa_r+0x6f8>
 8006498:	4620      	mov	r0, r4
 800649a:	4659      	mov	r1, fp
 800649c:	f000 fad6 	bl	8006a4c <_Bfree>
 80064a0:	2300      	movs	r3, #0
 80064a2:	702b      	strb	r3, [r5, #0]
 80064a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80064a6:	f10a 0001 	add.w	r0, sl, #1
 80064aa:	6018      	str	r0, [r3, #0]
 80064ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	f43f acd8 	beq.w	8005e64 <_dtoa_r+0xa4>
 80064b4:	601d      	str	r5, [r3, #0]
 80064b6:	e4d5      	b.n	8005e64 <_dtoa_r+0xa4>
 80064b8:	f8cd a01c 	str.w	sl, [sp, #28]
 80064bc:	462b      	mov	r3, r5
 80064be:	461d      	mov	r5, r3
 80064c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80064c4:	2a39      	cmp	r2, #57	; 0x39
 80064c6:	d108      	bne.n	80064da <_dtoa_r+0x71a>
 80064c8:	9a00      	ldr	r2, [sp, #0]
 80064ca:	429a      	cmp	r2, r3
 80064cc:	d1f7      	bne.n	80064be <_dtoa_r+0x6fe>
 80064ce:	9a07      	ldr	r2, [sp, #28]
 80064d0:	9900      	ldr	r1, [sp, #0]
 80064d2:	3201      	adds	r2, #1
 80064d4:	9207      	str	r2, [sp, #28]
 80064d6:	2230      	movs	r2, #48	; 0x30
 80064d8:	700a      	strb	r2, [r1, #0]
 80064da:	781a      	ldrb	r2, [r3, #0]
 80064dc:	3201      	adds	r2, #1
 80064de:	701a      	strb	r2, [r3, #0]
 80064e0:	e78c      	b.n	80063fc <_dtoa_r+0x63c>
 80064e2:	4b7f      	ldr	r3, [pc, #508]	; (80066e0 <_dtoa_r+0x920>)
 80064e4:	2200      	movs	r2, #0
 80064e6:	f7fa f88f 	bl	8000608 <__aeabi_dmul>
 80064ea:	2200      	movs	r2, #0
 80064ec:	2300      	movs	r3, #0
 80064ee:	4606      	mov	r6, r0
 80064f0:	460f      	mov	r7, r1
 80064f2:	f7fa faf1 	bl	8000ad8 <__aeabi_dcmpeq>
 80064f6:	2800      	cmp	r0, #0
 80064f8:	d09b      	beq.n	8006432 <_dtoa_r+0x672>
 80064fa:	e7cd      	b.n	8006498 <_dtoa_r+0x6d8>
 80064fc:	9a08      	ldr	r2, [sp, #32]
 80064fe:	2a00      	cmp	r2, #0
 8006500:	f000 80c4 	beq.w	800668c <_dtoa_r+0x8cc>
 8006504:	9a05      	ldr	r2, [sp, #20]
 8006506:	2a01      	cmp	r2, #1
 8006508:	f300 80a8 	bgt.w	800665c <_dtoa_r+0x89c>
 800650c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800650e:	2a00      	cmp	r2, #0
 8006510:	f000 80a0 	beq.w	8006654 <_dtoa_r+0x894>
 8006514:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006518:	9e06      	ldr	r6, [sp, #24]
 800651a:	4645      	mov	r5, r8
 800651c:	9a04      	ldr	r2, [sp, #16]
 800651e:	2101      	movs	r1, #1
 8006520:	441a      	add	r2, r3
 8006522:	4620      	mov	r0, r4
 8006524:	4498      	add	r8, r3
 8006526:	9204      	str	r2, [sp, #16]
 8006528:	f000 fb4c 	bl	8006bc4 <__i2b>
 800652c:	4607      	mov	r7, r0
 800652e:	2d00      	cmp	r5, #0
 8006530:	dd0b      	ble.n	800654a <_dtoa_r+0x78a>
 8006532:	9b04      	ldr	r3, [sp, #16]
 8006534:	2b00      	cmp	r3, #0
 8006536:	dd08      	ble.n	800654a <_dtoa_r+0x78a>
 8006538:	42ab      	cmp	r3, r5
 800653a:	9a04      	ldr	r2, [sp, #16]
 800653c:	bfa8      	it	ge
 800653e:	462b      	movge	r3, r5
 8006540:	eba8 0803 	sub.w	r8, r8, r3
 8006544:	1aed      	subs	r5, r5, r3
 8006546:	1ad3      	subs	r3, r2, r3
 8006548:	9304      	str	r3, [sp, #16]
 800654a:	9b06      	ldr	r3, [sp, #24]
 800654c:	b1fb      	cbz	r3, 800658e <_dtoa_r+0x7ce>
 800654e:	9b08      	ldr	r3, [sp, #32]
 8006550:	2b00      	cmp	r3, #0
 8006552:	f000 809f 	beq.w	8006694 <_dtoa_r+0x8d4>
 8006556:	2e00      	cmp	r6, #0
 8006558:	dd11      	ble.n	800657e <_dtoa_r+0x7be>
 800655a:	4639      	mov	r1, r7
 800655c:	4632      	mov	r2, r6
 800655e:	4620      	mov	r0, r4
 8006560:	f000 fbec 	bl	8006d3c <__pow5mult>
 8006564:	465a      	mov	r2, fp
 8006566:	4601      	mov	r1, r0
 8006568:	4607      	mov	r7, r0
 800656a:	4620      	mov	r0, r4
 800656c:	f000 fb40 	bl	8006bf0 <__multiply>
 8006570:	4659      	mov	r1, fp
 8006572:	9007      	str	r0, [sp, #28]
 8006574:	4620      	mov	r0, r4
 8006576:	f000 fa69 	bl	8006a4c <_Bfree>
 800657a:	9b07      	ldr	r3, [sp, #28]
 800657c:	469b      	mov	fp, r3
 800657e:	9b06      	ldr	r3, [sp, #24]
 8006580:	1b9a      	subs	r2, r3, r6
 8006582:	d004      	beq.n	800658e <_dtoa_r+0x7ce>
 8006584:	4659      	mov	r1, fp
 8006586:	4620      	mov	r0, r4
 8006588:	f000 fbd8 	bl	8006d3c <__pow5mult>
 800658c:	4683      	mov	fp, r0
 800658e:	2101      	movs	r1, #1
 8006590:	4620      	mov	r0, r4
 8006592:	f000 fb17 	bl	8006bc4 <__i2b>
 8006596:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006598:	2b00      	cmp	r3, #0
 800659a:	4606      	mov	r6, r0
 800659c:	dd7c      	ble.n	8006698 <_dtoa_r+0x8d8>
 800659e:	461a      	mov	r2, r3
 80065a0:	4601      	mov	r1, r0
 80065a2:	4620      	mov	r0, r4
 80065a4:	f000 fbca 	bl	8006d3c <__pow5mult>
 80065a8:	9b05      	ldr	r3, [sp, #20]
 80065aa:	2b01      	cmp	r3, #1
 80065ac:	4606      	mov	r6, r0
 80065ae:	dd76      	ble.n	800669e <_dtoa_r+0x8de>
 80065b0:	2300      	movs	r3, #0
 80065b2:	9306      	str	r3, [sp, #24]
 80065b4:	6933      	ldr	r3, [r6, #16]
 80065b6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80065ba:	6918      	ldr	r0, [r3, #16]
 80065bc:	f000 fab2 	bl	8006b24 <__hi0bits>
 80065c0:	f1c0 0020 	rsb	r0, r0, #32
 80065c4:	9b04      	ldr	r3, [sp, #16]
 80065c6:	4418      	add	r0, r3
 80065c8:	f010 001f 	ands.w	r0, r0, #31
 80065cc:	f000 8086 	beq.w	80066dc <_dtoa_r+0x91c>
 80065d0:	f1c0 0320 	rsb	r3, r0, #32
 80065d4:	2b04      	cmp	r3, #4
 80065d6:	dd7f      	ble.n	80066d8 <_dtoa_r+0x918>
 80065d8:	f1c0 001c 	rsb	r0, r0, #28
 80065dc:	9b04      	ldr	r3, [sp, #16]
 80065de:	4403      	add	r3, r0
 80065e0:	4480      	add	r8, r0
 80065e2:	4405      	add	r5, r0
 80065e4:	9304      	str	r3, [sp, #16]
 80065e6:	f1b8 0f00 	cmp.w	r8, #0
 80065ea:	dd05      	ble.n	80065f8 <_dtoa_r+0x838>
 80065ec:	4659      	mov	r1, fp
 80065ee:	4642      	mov	r2, r8
 80065f0:	4620      	mov	r0, r4
 80065f2:	f000 fbfd 	bl	8006df0 <__lshift>
 80065f6:	4683      	mov	fp, r0
 80065f8:	9b04      	ldr	r3, [sp, #16]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	dd05      	ble.n	800660a <_dtoa_r+0x84a>
 80065fe:	4631      	mov	r1, r6
 8006600:	461a      	mov	r2, r3
 8006602:	4620      	mov	r0, r4
 8006604:	f000 fbf4 	bl	8006df0 <__lshift>
 8006608:	4606      	mov	r6, r0
 800660a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800660c:	2b00      	cmp	r3, #0
 800660e:	d069      	beq.n	80066e4 <_dtoa_r+0x924>
 8006610:	4631      	mov	r1, r6
 8006612:	4658      	mov	r0, fp
 8006614:	f000 fc58 	bl	8006ec8 <__mcmp>
 8006618:	2800      	cmp	r0, #0
 800661a:	da63      	bge.n	80066e4 <_dtoa_r+0x924>
 800661c:	2300      	movs	r3, #0
 800661e:	4659      	mov	r1, fp
 8006620:	220a      	movs	r2, #10
 8006622:	4620      	mov	r0, r4
 8006624:	f000 fa34 	bl	8006a90 <__multadd>
 8006628:	9b08      	ldr	r3, [sp, #32]
 800662a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800662e:	4683      	mov	fp, r0
 8006630:	2b00      	cmp	r3, #0
 8006632:	f000 818f 	beq.w	8006954 <_dtoa_r+0xb94>
 8006636:	4639      	mov	r1, r7
 8006638:	2300      	movs	r3, #0
 800663a:	220a      	movs	r2, #10
 800663c:	4620      	mov	r0, r4
 800663e:	f000 fa27 	bl	8006a90 <__multadd>
 8006642:	f1b9 0f00 	cmp.w	r9, #0
 8006646:	4607      	mov	r7, r0
 8006648:	f300 808e 	bgt.w	8006768 <_dtoa_r+0x9a8>
 800664c:	9b05      	ldr	r3, [sp, #20]
 800664e:	2b02      	cmp	r3, #2
 8006650:	dc50      	bgt.n	80066f4 <_dtoa_r+0x934>
 8006652:	e089      	b.n	8006768 <_dtoa_r+0x9a8>
 8006654:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006656:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800665a:	e75d      	b.n	8006518 <_dtoa_r+0x758>
 800665c:	9b01      	ldr	r3, [sp, #4]
 800665e:	1e5e      	subs	r6, r3, #1
 8006660:	9b06      	ldr	r3, [sp, #24]
 8006662:	42b3      	cmp	r3, r6
 8006664:	bfbf      	itttt	lt
 8006666:	9b06      	ldrlt	r3, [sp, #24]
 8006668:	9606      	strlt	r6, [sp, #24]
 800666a:	1af2      	sublt	r2, r6, r3
 800666c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800666e:	bfb6      	itet	lt
 8006670:	189b      	addlt	r3, r3, r2
 8006672:	1b9e      	subge	r6, r3, r6
 8006674:	930d      	strlt	r3, [sp, #52]	; 0x34
 8006676:	9b01      	ldr	r3, [sp, #4]
 8006678:	bfb8      	it	lt
 800667a:	2600      	movlt	r6, #0
 800667c:	2b00      	cmp	r3, #0
 800667e:	bfb5      	itete	lt
 8006680:	eba8 0503 	sublt.w	r5, r8, r3
 8006684:	9b01      	ldrge	r3, [sp, #4]
 8006686:	2300      	movlt	r3, #0
 8006688:	4645      	movge	r5, r8
 800668a:	e747      	b.n	800651c <_dtoa_r+0x75c>
 800668c:	9e06      	ldr	r6, [sp, #24]
 800668e:	9f08      	ldr	r7, [sp, #32]
 8006690:	4645      	mov	r5, r8
 8006692:	e74c      	b.n	800652e <_dtoa_r+0x76e>
 8006694:	9a06      	ldr	r2, [sp, #24]
 8006696:	e775      	b.n	8006584 <_dtoa_r+0x7c4>
 8006698:	9b05      	ldr	r3, [sp, #20]
 800669a:	2b01      	cmp	r3, #1
 800669c:	dc18      	bgt.n	80066d0 <_dtoa_r+0x910>
 800669e:	9b02      	ldr	r3, [sp, #8]
 80066a0:	b9b3      	cbnz	r3, 80066d0 <_dtoa_r+0x910>
 80066a2:	9b03      	ldr	r3, [sp, #12]
 80066a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80066a8:	b9a3      	cbnz	r3, 80066d4 <_dtoa_r+0x914>
 80066aa:	9b03      	ldr	r3, [sp, #12]
 80066ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80066b0:	0d1b      	lsrs	r3, r3, #20
 80066b2:	051b      	lsls	r3, r3, #20
 80066b4:	b12b      	cbz	r3, 80066c2 <_dtoa_r+0x902>
 80066b6:	9b04      	ldr	r3, [sp, #16]
 80066b8:	3301      	adds	r3, #1
 80066ba:	9304      	str	r3, [sp, #16]
 80066bc:	f108 0801 	add.w	r8, r8, #1
 80066c0:	2301      	movs	r3, #1
 80066c2:	9306      	str	r3, [sp, #24]
 80066c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	f47f af74 	bne.w	80065b4 <_dtoa_r+0x7f4>
 80066cc:	2001      	movs	r0, #1
 80066ce:	e779      	b.n	80065c4 <_dtoa_r+0x804>
 80066d0:	2300      	movs	r3, #0
 80066d2:	e7f6      	b.n	80066c2 <_dtoa_r+0x902>
 80066d4:	9b02      	ldr	r3, [sp, #8]
 80066d6:	e7f4      	b.n	80066c2 <_dtoa_r+0x902>
 80066d8:	d085      	beq.n	80065e6 <_dtoa_r+0x826>
 80066da:	4618      	mov	r0, r3
 80066dc:	301c      	adds	r0, #28
 80066de:	e77d      	b.n	80065dc <_dtoa_r+0x81c>
 80066e0:	40240000 	.word	0x40240000
 80066e4:	9b01      	ldr	r3, [sp, #4]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	dc38      	bgt.n	800675c <_dtoa_r+0x99c>
 80066ea:	9b05      	ldr	r3, [sp, #20]
 80066ec:	2b02      	cmp	r3, #2
 80066ee:	dd35      	ble.n	800675c <_dtoa_r+0x99c>
 80066f0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80066f4:	f1b9 0f00 	cmp.w	r9, #0
 80066f8:	d10d      	bne.n	8006716 <_dtoa_r+0x956>
 80066fa:	4631      	mov	r1, r6
 80066fc:	464b      	mov	r3, r9
 80066fe:	2205      	movs	r2, #5
 8006700:	4620      	mov	r0, r4
 8006702:	f000 f9c5 	bl	8006a90 <__multadd>
 8006706:	4601      	mov	r1, r0
 8006708:	4606      	mov	r6, r0
 800670a:	4658      	mov	r0, fp
 800670c:	f000 fbdc 	bl	8006ec8 <__mcmp>
 8006710:	2800      	cmp	r0, #0
 8006712:	f73f adbd 	bgt.w	8006290 <_dtoa_r+0x4d0>
 8006716:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006718:	9d00      	ldr	r5, [sp, #0]
 800671a:	ea6f 0a03 	mvn.w	sl, r3
 800671e:	f04f 0800 	mov.w	r8, #0
 8006722:	4631      	mov	r1, r6
 8006724:	4620      	mov	r0, r4
 8006726:	f000 f991 	bl	8006a4c <_Bfree>
 800672a:	2f00      	cmp	r7, #0
 800672c:	f43f aeb4 	beq.w	8006498 <_dtoa_r+0x6d8>
 8006730:	f1b8 0f00 	cmp.w	r8, #0
 8006734:	d005      	beq.n	8006742 <_dtoa_r+0x982>
 8006736:	45b8      	cmp	r8, r7
 8006738:	d003      	beq.n	8006742 <_dtoa_r+0x982>
 800673a:	4641      	mov	r1, r8
 800673c:	4620      	mov	r0, r4
 800673e:	f000 f985 	bl	8006a4c <_Bfree>
 8006742:	4639      	mov	r1, r7
 8006744:	4620      	mov	r0, r4
 8006746:	f000 f981 	bl	8006a4c <_Bfree>
 800674a:	e6a5      	b.n	8006498 <_dtoa_r+0x6d8>
 800674c:	2600      	movs	r6, #0
 800674e:	4637      	mov	r7, r6
 8006750:	e7e1      	b.n	8006716 <_dtoa_r+0x956>
 8006752:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006754:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006758:	4637      	mov	r7, r6
 800675a:	e599      	b.n	8006290 <_dtoa_r+0x4d0>
 800675c:	9b08      	ldr	r3, [sp, #32]
 800675e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006762:	2b00      	cmp	r3, #0
 8006764:	f000 80fd 	beq.w	8006962 <_dtoa_r+0xba2>
 8006768:	2d00      	cmp	r5, #0
 800676a:	dd05      	ble.n	8006778 <_dtoa_r+0x9b8>
 800676c:	4639      	mov	r1, r7
 800676e:	462a      	mov	r2, r5
 8006770:	4620      	mov	r0, r4
 8006772:	f000 fb3d 	bl	8006df0 <__lshift>
 8006776:	4607      	mov	r7, r0
 8006778:	9b06      	ldr	r3, [sp, #24]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d05c      	beq.n	8006838 <_dtoa_r+0xa78>
 800677e:	6879      	ldr	r1, [r7, #4]
 8006780:	4620      	mov	r0, r4
 8006782:	f000 f923 	bl	80069cc <_Balloc>
 8006786:	4605      	mov	r5, r0
 8006788:	b928      	cbnz	r0, 8006796 <_dtoa_r+0x9d6>
 800678a:	4b80      	ldr	r3, [pc, #512]	; (800698c <_dtoa_r+0xbcc>)
 800678c:	4602      	mov	r2, r0
 800678e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006792:	f7ff bb2e 	b.w	8005df2 <_dtoa_r+0x32>
 8006796:	693a      	ldr	r2, [r7, #16]
 8006798:	3202      	adds	r2, #2
 800679a:	0092      	lsls	r2, r2, #2
 800679c:	f107 010c 	add.w	r1, r7, #12
 80067a0:	300c      	adds	r0, #12
 80067a2:	f000 f905 	bl	80069b0 <memcpy>
 80067a6:	2201      	movs	r2, #1
 80067a8:	4629      	mov	r1, r5
 80067aa:	4620      	mov	r0, r4
 80067ac:	f000 fb20 	bl	8006df0 <__lshift>
 80067b0:	9b00      	ldr	r3, [sp, #0]
 80067b2:	3301      	adds	r3, #1
 80067b4:	9301      	str	r3, [sp, #4]
 80067b6:	9b00      	ldr	r3, [sp, #0]
 80067b8:	444b      	add	r3, r9
 80067ba:	9307      	str	r3, [sp, #28]
 80067bc:	9b02      	ldr	r3, [sp, #8]
 80067be:	f003 0301 	and.w	r3, r3, #1
 80067c2:	46b8      	mov	r8, r7
 80067c4:	9306      	str	r3, [sp, #24]
 80067c6:	4607      	mov	r7, r0
 80067c8:	9b01      	ldr	r3, [sp, #4]
 80067ca:	4631      	mov	r1, r6
 80067cc:	3b01      	subs	r3, #1
 80067ce:	4658      	mov	r0, fp
 80067d0:	9302      	str	r3, [sp, #8]
 80067d2:	f7ff fa69 	bl	8005ca8 <quorem>
 80067d6:	4603      	mov	r3, r0
 80067d8:	3330      	adds	r3, #48	; 0x30
 80067da:	9004      	str	r0, [sp, #16]
 80067dc:	4641      	mov	r1, r8
 80067de:	4658      	mov	r0, fp
 80067e0:	9308      	str	r3, [sp, #32]
 80067e2:	f000 fb71 	bl	8006ec8 <__mcmp>
 80067e6:	463a      	mov	r2, r7
 80067e8:	4681      	mov	r9, r0
 80067ea:	4631      	mov	r1, r6
 80067ec:	4620      	mov	r0, r4
 80067ee:	f000 fb87 	bl	8006f00 <__mdiff>
 80067f2:	68c2      	ldr	r2, [r0, #12]
 80067f4:	9b08      	ldr	r3, [sp, #32]
 80067f6:	4605      	mov	r5, r0
 80067f8:	bb02      	cbnz	r2, 800683c <_dtoa_r+0xa7c>
 80067fa:	4601      	mov	r1, r0
 80067fc:	4658      	mov	r0, fp
 80067fe:	f000 fb63 	bl	8006ec8 <__mcmp>
 8006802:	9b08      	ldr	r3, [sp, #32]
 8006804:	4602      	mov	r2, r0
 8006806:	4629      	mov	r1, r5
 8006808:	4620      	mov	r0, r4
 800680a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800680e:	f000 f91d 	bl	8006a4c <_Bfree>
 8006812:	9b05      	ldr	r3, [sp, #20]
 8006814:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006816:	9d01      	ldr	r5, [sp, #4]
 8006818:	ea43 0102 	orr.w	r1, r3, r2
 800681c:	9b06      	ldr	r3, [sp, #24]
 800681e:	430b      	orrs	r3, r1
 8006820:	9b08      	ldr	r3, [sp, #32]
 8006822:	d10d      	bne.n	8006840 <_dtoa_r+0xa80>
 8006824:	2b39      	cmp	r3, #57	; 0x39
 8006826:	d029      	beq.n	800687c <_dtoa_r+0xabc>
 8006828:	f1b9 0f00 	cmp.w	r9, #0
 800682c:	dd01      	ble.n	8006832 <_dtoa_r+0xa72>
 800682e:	9b04      	ldr	r3, [sp, #16]
 8006830:	3331      	adds	r3, #49	; 0x31
 8006832:	9a02      	ldr	r2, [sp, #8]
 8006834:	7013      	strb	r3, [r2, #0]
 8006836:	e774      	b.n	8006722 <_dtoa_r+0x962>
 8006838:	4638      	mov	r0, r7
 800683a:	e7b9      	b.n	80067b0 <_dtoa_r+0x9f0>
 800683c:	2201      	movs	r2, #1
 800683e:	e7e2      	b.n	8006806 <_dtoa_r+0xa46>
 8006840:	f1b9 0f00 	cmp.w	r9, #0
 8006844:	db06      	blt.n	8006854 <_dtoa_r+0xa94>
 8006846:	9905      	ldr	r1, [sp, #20]
 8006848:	ea41 0909 	orr.w	r9, r1, r9
 800684c:	9906      	ldr	r1, [sp, #24]
 800684e:	ea59 0101 	orrs.w	r1, r9, r1
 8006852:	d120      	bne.n	8006896 <_dtoa_r+0xad6>
 8006854:	2a00      	cmp	r2, #0
 8006856:	ddec      	ble.n	8006832 <_dtoa_r+0xa72>
 8006858:	4659      	mov	r1, fp
 800685a:	2201      	movs	r2, #1
 800685c:	4620      	mov	r0, r4
 800685e:	9301      	str	r3, [sp, #4]
 8006860:	f000 fac6 	bl	8006df0 <__lshift>
 8006864:	4631      	mov	r1, r6
 8006866:	4683      	mov	fp, r0
 8006868:	f000 fb2e 	bl	8006ec8 <__mcmp>
 800686c:	2800      	cmp	r0, #0
 800686e:	9b01      	ldr	r3, [sp, #4]
 8006870:	dc02      	bgt.n	8006878 <_dtoa_r+0xab8>
 8006872:	d1de      	bne.n	8006832 <_dtoa_r+0xa72>
 8006874:	07da      	lsls	r2, r3, #31
 8006876:	d5dc      	bpl.n	8006832 <_dtoa_r+0xa72>
 8006878:	2b39      	cmp	r3, #57	; 0x39
 800687a:	d1d8      	bne.n	800682e <_dtoa_r+0xa6e>
 800687c:	9a02      	ldr	r2, [sp, #8]
 800687e:	2339      	movs	r3, #57	; 0x39
 8006880:	7013      	strb	r3, [r2, #0]
 8006882:	462b      	mov	r3, r5
 8006884:	461d      	mov	r5, r3
 8006886:	3b01      	subs	r3, #1
 8006888:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800688c:	2a39      	cmp	r2, #57	; 0x39
 800688e:	d050      	beq.n	8006932 <_dtoa_r+0xb72>
 8006890:	3201      	adds	r2, #1
 8006892:	701a      	strb	r2, [r3, #0]
 8006894:	e745      	b.n	8006722 <_dtoa_r+0x962>
 8006896:	2a00      	cmp	r2, #0
 8006898:	dd03      	ble.n	80068a2 <_dtoa_r+0xae2>
 800689a:	2b39      	cmp	r3, #57	; 0x39
 800689c:	d0ee      	beq.n	800687c <_dtoa_r+0xabc>
 800689e:	3301      	adds	r3, #1
 80068a0:	e7c7      	b.n	8006832 <_dtoa_r+0xa72>
 80068a2:	9a01      	ldr	r2, [sp, #4]
 80068a4:	9907      	ldr	r1, [sp, #28]
 80068a6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80068aa:	428a      	cmp	r2, r1
 80068ac:	d02a      	beq.n	8006904 <_dtoa_r+0xb44>
 80068ae:	4659      	mov	r1, fp
 80068b0:	2300      	movs	r3, #0
 80068b2:	220a      	movs	r2, #10
 80068b4:	4620      	mov	r0, r4
 80068b6:	f000 f8eb 	bl	8006a90 <__multadd>
 80068ba:	45b8      	cmp	r8, r7
 80068bc:	4683      	mov	fp, r0
 80068be:	f04f 0300 	mov.w	r3, #0
 80068c2:	f04f 020a 	mov.w	r2, #10
 80068c6:	4641      	mov	r1, r8
 80068c8:	4620      	mov	r0, r4
 80068ca:	d107      	bne.n	80068dc <_dtoa_r+0xb1c>
 80068cc:	f000 f8e0 	bl	8006a90 <__multadd>
 80068d0:	4680      	mov	r8, r0
 80068d2:	4607      	mov	r7, r0
 80068d4:	9b01      	ldr	r3, [sp, #4]
 80068d6:	3301      	adds	r3, #1
 80068d8:	9301      	str	r3, [sp, #4]
 80068da:	e775      	b.n	80067c8 <_dtoa_r+0xa08>
 80068dc:	f000 f8d8 	bl	8006a90 <__multadd>
 80068e0:	4639      	mov	r1, r7
 80068e2:	4680      	mov	r8, r0
 80068e4:	2300      	movs	r3, #0
 80068e6:	220a      	movs	r2, #10
 80068e8:	4620      	mov	r0, r4
 80068ea:	f000 f8d1 	bl	8006a90 <__multadd>
 80068ee:	4607      	mov	r7, r0
 80068f0:	e7f0      	b.n	80068d4 <_dtoa_r+0xb14>
 80068f2:	f1b9 0f00 	cmp.w	r9, #0
 80068f6:	9a00      	ldr	r2, [sp, #0]
 80068f8:	bfcc      	ite	gt
 80068fa:	464d      	movgt	r5, r9
 80068fc:	2501      	movle	r5, #1
 80068fe:	4415      	add	r5, r2
 8006900:	f04f 0800 	mov.w	r8, #0
 8006904:	4659      	mov	r1, fp
 8006906:	2201      	movs	r2, #1
 8006908:	4620      	mov	r0, r4
 800690a:	9301      	str	r3, [sp, #4]
 800690c:	f000 fa70 	bl	8006df0 <__lshift>
 8006910:	4631      	mov	r1, r6
 8006912:	4683      	mov	fp, r0
 8006914:	f000 fad8 	bl	8006ec8 <__mcmp>
 8006918:	2800      	cmp	r0, #0
 800691a:	dcb2      	bgt.n	8006882 <_dtoa_r+0xac2>
 800691c:	d102      	bne.n	8006924 <_dtoa_r+0xb64>
 800691e:	9b01      	ldr	r3, [sp, #4]
 8006920:	07db      	lsls	r3, r3, #31
 8006922:	d4ae      	bmi.n	8006882 <_dtoa_r+0xac2>
 8006924:	462b      	mov	r3, r5
 8006926:	461d      	mov	r5, r3
 8006928:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800692c:	2a30      	cmp	r2, #48	; 0x30
 800692e:	d0fa      	beq.n	8006926 <_dtoa_r+0xb66>
 8006930:	e6f7      	b.n	8006722 <_dtoa_r+0x962>
 8006932:	9a00      	ldr	r2, [sp, #0]
 8006934:	429a      	cmp	r2, r3
 8006936:	d1a5      	bne.n	8006884 <_dtoa_r+0xac4>
 8006938:	f10a 0a01 	add.w	sl, sl, #1
 800693c:	2331      	movs	r3, #49	; 0x31
 800693e:	e779      	b.n	8006834 <_dtoa_r+0xa74>
 8006940:	4b13      	ldr	r3, [pc, #76]	; (8006990 <_dtoa_r+0xbd0>)
 8006942:	f7ff baaf 	b.w	8005ea4 <_dtoa_r+0xe4>
 8006946:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006948:	2b00      	cmp	r3, #0
 800694a:	f47f aa86 	bne.w	8005e5a <_dtoa_r+0x9a>
 800694e:	4b11      	ldr	r3, [pc, #68]	; (8006994 <_dtoa_r+0xbd4>)
 8006950:	f7ff baa8 	b.w	8005ea4 <_dtoa_r+0xe4>
 8006954:	f1b9 0f00 	cmp.w	r9, #0
 8006958:	dc03      	bgt.n	8006962 <_dtoa_r+0xba2>
 800695a:	9b05      	ldr	r3, [sp, #20]
 800695c:	2b02      	cmp	r3, #2
 800695e:	f73f aec9 	bgt.w	80066f4 <_dtoa_r+0x934>
 8006962:	9d00      	ldr	r5, [sp, #0]
 8006964:	4631      	mov	r1, r6
 8006966:	4658      	mov	r0, fp
 8006968:	f7ff f99e 	bl	8005ca8 <quorem>
 800696c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006970:	f805 3b01 	strb.w	r3, [r5], #1
 8006974:	9a00      	ldr	r2, [sp, #0]
 8006976:	1aaa      	subs	r2, r5, r2
 8006978:	4591      	cmp	r9, r2
 800697a:	ddba      	ble.n	80068f2 <_dtoa_r+0xb32>
 800697c:	4659      	mov	r1, fp
 800697e:	2300      	movs	r3, #0
 8006980:	220a      	movs	r2, #10
 8006982:	4620      	mov	r0, r4
 8006984:	f000 f884 	bl	8006a90 <__multadd>
 8006988:	4683      	mov	fp, r0
 800698a:	e7eb      	b.n	8006964 <_dtoa_r+0xba4>
 800698c:	0800859b 	.word	0x0800859b
 8006990:	080084f4 	.word	0x080084f4
 8006994:	08008518 	.word	0x08008518

08006998 <_localeconv_r>:
 8006998:	4800      	ldr	r0, [pc, #0]	; (800699c <_localeconv_r+0x4>)
 800699a:	4770      	bx	lr
 800699c:	20000160 	.word	0x20000160

080069a0 <malloc>:
 80069a0:	4b02      	ldr	r3, [pc, #8]	; (80069ac <malloc+0xc>)
 80069a2:	4601      	mov	r1, r0
 80069a4:	6818      	ldr	r0, [r3, #0]
 80069a6:	f000 bbef 	b.w	8007188 <_malloc_r>
 80069aa:	bf00      	nop
 80069ac:	2000000c 	.word	0x2000000c

080069b0 <memcpy>:
 80069b0:	440a      	add	r2, r1
 80069b2:	4291      	cmp	r1, r2
 80069b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80069b8:	d100      	bne.n	80069bc <memcpy+0xc>
 80069ba:	4770      	bx	lr
 80069bc:	b510      	push	{r4, lr}
 80069be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80069c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80069c6:	4291      	cmp	r1, r2
 80069c8:	d1f9      	bne.n	80069be <memcpy+0xe>
 80069ca:	bd10      	pop	{r4, pc}

080069cc <_Balloc>:
 80069cc:	b570      	push	{r4, r5, r6, lr}
 80069ce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80069d0:	4604      	mov	r4, r0
 80069d2:	460d      	mov	r5, r1
 80069d4:	b976      	cbnz	r6, 80069f4 <_Balloc+0x28>
 80069d6:	2010      	movs	r0, #16
 80069d8:	f7ff ffe2 	bl	80069a0 <malloc>
 80069dc:	4602      	mov	r2, r0
 80069de:	6260      	str	r0, [r4, #36]	; 0x24
 80069e0:	b920      	cbnz	r0, 80069ec <_Balloc+0x20>
 80069e2:	4b18      	ldr	r3, [pc, #96]	; (8006a44 <_Balloc+0x78>)
 80069e4:	4818      	ldr	r0, [pc, #96]	; (8006a48 <_Balloc+0x7c>)
 80069e6:	2166      	movs	r1, #102	; 0x66
 80069e8:	f000 fd94 	bl	8007514 <__assert_func>
 80069ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80069f0:	6006      	str	r6, [r0, #0]
 80069f2:	60c6      	str	r6, [r0, #12]
 80069f4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80069f6:	68f3      	ldr	r3, [r6, #12]
 80069f8:	b183      	cbz	r3, 8006a1c <_Balloc+0x50>
 80069fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80069fc:	68db      	ldr	r3, [r3, #12]
 80069fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006a02:	b9b8      	cbnz	r0, 8006a34 <_Balloc+0x68>
 8006a04:	2101      	movs	r1, #1
 8006a06:	fa01 f605 	lsl.w	r6, r1, r5
 8006a0a:	1d72      	adds	r2, r6, #5
 8006a0c:	0092      	lsls	r2, r2, #2
 8006a0e:	4620      	mov	r0, r4
 8006a10:	f000 fb5a 	bl	80070c8 <_calloc_r>
 8006a14:	b160      	cbz	r0, 8006a30 <_Balloc+0x64>
 8006a16:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006a1a:	e00e      	b.n	8006a3a <_Balloc+0x6e>
 8006a1c:	2221      	movs	r2, #33	; 0x21
 8006a1e:	2104      	movs	r1, #4
 8006a20:	4620      	mov	r0, r4
 8006a22:	f000 fb51 	bl	80070c8 <_calloc_r>
 8006a26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a28:	60f0      	str	r0, [r6, #12]
 8006a2a:	68db      	ldr	r3, [r3, #12]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d1e4      	bne.n	80069fa <_Balloc+0x2e>
 8006a30:	2000      	movs	r0, #0
 8006a32:	bd70      	pop	{r4, r5, r6, pc}
 8006a34:	6802      	ldr	r2, [r0, #0]
 8006a36:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006a40:	e7f7      	b.n	8006a32 <_Balloc+0x66>
 8006a42:	bf00      	nop
 8006a44:	08008525 	.word	0x08008525
 8006a48:	080085ac 	.word	0x080085ac

08006a4c <_Bfree>:
 8006a4c:	b570      	push	{r4, r5, r6, lr}
 8006a4e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006a50:	4605      	mov	r5, r0
 8006a52:	460c      	mov	r4, r1
 8006a54:	b976      	cbnz	r6, 8006a74 <_Bfree+0x28>
 8006a56:	2010      	movs	r0, #16
 8006a58:	f7ff ffa2 	bl	80069a0 <malloc>
 8006a5c:	4602      	mov	r2, r0
 8006a5e:	6268      	str	r0, [r5, #36]	; 0x24
 8006a60:	b920      	cbnz	r0, 8006a6c <_Bfree+0x20>
 8006a62:	4b09      	ldr	r3, [pc, #36]	; (8006a88 <_Bfree+0x3c>)
 8006a64:	4809      	ldr	r0, [pc, #36]	; (8006a8c <_Bfree+0x40>)
 8006a66:	218a      	movs	r1, #138	; 0x8a
 8006a68:	f000 fd54 	bl	8007514 <__assert_func>
 8006a6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006a70:	6006      	str	r6, [r0, #0]
 8006a72:	60c6      	str	r6, [r0, #12]
 8006a74:	b13c      	cbz	r4, 8006a86 <_Bfree+0x3a>
 8006a76:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006a78:	6862      	ldr	r2, [r4, #4]
 8006a7a:	68db      	ldr	r3, [r3, #12]
 8006a7c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006a80:	6021      	str	r1, [r4, #0]
 8006a82:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006a86:	bd70      	pop	{r4, r5, r6, pc}
 8006a88:	08008525 	.word	0x08008525
 8006a8c:	080085ac 	.word	0x080085ac

08006a90 <__multadd>:
 8006a90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a94:	690e      	ldr	r6, [r1, #16]
 8006a96:	4607      	mov	r7, r0
 8006a98:	4698      	mov	r8, r3
 8006a9a:	460c      	mov	r4, r1
 8006a9c:	f101 0014 	add.w	r0, r1, #20
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	6805      	ldr	r5, [r0, #0]
 8006aa4:	b2a9      	uxth	r1, r5
 8006aa6:	fb02 8101 	mla	r1, r2, r1, r8
 8006aaa:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006aae:	0c2d      	lsrs	r5, r5, #16
 8006ab0:	fb02 c505 	mla	r5, r2, r5, ip
 8006ab4:	b289      	uxth	r1, r1
 8006ab6:	3301      	adds	r3, #1
 8006ab8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006abc:	429e      	cmp	r6, r3
 8006abe:	f840 1b04 	str.w	r1, [r0], #4
 8006ac2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8006ac6:	dcec      	bgt.n	8006aa2 <__multadd+0x12>
 8006ac8:	f1b8 0f00 	cmp.w	r8, #0
 8006acc:	d022      	beq.n	8006b14 <__multadd+0x84>
 8006ace:	68a3      	ldr	r3, [r4, #8]
 8006ad0:	42b3      	cmp	r3, r6
 8006ad2:	dc19      	bgt.n	8006b08 <__multadd+0x78>
 8006ad4:	6861      	ldr	r1, [r4, #4]
 8006ad6:	4638      	mov	r0, r7
 8006ad8:	3101      	adds	r1, #1
 8006ada:	f7ff ff77 	bl	80069cc <_Balloc>
 8006ade:	4605      	mov	r5, r0
 8006ae0:	b928      	cbnz	r0, 8006aee <__multadd+0x5e>
 8006ae2:	4602      	mov	r2, r0
 8006ae4:	4b0d      	ldr	r3, [pc, #52]	; (8006b1c <__multadd+0x8c>)
 8006ae6:	480e      	ldr	r0, [pc, #56]	; (8006b20 <__multadd+0x90>)
 8006ae8:	21b5      	movs	r1, #181	; 0xb5
 8006aea:	f000 fd13 	bl	8007514 <__assert_func>
 8006aee:	6922      	ldr	r2, [r4, #16]
 8006af0:	3202      	adds	r2, #2
 8006af2:	f104 010c 	add.w	r1, r4, #12
 8006af6:	0092      	lsls	r2, r2, #2
 8006af8:	300c      	adds	r0, #12
 8006afa:	f7ff ff59 	bl	80069b0 <memcpy>
 8006afe:	4621      	mov	r1, r4
 8006b00:	4638      	mov	r0, r7
 8006b02:	f7ff ffa3 	bl	8006a4c <_Bfree>
 8006b06:	462c      	mov	r4, r5
 8006b08:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006b0c:	3601      	adds	r6, #1
 8006b0e:	f8c3 8014 	str.w	r8, [r3, #20]
 8006b12:	6126      	str	r6, [r4, #16]
 8006b14:	4620      	mov	r0, r4
 8006b16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b1a:	bf00      	nop
 8006b1c:	0800859b 	.word	0x0800859b
 8006b20:	080085ac 	.word	0x080085ac

08006b24 <__hi0bits>:
 8006b24:	0c03      	lsrs	r3, r0, #16
 8006b26:	041b      	lsls	r3, r3, #16
 8006b28:	b9d3      	cbnz	r3, 8006b60 <__hi0bits+0x3c>
 8006b2a:	0400      	lsls	r0, r0, #16
 8006b2c:	2310      	movs	r3, #16
 8006b2e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006b32:	bf04      	itt	eq
 8006b34:	0200      	lsleq	r0, r0, #8
 8006b36:	3308      	addeq	r3, #8
 8006b38:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006b3c:	bf04      	itt	eq
 8006b3e:	0100      	lsleq	r0, r0, #4
 8006b40:	3304      	addeq	r3, #4
 8006b42:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006b46:	bf04      	itt	eq
 8006b48:	0080      	lsleq	r0, r0, #2
 8006b4a:	3302      	addeq	r3, #2
 8006b4c:	2800      	cmp	r0, #0
 8006b4e:	db05      	blt.n	8006b5c <__hi0bits+0x38>
 8006b50:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006b54:	f103 0301 	add.w	r3, r3, #1
 8006b58:	bf08      	it	eq
 8006b5a:	2320      	moveq	r3, #32
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	4770      	bx	lr
 8006b60:	2300      	movs	r3, #0
 8006b62:	e7e4      	b.n	8006b2e <__hi0bits+0xa>

08006b64 <__lo0bits>:
 8006b64:	6803      	ldr	r3, [r0, #0]
 8006b66:	f013 0207 	ands.w	r2, r3, #7
 8006b6a:	4601      	mov	r1, r0
 8006b6c:	d00b      	beq.n	8006b86 <__lo0bits+0x22>
 8006b6e:	07da      	lsls	r2, r3, #31
 8006b70:	d424      	bmi.n	8006bbc <__lo0bits+0x58>
 8006b72:	0798      	lsls	r0, r3, #30
 8006b74:	bf49      	itett	mi
 8006b76:	085b      	lsrmi	r3, r3, #1
 8006b78:	089b      	lsrpl	r3, r3, #2
 8006b7a:	2001      	movmi	r0, #1
 8006b7c:	600b      	strmi	r3, [r1, #0]
 8006b7e:	bf5c      	itt	pl
 8006b80:	600b      	strpl	r3, [r1, #0]
 8006b82:	2002      	movpl	r0, #2
 8006b84:	4770      	bx	lr
 8006b86:	b298      	uxth	r0, r3
 8006b88:	b9b0      	cbnz	r0, 8006bb8 <__lo0bits+0x54>
 8006b8a:	0c1b      	lsrs	r3, r3, #16
 8006b8c:	2010      	movs	r0, #16
 8006b8e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006b92:	bf04      	itt	eq
 8006b94:	0a1b      	lsreq	r3, r3, #8
 8006b96:	3008      	addeq	r0, #8
 8006b98:	071a      	lsls	r2, r3, #28
 8006b9a:	bf04      	itt	eq
 8006b9c:	091b      	lsreq	r3, r3, #4
 8006b9e:	3004      	addeq	r0, #4
 8006ba0:	079a      	lsls	r2, r3, #30
 8006ba2:	bf04      	itt	eq
 8006ba4:	089b      	lsreq	r3, r3, #2
 8006ba6:	3002      	addeq	r0, #2
 8006ba8:	07da      	lsls	r2, r3, #31
 8006baa:	d403      	bmi.n	8006bb4 <__lo0bits+0x50>
 8006bac:	085b      	lsrs	r3, r3, #1
 8006bae:	f100 0001 	add.w	r0, r0, #1
 8006bb2:	d005      	beq.n	8006bc0 <__lo0bits+0x5c>
 8006bb4:	600b      	str	r3, [r1, #0]
 8006bb6:	4770      	bx	lr
 8006bb8:	4610      	mov	r0, r2
 8006bba:	e7e8      	b.n	8006b8e <__lo0bits+0x2a>
 8006bbc:	2000      	movs	r0, #0
 8006bbe:	4770      	bx	lr
 8006bc0:	2020      	movs	r0, #32
 8006bc2:	4770      	bx	lr

08006bc4 <__i2b>:
 8006bc4:	b510      	push	{r4, lr}
 8006bc6:	460c      	mov	r4, r1
 8006bc8:	2101      	movs	r1, #1
 8006bca:	f7ff feff 	bl	80069cc <_Balloc>
 8006bce:	4602      	mov	r2, r0
 8006bd0:	b928      	cbnz	r0, 8006bde <__i2b+0x1a>
 8006bd2:	4b05      	ldr	r3, [pc, #20]	; (8006be8 <__i2b+0x24>)
 8006bd4:	4805      	ldr	r0, [pc, #20]	; (8006bec <__i2b+0x28>)
 8006bd6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006bda:	f000 fc9b 	bl	8007514 <__assert_func>
 8006bde:	2301      	movs	r3, #1
 8006be0:	6144      	str	r4, [r0, #20]
 8006be2:	6103      	str	r3, [r0, #16]
 8006be4:	bd10      	pop	{r4, pc}
 8006be6:	bf00      	nop
 8006be8:	0800859b 	.word	0x0800859b
 8006bec:	080085ac 	.word	0x080085ac

08006bf0 <__multiply>:
 8006bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bf4:	4614      	mov	r4, r2
 8006bf6:	690a      	ldr	r2, [r1, #16]
 8006bf8:	6923      	ldr	r3, [r4, #16]
 8006bfa:	429a      	cmp	r2, r3
 8006bfc:	bfb8      	it	lt
 8006bfe:	460b      	movlt	r3, r1
 8006c00:	460d      	mov	r5, r1
 8006c02:	bfbc      	itt	lt
 8006c04:	4625      	movlt	r5, r4
 8006c06:	461c      	movlt	r4, r3
 8006c08:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8006c0c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006c10:	68ab      	ldr	r3, [r5, #8]
 8006c12:	6869      	ldr	r1, [r5, #4]
 8006c14:	eb0a 0709 	add.w	r7, sl, r9
 8006c18:	42bb      	cmp	r3, r7
 8006c1a:	b085      	sub	sp, #20
 8006c1c:	bfb8      	it	lt
 8006c1e:	3101      	addlt	r1, #1
 8006c20:	f7ff fed4 	bl	80069cc <_Balloc>
 8006c24:	b930      	cbnz	r0, 8006c34 <__multiply+0x44>
 8006c26:	4602      	mov	r2, r0
 8006c28:	4b42      	ldr	r3, [pc, #264]	; (8006d34 <__multiply+0x144>)
 8006c2a:	4843      	ldr	r0, [pc, #268]	; (8006d38 <__multiply+0x148>)
 8006c2c:	f240 115d 	movw	r1, #349	; 0x15d
 8006c30:	f000 fc70 	bl	8007514 <__assert_func>
 8006c34:	f100 0614 	add.w	r6, r0, #20
 8006c38:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8006c3c:	4633      	mov	r3, r6
 8006c3e:	2200      	movs	r2, #0
 8006c40:	4543      	cmp	r3, r8
 8006c42:	d31e      	bcc.n	8006c82 <__multiply+0x92>
 8006c44:	f105 0c14 	add.w	ip, r5, #20
 8006c48:	f104 0314 	add.w	r3, r4, #20
 8006c4c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8006c50:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8006c54:	9202      	str	r2, [sp, #8]
 8006c56:	ebac 0205 	sub.w	r2, ip, r5
 8006c5a:	3a15      	subs	r2, #21
 8006c5c:	f022 0203 	bic.w	r2, r2, #3
 8006c60:	3204      	adds	r2, #4
 8006c62:	f105 0115 	add.w	r1, r5, #21
 8006c66:	458c      	cmp	ip, r1
 8006c68:	bf38      	it	cc
 8006c6a:	2204      	movcc	r2, #4
 8006c6c:	9201      	str	r2, [sp, #4]
 8006c6e:	9a02      	ldr	r2, [sp, #8]
 8006c70:	9303      	str	r3, [sp, #12]
 8006c72:	429a      	cmp	r2, r3
 8006c74:	d808      	bhi.n	8006c88 <__multiply+0x98>
 8006c76:	2f00      	cmp	r7, #0
 8006c78:	dc55      	bgt.n	8006d26 <__multiply+0x136>
 8006c7a:	6107      	str	r7, [r0, #16]
 8006c7c:	b005      	add	sp, #20
 8006c7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c82:	f843 2b04 	str.w	r2, [r3], #4
 8006c86:	e7db      	b.n	8006c40 <__multiply+0x50>
 8006c88:	f8b3 a000 	ldrh.w	sl, [r3]
 8006c8c:	f1ba 0f00 	cmp.w	sl, #0
 8006c90:	d020      	beq.n	8006cd4 <__multiply+0xe4>
 8006c92:	f105 0e14 	add.w	lr, r5, #20
 8006c96:	46b1      	mov	r9, r6
 8006c98:	2200      	movs	r2, #0
 8006c9a:	f85e 4b04 	ldr.w	r4, [lr], #4
 8006c9e:	f8d9 b000 	ldr.w	fp, [r9]
 8006ca2:	b2a1      	uxth	r1, r4
 8006ca4:	fa1f fb8b 	uxth.w	fp, fp
 8006ca8:	fb0a b101 	mla	r1, sl, r1, fp
 8006cac:	4411      	add	r1, r2
 8006cae:	f8d9 2000 	ldr.w	r2, [r9]
 8006cb2:	0c24      	lsrs	r4, r4, #16
 8006cb4:	0c12      	lsrs	r2, r2, #16
 8006cb6:	fb0a 2404 	mla	r4, sl, r4, r2
 8006cba:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8006cbe:	b289      	uxth	r1, r1
 8006cc0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006cc4:	45f4      	cmp	ip, lr
 8006cc6:	f849 1b04 	str.w	r1, [r9], #4
 8006cca:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8006cce:	d8e4      	bhi.n	8006c9a <__multiply+0xaa>
 8006cd0:	9901      	ldr	r1, [sp, #4]
 8006cd2:	5072      	str	r2, [r6, r1]
 8006cd4:	9a03      	ldr	r2, [sp, #12]
 8006cd6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006cda:	3304      	adds	r3, #4
 8006cdc:	f1b9 0f00 	cmp.w	r9, #0
 8006ce0:	d01f      	beq.n	8006d22 <__multiply+0x132>
 8006ce2:	6834      	ldr	r4, [r6, #0]
 8006ce4:	f105 0114 	add.w	r1, r5, #20
 8006ce8:	46b6      	mov	lr, r6
 8006cea:	f04f 0a00 	mov.w	sl, #0
 8006cee:	880a      	ldrh	r2, [r1, #0]
 8006cf0:	f8be b002 	ldrh.w	fp, [lr, #2]
 8006cf4:	fb09 b202 	mla	r2, r9, r2, fp
 8006cf8:	4492      	add	sl, r2
 8006cfa:	b2a4      	uxth	r4, r4
 8006cfc:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8006d00:	f84e 4b04 	str.w	r4, [lr], #4
 8006d04:	f851 4b04 	ldr.w	r4, [r1], #4
 8006d08:	f8be 2000 	ldrh.w	r2, [lr]
 8006d0c:	0c24      	lsrs	r4, r4, #16
 8006d0e:	fb09 2404 	mla	r4, r9, r4, r2
 8006d12:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8006d16:	458c      	cmp	ip, r1
 8006d18:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006d1c:	d8e7      	bhi.n	8006cee <__multiply+0xfe>
 8006d1e:	9a01      	ldr	r2, [sp, #4]
 8006d20:	50b4      	str	r4, [r6, r2]
 8006d22:	3604      	adds	r6, #4
 8006d24:	e7a3      	b.n	8006c6e <__multiply+0x7e>
 8006d26:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d1a5      	bne.n	8006c7a <__multiply+0x8a>
 8006d2e:	3f01      	subs	r7, #1
 8006d30:	e7a1      	b.n	8006c76 <__multiply+0x86>
 8006d32:	bf00      	nop
 8006d34:	0800859b 	.word	0x0800859b
 8006d38:	080085ac 	.word	0x080085ac

08006d3c <__pow5mult>:
 8006d3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d40:	4615      	mov	r5, r2
 8006d42:	f012 0203 	ands.w	r2, r2, #3
 8006d46:	4606      	mov	r6, r0
 8006d48:	460f      	mov	r7, r1
 8006d4a:	d007      	beq.n	8006d5c <__pow5mult+0x20>
 8006d4c:	4c25      	ldr	r4, [pc, #148]	; (8006de4 <__pow5mult+0xa8>)
 8006d4e:	3a01      	subs	r2, #1
 8006d50:	2300      	movs	r3, #0
 8006d52:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006d56:	f7ff fe9b 	bl	8006a90 <__multadd>
 8006d5a:	4607      	mov	r7, r0
 8006d5c:	10ad      	asrs	r5, r5, #2
 8006d5e:	d03d      	beq.n	8006ddc <__pow5mult+0xa0>
 8006d60:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006d62:	b97c      	cbnz	r4, 8006d84 <__pow5mult+0x48>
 8006d64:	2010      	movs	r0, #16
 8006d66:	f7ff fe1b 	bl	80069a0 <malloc>
 8006d6a:	4602      	mov	r2, r0
 8006d6c:	6270      	str	r0, [r6, #36]	; 0x24
 8006d6e:	b928      	cbnz	r0, 8006d7c <__pow5mult+0x40>
 8006d70:	4b1d      	ldr	r3, [pc, #116]	; (8006de8 <__pow5mult+0xac>)
 8006d72:	481e      	ldr	r0, [pc, #120]	; (8006dec <__pow5mult+0xb0>)
 8006d74:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006d78:	f000 fbcc 	bl	8007514 <__assert_func>
 8006d7c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006d80:	6004      	str	r4, [r0, #0]
 8006d82:	60c4      	str	r4, [r0, #12]
 8006d84:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006d88:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006d8c:	b94c      	cbnz	r4, 8006da2 <__pow5mult+0x66>
 8006d8e:	f240 2171 	movw	r1, #625	; 0x271
 8006d92:	4630      	mov	r0, r6
 8006d94:	f7ff ff16 	bl	8006bc4 <__i2b>
 8006d98:	2300      	movs	r3, #0
 8006d9a:	f8c8 0008 	str.w	r0, [r8, #8]
 8006d9e:	4604      	mov	r4, r0
 8006da0:	6003      	str	r3, [r0, #0]
 8006da2:	f04f 0900 	mov.w	r9, #0
 8006da6:	07eb      	lsls	r3, r5, #31
 8006da8:	d50a      	bpl.n	8006dc0 <__pow5mult+0x84>
 8006daa:	4639      	mov	r1, r7
 8006dac:	4622      	mov	r2, r4
 8006dae:	4630      	mov	r0, r6
 8006db0:	f7ff ff1e 	bl	8006bf0 <__multiply>
 8006db4:	4639      	mov	r1, r7
 8006db6:	4680      	mov	r8, r0
 8006db8:	4630      	mov	r0, r6
 8006dba:	f7ff fe47 	bl	8006a4c <_Bfree>
 8006dbe:	4647      	mov	r7, r8
 8006dc0:	106d      	asrs	r5, r5, #1
 8006dc2:	d00b      	beq.n	8006ddc <__pow5mult+0xa0>
 8006dc4:	6820      	ldr	r0, [r4, #0]
 8006dc6:	b938      	cbnz	r0, 8006dd8 <__pow5mult+0x9c>
 8006dc8:	4622      	mov	r2, r4
 8006dca:	4621      	mov	r1, r4
 8006dcc:	4630      	mov	r0, r6
 8006dce:	f7ff ff0f 	bl	8006bf0 <__multiply>
 8006dd2:	6020      	str	r0, [r4, #0]
 8006dd4:	f8c0 9000 	str.w	r9, [r0]
 8006dd8:	4604      	mov	r4, r0
 8006dda:	e7e4      	b.n	8006da6 <__pow5mult+0x6a>
 8006ddc:	4638      	mov	r0, r7
 8006dde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006de2:	bf00      	nop
 8006de4:	08008700 	.word	0x08008700
 8006de8:	08008525 	.word	0x08008525
 8006dec:	080085ac 	.word	0x080085ac

08006df0 <__lshift>:
 8006df0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006df4:	460c      	mov	r4, r1
 8006df6:	6849      	ldr	r1, [r1, #4]
 8006df8:	6923      	ldr	r3, [r4, #16]
 8006dfa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006dfe:	68a3      	ldr	r3, [r4, #8]
 8006e00:	4607      	mov	r7, r0
 8006e02:	4691      	mov	r9, r2
 8006e04:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006e08:	f108 0601 	add.w	r6, r8, #1
 8006e0c:	42b3      	cmp	r3, r6
 8006e0e:	db0b      	blt.n	8006e28 <__lshift+0x38>
 8006e10:	4638      	mov	r0, r7
 8006e12:	f7ff fddb 	bl	80069cc <_Balloc>
 8006e16:	4605      	mov	r5, r0
 8006e18:	b948      	cbnz	r0, 8006e2e <__lshift+0x3e>
 8006e1a:	4602      	mov	r2, r0
 8006e1c:	4b28      	ldr	r3, [pc, #160]	; (8006ec0 <__lshift+0xd0>)
 8006e1e:	4829      	ldr	r0, [pc, #164]	; (8006ec4 <__lshift+0xd4>)
 8006e20:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006e24:	f000 fb76 	bl	8007514 <__assert_func>
 8006e28:	3101      	adds	r1, #1
 8006e2a:	005b      	lsls	r3, r3, #1
 8006e2c:	e7ee      	b.n	8006e0c <__lshift+0x1c>
 8006e2e:	2300      	movs	r3, #0
 8006e30:	f100 0114 	add.w	r1, r0, #20
 8006e34:	f100 0210 	add.w	r2, r0, #16
 8006e38:	4618      	mov	r0, r3
 8006e3a:	4553      	cmp	r3, sl
 8006e3c:	db33      	blt.n	8006ea6 <__lshift+0xb6>
 8006e3e:	6920      	ldr	r0, [r4, #16]
 8006e40:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006e44:	f104 0314 	add.w	r3, r4, #20
 8006e48:	f019 091f 	ands.w	r9, r9, #31
 8006e4c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006e50:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006e54:	d02b      	beq.n	8006eae <__lshift+0xbe>
 8006e56:	f1c9 0e20 	rsb	lr, r9, #32
 8006e5a:	468a      	mov	sl, r1
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	6818      	ldr	r0, [r3, #0]
 8006e60:	fa00 f009 	lsl.w	r0, r0, r9
 8006e64:	4302      	orrs	r2, r0
 8006e66:	f84a 2b04 	str.w	r2, [sl], #4
 8006e6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e6e:	459c      	cmp	ip, r3
 8006e70:	fa22 f20e 	lsr.w	r2, r2, lr
 8006e74:	d8f3      	bhi.n	8006e5e <__lshift+0x6e>
 8006e76:	ebac 0304 	sub.w	r3, ip, r4
 8006e7a:	3b15      	subs	r3, #21
 8006e7c:	f023 0303 	bic.w	r3, r3, #3
 8006e80:	3304      	adds	r3, #4
 8006e82:	f104 0015 	add.w	r0, r4, #21
 8006e86:	4584      	cmp	ip, r0
 8006e88:	bf38      	it	cc
 8006e8a:	2304      	movcc	r3, #4
 8006e8c:	50ca      	str	r2, [r1, r3]
 8006e8e:	b10a      	cbz	r2, 8006e94 <__lshift+0xa4>
 8006e90:	f108 0602 	add.w	r6, r8, #2
 8006e94:	3e01      	subs	r6, #1
 8006e96:	4638      	mov	r0, r7
 8006e98:	612e      	str	r6, [r5, #16]
 8006e9a:	4621      	mov	r1, r4
 8006e9c:	f7ff fdd6 	bl	8006a4c <_Bfree>
 8006ea0:	4628      	mov	r0, r5
 8006ea2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ea6:	f842 0f04 	str.w	r0, [r2, #4]!
 8006eaa:	3301      	adds	r3, #1
 8006eac:	e7c5      	b.n	8006e3a <__lshift+0x4a>
 8006eae:	3904      	subs	r1, #4
 8006eb0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006eb4:	f841 2f04 	str.w	r2, [r1, #4]!
 8006eb8:	459c      	cmp	ip, r3
 8006eba:	d8f9      	bhi.n	8006eb0 <__lshift+0xc0>
 8006ebc:	e7ea      	b.n	8006e94 <__lshift+0xa4>
 8006ebe:	bf00      	nop
 8006ec0:	0800859b 	.word	0x0800859b
 8006ec4:	080085ac 	.word	0x080085ac

08006ec8 <__mcmp>:
 8006ec8:	b530      	push	{r4, r5, lr}
 8006eca:	6902      	ldr	r2, [r0, #16]
 8006ecc:	690c      	ldr	r4, [r1, #16]
 8006ece:	1b12      	subs	r2, r2, r4
 8006ed0:	d10e      	bne.n	8006ef0 <__mcmp+0x28>
 8006ed2:	f100 0314 	add.w	r3, r0, #20
 8006ed6:	3114      	adds	r1, #20
 8006ed8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006edc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006ee0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006ee4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006ee8:	42a5      	cmp	r5, r4
 8006eea:	d003      	beq.n	8006ef4 <__mcmp+0x2c>
 8006eec:	d305      	bcc.n	8006efa <__mcmp+0x32>
 8006eee:	2201      	movs	r2, #1
 8006ef0:	4610      	mov	r0, r2
 8006ef2:	bd30      	pop	{r4, r5, pc}
 8006ef4:	4283      	cmp	r3, r0
 8006ef6:	d3f3      	bcc.n	8006ee0 <__mcmp+0x18>
 8006ef8:	e7fa      	b.n	8006ef0 <__mcmp+0x28>
 8006efa:	f04f 32ff 	mov.w	r2, #4294967295
 8006efe:	e7f7      	b.n	8006ef0 <__mcmp+0x28>

08006f00 <__mdiff>:
 8006f00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f04:	460c      	mov	r4, r1
 8006f06:	4606      	mov	r6, r0
 8006f08:	4611      	mov	r1, r2
 8006f0a:	4620      	mov	r0, r4
 8006f0c:	4617      	mov	r7, r2
 8006f0e:	f7ff ffdb 	bl	8006ec8 <__mcmp>
 8006f12:	1e05      	subs	r5, r0, #0
 8006f14:	d110      	bne.n	8006f38 <__mdiff+0x38>
 8006f16:	4629      	mov	r1, r5
 8006f18:	4630      	mov	r0, r6
 8006f1a:	f7ff fd57 	bl	80069cc <_Balloc>
 8006f1e:	b930      	cbnz	r0, 8006f2e <__mdiff+0x2e>
 8006f20:	4b39      	ldr	r3, [pc, #228]	; (8007008 <__mdiff+0x108>)
 8006f22:	4602      	mov	r2, r0
 8006f24:	f240 2132 	movw	r1, #562	; 0x232
 8006f28:	4838      	ldr	r0, [pc, #224]	; (800700c <__mdiff+0x10c>)
 8006f2a:	f000 faf3 	bl	8007514 <__assert_func>
 8006f2e:	2301      	movs	r3, #1
 8006f30:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006f34:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f38:	bfa4      	itt	ge
 8006f3a:	463b      	movge	r3, r7
 8006f3c:	4627      	movge	r7, r4
 8006f3e:	4630      	mov	r0, r6
 8006f40:	6879      	ldr	r1, [r7, #4]
 8006f42:	bfa6      	itte	ge
 8006f44:	461c      	movge	r4, r3
 8006f46:	2500      	movge	r5, #0
 8006f48:	2501      	movlt	r5, #1
 8006f4a:	f7ff fd3f 	bl	80069cc <_Balloc>
 8006f4e:	b920      	cbnz	r0, 8006f5a <__mdiff+0x5a>
 8006f50:	4b2d      	ldr	r3, [pc, #180]	; (8007008 <__mdiff+0x108>)
 8006f52:	4602      	mov	r2, r0
 8006f54:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006f58:	e7e6      	b.n	8006f28 <__mdiff+0x28>
 8006f5a:	693e      	ldr	r6, [r7, #16]
 8006f5c:	60c5      	str	r5, [r0, #12]
 8006f5e:	6925      	ldr	r5, [r4, #16]
 8006f60:	f107 0114 	add.w	r1, r7, #20
 8006f64:	f104 0914 	add.w	r9, r4, #20
 8006f68:	f100 0e14 	add.w	lr, r0, #20
 8006f6c:	f107 0210 	add.w	r2, r7, #16
 8006f70:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8006f74:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8006f78:	46f2      	mov	sl, lr
 8006f7a:	2700      	movs	r7, #0
 8006f7c:	f859 3b04 	ldr.w	r3, [r9], #4
 8006f80:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006f84:	fa1f f883 	uxth.w	r8, r3
 8006f88:	fa17 f78b 	uxtah	r7, r7, fp
 8006f8c:	0c1b      	lsrs	r3, r3, #16
 8006f8e:	eba7 0808 	sub.w	r8, r7, r8
 8006f92:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006f96:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006f9a:	fa1f f888 	uxth.w	r8, r8
 8006f9e:	141f      	asrs	r7, r3, #16
 8006fa0:	454d      	cmp	r5, r9
 8006fa2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006fa6:	f84a 3b04 	str.w	r3, [sl], #4
 8006faa:	d8e7      	bhi.n	8006f7c <__mdiff+0x7c>
 8006fac:	1b2b      	subs	r3, r5, r4
 8006fae:	3b15      	subs	r3, #21
 8006fb0:	f023 0303 	bic.w	r3, r3, #3
 8006fb4:	3304      	adds	r3, #4
 8006fb6:	3415      	adds	r4, #21
 8006fb8:	42a5      	cmp	r5, r4
 8006fba:	bf38      	it	cc
 8006fbc:	2304      	movcc	r3, #4
 8006fbe:	4419      	add	r1, r3
 8006fc0:	4473      	add	r3, lr
 8006fc2:	469e      	mov	lr, r3
 8006fc4:	460d      	mov	r5, r1
 8006fc6:	4565      	cmp	r5, ip
 8006fc8:	d30e      	bcc.n	8006fe8 <__mdiff+0xe8>
 8006fca:	f10c 0203 	add.w	r2, ip, #3
 8006fce:	1a52      	subs	r2, r2, r1
 8006fd0:	f022 0203 	bic.w	r2, r2, #3
 8006fd4:	3903      	subs	r1, #3
 8006fd6:	458c      	cmp	ip, r1
 8006fd8:	bf38      	it	cc
 8006fda:	2200      	movcc	r2, #0
 8006fdc:	441a      	add	r2, r3
 8006fde:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006fe2:	b17b      	cbz	r3, 8007004 <__mdiff+0x104>
 8006fe4:	6106      	str	r6, [r0, #16]
 8006fe6:	e7a5      	b.n	8006f34 <__mdiff+0x34>
 8006fe8:	f855 8b04 	ldr.w	r8, [r5], #4
 8006fec:	fa17 f488 	uxtah	r4, r7, r8
 8006ff0:	1422      	asrs	r2, r4, #16
 8006ff2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8006ff6:	b2a4      	uxth	r4, r4
 8006ff8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8006ffc:	f84e 4b04 	str.w	r4, [lr], #4
 8007000:	1417      	asrs	r7, r2, #16
 8007002:	e7e0      	b.n	8006fc6 <__mdiff+0xc6>
 8007004:	3e01      	subs	r6, #1
 8007006:	e7ea      	b.n	8006fde <__mdiff+0xde>
 8007008:	0800859b 	.word	0x0800859b
 800700c:	080085ac 	.word	0x080085ac

08007010 <__d2b>:
 8007010:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007014:	4689      	mov	r9, r1
 8007016:	2101      	movs	r1, #1
 8007018:	ec57 6b10 	vmov	r6, r7, d0
 800701c:	4690      	mov	r8, r2
 800701e:	f7ff fcd5 	bl	80069cc <_Balloc>
 8007022:	4604      	mov	r4, r0
 8007024:	b930      	cbnz	r0, 8007034 <__d2b+0x24>
 8007026:	4602      	mov	r2, r0
 8007028:	4b25      	ldr	r3, [pc, #148]	; (80070c0 <__d2b+0xb0>)
 800702a:	4826      	ldr	r0, [pc, #152]	; (80070c4 <__d2b+0xb4>)
 800702c:	f240 310a 	movw	r1, #778	; 0x30a
 8007030:	f000 fa70 	bl	8007514 <__assert_func>
 8007034:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007038:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800703c:	bb35      	cbnz	r5, 800708c <__d2b+0x7c>
 800703e:	2e00      	cmp	r6, #0
 8007040:	9301      	str	r3, [sp, #4]
 8007042:	d028      	beq.n	8007096 <__d2b+0x86>
 8007044:	4668      	mov	r0, sp
 8007046:	9600      	str	r6, [sp, #0]
 8007048:	f7ff fd8c 	bl	8006b64 <__lo0bits>
 800704c:	9900      	ldr	r1, [sp, #0]
 800704e:	b300      	cbz	r0, 8007092 <__d2b+0x82>
 8007050:	9a01      	ldr	r2, [sp, #4]
 8007052:	f1c0 0320 	rsb	r3, r0, #32
 8007056:	fa02 f303 	lsl.w	r3, r2, r3
 800705a:	430b      	orrs	r3, r1
 800705c:	40c2      	lsrs	r2, r0
 800705e:	6163      	str	r3, [r4, #20]
 8007060:	9201      	str	r2, [sp, #4]
 8007062:	9b01      	ldr	r3, [sp, #4]
 8007064:	61a3      	str	r3, [r4, #24]
 8007066:	2b00      	cmp	r3, #0
 8007068:	bf14      	ite	ne
 800706a:	2202      	movne	r2, #2
 800706c:	2201      	moveq	r2, #1
 800706e:	6122      	str	r2, [r4, #16]
 8007070:	b1d5      	cbz	r5, 80070a8 <__d2b+0x98>
 8007072:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007076:	4405      	add	r5, r0
 8007078:	f8c9 5000 	str.w	r5, [r9]
 800707c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007080:	f8c8 0000 	str.w	r0, [r8]
 8007084:	4620      	mov	r0, r4
 8007086:	b003      	add	sp, #12
 8007088:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800708c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007090:	e7d5      	b.n	800703e <__d2b+0x2e>
 8007092:	6161      	str	r1, [r4, #20]
 8007094:	e7e5      	b.n	8007062 <__d2b+0x52>
 8007096:	a801      	add	r0, sp, #4
 8007098:	f7ff fd64 	bl	8006b64 <__lo0bits>
 800709c:	9b01      	ldr	r3, [sp, #4]
 800709e:	6163      	str	r3, [r4, #20]
 80070a0:	2201      	movs	r2, #1
 80070a2:	6122      	str	r2, [r4, #16]
 80070a4:	3020      	adds	r0, #32
 80070a6:	e7e3      	b.n	8007070 <__d2b+0x60>
 80070a8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80070ac:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80070b0:	f8c9 0000 	str.w	r0, [r9]
 80070b4:	6918      	ldr	r0, [r3, #16]
 80070b6:	f7ff fd35 	bl	8006b24 <__hi0bits>
 80070ba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80070be:	e7df      	b.n	8007080 <__d2b+0x70>
 80070c0:	0800859b 	.word	0x0800859b
 80070c4:	080085ac 	.word	0x080085ac

080070c8 <_calloc_r>:
 80070c8:	b513      	push	{r0, r1, r4, lr}
 80070ca:	434a      	muls	r2, r1
 80070cc:	4611      	mov	r1, r2
 80070ce:	9201      	str	r2, [sp, #4]
 80070d0:	f000 f85a 	bl	8007188 <_malloc_r>
 80070d4:	4604      	mov	r4, r0
 80070d6:	b118      	cbz	r0, 80070e0 <_calloc_r+0x18>
 80070d8:	9a01      	ldr	r2, [sp, #4]
 80070da:	2100      	movs	r1, #0
 80070dc:	f7fe f93a 	bl	8005354 <memset>
 80070e0:	4620      	mov	r0, r4
 80070e2:	b002      	add	sp, #8
 80070e4:	bd10      	pop	{r4, pc}
	...

080070e8 <_free_r>:
 80070e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80070ea:	2900      	cmp	r1, #0
 80070ec:	d048      	beq.n	8007180 <_free_r+0x98>
 80070ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070f2:	9001      	str	r0, [sp, #4]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	f1a1 0404 	sub.w	r4, r1, #4
 80070fa:	bfb8      	it	lt
 80070fc:	18e4      	addlt	r4, r4, r3
 80070fe:	f000 fa65 	bl	80075cc <__malloc_lock>
 8007102:	4a20      	ldr	r2, [pc, #128]	; (8007184 <_free_r+0x9c>)
 8007104:	9801      	ldr	r0, [sp, #4]
 8007106:	6813      	ldr	r3, [r2, #0]
 8007108:	4615      	mov	r5, r2
 800710a:	b933      	cbnz	r3, 800711a <_free_r+0x32>
 800710c:	6063      	str	r3, [r4, #4]
 800710e:	6014      	str	r4, [r2, #0]
 8007110:	b003      	add	sp, #12
 8007112:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007116:	f000 ba5f 	b.w	80075d8 <__malloc_unlock>
 800711a:	42a3      	cmp	r3, r4
 800711c:	d90b      	bls.n	8007136 <_free_r+0x4e>
 800711e:	6821      	ldr	r1, [r4, #0]
 8007120:	1862      	adds	r2, r4, r1
 8007122:	4293      	cmp	r3, r2
 8007124:	bf04      	itt	eq
 8007126:	681a      	ldreq	r2, [r3, #0]
 8007128:	685b      	ldreq	r3, [r3, #4]
 800712a:	6063      	str	r3, [r4, #4]
 800712c:	bf04      	itt	eq
 800712e:	1852      	addeq	r2, r2, r1
 8007130:	6022      	streq	r2, [r4, #0]
 8007132:	602c      	str	r4, [r5, #0]
 8007134:	e7ec      	b.n	8007110 <_free_r+0x28>
 8007136:	461a      	mov	r2, r3
 8007138:	685b      	ldr	r3, [r3, #4]
 800713a:	b10b      	cbz	r3, 8007140 <_free_r+0x58>
 800713c:	42a3      	cmp	r3, r4
 800713e:	d9fa      	bls.n	8007136 <_free_r+0x4e>
 8007140:	6811      	ldr	r1, [r2, #0]
 8007142:	1855      	adds	r5, r2, r1
 8007144:	42a5      	cmp	r5, r4
 8007146:	d10b      	bne.n	8007160 <_free_r+0x78>
 8007148:	6824      	ldr	r4, [r4, #0]
 800714a:	4421      	add	r1, r4
 800714c:	1854      	adds	r4, r2, r1
 800714e:	42a3      	cmp	r3, r4
 8007150:	6011      	str	r1, [r2, #0]
 8007152:	d1dd      	bne.n	8007110 <_free_r+0x28>
 8007154:	681c      	ldr	r4, [r3, #0]
 8007156:	685b      	ldr	r3, [r3, #4]
 8007158:	6053      	str	r3, [r2, #4]
 800715a:	4421      	add	r1, r4
 800715c:	6011      	str	r1, [r2, #0]
 800715e:	e7d7      	b.n	8007110 <_free_r+0x28>
 8007160:	d902      	bls.n	8007168 <_free_r+0x80>
 8007162:	230c      	movs	r3, #12
 8007164:	6003      	str	r3, [r0, #0]
 8007166:	e7d3      	b.n	8007110 <_free_r+0x28>
 8007168:	6825      	ldr	r5, [r4, #0]
 800716a:	1961      	adds	r1, r4, r5
 800716c:	428b      	cmp	r3, r1
 800716e:	bf04      	itt	eq
 8007170:	6819      	ldreq	r1, [r3, #0]
 8007172:	685b      	ldreq	r3, [r3, #4]
 8007174:	6063      	str	r3, [r4, #4]
 8007176:	bf04      	itt	eq
 8007178:	1949      	addeq	r1, r1, r5
 800717a:	6021      	streq	r1, [r4, #0]
 800717c:	6054      	str	r4, [r2, #4]
 800717e:	e7c7      	b.n	8007110 <_free_r+0x28>
 8007180:	b003      	add	sp, #12
 8007182:	bd30      	pop	{r4, r5, pc}
 8007184:	2000020c 	.word	0x2000020c

08007188 <_malloc_r>:
 8007188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800718a:	1ccd      	adds	r5, r1, #3
 800718c:	f025 0503 	bic.w	r5, r5, #3
 8007190:	3508      	adds	r5, #8
 8007192:	2d0c      	cmp	r5, #12
 8007194:	bf38      	it	cc
 8007196:	250c      	movcc	r5, #12
 8007198:	2d00      	cmp	r5, #0
 800719a:	4606      	mov	r6, r0
 800719c:	db01      	blt.n	80071a2 <_malloc_r+0x1a>
 800719e:	42a9      	cmp	r1, r5
 80071a0:	d903      	bls.n	80071aa <_malloc_r+0x22>
 80071a2:	230c      	movs	r3, #12
 80071a4:	6033      	str	r3, [r6, #0]
 80071a6:	2000      	movs	r0, #0
 80071a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80071aa:	f000 fa0f 	bl	80075cc <__malloc_lock>
 80071ae:	4921      	ldr	r1, [pc, #132]	; (8007234 <_malloc_r+0xac>)
 80071b0:	680a      	ldr	r2, [r1, #0]
 80071b2:	4614      	mov	r4, r2
 80071b4:	b99c      	cbnz	r4, 80071de <_malloc_r+0x56>
 80071b6:	4f20      	ldr	r7, [pc, #128]	; (8007238 <_malloc_r+0xb0>)
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	b923      	cbnz	r3, 80071c6 <_malloc_r+0x3e>
 80071bc:	4621      	mov	r1, r4
 80071be:	4630      	mov	r0, r6
 80071c0:	f000 f998 	bl	80074f4 <_sbrk_r>
 80071c4:	6038      	str	r0, [r7, #0]
 80071c6:	4629      	mov	r1, r5
 80071c8:	4630      	mov	r0, r6
 80071ca:	f000 f993 	bl	80074f4 <_sbrk_r>
 80071ce:	1c43      	adds	r3, r0, #1
 80071d0:	d123      	bne.n	800721a <_malloc_r+0x92>
 80071d2:	230c      	movs	r3, #12
 80071d4:	6033      	str	r3, [r6, #0]
 80071d6:	4630      	mov	r0, r6
 80071d8:	f000 f9fe 	bl	80075d8 <__malloc_unlock>
 80071dc:	e7e3      	b.n	80071a6 <_malloc_r+0x1e>
 80071de:	6823      	ldr	r3, [r4, #0]
 80071e0:	1b5b      	subs	r3, r3, r5
 80071e2:	d417      	bmi.n	8007214 <_malloc_r+0x8c>
 80071e4:	2b0b      	cmp	r3, #11
 80071e6:	d903      	bls.n	80071f0 <_malloc_r+0x68>
 80071e8:	6023      	str	r3, [r4, #0]
 80071ea:	441c      	add	r4, r3
 80071ec:	6025      	str	r5, [r4, #0]
 80071ee:	e004      	b.n	80071fa <_malloc_r+0x72>
 80071f0:	6863      	ldr	r3, [r4, #4]
 80071f2:	42a2      	cmp	r2, r4
 80071f4:	bf0c      	ite	eq
 80071f6:	600b      	streq	r3, [r1, #0]
 80071f8:	6053      	strne	r3, [r2, #4]
 80071fa:	4630      	mov	r0, r6
 80071fc:	f000 f9ec 	bl	80075d8 <__malloc_unlock>
 8007200:	f104 000b 	add.w	r0, r4, #11
 8007204:	1d23      	adds	r3, r4, #4
 8007206:	f020 0007 	bic.w	r0, r0, #7
 800720a:	1ac2      	subs	r2, r0, r3
 800720c:	d0cc      	beq.n	80071a8 <_malloc_r+0x20>
 800720e:	1a1b      	subs	r3, r3, r0
 8007210:	50a3      	str	r3, [r4, r2]
 8007212:	e7c9      	b.n	80071a8 <_malloc_r+0x20>
 8007214:	4622      	mov	r2, r4
 8007216:	6864      	ldr	r4, [r4, #4]
 8007218:	e7cc      	b.n	80071b4 <_malloc_r+0x2c>
 800721a:	1cc4      	adds	r4, r0, #3
 800721c:	f024 0403 	bic.w	r4, r4, #3
 8007220:	42a0      	cmp	r0, r4
 8007222:	d0e3      	beq.n	80071ec <_malloc_r+0x64>
 8007224:	1a21      	subs	r1, r4, r0
 8007226:	4630      	mov	r0, r6
 8007228:	f000 f964 	bl	80074f4 <_sbrk_r>
 800722c:	3001      	adds	r0, #1
 800722e:	d1dd      	bne.n	80071ec <_malloc_r+0x64>
 8007230:	e7cf      	b.n	80071d2 <_malloc_r+0x4a>
 8007232:	bf00      	nop
 8007234:	2000020c 	.word	0x2000020c
 8007238:	20000210 	.word	0x20000210

0800723c <__ssputs_r>:
 800723c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007240:	688e      	ldr	r6, [r1, #8]
 8007242:	429e      	cmp	r6, r3
 8007244:	4682      	mov	sl, r0
 8007246:	460c      	mov	r4, r1
 8007248:	4690      	mov	r8, r2
 800724a:	461f      	mov	r7, r3
 800724c:	d838      	bhi.n	80072c0 <__ssputs_r+0x84>
 800724e:	898a      	ldrh	r2, [r1, #12]
 8007250:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007254:	d032      	beq.n	80072bc <__ssputs_r+0x80>
 8007256:	6825      	ldr	r5, [r4, #0]
 8007258:	6909      	ldr	r1, [r1, #16]
 800725a:	eba5 0901 	sub.w	r9, r5, r1
 800725e:	6965      	ldr	r5, [r4, #20]
 8007260:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007264:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007268:	3301      	adds	r3, #1
 800726a:	444b      	add	r3, r9
 800726c:	106d      	asrs	r5, r5, #1
 800726e:	429d      	cmp	r5, r3
 8007270:	bf38      	it	cc
 8007272:	461d      	movcc	r5, r3
 8007274:	0553      	lsls	r3, r2, #21
 8007276:	d531      	bpl.n	80072dc <__ssputs_r+0xa0>
 8007278:	4629      	mov	r1, r5
 800727a:	f7ff ff85 	bl	8007188 <_malloc_r>
 800727e:	4606      	mov	r6, r0
 8007280:	b950      	cbnz	r0, 8007298 <__ssputs_r+0x5c>
 8007282:	230c      	movs	r3, #12
 8007284:	f8ca 3000 	str.w	r3, [sl]
 8007288:	89a3      	ldrh	r3, [r4, #12]
 800728a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800728e:	81a3      	strh	r3, [r4, #12]
 8007290:	f04f 30ff 	mov.w	r0, #4294967295
 8007294:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007298:	6921      	ldr	r1, [r4, #16]
 800729a:	464a      	mov	r2, r9
 800729c:	f7ff fb88 	bl	80069b0 <memcpy>
 80072a0:	89a3      	ldrh	r3, [r4, #12]
 80072a2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80072a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072aa:	81a3      	strh	r3, [r4, #12]
 80072ac:	6126      	str	r6, [r4, #16]
 80072ae:	6165      	str	r5, [r4, #20]
 80072b0:	444e      	add	r6, r9
 80072b2:	eba5 0509 	sub.w	r5, r5, r9
 80072b6:	6026      	str	r6, [r4, #0]
 80072b8:	60a5      	str	r5, [r4, #8]
 80072ba:	463e      	mov	r6, r7
 80072bc:	42be      	cmp	r6, r7
 80072be:	d900      	bls.n	80072c2 <__ssputs_r+0x86>
 80072c0:	463e      	mov	r6, r7
 80072c2:	4632      	mov	r2, r6
 80072c4:	6820      	ldr	r0, [r4, #0]
 80072c6:	4641      	mov	r1, r8
 80072c8:	f000 f966 	bl	8007598 <memmove>
 80072cc:	68a3      	ldr	r3, [r4, #8]
 80072ce:	6822      	ldr	r2, [r4, #0]
 80072d0:	1b9b      	subs	r3, r3, r6
 80072d2:	4432      	add	r2, r6
 80072d4:	60a3      	str	r3, [r4, #8]
 80072d6:	6022      	str	r2, [r4, #0]
 80072d8:	2000      	movs	r0, #0
 80072da:	e7db      	b.n	8007294 <__ssputs_r+0x58>
 80072dc:	462a      	mov	r2, r5
 80072de:	f000 f981 	bl	80075e4 <_realloc_r>
 80072e2:	4606      	mov	r6, r0
 80072e4:	2800      	cmp	r0, #0
 80072e6:	d1e1      	bne.n	80072ac <__ssputs_r+0x70>
 80072e8:	6921      	ldr	r1, [r4, #16]
 80072ea:	4650      	mov	r0, sl
 80072ec:	f7ff fefc 	bl	80070e8 <_free_r>
 80072f0:	e7c7      	b.n	8007282 <__ssputs_r+0x46>
	...

080072f4 <_svfiprintf_r>:
 80072f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072f8:	4698      	mov	r8, r3
 80072fa:	898b      	ldrh	r3, [r1, #12]
 80072fc:	061b      	lsls	r3, r3, #24
 80072fe:	b09d      	sub	sp, #116	; 0x74
 8007300:	4607      	mov	r7, r0
 8007302:	460d      	mov	r5, r1
 8007304:	4614      	mov	r4, r2
 8007306:	d50e      	bpl.n	8007326 <_svfiprintf_r+0x32>
 8007308:	690b      	ldr	r3, [r1, #16]
 800730a:	b963      	cbnz	r3, 8007326 <_svfiprintf_r+0x32>
 800730c:	2140      	movs	r1, #64	; 0x40
 800730e:	f7ff ff3b 	bl	8007188 <_malloc_r>
 8007312:	6028      	str	r0, [r5, #0]
 8007314:	6128      	str	r0, [r5, #16]
 8007316:	b920      	cbnz	r0, 8007322 <_svfiprintf_r+0x2e>
 8007318:	230c      	movs	r3, #12
 800731a:	603b      	str	r3, [r7, #0]
 800731c:	f04f 30ff 	mov.w	r0, #4294967295
 8007320:	e0d1      	b.n	80074c6 <_svfiprintf_r+0x1d2>
 8007322:	2340      	movs	r3, #64	; 0x40
 8007324:	616b      	str	r3, [r5, #20]
 8007326:	2300      	movs	r3, #0
 8007328:	9309      	str	r3, [sp, #36]	; 0x24
 800732a:	2320      	movs	r3, #32
 800732c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007330:	f8cd 800c 	str.w	r8, [sp, #12]
 8007334:	2330      	movs	r3, #48	; 0x30
 8007336:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80074e0 <_svfiprintf_r+0x1ec>
 800733a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800733e:	f04f 0901 	mov.w	r9, #1
 8007342:	4623      	mov	r3, r4
 8007344:	469a      	mov	sl, r3
 8007346:	f813 2b01 	ldrb.w	r2, [r3], #1
 800734a:	b10a      	cbz	r2, 8007350 <_svfiprintf_r+0x5c>
 800734c:	2a25      	cmp	r2, #37	; 0x25
 800734e:	d1f9      	bne.n	8007344 <_svfiprintf_r+0x50>
 8007350:	ebba 0b04 	subs.w	fp, sl, r4
 8007354:	d00b      	beq.n	800736e <_svfiprintf_r+0x7a>
 8007356:	465b      	mov	r3, fp
 8007358:	4622      	mov	r2, r4
 800735a:	4629      	mov	r1, r5
 800735c:	4638      	mov	r0, r7
 800735e:	f7ff ff6d 	bl	800723c <__ssputs_r>
 8007362:	3001      	adds	r0, #1
 8007364:	f000 80aa 	beq.w	80074bc <_svfiprintf_r+0x1c8>
 8007368:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800736a:	445a      	add	r2, fp
 800736c:	9209      	str	r2, [sp, #36]	; 0x24
 800736e:	f89a 3000 	ldrb.w	r3, [sl]
 8007372:	2b00      	cmp	r3, #0
 8007374:	f000 80a2 	beq.w	80074bc <_svfiprintf_r+0x1c8>
 8007378:	2300      	movs	r3, #0
 800737a:	f04f 32ff 	mov.w	r2, #4294967295
 800737e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007382:	f10a 0a01 	add.w	sl, sl, #1
 8007386:	9304      	str	r3, [sp, #16]
 8007388:	9307      	str	r3, [sp, #28]
 800738a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800738e:	931a      	str	r3, [sp, #104]	; 0x68
 8007390:	4654      	mov	r4, sl
 8007392:	2205      	movs	r2, #5
 8007394:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007398:	4851      	ldr	r0, [pc, #324]	; (80074e0 <_svfiprintf_r+0x1ec>)
 800739a:	f7f8 ff29 	bl	80001f0 <memchr>
 800739e:	9a04      	ldr	r2, [sp, #16]
 80073a0:	b9d8      	cbnz	r0, 80073da <_svfiprintf_r+0xe6>
 80073a2:	06d0      	lsls	r0, r2, #27
 80073a4:	bf44      	itt	mi
 80073a6:	2320      	movmi	r3, #32
 80073a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80073ac:	0711      	lsls	r1, r2, #28
 80073ae:	bf44      	itt	mi
 80073b0:	232b      	movmi	r3, #43	; 0x2b
 80073b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80073b6:	f89a 3000 	ldrb.w	r3, [sl]
 80073ba:	2b2a      	cmp	r3, #42	; 0x2a
 80073bc:	d015      	beq.n	80073ea <_svfiprintf_r+0xf6>
 80073be:	9a07      	ldr	r2, [sp, #28]
 80073c0:	4654      	mov	r4, sl
 80073c2:	2000      	movs	r0, #0
 80073c4:	f04f 0c0a 	mov.w	ip, #10
 80073c8:	4621      	mov	r1, r4
 80073ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80073ce:	3b30      	subs	r3, #48	; 0x30
 80073d0:	2b09      	cmp	r3, #9
 80073d2:	d94e      	bls.n	8007472 <_svfiprintf_r+0x17e>
 80073d4:	b1b0      	cbz	r0, 8007404 <_svfiprintf_r+0x110>
 80073d6:	9207      	str	r2, [sp, #28]
 80073d8:	e014      	b.n	8007404 <_svfiprintf_r+0x110>
 80073da:	eba0 0308 	sub.w	r3, r0, r8
 80073de:	fa09 f303 	lsl.w	r3, r9, r3
 80073e2:	4313      	orrs	r3, r2
 80073e4:	9304      	str	r3, [sp, #16]
 80073e6:	46a2      	mov	sl, r4
 80073e8:	e7d2      	b.n	8007390 <_svfiprintf_r+0x9c>
 80073ea:	9b03      	ldr	r3, [sp, #12]
 80073ec:	1d19      	adds	r1, r3, #4
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	9103      	str	r1, [sp, #12]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	bfbb      	ittet	lt
 80073f6:	425b      	neglt	r3, r3
 80073f8:	f042 0202 	orrlt.w	r2, r2, #2
 80073fc:	9307      	strge	r3, [sp, #28]
 80073fe:	9307      	strlt	r3, [sp, #28]
 8007400:	bfb8      	it	lt
 8007402:	9204      	strlt	r2, [sp, #16]
 8007404:	7823      	ldrb	r3, [r4, #0]
 8007406:	2b2e      	cmp	r3, #46	; 0x2e
 8007408:	d10c      	bne.n	8007424 <_svfiprintf_r+0x130>
 800740a:	7863      	ldrb	r3, [r4, #1]
 800740c:	2b2a      	cmp	r3, #42	; 0x2a
 800740e:	d135      	bne.n	800747c <_svfiprintf_r+0x188>
 8007410:	9b03      	ldr	r3, [sp, #12]
 8007412:	1d1a      	adds	r2, r3, #4
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	9203      	str	r2, [sp, #12]
 8007418:	2b00      	cmp	r3, #0
 800741a:	bfb8      	it	lt
 800741c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007420:	3402      	adds	r4, #2
 8007422:	9305      	str	r3, [sp, #20]
 8007424:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80074f0 <_svfiprintf_r+0x1fc>
 8007428:	7821      	ldrb	r1, [r4, #0]
 800742a:	2203      	movs	r2, #3
 800742c:	4650      	mov	r0, sl
 800742e:	f7f8 fedf 	bl	80001f0 <memchr>
 8007432:	b140      	cbz	r0, 8007446 <_svfiprintf_r+0x152>
 8007434:	2340      	movs	r3, #64	; 0x40
 8007436:	eba0 000a 	sub.w	r0, r0, sl
 800743a:	fa03 f000 	lsl.w	r0, r3, r0
 800743e:	9b04      	ldr	r3, [sp, #16]
 8007440:	4303      	orrs	r3, r0
 8007442:	3401      	adds	r4, #1
 8007444:	9304      	str	r3, [sp, #16]
 8007446:	f814 1b01 	ldrb.w	r1, [r4], #1
 800744a:	4826      	ldr	r0, [pc, #152]	; (80074e4 <_svfiprintf_r+0x1f0>)
 800744c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007450:	2206      	movs	r2, #6
 8007452:	f7f8 fecd 	bl	80001f0 <memchr>
 8007456:	2800      	cmp	r0, #0
 8007458:	d038      	beq.n	80074cc <_svfiprintf_r+0x1d8>
 800745a:	4b23      	ldr	r3, [pc, #140]	; (80074e8 <_svfiprintf_r+0x1f4>)
 800745c:	bb1b      	cbnz	r3, 80074a6 <_svfiprintf_r+0x1b2>
 800745e:	9b03      	ldr	r3, [sp, #12]
 8007460:	3307      	adds	r3, #7
 8007462:	f023 0307 	bic.w	r3, r3, #7
 8007466:	3308      	adds	r3, #8
 8007468:	9303      	str	r3, [sp, #12]
 800746a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800746c:	4433      	add	r3, r6
 800746e:	9309      	str	r3, [sp, #36]	; 0x24
 8007470:	e767      	b.n	8007342 <_svfiprintf_r+0x4e>
 8007472:	fb0c 3202 	mla	r2, ip, r2, r3
 8007476:	460c      	mov	r4, r1
 8007478:	2001      	movs	r0, #1
 800747a:	e7a5      	b.n	80073c8 <_svfiprintf_r+0xd4>
 800747c:	2300      	movs	r3, #0
 800747e:	3401      	adds	r4, #1
 8007480:	9305      	str	r3, [sp, #20]
 8007482:	4619      	mov	r1, r3
 8007484:	f04f 0c0a 	mov.w	ip, #10
 8007488:	4620      	mov	r0, r4
 800748a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800748e:	3a30      	subs	r2, #48	; 0x30
 8007490:	2a09      	cmp	r2, #9
 8007492:	d903      	bls.n	800749c <_svfiprintf_r+0x1a8>
 8007494:	2b00      	cmp	r3, #0
 8007496:	d0c5      	beq.n	8007424 <_svfiprintf_r+0x130>
 8007498:	9105      	str	r1, [sp, #20]
 800749a:	e7c3      	b.n	8007424 <_svfiprintf_r+0x130>
 800749c:	fb0c 2101 	mla	r1, ip, r1, r2
 80074a0:	4604      	mov	r4, r0
 80074a2:	2301      	movs	r3, #1
 80074a4:	e7f0      	b.n	8007488 <_svfiprintf_r+0x194>
 80074a6:	ab03      	add	r3, sp, #12
 80074a8:	9300      	str	r3, [sp, #0]
 80074aa:	462a      	mov	r2, r5
 80074ac:	4b0f      	ldr	r3, [pc, #60]	; (80074ec <_svfiprintf_r+0x1f8>)
 80074ae:	a904      	add	r1, sp, #16
 80074b0:	4638      	mov	r0, r7
 80074b2:	f7fd fff7 	bl	80054a4 <_printf_float>
 80074b6:	1c42      	adds	r2, r0, #1
 80074b8:	4606      	mov	r6, r0
 80074ba:	d1d6      	bne.n	800746a <_svfiprintf_r+0x176>
 80074bc:	89ab      	ldrh	r3, [r5, #12]
 80074be:	065b      	lsls	r3, r3, #25
 80074c0:	f53f af2c 	bmi.w	800731c <_svfiprintf_r+0x28>
 80074c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80074c6:	b01d      	add	sp, #116	; 0x74
 80074c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074cc:	ab03      	add	r3, sp, #12
 80074ce:	9300      	str	r3, [sp, #0]
 80074d0:	462a      	mov	r2, r5
 80074d2:	4b06      	ldr	r3, [pc, #24]	; (80074ec <_svfiprintf_r+0x1f8>)
 80074d4:	a904      	add	r1, sp, #16
 80074d6:	4638      	mov	r0, r7
 80074d8:	f7fe fa88 	bl	80059ec <_printf_i>
 80074dc:	e7eb      	b.n	80074b6 <_svfiprintf_r+0x1c2>
 80074de:	bf00      	nop
 80074e0:	0800870c 	.word	0x0800870c
 80074e4:	08008716 	.word	0x08008716
 80074e8:	080054a5 	.word	0x080054a5
 80074ec:	0800723d 	.word	0x0800723d
 80074f0:	08008712 	.word	0x08008712

080074f4 <_sbrk_r>:
 80074f4:	b538      	push	{r3, r4, r5, lr}
 80074f6:	4d06      	ldr	r5, [pc, #24]	; (8007510 <_sbrk_r+0x1c>)
 80074f8:	2300      	movs	r3, #0
 80074fa:	4604      	mov	r4, r0
 80074fc:	4608      	mov	r0, r1
 80074fe:	602b      	str	r3, [r5, #0]
 8007500:	f7fd fdf0 	bl	80050e4 <_sbrk>
 8007504:	1c43      	adds	r3, r0, #1
 8007506:	d102      	bne.n	800750e <_sbrk_r+0x1a>
 8007508:	682b      	ldr	r3, [r5, #0]
 800750a:	b103      	cbz	r3, 800750e <_sbrk_r+0x1a>
 800750c:	6023      	str	r3, [r4, #0]
 800750e:	bd38      	pop	{r3, r4, r5, pc}
 8007510:	20000308 	.word	0x20000308

08007514 <__assert_func>:
 8007514:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007516:	4614      	mov	r4, r2
 8007518:	461a      	mov	r2, r3
 800751a:	4b09      	ldr	r3, [pc, #36]	; (8007540 <__assert_func+0x2c>)
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	4605      	mov	r5, r0
 8007520:	68d8      	ldr	r0, [r3, #12]
 8007522:	b14c      	cbz	r4, 8007538 <__assert_func+0x24>
 8007524:	4b07      	ldr	r3, [pc, #28]	; (8007544 <__assert_func+0x30>)
 8007526:	9100      	str	r1, [sp, #0]
 8007528:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800752c:	4906      	ldr	r1, [pc, #24]	; (8007548 <__assert_func+0x34>)
 800752e:	462b      	mov	r3, r5
 8007530:	f000 f80e 	bl	8007550 <fiprintf>
 8007534:	f000 faa4 	bl	8007a80 <abort>
 8007538:	4b04      	ldr	r3, [pc, #16]	; (800754c <__assert_func+0x38>)
 800753a:	461c      	mov	r4, r3
 800753c:	e7f3      	b.n	8007526 <__assert_func+0x12>
 800753e:	bf00      	nop
 8007540:	2000000c 	.word	0x2000000c
 8007544:	0800871d 	.word	0x0800871d
 8007548:	0800872a 	.word	0x0800872a
 800754c:	08008758 	.word	0x08008758

08007550 <fiprintf>:
 8007550:	b40e      	push	{r1, r2, r3}
 8007552:	b503      	push	{r0, r1, lr}
 8007554:	4601      	mov	r1, r0
 8007556:	ab03      	add	r3, sp, #12
 8007558:	4805      	ldr	r0, [pc, #20]	; (8007570 <fiprintf+0x20>)
 800755a:	f853 2b04 	ldr.w	r2, [r3], #4
 800755e:	6800      	ldr	r0, [r0, #0]
 8007560:	9301      	str	r3, [sp, #4]
 8007562:	f000 f88f 	bl	8007684 <_vfiprintf_r>
 8007566:	b002      	add	sp, #8
 8007568:	f85d eb04 	ldr.w	lr, [sp], #4
 800756c:	b003      	add	sp, #12
 800756e:	4770      	bx	lr
 8007570:	2000000c 	.word	0x2000000c

08007574 <__ascii_mbtowc>:
 8007574:	b082      	sub	sp, #8
 8007576:	b901      	cbnz	r1, 800757a <__ascii_mbtowc+0x6>
 8007578:	a901      	add	r1, sp, #4
 800757a:	b142      	cbz	r2, 800758e <__ascii_mbtowc+0x1a>
 800757c:	b14b      	cbz	r3, 8007592 <__ascii_mbtowc+0x1e>
 800757e:	7813      	ldrb	r3, [r2, #0]
 8007580:	600b      	str	r3, [r1, #0]
 8007582:	7812      	ldrb	r2, [r2, #0]
 8007584:	1e10      	subs	r0, r2, #0
 8007586:	bf18      	it	ne
 8007588:	2001      	movne	r0, #1
 800758a:	b002      	add	sp, #8
 800758c:	4770      	bx	lr
 800758e:	4610      	mov	r0, r2
 8007590:	e7fb      	b.n	800758a <__ascii_mbtowc+0x16>
 8007592:	f06f 0001 	mvn.w	r0, #1
 8007596:	e7f8      	b.n	800758a <__ascii_mbtowc+0x16>

08007598 <memmove>:
 8007598:	4288      	cmp	r0, r1
 800759a:	b510      	push	{r4, lr}
 800759c:	eb01 0402 	add.w	r4, r1, r2
 80075a0:	d902      	bls.n	80075a8 <memmove+0x10>
 80075a2:	4284      	cmp	r4, r0
 80075a4:	4623      	mov	r3, r4
 80075a6:	d807      	bhi.n	80075b8 <memmove+0x20>
 80075a8:	1e43      	subs	r3, r0, #1
 80075aa:	42a1      	cmp	r1, r4
 80075ac:	d008      	beq.n	80075c0 <memmove+0x28>
 80075ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80075b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80075b6:	e7f8      	b.n	80075aa <memmove+0x12>
 80075b8:	4402      	add	r2, r0
 80075ba:	4601      	mov	r1, r0
 80075bc:	428a      	cmp	r2, r1
 80075be:	d100      	bne.n	80075c2 <memmove+0x2a>
 80075c0:	bd10      	pop	{r4, pc}
 80075c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80075c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80075ca:	e7f7      	b.n	80075bc <memmove+0x24>

080075cc <__malloc_lock>:
 80075cc:	4801      	ldr	r0, [pc, #4]	; (80075d4 <__malloc_lock+0x8>)
 80075ce:	f000 bc17 	b.w	8007e00 <__retarget_lock_acquire_recursive>
 80075d2:	bf00      	nop
 80075d4:	20000310 	.word	0x20000310

080075d8 <__malloc_unlock>:
 80075d8:	4801      	ldr	r0, [pc, #4]	; (80075e0 <__malloc_unlock+0x8>)
 80075da:	f000 bc12 	b.w	8007e02 <__retarget_lock_release_recursive>
 80075de:	bf00      	nop
 80075e0:	20000310 	.word	0x20000310

080075e4 <_realloc_r>:
 80075e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075e6:	4607      	mov	r7, r0
 80075e8:	4614      	mov	r4, r2
 80075ea:	460e      	mov	r6, r1
 80075ec:	b921      	cbnz	r1, 80075f8 <_realloc_r+0x14>
 80075ee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80075f2:	4611      	mov	r1, r2
 80075f4:	f7ff bdc8 	b.w	8007188 <_malloc_r>
 80075f8:	b922      	cbnz	r2, 8007604 <_realloc_r+0x20>
 80075fa:	f7ff fd75 	bl	80070e8 <_free_r>
 80075fe:	4625      	mov	r5, r4
 8007600:	4628      	mov	r0, r5
 8007602:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007604:	f000 fc62 	bl	8007ecc <_malloc_usable_size_r>
 8007608:	42a0      	cmp	r0, r4
 800760a:	d20f      	bcs.n	800762c <_realloc_r+0x48>
 800760c:	4621      	mov	r1, r4
 800760e:	4638      	mov	r0, r7
 8007610:	f7ff fdba 	bl	8007188 <_malloc_r>
 8007614:	4605      	mov	r5, r0
 8007616:	2800      	cmp	r0, #0
 8007618:	d0f2      	beq.n	8007600 <_realloc_r+0x1c>
 800761a:	4631      	mov	r1, r6
 800761c:	4622      	mov	r2, r4
 800761e:	f7ff f9c7 	bl	80069b0 <memcpy>
 8007622:	4631      	mov	r1, r6
 8007624:	4638      	mov	r0, r7
 8007626:	f7ff fd5f 	bl	80070e8 <_free_r>
 800762a:	e7e9      	b.n	8007600 <_realloc_r+0x1c>
 800762c:	4635      	mov	r5, r6
 800762e:	e7e7      	b.n	8007600 <_realloc_r+0x1c>

08007630 <__sfputc_r>:
 8007630:	6893      	ldr	r3, [r2, #8]
 8007632:	3b01      	subs	r3, #1
 8007634:	2b00      	cmp	r3, #0
 8007636:	b410      	push	{r4}
 8007638:	6093      	str	r3, [r2, #8]
 800763a:	da08      	bge.n	800764e <__sfputc_r+0x1e>
 800763c:	6994      	ldr	r4, [r2, #24]
 800763e:	42a3      	cmp	r3, r4
 8007640:	db01      	blt.n	8007646 <__sfputc_r+0x16>
 8007642:	290a      	cmp	r1, #10
 8007644:	d103      	bne.n	800764e <__sfputc_r+0x1e>
 8007646:	f85d 4b04 	ldr.w	r4, [sp], #4
 800764a:	f000 b94b 	b.w	80078e4 <__swbuf_r>
 800764e:	6813      	ldr	r3, [r2, #0]
 8007650:	1c58      	adds	r0, r3, #1
 8007652:	6010      	str	r0, [r2, #0]
 8007654:	7019      	strb	r1, [r3, #0]
 8007656:	4608      	mov	r0, r1
 8007658:	f85d 4b04 	ldr.w	r4, [sp], #4
 800765c:	4770      	bx	lr

0800765e <__sfputs_r>:
 800765e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007660:	4606      	mov	r6, r0
 8007662:	460f      	mov	r7, r1
 8007664:	4614      	mov	r4, r2
 8007666:	18d5      	adds	r5, r2, r3
 8007668:	42ac      	cmp	r4, r5
 800766a:	d101      	bne.n	8007670 <__sfputs_r+0x12>
 800766c:	2000      	movs	r0, #0
 800766e:	e007      	b.n	8007680 <__sfputs_r+0x22>
 8007670:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007674:	463a      	mov	r2, r7
 8007676:	4630      	mov	r0, r6
 8007678:	f7ff ffda 	bl	8007630 <__sfputc_r>
 800767c:	1c43      	adds	r3, r0, #1
 800767e:	d1f3      	bne.n	8007668 <__sfputs_r+0xa>
 8007680:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007684 <_vfiprintf_r>:
 8007684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007688:	460d      	mov	r5, r1
 800768a:	b09d      	sub	sp, #116	; 0x74
 800768c:	4614      	mov	r4, r2
 800768e:	4698      	mov	r8, r3
 8007690:	4606      	mov	r6, r0
 8007692:	b118      	cbz	r0, 800769c <_vfiprintf_r+0x18>
 8007694:	6983      	ldr	r3, [r0, #24]
 8007696:	b90b      	cbnz	r3, 800769c <_vfiprintf_r+0x18>
 8007698:	f000 fb14 	bl	8007cc4 <__sinit>
 800769c:	4b89      	ldr	r3, [pc, #548]	; (80078c4 <_vfiprintf_r+0x240>)
 800769e:	429d      	cmp	r5, r3
 80076a0:	d11b      	bne.n	80076da <_vfiprintf_r+0x56>
 80076a2:	6875      	ldr	r5, [r6, #4]
 80076a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80076a6:	07d9      	lsls	r1, r3, #31
 80076a8:	d405      	bmi.n	80076b6 <_vfiprintf_r+0x32>
 80076aa:	89ab      	ldrh	r3, [r5, #12]
 80076ac:	059a      	lsls	r2, r3, #22
 80076ae:	d402      	bmi.n	80076b6 <_vfiprintf_r+0x32>
 80076b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80076b2:	f000 fba5 	bl	8007e00 <__retarget_lock_acquire_recursive>
 80076b6:	89ab      	ldrh	r3, [r5, #12]
 80076b8:	071b      	lsls	r3, r3, #28
 80076ba:	d501      	bpl.n	80076c0 <_vfiprintf_r+0x3c>
 80076bc:	692b      	ldr	r3, [r5, #16]
 80076be:	b9eb      	cbnz	r3, 80076fc <_vfiprintf_r+0x78>
 80076c0:	4629      	mov	r1, r5
 80076c2:	4630      	mov	r0, r6
 80076c4:	f000 f96e 	bl	80079a4 <__swsetup_r>
 80076c8:	b1c0      	cbz	r0, 80076fc <_vfiprintf_r+0x78>
 80076ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80076cc:	07dc      	lsls	r4, r3, #31
 80076ce:	d50e      	bpl.n	80076ee <_vfiprintf_r+0x6a>
 80076d0:	f04f 30ff 	mov.w	r0, #4294967295
 80076d4:	b01d      	add	sp, #116	; 0x74
 80076d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076da:	4b7b      	ldr	r3, [pc, #492]	; (80078c8 <_vfiprintf_r+0x244>)
 80076dc:	429d      	cmp	r5, r3
 80076de:	d101      	bne.n	80076e4 <_vfiprintf_r+0x60>
 80076e0:	68b5      	ldr	r5, [r6, #8]
 80076e2:	e7df      	b.n	80076a4 <_vfiprintf_r+0x20>
 80076e4:	4b79      	ldr	r3, [pc, #484]	; (80078cc <_vfiprintf_r+0x248>)
 80076e6:	429d      	cmp	r5, r3
 80076e8:	bf08      	it	eq
 80076ea:	68f5      	ldreq	r5, [r6, #12]
 80076ec:	e7da      	b.n	80076a4 <_vfiprintf_r+0x20>
 80076ee:	89ab      	ldrh	r3, [r5, #12]
 80076f0:	0598      	lsls	r0, r3, #22
 80076f2:	d4ed      	bmi.n	80076d0 <_vfiprintf_r+0x4c>
 80076f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80076f6:	f000 fb84 	bl	8007e02 <__retarget_lock_release_recursive>
 80076fa:	e7e9      	b.n	80076d0 <_vfiprintf_r+0x4c>
 80076fc:	2300      	movs	r3, #0
 80076fe:	9309      	str	r3, [sp, #36]	; 0x24
 8007700:	2320      	movs	r3, #32
 8007702:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007706:	f8cd 800c 	str.w	r8, [sp, #12]
 800770a:	2330      	movs	r3, #48	; 0x30
 800770c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80078d0 <_vfiprintf_r+0x24c>
 8007710:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007714:	f04f 0901 	mov.w	r9, #1
 8007718:	4623      	mov	r3, r4
 800771a:	469a      	mov	sl, r3
 800771c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007720:	b10a      	cbz	r2, 8007726 <_vfiprintf_r+0xa2>
 8007722:	2a25      	cmp	r2, #37	; 0x25
 8007724:	d1f9      	bne.n	800771a <_vfiprintf_r+0x96>
 8007726:	ebba 0b04 	subs.w	fp, sl, r4
 800772a:	d00b      	beq.n	8007744 <_vfiprintf_r+0xc0>
 800772c:	465b      	mov	r3, fp
 800772e:	4622      	mov	r2, r4
 8007730:	4629      	mov	r1, r5
 8007732:	4630      	mov	r0, r6
 8007734:	f7ff ff93 	bl	800765e <__sfputs_r>
 8007738:	3001      	adds	r0, #1
 800773a:	f000 80aa 	beq.w	8007892 <_vfiprintf_r+0x20e>
 800773e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007740:	445a      	add	r2, fp
 8007742:	9209      	str	r2, [sp, #36]	; 0x24
 8007744:	f89a 3000 	ldrb.w	r3, [sl]
 8007748:	2b00      	cmp	r3, #0
 800774a:	f000 80a2 	beq.w	8007892 <_vfiprintf_r+0x20e>
 800774e:	2300      	movs	r3, #0
 8007750:	f04f 32ff 	mov.w	r2, #4294967295
 8007754:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007758:	f10a 0a01 	add.w	sl, sl, #1
 800775c:	9304      	str	r3, [sp, #16]
 800775e:	9307      	str	r3, [sp, #28]
 8007760:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007764:	931a      	str	r3, [sp, #104]	; 0x68
 8007766:	4654      	mov	r4, sl
 8007768:	2205      	movs	r2, #5
 800776a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800776e:	4858      	ldr	r0, [pc, #352]	; (80078d0 <_vfiprintf_r+0x24c>)
 8007770:	f7f8 fd3e 	bl	80001f0 <memchr>
 8007774:	9a04      	ldr	r2, [sp, #16]
 8007776:	b9d8      	cbnz	r0, 80077b0 <_vfiprintf_r+0x12c>
 8007778:	06d1      	lsls	r1, r2, #27
 800777a:	bf44      	itt	mi
 800777c:	2320      	movmi	r3, #32
 800777e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007782:	0713      	lsls	r3, r2, #28
 8007784:	bf44      	itt	mi
 8007786:	232b      	movmi	r3, #43	; 0x2b
 8007788:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800778c:	f89a 3000 	ldrb.w	r3, [sl]
 8007790:	2b2a      	cmp	r3, #42	; 0x2a
 8007792:	d015      	beq.n	80077c0 <_vfiprintf_r+0x13c>
 8007794:	9a07      	ldr	r2, [sp, #28]
 8007796:	4654      	mov	r4, sl
 8007798:	2000      	movs	r0, #0
 800779a:	f04f 0c0a 	mov.w	ip, #10
 800779e:	4621      	mov	r1, r4
 80077a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80077a4:	3b30      	subs	r3, #48	; 0x30
 80077a6:	2b09      	cmp	r3, #9
 80077a8:	d94e      	bls.n	8007848 <_vfiprintf_r+0x1c4>
 80077aa:	b1b0      	cbz	r0, 80077da <_vfiprintf_r+0x156>
 80077ac:	9207      	str	r2, [sp, #28]
 80077ae:	e014      	b.n	80077da <_vfiprintf_r+0x156>
 80077b0:	eba0 0308 	sub.w	r3, r0, r8
 80077b4:	fa09 f303 	lsl.w	r3, r9, r3
 80077b8:	4313      	orrs	r3, r2
 80077ba:	9304      	str	r3, [sp, #16]
 80077bc:	46a2      	mov	sl, r4
 80077be:	e7d2      	b.n	8007766 <_vfiprintf_r+0xe2>
 80077c0:	9b03      	ldr	r3, [sp, #12]
 80077c2:	1d19      	adds	r1, r3, #4
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	9103      	str	r1, [sp, #12]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	bfbb      	ittet	lt
 80077cc:	425b      	neglt	r3, r3
 80077ce:	f042 0202 	orrlt.w	r2, r2, #2
 80077d2:	9307      	strge	r3, [sp, #28]
 80077d4:	9307      	strlt	r3, [sp, #28]
 80077d6:	bfb8      	it	lt
 80077d8:	9204      	strlt	r2, [sp, #16]
 80077da:	7823      	ldrb	r3, [r4, #0]
 80077dc:	2b2e      	cmp	r3, #46	; 0x2e
 80077de:	d10c      	bne.n	80077fa <_vfiprintf_r+0x176>
 80077e0:	7863      	ldrb	r3, [r4, #1]
 80077e2:	2b2a      	cmp	r3, #42	; 0x2a
 80077e4:	d135      	bne.n	8007852 <_vfiprintf_r+0x1ce>
 80077e6:	9b03      	ldr	r3, [sp, #12]
 80077e8:	1d1a      	adds	r2, r3, #4
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	9203      	str	r2, [sp, #12]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	bfb8      	it	lt
 80077f2:	f04f 33ff 	movlt.w	r3, #4294967295
 80077f6:	3402      	adds	r4, #2
 80077f8:	9305      	str	r3, [sp, #20]
 80077fa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80078e0 <_vfiprintf_r+0x25c>
 80077fe:	7821      	ldrb	r1, [r4, #0]
 8007800:	2203      	movs	r2, #3
 8007802:	4650      	mov	r0, sl
 8007804:	f7f8 fcf4 	bl	80001f0 <memchr>
 8007808:	b140      	cbz	r0, 800781c <_vfiprintf_r+0x198>
 800780a:	2340      	movs	r3, #64	; 0x40
 800780c:	eba0 000a 	sub.w	r0, r0, sl
 8007810:	fa03 f000 	lsl.w	r0, r3, r0
 8007814:	9b04      	ldr	r3, [sp, #16]
 8007816:	4303      	orrs	r3, r0
 8007818:	3401      	adds	r4, #1
 800781a:	9304      	str	r3, [sp, #16]
 800781c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007820:	482c      	ldr	r0, [pc, #176]	; (80078d4 <_vfiprintf_r+0x250>)
 8007822:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007826:	2206      	movs	r2, #6
 8007828:	f7f8 fce2 	bl	80001f0 <memchr>
 800782c:	2800      	cmp	r0, #0
 800782e:	d03f      	beq.n	80078b0 <_vfiprintf_r+0x22c>
 8007830:	4b29      	ldr	r3, [pc, #164]	; (80078d8 <_vfiprintf_r+0x254>)
 8007832:	bb1b      	cbnz	r3, 800787c <_vfiprintf_r+0x1f8>
 8007834:	9b03      	ldr	r3, [sp, #12]
 8007836:	3307      	adds	r3, #7
 8007838:	f023 0307 	bic.w	r3, r3, #7
 800783c:	3308      	adds	r3, #8
 800783e:	9303      	str	r3, [sp, #12]
 8007840:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007842:	443b      	add	r3, r7
 8007844:	9309      	str	r3, [sp, #36]	; 0x24
 8007846:	e767      	b.n	8007718 <_vfiprintf_r+0x94>
 8007848:	fb0c 3202 	mla	r2, ip, r2, r3
 800784c:	460c      	mov	r4, r1
 800784e:	2001      	movs	r0, #1
 8007850:	e7a5      	b.n	800779e <_vfiprintf_r+0x11a>
 8007852:	2300      	movs	r3, #0
 8007854:	3401      	adds	r4, #1
 8007856:	9305      	str	r3, [sp, #20]
 8007858:	4619      	mov	r1, r3
 800785a:	f04f 0c0a 	mov.w	ip, #10
 800785e:	4620      	mov	r0, r4
 8007860:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007864:	3a30      	subs	r2, #48	; 0x30
 8007866:	2a09      	cmp	r2, #9
 8007868:	d903      	bls.n	8007872 <_vfiprintf_r+0x1ee>
 800786a:	2b00      	cmp	r3, #0
 800786c:	d0c5      	beq.n	80077fa <_vfiprintf_r+0x176>
 800786e:	9105      	str	r1, [sp, #20]
 8007870:	e7c3      	b.n	80077fa <_vfiprintf_r+0x176>
 8007872:	fb0c 2101 	mla	r1, ip, r1, r2
 8007876:	4604      	mov	r4, r0
 8007878:	2301      	movs	r3, #1
 800787a:	e7f0      	b.n	800785e <_vfiprintf_r+0x1da>
 800787c:	ab03      	add	r3, sp, #12
 800787e:	9300      	str	r3, [sp, #0]
 8007880:	462a      	mov	r2, r5
 8007882:	4b16      	ldr	r3, [pc, #88]	; (80078dc <_vfiprintf_r+0x258>)
 8007884:	a904      	add	r1, sp, #16
 8007886:	4630      	mov	r0, r6
 8007888:	f7fd fe0c 	bl	80054a4 <_printf_float>
 800788c:	4607      	mov	r7, r0
 800788e:	1c78      	adds	r0, r7, #1
 8007890:	d1d6      	bne.n	8007840 <_vfiprintf_r+0x1bc>
 8007892:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007894:	07d9      	lsls	r1, r3, #31
 8007896:	d405      	bmi.n	80078a4 <_vfiprintf_r+0x220>
 8007898:	89ab      	ldrh	r3, [r5, #12]
 800789a:	059a      	lsls	r2, r3, #22
 800789c:	d402      	bmi.n	80078a4 <_vfiprintf_r+0x220>
 800789e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80078a0:	f000 faaf 	bl	8007e02 <__retarget_lock_release_recursive>
 80078a4:	89ab      	ldrh	r3, [r5, #12]
 80078a6:	065b      	lsls	r3, r3, #25
 80078a8:	f53f af12 	bmi.w	80076d0 <_vfiprintf_r+0x4c>
 80078ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80078ae:	e711      	b.n	80076d4 <_vfiprintf_r+0x50>
 80078b0:	ab03      	add	r3, sp, #12
 80078b2:	9300      	str	r3, [sp, #0]
 80078b4:	462a      	mov	r2, r5
 80078b6:	4b09      	ldr	r3, [pc, #36]	; (80078dc <_vfiprintf_r+0x258>)
 80078b8:	a904      	add	r1, sp, #16
 80078ba:	4630      	mov	r0, r6
 80078bc:	f7fe f896 	bl	80059ec <_printf_i>
 80078c0:	e7e4      	b.n	800788c <_vfiprintf_r+0x208>
 80078c2:	bf00      	nop
 80078c4:	08008884 	.word	0x08008884
 80078c8:	080088a4 	.word	0x080088a4
 80078cc:	08008864 	.word	0x08008864
 80078d0:	0800870c 	.word	0x0800870c
 80078d4:	08008716 	.word	0x08008716
 80078d8:	080054a5 	.word	0x080054a5
 80078dc:	0800765f 	.word	0x0800765f
 80078e0:	08008712 	.word	0x08008712

080078e4 <__swbuf_r>:
 80078e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078e6:	460e      	mov	r6, r1
 80078e8:	4614      	mov	r4, r2
 80078ea:	4605      	mov	r5, r0
 80078ec:	b118      	cbz	r0, 80078f6 <__swbuf_r+0x12>
 80078ee:	6983      	ldr	r3, [r0, #24]
 80078f0:	b90b      	cbnz	r3, 80078f6 <__swbuf_r+0x12>
 80078f2:	f000 f9e7 	bl	8007cc4 <__sinit>
 80078f6:	4b21      	ldr	r3, [pc, #132]	; (800797c <__swbuf_r+0x98>)
 80078f8:	429c      	cmp	r4, r3
 80078fa:	d12b      	bne.n	8007954 <__swbuf_r+0x70>
 80078fc:	686c      	ldr	r4, [r5, #4]
 80078fe:	69a3      	ldr	r3, [r4, #24]
 8007900:	60a3      	str	r3, [r4, #8]
 8007902:	89a3      	ldrh	r3, [r4, #12]
 8007904:	071a      	lsls	r2, r3, #28
 8007906:	d52f      	bpl.n	8007968 <__swbuf_r+0x84>
 8007908:	6923      	ldr	r3, [r4, #16]
 800790a:	b36b      	cbz	r3, 8007968 <__swbuf_r+0x84>
 800790c:	6923      	ldr	r3, [r4, #16]
 800790e:	6820      	ldr	r0, [r4, #0]
 8007910:	1ac0      	subs	r0, r0, r3
 8007912:	6963      	ldr	r3, [r4, #20]
 8007914:	b2f6      	uxtb	r6, r6
 8007916:	4283      	cmp	r3, r0
 8007918:	4637      	mov	r7, r6
 800791a:	dc04      	bgt.n	8007926 <__swbuf_r+0x42>
 800791c:	4621      	mov	r1, r4
 800791e:	4628      	mov	r0, r5
 8007920:	f000 f93c 	bl	8007b9c <_fflush_r>
 8007924:	bb30      	cbnz	r0, 8007974 <__swbuf_r+0x90>
 8007926:	68a3      	ldr	r3, [r4, #8]
 8007928:	3b01      	subs	r3, #1
 800792a:	60a3      	str	r3, [r4, #8]
 800792c:	6823      	ldr	r3, [r4, #0]
 800792e:	1c5a      	adds	r2, r3, #1
 8007930:	6022      	str	r2, [r4, #0]
 8007932:	701e      	strb	r6, [r3, #0]
 8007934:	6963      	ldr	r3, [r4, #20]
 8007936:	3001      	adds	r0, #1
 8007938:	4283      	cmp	r3, r0
 800793a:	d004      	beq.n	8007946 <__swbuf_r+0x62>
 800793c:	89a3      	ldrh	r3, [r4, #12]
 800793e:	07db      	lsls	r3, r3, #31
 8007940:	d506      	bpl.n	8007950 <__swbuf_r+0x6c>
 8007942:	2e0a      	cmp	r6, #10
 8007944:	d104      	bne.n	8007950 <__swbuf_r+0x6c>
 8007946:	4621      	mov	r1, r4
 8007948:	4628      	mov	r0, r5
 800794a:	f000 f927 	bl	8007b9c <_fflush_r>
 800794e:	b988      	cbnz	r0, 8007974 <__swbuf_r+0x90>
 8007950:	4638      	mov	r0, r7
 8007952:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007954:	4b0a      	ldr	r3, [pc, #40]	; (8007980 <__swbuf_r+0x9c>)
 8007956:	429c      	cmp	r4, r3
 8007958:	d101      	bne.n	800795e <__swbuf_r+0x7a>
 800795a:	68ac      	ldr	r4, [r5, #8]
 800795c:	e7cf      	b.n	80078fe <__swbuf_r+0x1a>
 800795e:	4b09      	ldr	r3, [pc, #36]	; (8007984 <__swbuf_r+0xa0>)
 8007960:	429c      	cmp	r4, r3
 8007962:	bf08      	it	eq
 8007964:	68ec      	ldreq	r4, [r5, #12]
 8007966:	e7ca      	b.n	80078fe <__swbuf_r+0x1a>
 8007968:	4621      	mov	r1, r4
 800796a:	4628      	mov	r0, r5
 800796c:	f000 f81a 	bl	80079a4 <__swsetup_r>
 8007970:	2800      	cmp	r0, #0
 8007972:	d0cb      	beq.n	800790c <__swbuf_r+0x28>
 8007974:	f04f 37ff 	mov.w	r7, #4294967295
 8007978:	e7ea      	b.n	8007950 <__swbuf_r+0x6c>
 800797a:	bf00      	nop
 800797c:	08008884 	.word	0x08008884
 8007980:	080088a4 	.word	0x080088a4
 8007984:	08008864 	.word	0x08008864

08007988 <__ascii_wctomb>:
 8007988:	b149      	cbz	r1, 800799e <__ascii_wctomb+0x16>
 800798a:	2aff      	cmp	r2, #255	; 0xff
 800798c:	bf85      	ittet	hi
 800798e:	238a      	movhi	r3, #138	; 0x8a
 8007990:	6003      	strhi	r3, [r0, #0]
 8007992:	700a      	strbls	r2, [r1, #0]
 8007994:	f04f 30ff 	movhi.w	r0, #4294967295
 8007998:	bf98      	it	ls
 800799a:	2001      	movls	r0, #1
 800799c:	4770      	bx	lr
 800799e:	4608      	mov	r0, r1
 80079a0:	4770      	bx	lr
	...

080079a4 <__swsetup_r>:
 80079a4:	4b32      	ldr	r3, [pc, #200]	; (8007a70 <__swsetup_r+0xcc>)
 80079a6:	b570      	push	{r4, r5, r6, lr}
 80079a8:	681d      	ldr	r5, [r3, #0]
 80079aa:	4606      	mov	r6, r0
 80079ac:	460c      	mov	r4, r1
 80079ae:	b125      	cbz	r5, 80079ba <__swsetup_r+0x16>
 80079b0:	69ab      	ldr	r3, [r5, #24]
 80079b2:	b913      	cbnz	r3, 80079ba <__swsetup_r+0x16>
 80079b4:	4628      	mov	r0, r5
 80079b6:	f000 f985 	bl	8007cc4 <__sinit>
 80079ba:	4b2e      	ldr	r3, [pc, #184]	; (8007a74 <__swsetup_r+0xd0>)
 80079bc:	429c      	cmp	r4, r3
 80079be:	d10f      	bne.n	80079e0 <__swsetup_r+0x3c>
 80079c0:	686c      	ldr	r4, [r5, #4]
 80079c2:	89a3      	ldrh	r3, [r4, #12]
 80079c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80079c8:	0719      	lsls	r1, r3, #28
 80079ca:	d42c      	bmi.n	8007a26 <__swsetup_r+0x82>
 80079cc:	06dd      	lsls	r5, r3, #27
 80079ce:	d411      	bmi.n	80079f4 <__swsetup_r+0x50>
 80079d0:	2309      	movs	r3, #9
 80079d2:	6033      	str	r3, [r6, #0]
 80079d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80079d8:	81a3      	strh	r3, [r4, #12]
 80079da:	f04f 30ff 	mov.w	r0, #4294967295
 80079de:	e03e      	b.n	8007a5e <__swsetup_r+0xba>
 80079e0:	4b25      	ldr	r3, [pc, #148]	; (8007a78 <__swsetup_r+0xd4>)
 80079e2:	429c      	cmp	r4, r3
 80079e4:	d101      	bne.n	80079ea <__swsetup_r+0x46>
 80079e6:	68ac      	ldr	r4, [r5, #8]
 80079e8:	e7eb      	b.n	80079c2 <__swsetup_r+0x1e>
 80079ea:	4b24      	ldr	r3, [pc, #144]	; (8007a7c <__swsetup_r+0xd8>)
 80079ec:	429c      	cmp	r4, r3
 80079ee:	bf08      	it	eq
 80079f0:	68ec      	ldreq	r4, [r5, #12]
 80079f2:	e7e6      	b.n	80079c2 <__swsetup_r+0x1e>
 80079f4:	0758      	lsls	r0, r3, #29
 80079f6:	d512      	bpl.n	8007a1e <__swsetup_r+0x7a>
 80079f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80079fa:	b141      	cbz	r1, 8007a0e <__swsetup_r+0x6a>
 80079fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007a00:	4299      	cmp	r1, r3
 8007a02:	d002      	beq.n	8007a0a <__swsetup_r+0x66>
 8007a04:	4630      	mov	r0, r6
 8007a06:	f7ff fb6f 	bl	80070e8 <_free_r>
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	6363      	str	r3, [r4, #52]	; 0x34
 8007a0e:	89a3      	ldrh	r3, [r4, #12]
 8007a10:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007a14:	81a3      	strh	r3, [r4, #12]
 8007a16:	2300      	movs	r3, #0
 8007a18:	6063      	str	r3, [r4, #4]
 8007a1a:	6923      	ldr	r3, [r4, #16]
 8007a1c:	6023      	str	r3, [r4, #0]
 8007a1e:	89a3      	ldrh	r3, [r4, #12]
 8007a20:	f043 0308 	orr.w	r3, r3, #8
 8007a24:	81a3      	strh	r3, [r4, #12]
 8007a26:	6923      	ldr	r3, [r4, #16]
 8007a28:	b94b      	cbnz	r3, 8007a3e <__swsetup_r+0x9a>
 8007a2a:	89a3      	ldrh	r3, [r4, #12]
 8007a2c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007a30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a34:	d003      	beq.n	8007a3e <__swsetup_r+0x9a>
 8007a36:	4621      	mov	r1, r4
 8007a38:	4630      	mov	r0, r6
 8007a3a:	f000 fa07 	bl	8007e4c <__smakebuf_r>
 8007a3e:	89a0      	ldrh	r0, [r4, #12]
 8007a40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007a44:	f010 0301 	ands.w	r3, r0, #1
 8007a48:	d00a      	beq.n	8007a60 <__swsetup_r+0xbc>
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	60a3      	str	r3, [r4, #8]
 8007a4e:	6963      	ldr	r3, [r4, #20]
 8007a50:	425b      	negs	r3, r3
 8007a52:	61a3      	str	r3, [r4, #24]
 8007a54:	6923      	ldr	r3, [r4, #16]
 8007a56:	b943      	cbnz	r3, 8007a6a <__swsetup_r+0xc6>
 8007a58:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007a5c:	d1ba      	bne.n	80079d4 <__swsetup_r+0x30>
 8007a5e:	bd70      	pop	{r4, r5, r6, pc}
 8007a60:	0781      	lsls	r1, r0, #30
 8007a62:	bf58      	it	pl
 8007a64:	6963      	ldrpl	r3, [r4, #20]
 8007a66:	60a3      	str	r3, [r4, #8]
 8007a68:	e7f4      	b.n	8007a54 <__swsetup_r+0xb0>
 8007a6a:	2000      	movs	r0, #0
 8007a6c:	e7f7      	b.n	8007a5e <__swsetup_r+0xba>
 8007a6e:	bf00      	nop
 8007a70:	2000000c 	.word	0x2000000c
 8007a74:	08008884 	.word	0x08008884
 8007a78:	080088a4 	.word	0x080088a4
 8007a7c:	08008864 	.word	0x08008864

08007a80 <abort>:
 8007a80:	b508      	push	{r3, lr}
 8007a82:	2006      	movs	r0, #6
 8007a84:	f000 fa52 	bl	8007f2c <raise>
 8007a88:	2001      	movs	r0, #1
 8007a8a:	f7fd fab3 	bl	8004ff4 <_exit>
	...

08007a90 <__sflush_r>:
 8007a90:	898a      	ldrh	r2, [r1, #12]
 8007a92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a96:	4605      	mov	r5, r0
 8007a98:	0710      	lsls	r0, r2, #28
 8007a9a:	460c      	mov	r4, r1
 8007a9c:	d458      	bmi.n	8007b50 <__sflush_r+0xc0>
 8007a9e:	684b      	ldr	r3, [r1, #4]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	dc05      	bgt.n	8007ab0 <__sflush_r+0x20>
 8007aa4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	dc02      	bgt.n	8007ab0 <__sflush_r+0x20>
 8007aaa:	2000      	movs	r0, #0
 8007aac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ab0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007ab2:	2e00      	cmp	r6, #0
 8007ab4:	d0f9      	beq.n	8007aaa <__sflush_r+0x1a>
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007abc:	682f      	ldr	r7, [r5, #0]
 8007abe:	602b      	str	r3, [r5, #0]
 8007ac0:	d032      	beq.n	8007b28 <__sflush_r+0x98>
 8007ac2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007ac4:	89a3      	ldrh	r3, [r4, #12]
 8007ac6:	075a      	lsls	r2, r3, #29
 8007ac8:	d505      	bpl.n	8007ad6 <__sflush_r+0x46>
 8007aca:	6863      	ldr	r3, [r4, #4]
 8007acc:	1ac0      	subs	r0, r0, r3
 8007ace:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007ad0:	b10b      	cbz	r3, 8007ad6 <__sflush_r+0x46>
 8007ad2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007ad4:	1ac0      	subs	r0, r0, r3
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	4602      	mov	r2, r0
 8007ada:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007adc:	6a21      	ldr	r1, [r4, #32]
 8007ade:	4628      	mov	r0, r5
 8007ae0:	47b0      	blx	r6
 8007ae2:	1c43      	adds	r3, r0, #1
 8007ae4:	89a3      	ldrh	r3, [r4, #12]
 8007ae6:	d106      	bne.n	8007af6 <__sflush_r+0x66>
 8007ae8:	6829      	ldr	r1, [r5, #0]
 8007aea:	291d      	cmp	r1, #29
 8007aec:	d82c      	bhi.n	8007b48 <__sflush_r+0xb8>
 8007aee:	4a2a      	ldr	r2, [pc, #168]	; (8007b98 <__sflush_r+0x108>)
 8007af0:	40ca      	lsrs	r2, r1
 8007af2:	07d6      	lsls	r6, r2, #31
 8007af4:	d528      	bpl.n	8007b48 <__sflush_r+0xb8>
 8007af6:	2200      	movs	r2, #0
 8007af8:	6062      	str	r2, [r4, #4]
 8007afa:	04d9      	lsls	r1, r3, #19
 8007afc:	6922      	ldr	r2, [r4, #16]
 8007afe:	6022      	str	r2, [r4, #0]
 8007b00:	d504      	bpl.n	8007b0c <__sflush_r+0x7c>
 8007b02:	1c42      	adds	r2, r0, #1
 8007b04:	d101      	bne.n	8007b0a <__sflush_r+0x7a>
 8007b06:	682b      	ldr	r3, [r5, #0]
 8007b08:	b903      	cbnz	r3, 8007b0c <__sflush_r+0x7c>
 8007b0a:	6560      	str	r0, [r4, #84]	; 0x54
 8007b0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b0e:	602f      	str	r7, [r5, #0]
 8007b10:	2900      	cmp	r1, #0
 8007b12:	d0ca      	beq.n	8007aaa <__sflush_r+0x1a>
 8007b14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007b18:	4299      	cmp	r1, r3
 8007b1a:	d002      	beq.n	8007b22 <__sflush_r+0x92>
 8007b1c:	4628      	mov	r0, r5
 8007b1e:	f7ff fae3 	bl	80070e8 <_free_r>
 8007b22:	2000      	movs	r0, #0
 8007b24:	6360      	str	r0, [r4, #52]	; 0x34
 8007b26:	e7c1      	b.n	8007aac <__sflush_r+0x1c>
 8007b28:	6a21      	ldr	r1, [r4, #32]
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	4628      	mov	r0, r5
 8007b2e:	47b0      	blx	r6
 8007b30:	1c41      	adds	r1, r0, #1
 8007b32:	d1c7      	bne.n	8007ac4 <__sflush_r+0x34>
 8007b34:	682b      	ldr	r3, [r5, #0]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d0c4      	beq.n	8007ac4 <__sflush_r+0x34>
 8007b3a:	2b1d      	cmp	r3, #29
 8007b3c:	d001      	beq.n	8007b42 <__sflush_r+0xb2>
 8007b3e:	2b16      	cmp	r3, #22
 8007b40:	d101      	bne.n	8007b46 <__sflush_r+0xb6>
 8007b42:	602f      	str	r7, [r5, #0]
 8007b44:	e7b1      	b.n	8007aaa <__sflush_r+0x1a>
 8007b46:	89a3      	ldrh	r3, [r4, #12]
 8007b48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b4c:	81a3      	strh	r3, [r4, #12]
 8007b4e:	e7ad      	b.n	8007aac <__sflush_r+0x1c>
 8007b50:	690f      	ldr	r7, [r1, #16]
 8007b52:	2f00      	cmp	r7, #0
 8007b54:	d0a9      	beq.n	8007aaa <__sflush_r+0x1a>
 8007b56:	0793      	lsls	r3, r2, #30
 8007b58:	680e      	ldr	r6, [r1, #0]
 8007b5a:	bf08      	it	eq
 8007b5c:	694b      	ldreq	r3, [r1, #20]
 8007b5e:	600f      	str	r7, [r1, #0]
 8007b60:	bf18      	it	ne
 8007b62:	2300      	movne	r3, #0
 8007b64:	eba6 0807 	sub.w	r8, r6, r7
 8007b68:	608b      	str	r3, [r1, #8]
 8007b6a:	f1b8 0f00 	cmp.w	r8, #0
 8007b6e:	dd9c      	ble.n	8007aaa <__sflush_r+0x1a>
 8007b70:	6a21      	ldr	r1, [r4, #32]
 8007b72:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007b74:	4643      	mov	r3, r8
 8007b76:	463a      	mov	r2, r7
 8007b78:	4628      	mov	r0, r5
 8007b7a:	47b0      	blx	r6
 8007b7c:	2800      	cmp	r0, #0
 8007b7e:	dc06      	bgt.n	8007b8e <__sflush_r+0xfe>
 8007b80:	89a3      	ldrh	r3, [r4, #12]
 8007b82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b86:	81a3      	strh	r3, [r4, #12]
 8007b88:	f04f 30ff 	mov.w	r0, #4294967295
 8007b8c:	e78e      	b.n	8007aac <__sflush_r+0x1c>
 8007b8e:	4407      	add	r7, r0
 8007b90:	eba8 0800 	sub.w	r8, r8, r0
 8007b94:	e7e9      	b.n	8007b6a <__sflush_r+0xda>
 8007b96:	bf00      	nop
 8007b98:	20400001 	.word	0x20400001

08007b9c <_fflush_r>:
 8007b9c:	b538      	push	{r3, r4, r5, lr}
 8007b9e:	690b      	ldr	r3, [r1, #16]
 8007ba0:	4605      	mov	r5, r0
 8007ba2:	460c      	mov	r4, r1
 8007ba4:	b913      	cbnz	r3, 8007bac <_fflush_r+0x10>
 8007ba6:	2500      	movs	r5, #0
 8007ba8:	4628      	mov	r0, r5
 8007baa:	bd38      	pop	{r3, r4, r5, pc}
 8007bac:	b118      	cbz	r0, 8007bb6 <_fflush_r+0x1a>
 8007bae:	6983      	ldr	r3, [r0, #24]
 8007bb0:	b90b      	cbnz	r3, 8007bb6 <_fflush_r+0x1a>
 8007bb2:	f000 f887 	bl	8007cc4 <__sinit>
 8007bb6:	4b14      	ldr	r3, [pc, #80]	; (8007c08 <_fflush_r+0x6c>)
 8007bb8:	429c      	cmp	r4, r3
 8007bba:	d11b      	bne.n	8007bf4 <_fflush_r+0x58>
 8007bbc:	686c      	ldr	r4, [r5, #4]
 8007bbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d0ef      	beq.n	8007ba6 <_fflush_r+0xa>
 8007bc6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007bc8:	07d0      	lsls	r0, r2, #31
 8007bca:	d404      	bmi.n	8007bd6 <_fflush_r+0x3a>
 8007bcc:	0599      	lsls	r1, r3, #22
 8007bce:	d402      	bmi.n	8007bd6 <_fflush_r+0x3a>
 8007bd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007bd2:	f000 f915 	bl	8007e00 <__retarget_lock_acquire_recursive>
 8007bd6:	4628      	mov	r0, r5
 8007bd8:	4621      	mov	r1, r4
 8007bda:	f7ff ff59 	bl	8007a90 <__sflush_r>
 8007bde:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007be0:	07da      	lsls	r2, r3, #31
 8007be2:	4605      	mov	r5, r0
 8007be4:	d4e0      	bmi.n	8007ba8 <_fflush_r+0xc>
 8007be6:	89a3      	ldrh	r3, [r4, #12]
 8007be8:	059b      	lsls	r3, r3, #22
 8007bea:	d4dd      	bmi.n	8007ba8 <_fflush_r+0xc>
 8007bec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007bee:	f000 f908 	bl	8007e02 <__retarget_lock_release_recursive>
 8007bf2:	e7d9      	b.n	8007ba8 <_fflush_r+0xc>
 8007bf4:	4b05      	ldr	r3, [pc, #20]	; (8007c0c <_fflush_r+0x70>)
 8007bf6:	429c      	cmp	r4, r3
 8007bf8:	d101      	bne.n	8007bfe <_fflush_r+0x62>
 8007bfa:	68ac      	ldr	r4, [r5, #8]
 8007bfc:	e7df      	b.n	8007bbe <_fflush_r+0x22>
 8007bfe:	4b04      	ldr	r3, [pc, #16]	; (8007c10 <_fflush_r+0x74>)
 8007c00:	429c      	cmp	r4, r3
 8007c02:	bf08      	it	eq
 8007c04:	68ec      	ldreq	r4, [r5, #12]
 8007c06:	e7da      	b.n	8007bbe <_fflush_r+0x22>
 8007c08:	08008884 	.word	0x08008884
 8007c0c:	080088a4 	.word	0x080088a4
 8007c10:	08008864 	.word	0x08008864

08007c14 <std>:
 8007c14:	2300      	movs	r3, #0
 8007c16:	b510      	push	{r4, lr}
 8007c18:	4604      	mov	r4, r0
 8007c1a:	e9c0 3300 	strd	r3, r3, [r0]
 8007c1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007c22:	6083      	str	r3, [r0, #8]
 8007c24:	8181      	strh	r1, [r0, #12]
 8007c26:	6643      	str	r3, [r0, #100]	; 0x64
 8007c28:	81c2      	strh	r2, [r0, #14]
 8007c2a:	6183      	str	r3, [r0, #24]
 8007c2c:	4619      	mov	r1, r3
 8007c2e:	2208      	movs	r2, #8
 8007c30:	305c      	adds	r0, #92	; 0x5c
 8007c32:	f7fd fb8f 	bl	8005354 <memset>
 8007c36:	4b05      	ldr	r3, [pc, #20]	; (8007c4c <std+0x38>)
 8007c38:	6263      	str	r3, [r4, #36]	; 0x24
 8007c3a:	4b05      	ldr	r3, [pc, #20]	; (8007c50 <std+0x3c>)
 8007c3c:	62a3      	str	r3, [r4, #40]	; 0x28
 8007c3e:	4b05      	ldr	r3, [pc, #20]	; (8007c54 <std+0x40>)
 8007c40:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007c42:	4b05      	ldr	r3, [pc, #20]	; (8007c58 <std+0x44>)
 8007c44:	6224      	str	r4, [r4, #32]
 8007c46:	6323      	str	r3, [r4, #48]	; 0x30
 8007c48:	bd10      	pop	{r4, pc}
 8007c4a:	bf00      	nop
 8007c4c:	08007f65 	.word	0x08007f65
 8007c50:	08007f87 	.word	0x08007f87
 8007c54:	08007fbf 	.word	0x08007fbf
 8007c58:	08007fe3 	.word	0x08007fe3

08007c5c <_cleanup_r>:
 8007c5c:	4901      	ldr	r1, [pc, #4]	; (8007c64 <_cleanup_r+0x8>)
 8007c5e:	f000 b8af 	b.w	8007dc0 <_fwalk_reent>
 8007c62:	bf00      	nop
 8007c64:	08007b9d 	.word	0x08007b9d

08007c68 <__sfmoreglue>:
 8007c68:	b570      	push	{r4, r5, r6, lr}
 8007c6a:	1e4a      	subs	r2, r1, #1
 8007c6c:	2568      	movs	r5, #104	; 0x68
 8007c6e:	4355      	muls	r5, r2
 8007c70:	460e      	mov	r6, r1
 8007c72:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007c76:	f7ff fa87 	bl	8007188 <_malloc_r>
 8007c7a:	4604      	mov	r4, r0
 8007c7c:	b140      	cbz	r0, 8007c90 <__sfmoreglue+0x28>
 8007c7e:	2100      	movs	r1, #0
 8007c80:	e9c0 1600 	strd	r1, r6, [r0]
 8007c84:	300c      	adds	r0, #12
 8007c86:	60a0      	str	r0, [r4, #8]
 8007c88:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007c8c:	f7fd fb62 	bl	8005354 <memset>
 8007c90:	4620      	mov	r0, r4
 8007c92:	bd70      	pop	{r4, r5, r6, pc}

08007c94 <__sfp_lock_acquire>:
 8007c94:	4801      	ldr	r0, [pc, #4]	; (8007c9c <__sfp_lock_acquire+0x8>)
 8007c96:	f000 b8b3 	b.w	8007e00 <__retarget_lock_acquire_recursive>
 8007c9a:	bf00      	nop
 8007c9c:	20000314 	.word	0x20000314

08007ca0 <__sfp_lock_release>:
 8007ca0:	4801      	ldr	r0, [pc, #4]	; (8007ca8 <__sfp_lock_release+0x8>)
 8007ca2:	f000 b8ae 	b.w	8007e02 <__retarget_lock_release_recursive>
 8007ca6:	bf00      	nop
 8007ca8:	20000314 	.word	0x20000314

08007cac <__sinit_lock_acquire>:
 8007cac:	4801      	ldr	r0, [pc, #4]	; (8007cb4 <__sinit_lock_acquire+0x8>)
 8007cae:	f000 b8a7 	b.w	8007e00 <__retarget_lock_acquire_recursive>
 8007cb2:	bf00      	nop
 8007cb4:	2000030f 	.word	0x2000030f

08007cb8 <__sinit_lock_release>:
 8007cb8:	4801      	ldr	r0, [pc, #4]	; (8007cc0 <__sinit_lock_release+0x8>)
 8007cba:	f000 b8a2 	b.w	8007e02 <__retarget_lock_release_recursive>
 8007cbe:	bf00      	nop
 8007cc0:	2000030f 	.word	0x2000030f

08007cc4 <__sinit>:
 8007cc4:	b510      	push	{r4, lr}
 8007cc6:	4604      	mov	r4, r0
 8007cc8:	f7ff fff0 	bl	8007cac <__sinit_lock_acquire>
 8007ccc:	69a3      	ldr	r3, [r4, #24]
 8007cce:	b11b      	cbz	r3, 8007cd8 <__sinit+0x14>
 8007cd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007cd4:	f7ff bff0 	b.w	8007cb8 <__sinit_lock_release>
 8007cd8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007cdc:	6523      	str	r3, [r4, #80]	; 0x50
 8007cde:	4b13      	ldr	r3, [pc, #76]	; (8007d2c <__sinit+0x68>)
 8007ce0:	4a13      	ldr	r2, [pc, #76]	; (8007d30 <__sinit+0x6c>)
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	62a2      	str	r2, [r4, #40]	; 0x28
 8007ce6:	42a3      	cmp	r3, r4
 8007ce8:	bf04      	itt	eq
 8007cea:	2301      	moveq	r3, #1
 8007cec:	61a3      	streq	r3, [r4, #24]
 8007cee:	4620      	mov	r0, r4
 8007cf0:	f000 f820 	bl	8007d34 <__sfp>
 8007cf4:	6060      	str	r0, [r4, #4]
 8007cf6:	4620      	mov	r0, r4
 8007cf8:	f000 f81c 	bl	8007d34 <__sfp>
 8007cfc:	60a0      	str	r0, [r4, #8]
 8007cfe:	4620      	mov	r0, r4
 8007d00:	f000 f818 	bl	8007d34 <__sfp>
 8007d04:	2200      	movs	r2, #0
 8007d06:	60e0      	str	r0, [r4, #12]
 8007d08:	2104      	movs	r1, #4
 8007d0a:	6860      	ldr	r0, [r4, #4]
 8007d0c:	f7ff ff82 	bl	8007c14 <std>
 8007d10:	68a0      	ldr	r0, [r4, #8]
 8007d12:	2201      	movs	r2, #1
 8007d14:	2109      	movs	r1, #9
 8007d16:	f7ff ff7d 	bl	8007c14 <std>
 8007d1a:	68e0      	ldr	r0, [r4, #12]
 8007d1c:	2202      	movs	r2, #2
 8007d1e:	2112      	movs	r1, #18
 8007d20:	f7ff ff78 	bl	8007c14 <std>
 8007d24:	2301      	movs	r3, #1
 8007d26:	61a3      	str	r3, [r4, #24]
 8007d28:	e7d2      	b.n	8007cd0 <__sinit+0xc>
 8007d2a:	bf00      	nop
 8007d2c:	080084e0 	.word	0x080084e0
 8007d30:	08007c5d 	.word	0x08007c5d

08007d34 <__sfp>:
 8007d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d36:	4607      	mov	r7, r0
 8007d38:	f7ff ffac 	bl	8007c94 <__sfp_lock_acquire>
 8007d3c:	4b1e      	ldr	r3, [pc, #120]	; (8007db8 <__sfp+0x84>)
 8007d3e:	681e      	ldr	r6, [r3, #0]
 8007d40:	69b3      	ldr	r3, [r6, #24]
 8007d42:	b913      	cbnz	r3, 8007d4a <__sfp+0x16>
 8007d44:	4630      	mov	r0, r6
 8007d46:	f7ff ffbd 	bl	8007cc4 <__sinit>
 8007d4a:	3648      	adds	r6, #72	; 0x48
 8007d4c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007d50:	3b01      	subs	r3, #1
 8007d52:	d503      	bpl.n	8007d5c <__sfp+0x28>
 8007d54:	6833      	ldr	r3, [r6, #0]
 8007d56:	b30b      	cbz	r3, 8007d9c <__sfp+0x68>
 8007d58:	6836      	ldr	r6, [r6, #0]
 8007d5a:	e7f7      	b.n	8007d4c <__sfp+0x18>
 8007d5c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007d60:	b9d5      	cbnz	r5, 8007d98 <__sfp+0x64>
 8007d62:	4b16      	ldr	r3, [pc, #88]	; (8007dbc <__sfp+0x88>)
 8007d64:	60e3      	str	r3, [r4, #12]
 8007d66:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007d6a:	6665      	str	r5, [r4, #100]	; 0x64
 8007d6c:	f000 f847 	bl	8007dfe <__retarget_lock_init_recursive>
 8007d70:	f7ff ff96 	bl	8007ca0 <__sfp_lock_release>
 8007d74:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007d78:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007d7c:	6025      	str	r5, [r4, #0]
 8007d7e:	61a5      	str	r5, [r4, #24]
 8007d80:	2208      	movs	r2, #8
 8007d82:	4629      	mov	r1, r5
 8007d84:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007d88:	f7fd fae4 	bl	8005354 <memset>
 8007d8c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007d90:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007d94:	4620      	mov	r0, r4
 8007d96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d98:	3468      	adds	r4, #104	; 0x68
 8007d9a:	e7d9      	b.n	8007d50 <__sfp+0x1c>
 8007d9c:	2104      	movs	r1, #4
 8007d9e:	4638      	mov	r0, r7
 8007da0:	f7ff ff62 	bl	8007c68 <__sfmoreglue>
 8007da4:	4604      	mov	r4, r0
 8007da6:	6030      	str	r0, [r6, #0]
 8007da8:	2800      	cmp	r0, #0
 8007daa:	d1d5      	bne.n	8007d58 <__sfp+0x24>
 8007dac:	f7ff ff78 	bl	8007ca0 <__sfp_lock_release>
 8007db0:	230c      	movs	r3, #12
 8007db2:	603b      	str	r3, [r7, #0]
 8007db4:	e7ee      	b.n	8007d94 <__sfp+0x60>
 8007db6:	bf00      	nop
 8007db8:	080084e0 	.word	0x080084e0
 8007dbc:	ffff0001 	.word	0xffff0001

08007dc0 <_fwalk_reent>:
 8007dc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007dc4:	4606      	mov	r6, r0
 8007dc6:	4688      	mov	r8, r1
 8007dc8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007dcc:	2700      	movs	r7, #0
 8007dce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007dd2:	f1b9 0901 	subs.w	r9, r9, #1
 8007dd6:	d505      	bpl.n	8007de4 <_fwalk_reent+0x24>
 8007dd8:	6824      	ldr	r4, [r4, #0]
 8007dda:	2c00      	cmp	r4, #0
 8007ddc:	d1f7      	bne.n	8007dce <_fwalk_reent+0xe>
 8007dde:	4638      	mov	r0, r7
 8007de0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007de4:	89ab      	ldrh	r3, [r5, #12]
 8007de6:	2b01      	cmp	r3, #1
 8007de8:	d907      	bls.n	8007dfa <_fwalk_reent+0x3a>
 8007dea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007dee:	3301      	adds	r3, #1
 8007df0:	d003      	beq.n	8007dfa <_fwalk_reent+0x3a>
 8007df2:	4629      	mov	r1, r5
 8007df4:	4630      	mov	r0, r6
 8007df6:	47c0      	blx	r8
 8007df8:	4307      	orrs	r7, r0
 8007dfa:	3568      	adds	r5, #104	; 0x68
 8007dfc:	e7e9      	b.n	8007dd2 <_fwalk_reent+0x12>

08007dfe <__retarget_lock_init_recursive>:
 8007dfe:	4770      	bx	lr

08007e00 <__retarget_lock_acquire_recursive>:
 8007e00:	4770      	bx	lr

08007e02 <__retarget_lock_release_recursive>:
 8007e02:	4770      	bx	lr

08007e04 <__swhatbuf_r>:
 8007e04:	b570      	push	{r4, r5, r6, lr}
 8007e06:	460e      	mov	r6, r1
 8007e08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e0c:	2900      	cmp	r1, #0
 8007e0e:	b096      	sub	sp, #88	; 0x58
 8007e10:	4614      	mov	r4, r2
 8007e12:	461d      	mov	r5, r3
 8007e14:	da07      	bge.n	8007e26 <__swhatbuf_r+0x22>
 8007e16:	2300      	movs	r3, #0
 8007e18:	602b      	str	r3, [r5, #0]
 8007e1a:	89b3      	ldrh	r3, [r6, #12]
 8007e1c:	061a      	lsls	r2, r3, #24
 8007e1e:	d410      	bmi.n	8007e42 <__swhatbuf_r+0x3e>
 8007e20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007e24:	e00e      	b.n	8007e44 <__swhatbuf_r+0x40>
 8007e26:	466a      	mov	r2, sp
 8007e28:	f000 f902 	bl	8008030 <_fstat_r>
 8007e2c:	2800      	cmp	r0, #0
 8007e2e:	dbf2      	blt.n	8007e16 <__swhatbuf_r+0x12>
 8007e30:	9a01      	ldr	r2, [sp, #4]
 8007e32:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007e36:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007e3a:	425a      	negs	r2, r3
 8007e3c:	415a      	adcs	r2, r3
 8007e3e:	602a      	str	r2, [r5, #0]
 8007e40:	e7ee      	b.n	8007e20 <__swhatbuf_r+0x1c>
 8007e42:	2340      	movs	r3, #64	; 0x40
 8007e44:	2000      	movs	r0, #0
 8007e46:	6023      	str	r3, [r4, #0]
 8007e48:	b016      	add	sp, #88	; 0x58
 8007e4a:	bd70      	pop	{r4, r5, r6, pc}

08007e4c <__smakebuf_r>:
 8007e4c:	898b      	ldrh	r3, [r1, #12]
 8007e4e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007e50:	079d      	lsls	r5, r3, #30
 8007e52:	4606      	mov	r6, r0
 8007e54:	460c      	mov	r4, r1
 8007e56:	d507      	bpl.n	8007e68 <__smakebuf_r+0x1c>
 8007e58:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007e5c:	6023      	str	r3, [r4, #0]
 8007e5e:	6123      	str	r3, [r4, #16]
 8007e60:	2301      	movs	r3, #1
 8007e62:	6163      	str	r3, [r4, #20]
 8007e64:	b002      	add	sp, #8
 8007e66:	bd70      	pop	{r4, r5, r6, pc}
 8007e68:	ab01      	add	r3, sp, #4
 8007e6a:	466a      	mov	r2, sp
 8007e6c:	f7ff ffca 	bl	8007e04 <__swhatbuf_r>
 8007e70:	9900      	ldr	r1, [sp, #0]
 8007e72:	4605      	mov	r5, r0
 8007e74:	4630      	mov	r0, r6
 8007e76:	f7ff f987 	bl	8007188 <_malloc_r>
 8007e7a:	b948      	cbnz	r0, 8007e90 <__smakebuf_r+0x44>
 8007e7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e80:	059a      	lsls	r2, r3, #22
 8007e82:	d4ef      	bmi.n	8007e64 <__smakebuf_r+0x18>
 8007e84:	f023 0303 	bic.w	r3, r3, #3
 8007e88:	f043 0302 	orr.w	r3, r3, #2
 8007e8c:	81a3      	strh	r3, [r4, #12]
 8007e8e:	e7e3      	b.n	8007e58 <__smakebuf_r+0xc>
 8007e90:	4b0d      	ldr	r3, [pc, #52]	; (8007ec8 <__smakebuf_r+0x7c>)
 8007e92:	62b3      	str	r3, [r6, #40]	; 0x28
 8007e94:	89a3      	ldrh	r3, [r4, #12]
 8007e96:	6020      	str	r0, [r4, #0]
 8007e98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e9c:	81a3      	strh	r3, [r4, #12]
 8007e9e:	9b00      	ldr	r3, [sp, #0]
 8007ea0:	6163      	str	r3, [r4, #20]
 8007ea2:	9b01      	ldr	r3, [sp, #4]
 8007ea4:	6120      	str	r0, [r4, #16]
 8007ea6:	b15b      	cbz	r3, 8007ec0 <__smakebuf_r+0x74>
 8007ea8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007eac:	4630      	mov	r0, r6
 8007eae:	f000 f8d1 	bl	8008054 <_isatty_r>
 8007eb2:	b128      	cbz	r0, 8007ec0 <__smakebuf_r+0x74>
 8007eb4:	89a3      	ldrh	r3, [r4, #12]
 8007eb6:	f023 0303 	bic.w	r3, r3, #3
 8007eba:	f043 0301 	orr.w	r3, r3, #1
 8007ebe:	81a3      	strh	r3, [r4, #12]
 8007ec0:	89a0      	ldrh	r0, [r4, #12]
 8007ec2:	4305      	orrs	r5, r0
 8007ec4:	81a5      	strh	r5, [r4, #12]
 8007ec6:	e7cd      	b.n	8007e64 <__smakebuf_r+0x18>
 8007ec8:	08007c5d 	.word	0x08007c5d

08007ecc <_malloc_usable_size_r>:
 8007ecc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ed0:	1f18      	subs	r0, r3, #4
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	bfbc      	itt	lt
 8007ed6:	580b      	ldrlt	r3, [r1, r0]
 8007ed8:	18c0      	addlt	r0, r0, r3
 8007eda:	4770      	bx	lr

08007edc <_raise_r>:
 8007edc:	291f      	cmp	r1, #31
 8007ede:	b538      	push	{r3, r4, r5, lr}
 8007ee0:	4604      	mov	r4, r0
 8007ee2:	460d      	mov	r5, r1
 8007ee4:	d904      	bls.n	8007ef0 <_raise_r+0x14>
 8007ee6:	2316      	movs	r3, #22
 8007ee8:	6003      	str	r3, [r0, #0]
 8007eea:	f04f 30ff 	mov.w	r0, #4294967295
 8007eee:	bd38      	pop	{r3, r4, r5, pc}
 8007ef0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007ef2:	b112      	cbz	r2, 8007efa <_raise_r+0x1e>
 8007ef4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007ef8:	b94b      	cbnz	r3, 8007f0e <_raise_r+0x32>
 8007efa:	4620      	mov	r0, r4
 8007efc:	f000 f830 	bl	8007f60 <_getpid_r>
 8007f00:	462a      	mov	r2, r5
 8007f02:	4601      	mov	r1, r0
 8007f04:	4620      	mov	r0, r4
 8007f06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f0a:	f000 b817 	b.w	8007f3c <_kill_r>
 8007f0e:	2b01      	cmp	r3, #1
 8007f10:	d00a      	beq.n	8007f28 <_raise_r+0x4c>
 8007f12:	1c59      	adds	r1, r3, #1
 8007f14:	d103      	bne.n	8007f1e <_raise_r+0x42>
 8007f16:	2316      	movs	r3, #22
 8007f18:	6003      	str	r3, [r0, #0]
 8007f1a:	2001      	movs	r0, #1
 8007f1c:	e7e7      	b.n	8007eee <_raise_r+0x12>
 8007f1e:	2400      	movs	r4, #0
 8007f20:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007f24:	4628      	mov	r0, r5
 8007f26:	4798      	blx	r3
 8007f28:	2000      	movs	r0, #0
 8007f2a:	e7e0      	b.n	8007eee <_raise_r+0x12>

08007f2c <raise>:
 8007f2c:	4b02      	ldr	r3, [pc, #8]	; (8007f38 <raise+0xc>)
 8007f2e:	4601      	mov	r1, r0
 8007f30:	6818      	ldr	r0, [r3, #0]
 8007f32:	f7ff bfd3 	b.w	8007edc <_raise_r>
 8007f36:	bf00      	nop
 8007f38:	2000000c 	.word	0x2000000c

08007f3c <_kill_r>:
 8007f3c:	b538      	push	{r3, r4, r5, lr}
 8007f3e:	4d07      	ldr	r5, [pc, #28]	; (8007f5c <_kill_r+0x20>)
 8007f40:	2300      	movs	r3, #0
 8007f42:	4604      	mov	r4, r0
 8007f44:	4608      	mov	r0, r1
 8007f46:	4611      	mov	r1, r2
 8007f48:	602b      	str	r3, [r5, #0]
 8007f4a:	f7fd f843 	bl	8004fd4 <_kill>
 8007f4e:	1c43      	adds	r3, r0, #1
 8007f50:	d102      	bne.n	8007f58 <_kill_r+0x1c>
 8007f52:	682b      	ldr	r3, [r5, #0]
 8007f54:	b103      	cbz	r3, 8007f58 <_kill_r+0x1c>
 8007f56:	6023      	str	r3, [r4, #0]
 8007f58:	bd38      	pop	{r3, r4, r5, pc}
 8007f5a:	bf00      	nop
 8007f5c:	20000308 	.word	0x20000308

08007f60 <_getpid_r>:
 8007f60:	f7fd b830 	b.w	8004fc4 <_getpid>

08007f64 <__sread>:
 8007f64:	b510      	push	{r4, lr}
 8007f66:	460c      	mov	r4, r1
 8007f68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f6c:	f000 f894 	bl	8008098 <_read_r>
 8007f70:	2800      	cmp	r0, #0
 8007f72:	bfab      	itete	ge
 8007f74:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007f76:	89a3      	ldrhlt	r3, [r4, #12]
 8007f78:	181b      	addge	r3, r3, r0
 8007f7a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007f7e:	bfac      	ite	ge
 8007f80:	6563      	strge	r3, [r4, #84]	; 0x54
 8007f82:	81a3      	strhlt	r3, [r4, #12]
 8007f84:	bd10      	pop	{r4, pc}

08007f86 <__swrite>:
 8007f86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f8a:	461f      	mov	r7, r3
 8007f8c:	898b      	ldrh	r3, [r1, #12]
 8007f8e:	05db      	lsls	r3, r3, #23
 8007f90:	4605      	mov	r5, r0
 8007f92:	460c      	mov	r4, r1
 8007f94:	4616      	mov	r6, r2
 8007f96:	d505      	bpl.n	8007fa4 <__swrite+0x1e>
 8007f98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f9c:	2302      	movs	r3, #2
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	f000 f868 	bl	8008074 <_lseek_r>
 8007fa4:	89a3      	ldrh	r3, [r4, #12]
 8007fa6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007faa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007fae:	81a3      	strh	r3, [r4, #12]
 8007fb0:	4632      	mov	r2, r6
 8007fb2:	463b      	mov	r3, r7
 8007fb4:	4628      	mov	r0, r5
 8007fb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007fba:	f000 b817 	b.w	8007fec <_write_r>

08007fbe <__sseek>:
 8007fbe:	b510      	push	{r4, lr}
 8007fc0:	460c      	mov	r4, r1
 8007fc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fc6:	f000 f855 	bl	8008074 <_lseek_r>
 8007fca:	1c43      	adds	r3, r0, #1
 8007fcc:	89a3      	ldrh	r3, [r4, #12]
 8007fce:	bf15      	itete	ne
 8007fd0:	6560      	strne	r0, [r4, #84]	; 0x54
 8007fd2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007fd6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007fda:	81a3      	strheq	r3, [r4, #12]
 8007fdc:	bf18      	it	ne
 8007fde:	81a3      	strhne	r3, [r4, #12]
 8007fe0:	bd10      	pop	{r4, pc}

08007fe2 <__sclose>:
 8007fe2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fe6:	f000 b813 	b.w	8008010 <_close_r>
	...

08007fec <_write_r>:
 8007fec:	b538      	push	{r3, r4, r5, lr}
 8007fee:	4d07      	ldr	r5, [pc, #28]	; (800800c <_write_r+0x20>)
 8007ff0:	4604      	mov	r4, r0
 8007ff2:	4608      	mov	r0, r1
 8007ff4:	4611      	mov	r1, r2
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	602a      	str	r2, [r5, #0]
 8007ffa:	461a      	mov	r2, r3
 8007ffc:	f7fd f821 	bl	8005042 <_write>
 8008000:	1c43      	adds	r3, r0, #1
 8008002:	d102      	bne.n	800800a <_write_r+0x1e>
 8008004:	682b      	ldr	r3, [r5, #0]
 8008006:	b103      	cbz	r3, 800800a <_write_r+0x1e>
 8008008:	6023      	str	r3, [r4, #0]
 800800a:	bd38      	pop	{r3, r4, r5, pc}
 800800c:	20000308 	.word	0x20000308

08008010 <_close_r>:
 8008010:	b538      	push	{r3, r4, r5, lr}
 8008012:	4d06      	ldr	r5, [pc, #24]	; (800802c <_close_r+0x1c>)
 8008014:	2300      	movs	r3, #0
 8008016:	4604      	mov	r4, r0
 8008018:	4608      	mov	r0, r1
 800801a:	602b      	str	r3, [r5, #0]
 800801c:	f7fd f82d 	bl	800507a <_close>
 8008020:	1c43      	adds	r3, r0, #1
 8008022:	d102      	bne.n	800802a <_close_r+0x1a>
 8008024:	682b      	ldr	r3, [r5, #0]
 8008026:	b103      	cbz	r3, 800802a <_close_r+0x1a>
 8008028:	6023      	str	r3, [r4, #0]
 800802a:	bd38      	pop	{r3, r4, r5, pc}
 800802c:	20000308 	.word	0x20000308

08008030 <_fstat_r>:
 8008030:	b538      	push	{r3, r4, r5, lr}
 8008032:	4d07      	ldr	r5, [pc, #28]	; (8008050 <_fstat_r+0x20>)
 8008034:	2300      	movs	r3, #0
 8008036:	4604      	mov	r4, r0
 8008038:	4608      	mov	r0, r1
 800803a:	4611      	mov	r1, r2
 800803c:	602b      	str	r3, [r5, #0]
 800803e:	f7fd f828 	bl	8005092 <_fstat>
 8008042:	1c43      	adds	r3, r0, #1
 8008044:	d102      	bne.n	800804c <_fstat_r+0x1c>
 8008046:	682b      	ldr	r3, [r5, #0]
 8008048:	b103      	cbz	r3, 800804c <_fstat_r+0x1c>
 800804a:	6023      	str	r3, [r4, #0]
 800804c:	bd38      	pop	{r3, r4, r5, pc}
 800804e:	bf00      	nop
 8008050:	20000308 	.word	0x20000308

08008054 <_isatty_r>:
 8008054:	b538      	push	{r3, r4, r5, lr}
 8008056:	4d06      	ldr	r5, [pc, #24]	; (8008070 <_isatty_r+0x1c>)
 8008058:	2300      	movs	r3, #0
 800805a:	4604      	mov	r4, r0
 800805c:	4608      	mov	r0, r1
 800805e:	602b      	str	r3, [r5, #0]
 8008060:	f7fd f827 	bl	80050b2 <_isatty>
 8008064:	1c43      	adds	r3, r0, #1
 8008066:	d102      	bne.n	800806e <_isatty_r+0x1a>
 8008068:	682b      	ldr	r3, [r5, #0]
 800806a:	b103      	cbz	r3, 800806e <_isatty_r+0x1a>
 800806c:	6023      	str	r3, [r4, #0]
 800806e:	bd38      	pop	{r3, r4, r5, pc}
 8008070:	20000308 	.word	0x20000308

08008074 <_lseek_r>:
 8008074:	b538      	push	{r3, r4, r5, lr}
 8008076:	4d07      	ldr	r5, [pc, #28]	; (8008094 <_lseek_r+0x20>)
 8008078:	4604      	mov	r4, r0
 800807a:	4608      	mov	r0, r1
 800807c:	4611      	mov	r1, r2
 800807e:	2200      	movs	r2, #0
 8008080:	602a      	str	r2, [r5, #0]
 8008082:	461a      	mov	r2, r3
 8008084:	f7fd f820 	bl	80050c8 <_lseek>
 8008088:	1c43      	adds	r3, r0, #1
 800808a:	d102      	bne.n	8008092 <_lseek_r+0x1e>
 800808c:	682b      	ldr	r3, [r5, #0]
 800808e:	b103      	cbz	r3, 8008092 <_lseek_r+0x1e>
 8008090:	6023      	str	r3, [r4, #0]
 8008092:	bd38      	pop	{r3, r4, r5, pc}
 8008094:	20000308 	.word	0x20000308

08008098 <_read_r>:
 8008098:	b538      	push	{r3, r4, r5, lr}
 800809a:	4d07      	ldr	r5, [pc, #28]	; (80080b8 <_read_r+0x20>)
 800809c:	4604      	mov	r4, r0
 800809e:	4608      	mov	r0, r1
 80080a0:	4611      	mov	r1, r2
 80080a2:	2200      	movs	r2, #0
 80080a4:	602a      	str	r2, [r5, #0]
 80080a6:	461a      	mov	r2, r3
 80080a8:	f7fc ffae 	bl	8005008 <_read>
 80080ac:	1c43      	adds	r3, r0, #1
 80080ae:	d102      	bne.n	80080b6 <_read_r+0x1e>
 80080b0:	682b      	ldr	r3, [r5, #0]
 80080b2:	b103      	cbz	r3, 80080b6 <_read_r+0x1e>
 80080b4:	6023      	str	r3, [r4, #0]
 80080b6:	bd38      	pop	{r3, r4, r5, pc}
 80080b8:	20000308 	.word	0x20000308

080080bc <_init>:
 80080bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080be:	bf00      	nop
 80080c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080c2:	bc08      	pop	{r3}
 80080c4:	469e      	mov	lr, r3
 80080c6:	4770      	bx	lr

080080c8 <_fini>:
 80080c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080ca:	bf00      	nop
 80080cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080ce:	bc08      	pop	{r3}
 80080d0:	469e      	mov	lr, r3
 80080d2:	4770      	bx	lr
