## General
* Try to keep all control signals as LVCMOS33
* Clock generator fed from 3V3 rail and set up by supervisor
* FPGA + SoC have clocks ready when they boot
* FPGA boots before SoC