Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Dec  8 01:32:43 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/r2_FFT/NonUniformILP/r2_FFT_NonUniformILP_189_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -6.978ns  (required time - arrival time)
  Source:                 DUT/ModCount641_instance/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/Delay1No277_instance/Y_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        10.910ns  (logic 0.361ns (3.309%)  route 10.549ns (96.691%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 7.128 - 4.000 ) 
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.693ns (routing 1.434ns, distribution 1.259ns)
  Clock Net Delay (Destination): 2.484ns (routing 1.304ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R34                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    R34                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.584     0.584 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.584    clk_IBUF_inst/OUT
    R34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.584 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.907    clk_IBUF
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=236518, routed)      2.693     3.628    DUT/ModCount641_instance/clk_IBUF_BUFG
    SLR Crossing[2->1]   
    SLICE_X89Y335        FDCE                                         r  DUT/ModCount641_instance/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y335        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.707 r  DUT/ModCount641_instance/count_reg[1]/Q
                         net (fo=28296, routed)      10.086    13.793    DUT/MUX_Product21_5_impl_1_instance/Q[1]
    SLICE_X35Y250        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052    13.845 r  DUT/MUX_Product21_5_impl_1_instance/Y[12]_i_20/O
                         net (fo=1, routed)           0.181    14.026    DUT/MUX_Product21_5_impl_1_instance/Y[12]_i_20_n_0
    SLICE_X34Y250        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    14.151 r  DUT/MUX_Product21_5_impl_1_instance/Y[12]_i_9/O
                         net (fo=1, routed)           0.229    14.380    DUT/MUX_Product21_5_impl_1_instance/Y[12]_i_9_n_0
    SLICE_X34Y250        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037    14.417 r  DUT/MUX_Product21_5_impl_1_instance/Y[12]_i_3/O
                         net (fo=1, routed)           0.021    14.438    DUT/MUX_Product21_5_impl_1_instance/Y[12]_i_3_n_0
    SLICE_X34Y250        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068    14.506 r  DUT/MUX_Product21_5_impl_1_instance/Y_reg[12]_i_1/O
                         net (fo=1, routed)           0.032    14.538    DUT/Delay1No277_instance/D[12]
    SLICE_X34Y250        FDCE                                         r  DUT/Delay1No277_instance/Y_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    R34                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    R34                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.333     4.333 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.333    clk_IBUF_inst/OUT
    R34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.333 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.620    clk_IBUF
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.644 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=236518, routed)      2.484     7.128    DUT/Delay1No277_instance/clk_IBUF_BUFG
    SLR Crossing[2->1]   
    SLICE_X34Y250        FDCE                                         r  DUT/Delay1No277_instance/Y_reg[12]/C
                         clock pessimism              0.442     7.570    
                         clock uncertainty           -0.035     7.535    
    SLICE_X34Y250        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.560    DUT/Delay1No277_instance/Y_reg[12]
  -------------------------------------------------------------------
                         required time                          7.560    
                         arrival time                         -14.538    
  -------------------------------------------------------------------
                         slack                                 -6.978    




