entity sum1 is
	port(A, B, Cin : in bit;
			S, Cout  : out bit);
end sum1;

architecture sum1_ar of sum1 is
	variable t1, t2, t3, t4 : bit;
	
	begin			
			S <= (A xor B) xor Cin);
			Cout <= (Cin nand B) nand (Cin nand A) nand (A nand B);
	
end sum1_ar