<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p355" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_355{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_355{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_355{left:513px;bottom:1141px;letter-spacing:-0.14px;}
#t4_355{left:70px;bottom:707px;letter-spacing:0.13px;}
#t5_355{left:152px;bottom:707px;letter-spacing:0.15px;}
#t6_355{left:70px;bottom:684px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#t7_355{left:70px;bottom:668px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t8_355{left:70px;bottom:651px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_355{left:70px;bottom:634px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#ta_355{left:70px;bottom:617px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tb_355{left:70px;bottom:600px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#tc_355{left:70px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_355{left:70px;bottom:561px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#te_355{left:70px;bottom:544px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_355{left:76px;bottom:1037px;letter-spacing:-0.15px;}
#tg_355{left:332px;bottom:1037px;letter-spacing:-0.12px;}
#th_355{left:332px;bottom:1020px;letter-spacing:-0.12px;}
#ti_355{left:76px;bottom:996px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tj_355{left:332px;bottom:996px;letter-spacing:-0.12px;}
#tk_355{left:332px;bottom:979px;letter-spacing:-0.12px;}
#tl_355{left:76px;bottom:955px;letter-spacing:-0.14px;}
#tm_355{left:332px;bottom:955px;letter-spacing:-0.12px;}
#tn_355{left:332px;bottom:938px;letter-spacing:-0.12px;}
#to_355{left:76px;bottom:914px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tp_355{left:76px;bottom:897px;letter-spacing:-0.14px;}
#tq_355{left:332px;bottom:914px;letter-spacing:-0.12px;word-spacing:-0.36px;}
#tr_355{left:332px;bottom:897px;letter-spacing:-0.12px;}
#ts_355{left:76px;bottom:872px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tt_355{left:332px;bottom:872px;letter-spacing:-0.11px;word-spacing:-0.44px;}
#tu_355{left:332px;bottom:855px;letter-spacing:-0.11px;}
#tv_355{left:76px;bottom:831px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tw_355{left:332px;bottom:831px;letter-spacing:-0.11px;}
#tx_355{left:332px;bottom:814px;letter-spacing:-0.12px;}
#ty_355{left:76px;bottom:790px;letter-spacing:-0.16px;}
#tz_355{left:332px;bottom:790px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_355{left:76px;bottom:765px;letter-spacing:-0.15px;}
#t11_355{left:332px;bottom:765px;letter-spacing:-0.12px;}
#t12_355{left:160px;bottom:498px;letter-spacing:0.1px;word-spacing:0.04px;}
#t13_355{left:246px;bottom:498px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t14_355{left:99px;bottom:472px;letter-spacing:-0.14px;}
#t15_355{left:98px;bottom:455px;letter-spacing:-0.14px;}
#t16_355{left:210px;bottom:472px;letter-spacing:-0.13px;}
#t17_355{left:209px;bottom:455px;letter-spacing:-0.14px;}
#t18_355{left:443px;bottom:464px;letter-spacing:-0.11px;}
#t19_355{left:687px;bottom:464px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1a_355{left:77px;bottom:428px;letter-spacing:-0.1px;}
#t1b_355{left:186px;bottom:428px;letter-spacing:-0.1px;}
#t1c_355{left:301px;bottom:428px;letter-spacing:-0.13px;word-spacing:-0.31px;}
#t1d_355{left:665px;bottom:428px;letter-spacing:-0.19px;}
#t1e_355{left:77px;bottom:403px;letter-spacing:-0.1px;}
#t1f_355{left:186px;bottom:403px;letter-spacing:-0.1px;}
#t1g_355{left:301px;bottom:403px;letter-spacing:-0.13px;word-spacing:-0.32px;}
#t1h_355{left:665px;bottom:403px;letter-spacing:-0.19px;}
#t1i_355{left:77px;bottom:379px;letter-spacing:-0.1px;}
#t1j_355{left:186px;bottom:379px;letter-spacing:-0.1px;}
#t1k_355{left:301px;bottom:379px;letter-spacing:-0.12px;word-spacing:-0.37px;}
#t1l_355{left:665px;bottom:379px;letter-spacing:-0.1px;}
#t1m_355{left:77px;bottom:354px;letter-spacing:-0.1px;}
#t1n_355{left:186px;bottom:354px;letter-spacing:-0.1px;}
#t1o_355{left:301px;bottom:354px;letter-spacing:-0.13px;word-spacing:-0.27px;}
#t1p_355{left:665px;bottom:354px;letter-spacing:-0.1px;}
#t1q_355{left:77px;bottom:330px;letter-spacing:-0.1px;}
#t1r_355{left:186px;bottom:330px;letter-spacing:-0.12px;}
#t1s_355{left:301px;bottom:330px;letter-spacing:-0.13px;word-spacing:-0.37px;}
#t1t_355{left:665px;bottom:330px;letter-spacing:-0.11px;}
#t1u_355{left:77px;bottom:305px;letter-spacing:-0.11px;}
#t1v_355{left:186px;bottom:305px;letter-spacing:-0.1px;}
#t1w_355{left:301px;bottom:305px;letter-spacing:-0.12px;word-spacing:-0.37px;}
#t1x_355{left:665px;bottom:305px;letter-spacing:-0.1px;}
#t1y_355{left:77px;bottom:281px;letter-spacing:-0.1px;}
#t1z_355{left:186px;bottom:281px;letter-spacing:-0.12px;}
#t20_355{left:301px;bottom:281px;letter-spacing:-0.13px;word-spacing:-0.37px;}
#t21_355{left:665px;bottom:281px;letter-spacing:-0.11px;}
#t22_355{left:77px;bottom:257px;letter-spacing:-0.1px;}
#t23_355{left:186px;bottom:257px;letter-spacing:-0.1px;}
#t24_355{left:301px;bottom:257px;letter-spacing:-0.12px;word-spacing:-0.37px;}
#t25_355{left:665px;bottom:257px;letter-spacing:-0.09px;}
#t26_355{left:77px;bottom:232px;letter-spacing:-0.1px;}
#t27_355{left:186px;bottom:232px;letter-spacing:-0.1px;}
#t28_355{left:301px;bottom:232px;letter-spacing:-0.15px;word-spacing:-0.26px;}
#t29_355{left:665px;bottom:232px;letter-spacing:-0.1px;}
#t2a_355{left:77px;bottom:208px;letter-spacing:-0.11px;}
#t2b_355{left:186px;bottom:208px;letter-spacing:-0.1px;}
#t2c_355{left:301px;bottom:208px;letter-spacing:-0.14px;word-spacing:-0.27px;}
#t2d_355{left:665px;bottom:208px;letter-spacing:-0.1px;}
#t2e_355{left:77px;bottom:183px;letter-spacing:-0.1px;}
#t2f_355{left:186px;bottom:183px;letter-spacing:-0.13px;}
#t2g_355{left:301px;bottom:183px;letter-spacing:-0.14px;word-spacing:-0.27px;}
#t2h_355{left:665px;bottom:183px;letter-spacing:-0.11px;}
#t2i_355{left:77px;bottom:159px;letter-spacing:-0.15px;}
#t2j_355{left:186px;bottom:159px;letter-spacing:-0.14px;}
#t2k_355{left:300px;bottom:159px;letter-spacing:-0.14px;word-spacing:-0.3px;}
#t2l_355{left:665px;bottom:159px;letter-spacing:-0.07px;}
#t2m_355{left:77px;bottom:134px;letter-spacing:-0.16px;}
#t2n_355{left:186px;bottom:134px;letter-spacing:-0.16px;}
#t2o_355{left:300px;bottom:134px;letter-spacing:-0.14px;word-spacing:-0.37px;}
#t2p_355{left:665px;bottom:134px;letter-spacing:-0.07px;}
#t2q_355{left:233px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2r_355{left:319px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2s_355{left:637px;bottom:1086px;letter-spacing:0.12px;}
#t2t_355{left:76px;bottom:1063px;letter-spacing:-0.11px;}
#t2u_355{left:332px;bottom:1063px;letter-spacing:-0.13px;}

.s1_355{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_355{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_355{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s4_355{font-size:14px;font-family:Verdana_13-;color:#000;}
.s5_355{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
.s6_355{font-size:15px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s7_355{font-size:14px;font-family:NeoSansIntelMedium_pgu;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts355" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg355Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg355" style="-webkit-user-select: none;"><object width="935" height="1210" data="355/355.svg" type="image/svg+xml" id="pdf355" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_355" class="t s1_355">Vol. 1 </span><span id="t2_355" class="t s1_355">14-11 </span>
<span id="t3_355" class="t s2_355">PROGRAMMING WITH INTEL® AVX, FMA, AND INTEL® AVX2 </span>
<span id="t4_355" class="t s3_355">14.2.3 </span><span id="t5_355" class="t s3_355">Arithmetic Primitives for 128-bit Vector and Scalar processing </span>
<span id="t6_355" class="t s4_355">Intel AVX provides a full complement of 128-bit numeric processing instructions that employ VEX-prefix encoding. </span>
<span id="t7_355" class="t s4_355">These VEX-encoded instructions generally provide the same functionality over instructions operating on XMM </span>
<span id="t8_355" class="t s4_355">register that are encoded using SIMD prefixes. The 128-bit numeric processing instructions in AVX cover floating- </span>
<span id="t9_355" class="t s4_355">point and integer data processing; across 128-bit vector and scalar processing. Table 14-5 lists the state of promo- </span>
<span id="ta_355" class="t s4_355">tion of legacy SIMD arithmetic ISA to VEX-128 encoding. Legacy SIMD floating-point arithmetic ISA promoted to </span>
<span id="tb_355" class="t s4_355">VEX-256 encoding also support VEX-128 encoding (see Table 14-2). </span>
<span id="tc_355" class="t s4_355">The enhancement in Intel AVX on 128-bit floating-point compare operation provides 32 conditional predicates to </span>
<span id="td_355" class="t s4_355">improve programming flexibility in evaluating conditional expressions. This contrasts with floating-point SIMD </span>
<span id="te_355" class="t s4_355">compare instructions in Intel SSE and SSE2 supporting only eight conditional predicates. </span>
<span id="tf_355" class="t s5_355">VPERMILPD ymm1, ymm2/m256 imm8 </span><span id="tg_355" class="t s5_355">Permute double precision floating-point values in ymm2/mem using controls from imm8 </span>
<span id="th_355" class="t s5_355">and store result in ymm1. </span>
<span id="ti_355" class="t s5_355">VPERMILPS ymm1, ymm2, ymm/m256 </span><span id="tj_355" class="t s5_355">Permute single precision floating-point values in ymm2 using controls from ymm3/mem </span>
<span id="tk_355" class="t s5_355">and store result in ymm1. </span>
<span id="tl_355" class="t s5_355">VPERMILPS ymm1, ymm2/m256, imm8 </span><span id="tm_355" class="t s5_355">Permute single precision floating-point values in ymm2/mem using controls from imm8 </span>
<span id="tn_355" class="t s5_355">and store result in ymm1. </span>
<span id="to_355" class="t s5_355">VPERM2F128 ymm1, ymm2, </span>
<span id="tp_355" class="t s5_355">ymm3/m256, imm8 </span>
<span id="tq_355" class="t s5_355">Permute 128-bit floating-point fields in ymm2 and ymm3/mem using controls from imm8 </span>
<span id="tr_355" class="t s5_355">and store result in ymm1. </span>
<span id="ts_355" class="t s5_355">VTESTPS ymm1, ymm2/m256 </span><span id="tt_355" class="t s5_355">Set ZF if ymm2/mem AND ymm1 result is all 0s in packed single precision sign bits. Set CF </span>
<span id="tu_355" class="t s5_355">if ymm2/mem AND NOT ymm1 result is all 0s in packed single precision sign bits. </span>
<span id="tv_355" class="t s5_355">VTESTPD ymm1, ymm2/m256 </span><span id="tw_355" class="t s5_355">Set ZF if ymm2/mem AND ymm1 result is all 0s in packed double precision sign bits. Set </span>
<span id="tx_355" class="t s5_355">CF if ymm2/mem AND NOT ymm1 result is all 0s in packed double precision sign bits. </span>
<span id="ty_355" class="t s5_355">VZEROALL </span><span id="tz_355" class="t s5_355">Zero all YMM registers. </span>
<span id="t10_355" class="t s5_355">VZEROUPPER </span><span id="t11_355" class="t s5_355">Zero upper 128 bits of all YMM registers. </span>
<span id="t12_355" class="t s6_355">Table 14-5. </span><span id="t13_355" class="t s6_355">Promotion of Legacy SIMD ISA to 128-bit Arithmetic Intel® AVX instruction </span>
<span id="t14_355" class="t s7_355">VEX.256 </span>
<span id="t15_355" class="t s7_355">Encoding </span>
<span id="t16_355" class="t s7_355">VEX.128 </span>
<span id="t17_355" class="t s7_355">Encoding </span>
<span id="t18_355" class="t s7_355">Instruction </span><span id="t19_355" class="t s7_355">Reason Not Promoted </span>
<span id="t1a_355" class="t s5_355">no </span><span id="t1b_355" class="t s5_355">no </span><span id="t1c_355" class="t s5_355">CVTPI2PS, CVTPI2PD, CVTPD2PI </span><span id="t1d_355" class="t s5_355">MMX </span>
<span id="t1e_355" class="t s5_355">no </span><span id="t1f_355" class="t s5_355">no </span><span id="t1g_355" class="t s5_355">CVTTPS2PI, CVTTPD2PI, CVTPS2PI </span><span id="t1h_355" class="t s5_355">MMX </span>
<span id="t1i_355" class="t s5_355">no </span><span id="t1j_355" class="t s5_355">yes </span><span id="t1k_355" class="t s5_355">CVTSI2SS, CVTSI2SD, CVTSD2SI </span><span id="t1l_355" class="t s5_355">Scalar </span>
<span id="t1m_355" class="t s5_355">no </span><span id="t1n_355" class="t s5_355">yes </span><span id="t1o_355" class="t s5_355">CVTTSS2SI, CVTTSD2SI, CVTSS2SI </span><span id="t1p_355" class="t s5_355">Scalar </span>
<span id="t1q_355" class="t s5_355">no </span><span id="t1r_355" class="t s5_355">yes </span><span id="t1s_355" class="t s5_355">COMISD, RSQRTSS, RCPSS </span><span id="t1t_355" class="t s5_355">Scalar </span>
<span id="t1u_355" class="t s5_355">no </span><span id="t1v_355" class="t s5_355">yes </span><span id="t1w_355" class="t s5_355">UCOMISS, UCOMISD, COMISS, </span><span id="t1x_355" class="t s5_355">Scalar </span>
<span id="t1y_355" class="t s5_355">no </span><span id="t1z_355" class="t s5_355">yes </span><span id="t20_355" class="t s5_355">ADDSS, ADDSD, SUBSS, SUBSD </span><span id="t21_355" class="t s5_355">Scalar </span>
<span id="t22_355" class="t s5_355">no </span><span id="t23_355" class="t s5_355">yes </span><span id="t24_355" class="t s5_355">MULSS, MULSD, DIVSS, DIVSD </span><span id="t25_355" class="t s5_355">Scalar </span>
<span id="t26_355" class="t s5_355">no </span><span id="t27_355" class="t s5_355">yes </span><span id="t28_355" class="t s5_355">SQRTSS, SQRTSD </span><span id="t29_355" class="t s5_355">Scalar </span>
<span id="t2a_355" class="t s5_355">no </span><span id="t2b_355" class="t s5_355">yes </span><span id="t2c_355" class="t s5_355">CVTSS2SD, CVTSD2SS </span><span id="t2d_355" class="t s5_355">Scalar </span>
<span id="t2e_355" class="t s5_355">no </span><span id="t2f_355" class="t s5_355">yes </span><span id="t2g_355" class="t s5_355">MINSS, MINSD, MAXSS, MAXSD </span><span id="t2h_355" class="t s5_355">Scalar </span>
<span id="t2i_355" class="t s5_355">no </span><span id="t2j_355" class="t s5_355">yes </span><span id="t2k_355" class="t s5_355">PAND, PANDN, POR, PXOR </span><span id="t2l_355" class="t s5_355">VI </span>
<span id="t2m_355" class="t s5_355">no </span><span id="t2n_355" class="t s5_355">yes </span><span id="t2o_355" class="t s5_355">PCMPGTB, PCMPGTW, PCMPGTD </span><span id="t2p_355" class="t s5_355">VI </span>
<span id="t2q_355" class="t s6_355">Table 14-4. </span><span id="t2r_355" class="t s6_355">256-bit Intel® AVX Instruction Enhancements </span><span id="t2s_355" class="t s6_355">(Contd.) </span>
<span id="t2t_355" class="t s7_355">Instruction </span><span id="t2u_355" class="t s7_355">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
