// Seed: 2892577396
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_11 = 32'd60,
    parameter id_19 = 32'd90,
    parameter id_21 = 32'd2
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    id_20,
    _id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  input wire id_23;
  inout logic [7:0] id_22;
  inout wire _id_21;
  output wire id_20;
  inout wire _id_19;
  module_0 modCall_1 (
      id_1,
      id_17,
      id_7,
      id_8,
      id_1,
      id_8,
      id_4,
      id_1,
      id_1,
      id_18,
      id_16,
      id_17
  );
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  output logic [7:0] id_14;
  input wire id_13;
  inout wire id_12;
  inout wire _id_11;
  inout wire id_10;
  output wor id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output tri1 id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_25;
  assign id_14[id_11] = id_13;
  assign id_9 = (id_22) == id_8;
  logic [7:0][1 : -1] id_26;
  assign id_18 = id_22[id_21 :-1];
  wire id_27;
  wire id_28;
  localparam id_29 = 1;
endmodule
