
*** Running vivado
    with args -log DG_granule_model.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DG_granule_model.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/Vivado/2021.2/scripts/Vivado_init.tcl'
source DG_granule_model.tcl -notrace
Command: synth_design -top DG_granule_model -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15128
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1566.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DG_granule_model' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:23]
INFO: [Synth 8-6157] synthesizing module 'double_sub' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-12132-LAPTOP-U9EM5UJ6/realtime/double_sub_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_sub' (1#1) [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-12132-LAPTOP-U9EM5UJ6/realtime/double_sub_stub.v:6]
WARNING: [Synth 8-7071] port 's_axis_a_tready' of module 'double_sub' is unconnected for instance 'v_SUB_Vr' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:72]
WARNING: [Synth 8-7071] port 's_axis_b_tready' of module 'double_sub' is unconnected for instance 'v_SUB_Vr' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:72]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_sub' is unconnected for instance 'v_SUB_Vr' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:72]
WARNING: [Synth 8-7071] port 'm_axis_result_tready' of module 'double_sub' is unconnected for instance 'v_SUB_Vr' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:72]
WARNING: [Synth 8-7023] instance 'v_SUB_Vr' of module 'double_sub' has 10 connections declared, but only 6 given [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:72]
WARNING: [Synth 8-7071] port 's_axis_a_tready' of module 'double_sub' is unconnected for instance 'v_SUB_Vt' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:81]
WARNING: [Synth 8-7071] port 's_axis_b_tready' of module 'double_sub' is unconnected for instance 'v_SUB_Vt' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:81]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_sub' is unconnected for instance 'v_SUB_Vt' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:81]
WARNING: [Synth 8-7071] port 'm_axis_result_tready' of module 'double_sub' is unconnected for instance 'v_SUB_Vt' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:81]
WARNING: [Synth 8-7023] instance 'v_SUB_Vt' of module 'double_sub' has 10 connections declared, but only 6 given [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:81]
INFO: [Synth 8-6157] synthesizing module 'double_mul' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-12132-LAPTOP-U9EM5UJ6/realtime/double_mul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_mul' (2#1) [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-12132-LAPTOP-U9EM5UJ6/realtime/double_mul_stub.v:6]
WARNING: [Synth 8-7071] port 's_axis_a_tready' of module 'double_mul' is unconnected for instance 'v_sub_Vr_MUL_v_sub_Vt' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:90]
WARNING: [Synth 8-7071] port 's_axis_b_tready' of module 'double_mul' is unconnected for instance 'v_sub_Vr_MUL_v_sub_Vt' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:90]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'v_sub_Vr_MUL_v_sub_Vt' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:90]
WARNING: [Synth 8-7071] port 'm_axis_result_tready' of module 'double_mul' is unconnected for instance 'v_sub_Vr_MUL_v_sub_Vt' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:90]
WARNING: [Synth 8-7023] instance 'v_sub_Vr_MUL_v_sub_Vt' of module 'double_mul' has 10 connections declared, but only 6 given [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:90]
WARNING: [Synth 8-7071] port 's_axis_a_tready' of module 'double_mul' is unconnected for instance 'v_sub_Vr_mul_v_sub_Vt_MUL_k' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:99]
WARNING: [Synth 8-7071] port 's_axis_b_tready' of module 'double_mul' is unconnected for instance 'v_sub_Vr_mul_v_sub_Vt_MUL_k' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:99]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'v_sub_Vr_mul_v_sub_Vt_MUL_k' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:99]
WARNING: [Synth 8-7071] port 'm_axis_result_tready' of module 'double_mul' is unconnected for instance 'v_sub_Vr_mul_v_sub_Vt_MUL_k' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:99]
WARNING: [Synth 8-7023] instance 'v_sub_Vr_mul_v_sub_Vt_MUL_k' of module 'double_mul' has 10 connections declared, but only 6 given [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:99]
WARNING: [Synth 8-7071] port 's_axis_a_tready' of module 'double_sub' is unconnected for instance 'v_sub_Vr_mul_v_sub_Vt_mul_k_SUB_u' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:108]
WARNING: [Synth 8-7071] port 's_axis_b_tready' of module 'double_sub' is unconnected for instance 'v_sub_Vr_mul_v_sub_Vt_mul_k_SUB_u' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:108]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_sub' is unconnected for instance 'v_sub_Vr_mul_v_sub_Vt_mul_k_SUB_u' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:108]
WARNING: [Synth 8-7071] port 'm_axis_result_tready' of module 'double_sub' is unconnected for instance 'v_sub_Vr_mul_v_sub_Vt_mul_k_SUB_u' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:108]
WARNING: [Synth 8-7023] instance 'v_sub_Vr_mul_v_sub_Vt_mul_k_SUB_u' of module 'double_sub' has 10 connections declared, but only 6 given [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:108]
INFO: [Synth 8-6157] synthesizing module 'double_add' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-12132-LAPTOP-U9EM5UJ6/realtime/double_add_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_add' (3#1) [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-12132-LAPTOP-U9EM5UJ6/realtime/double_add_stub.v:6]
WARNING: [Synth 8-7071] port 's_axis_a_tready' of module 'double_add' is unconnected for instance 'v_sub_Vr_mul_v_sub_Vt_mul_k_sub_u_ADD_i' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:117]
WARNING: [Synth 8-7071] port 's_axis_b_tready' of module 'double_add' is unconnected for instance 'v_sub_Vr_mul_v_sub_Vt_mul_k_sub_u_ADD_i' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:117]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_add' is unconnected for instance 'v_sub_Vr_mul_v_sub_Vt_mul_k_sub_u_ADD_i' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:117]
WARNING: [Synth 8-7071] port 'm_axis_result_tready' of module 'double_add' is unconnected for instance 'v_sub_Vr_mul_v_sub_Vt_mul_k_sub_u_ADD_i' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:117]
WARNING: [Synth 8-7023] instance 'v_sub_Vr_mul_v_sub_Vt_mul_k_sub_u_ADD_i' of module 'double_add' has 10 connections declared, but only 6 given [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:117]
INFO: [Synth 8-6157] synthesizing module 'double_div' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-12132-LAPTOP-U9EM5UJ6/realtime/double_div_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_div' (4#1) [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-12132-LAPTOP-U9EM5UJ6/realtime/double_div_stub.v:6]
WARNING: [Synth 8-7071] port 's_axis_a_tready' of module 'double_div' is unconnected for instance 'dv_DIV_dt' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:126]
WARNING: [Synth 8-7071] port 's_axis_b_tready' of module 'double_div' is unconnected for instance 'dv_DIV_dt' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:126]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_div' is unconnected for instance 'dv_DIV_dt' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:126]
WARNING: [Synth 8-7071] port 'm_axis_result_tready' of module 'double_div' is unconnected for instance 'dv_DIV_dt' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:126]
WARNING: [Synth 8-7023] instance 'dv_DIV_dt' of module 'double_div' has 10 connections declared, but only 6 given [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:126]
WARNING: [Synth 8-7071] port 's_axis_a_tready' of module 'double_mul' is unconnected for instance 'tstep_MUL_dv_div_dt' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:135]
WARNING: [Synth 8-7071] port 's_axis_b_tready' of module 'double_mul' is unconnected for instance 'tstep_MUL_dv_div_dt' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:135]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'tstep_MUL_dv_div_dt' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:135]
WARNING: [Synth 8-7071] port 'm_axis_result_tready' of module 'double_mul' is unconnected for instance 'tstep_MUL_dv_div_dt' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:135]
WARNING: [Synth 8-7023] instance 'tstep_MUL_dv_div_dt' of module 'double_mul' has 10 connections declared, but only 6 given [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:135]
WARNING: [Synth 8-7071] port 's_axis_a_tready' of module 'double_add' is unconnected for instance 'v_new' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:144]
WARNING: [Synth 8-7071] port 's_axis_b_tready' of module 'double_add' is unconnected for instance 'v_new' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:144]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_add' is unconnected for instance 'v_new' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:144]
WARNING: [Synth 8-7071] port 'm_axis_result_tready' of module 'double_add' is unconnected for instance 'v_new' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:144]
WARNING: [Synth 8-7023] instance 'v_new' of module 'double_add' has 10 connections declared, but only 6 given [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:144]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v-144.12 with 1st driver pin 'DG_granule_model:/tstep_MUL_dv_div_dt/m_axis_result_tdata[0]' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:144]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v-144.12 with 2nd driver pin 'GND' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:144]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v-144.12 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:144]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v-135.12 with 1st driver pin 'DG_granule_model:/dv_DIV_dt/m_axis_result_tdata[0]' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v-135.12 with 2nd driver pin 'GND' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v-135.12 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v-126.12 with 1st driver pin 'DG_granule_model:/v_sub_Vr_mul_v_sub_Vt_mul_k_sub_u_ADD_i/m_axis_result_tdata[0]' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:126]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v-126.12 with 2nd driver pin 'GND' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:126]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v-126.12 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:126]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v-117.12 with 1st driver pin 'DG_granule_model:/v_sub_Vr_mul_v_sub_Vt_mul_k_SUB_u/m_axis_result_tdata[0]' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:117]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v-117.12 with 2nd driver pin 'GND' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:117]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v-117.12 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:117]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v-108.12 with 1st driver pin 'DG_granule_model:/v_sub_Vr_mul_v_sub_Vt_MUL_k/m_axis_result_tdata[0]' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v-108.12 with 2nd driver pin 'GND' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:108]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v-108.12 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:108]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v-99.12 with 1st driver pin 'DG_granule_model:/v_sub_Vr_MUL_v_sub_Vt/m_axis_result_tdata[0]' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:99]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v-99.12 with 2nd driver pin 'GND' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:99]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v-99.12 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:99]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v-90.12 with 1st driver pin 'DG_granule_model:/v_SUB_Vr/m_axis_result_tdata[0]' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:90]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v-90.12 with 2nd driver pin 'GND' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:90]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v-90.12 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:90]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v-90.12 with 1st driver pin 'DG_granule_model:/v_SUB_Vt/m_axis_result_tdata[0]' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:90]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v-90.12 with 2nd driver pin 'GND' [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:90]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v-90.12 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:90]
INFO: [Synth 8-6155] done synthesizing module 'DG_granule_model' (5#1) [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.516 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1566.516 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_multiply_in_context.xdc] for cell 'v_sub_Vr_MUL_v_sub_Vt'
Finished Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_multiply_in_context.xdc] for cell 'v_sub_Vr_MUL_v_sub_Vt'
Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_multiply_in_context.xdc] for cell 'v_sub_Vr_mul_v_sub_Vt_MUL_k'
Finished Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_multiply_in_context.xdc] for cell 'v_sub_Vr_mul_v_sub_Vt_MUL_k'
Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_multiply_in_context.xdc] for cell 'tstep_MUL_dv_div_dt'
Finished Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_multiply_in_context.xdc] for cell 'tstep_MUL_dv_div_dt'
Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div/floating_point_1_in_context.xdc] for cell 'dv_DIV_dt'
Finished Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div/floating_point_1_in_context.xdc] for cell 'dv_DIV_dt'
Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add/double_add_in_context.xdc] for cell 'v_sub_Vr_mul_v_sub_Vt_mul_k_sub_u_ADD_i'
Finished Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add/double_add_in_context.xdc] for cell 'v_sub_Vr_mul_v_sub_Vt_mul_k_sub_u_ADD_i'
Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add/double_add_in_context.xdc] for cell 'v_new'
Finished Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add/double_add_in_context.xdc] for cell 'v_new'
Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'v_SUB_Vr'
Finished Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'v_SUB_Vr'
Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'v_SUB_Vt'
Finished Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'v_SUB_Vt'
Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'v_sub_Vr_mul_v_sub_Vt_mul_k_SUB_u'
Finished Parsing XDC File [c:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'v_sub_Vr_mul_v_sub_Vt_mul_k_SUB_u'
Parsing XDC File [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
CRITICAL WARNING: [Common 17-161] Invalid option value '#btnc' specified for 'objects'. [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:67]
Finished Parsing XDC File [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DG_granule_model_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DG_granule_model_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1611.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1611.891 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dv_DIV_dt' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tstep_MUL_dv_div_dt' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'v_SUB_Vr' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'v_SUB_Vt' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'v_new' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'v_sub_Vr_MUL_v_sub_Vt' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'v_sub_Vr_mul_v_sub_Vt_MUL_k' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'v_sub_Vr_mul_v_sub_Vt_mul_k_SUB_u' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'v_sub_Vr_mul_v_sub_Vt_mul_k_sub_u_ADD_i' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1615.270 ; gain = 48.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1615.270 ; gain = 48.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for tstep_MUL_dv_div_dt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for v_sub_Vr_MUL_v_sub_Vt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for v_sub_Vr_mul_v_sub_Vt_MUL_k. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dv_DIV_dt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for v_new. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for v_sub_Vr_mul_v_sub_Vt_mul_k_sub_u_ADD_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for v_SUB_Vr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for v_SUB_Vt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for v_sub_Vr_mul_v_sub_Vt_mul_k_SUB_u. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1615.270 ; gain = 48.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1615.270 ; gain = 48.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1615.270 ; gain = 48.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1615.270 ; gain = 48.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1615.270 ; gain = 48.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1615.270 ; gain = 48.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module v_SUB_Vr has unconnected pin m_axis_result_tready
CRITICAL WARNING: [Synth 8-4442] BlackBox module v_SUB_Vt has unconnected pin m_axis_result_tready
CRITICAL WARNING: [Synth 8-4442] BlackBox module v_sub_Vr_MUL_v_sub_Vt has unconnected pin m_axis_result_tready
CRITICAL WARNING: [Synth 8-4442] BlackBox module v_sub_Vr_mul_v_sub_Vt_MUL_k has unconnected pin m_axis_result_tready
CRITICAL WARNING: [Synth 8-4442] BlackBox module v_sub_Vr_mul_v_sub_Vt_mul_k_SUB_u has unconnected pin m_axis_result_tready
CRITICAL WARNING: [Synth 8-4442] BlackBox module v_sub_Vr_mul_v_sub_Vt_mul_k_sub_u_ADD_i has unconnected pin m_axis_result_tready
CRITICAL WARNING: [Synth 8-4442] BlackBox module dv_DIV_dt has unconnected pin m_axis_result_tready
CRITICAL WARNING: [Synth 8-4442] BlackBox module tstep_MUL_dv_div_dt has unconnected pin m_axis_result_tready
CRITICAL WARNING: [Synth 8-4442] BlackBox module v_new has unconnected pin m_axis_result_tready
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1615.270 ; gain = 48.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1615.270 ; gain = 48.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1615.270 ; gain = 48.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1615.270 ; gain = 48.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1615.270 ; gain = 48.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1615.270 ; gain = 48.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |double_sub    |         3|
|2     |double_mul    |         3|
|3     |double_add    |         2|
|4     |double_div    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |double_add |     2|
|3     |double_div |     1|
|4     |double_mul |     3|
|7     |double_sub |     3|
|10    |BUFG       |     1|
|11    |LUT1       |     1|
|12    |FDPE       |     1|
|13    |IBUF       |    66|
|14    |OBUF       |   128|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1615.270 ; gain = 48.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 9 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1615.270 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1615.270 ; gain = 48.754
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1615.270 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1615.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 16cb282a
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 55 Warnings, 34 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1615.270 ; gain = 48.754
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DG_granule_model_utilization_synth.rpt -pb DG_granule_model_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 25 21:40:42 2023...
