pin,slack
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[3]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[3]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[3]:CLK,192606
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[3]:D,194076
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[3]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[3]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[3]:Q,192606
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[3]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[3]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_21_FCINST1:CC,1215
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_21_FCINST1:CO,1215
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_21_FCINST1:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_21_FCINST1:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[0]:ALn,-122
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[0]:CLK,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[0]:D,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[0]:EN,3195
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[0]:Q,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[8]:A,2546
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[8]:B,2208
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[8]:C,3559
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[8]:Y,2208
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_8:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_8:IPENn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[5]:D,11599
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[5]:EN,9324
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_13:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_13:C,4467
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_13:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_13:IPC,4467
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[3]:D,11659
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[3]:EN,9090
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:CLK,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:D,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:Q,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[1],734
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[2],667
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[3],-1002
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[4],-1084
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[5],-1155
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[6],-1100
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[7],-1187
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[0],250
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[1],-957
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[2],-997
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[3],-1052
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[6],-455
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[1],1176
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[2],-1155
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[3],-1187
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[4],-1149
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[7]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[7]:ALn,-122
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[7]:CLK,3731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[7]:D,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[7]:EN,3195
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[7]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[7]:Q,3731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[7]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:A,11701
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:B,7845
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:C,11574
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:D,11441
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:Y,7845
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:A,-709
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:B,-743
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:CC,-1569
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:S,-1569
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:UB,-639
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[4]:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[4]:B,17424
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[4]:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[4]:CC,16648
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[4]:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[4]:P,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[4]:S,16648
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[4]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_FIFO_rd_en:A,192362
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_FIFO_rd_en:B,192676
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_FIFO_rd_en:Y,192362
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2[0]:A,191456
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2[0]:B,190031
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2[0]:C,193739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2[0]:D,192306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2[0]:Y,190031
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[5]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[5]:B,3217
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[5]:C,-455
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[5]:CC,-1100
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[5]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[5]:P,-455
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[5]:S,-1100
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[5]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[5]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[5]:CLK,1097
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[5]:D,4685
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[5]:EN,4535
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[5]:Q,1097
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[5]:SLn,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0_RGB1:An,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0_RGB1:ENn,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0_RGB1:YL,10349
m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base:ADn,
m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base:ALn,10349
m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base:CLK,10614
m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base:D,12763
m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base:EN,
m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base:LAT,
m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base:Q,10614
m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base:SD,
m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[1]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[1]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[1]:CLK,192820
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[1]:D,193346
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[1]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[1]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[1]:Q,192820
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[1]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[1]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_2_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_2_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_2_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_2_PAD/U_IOPAD:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_12_BI_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_12_BI_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_12_BI_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_12_BI_PAD/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[0]:A,194974
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[0]:B,194869
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[0]:C,190031
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[0]:Y,190031
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[3]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[3]:B,193394
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[3]:C,194678
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[3]:CC,193640
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[3]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[3]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[3]:S,193394
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[3]:UB,
m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A,
m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[15]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[15]:ALn,193591
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[15]:CLK,191476
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[15]:D,192904
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[15]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[15]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[15]:Q,191476
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[15]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[15]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un15_tx_byte_cntr_0_a5_0:A,191453
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un15_tx_byte_cntr_0_a5_0:B,191343
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un15_tx_byte_cntr_0_a5_0:C,191257
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un15_tx_byte_cntr_0_a5_0:Y,191257
CommsFPGA_top_0/ClkDivider_RNO[0]:A,194959
CommsFPGA_top_0/ClkDivider_RNO[0]:Y,194959
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[4]:A,194967
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[4]:B,194864
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[4]:C,190051
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[4]:D,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[4]:Y,190051
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_1:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_1:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_1:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_1:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_1:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_11_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_11_PAD/U_IOINFF:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_TX_DataEn_7_iv:A,191790
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_TX_DataEn_7_iv:B,193633
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_TX_DataEn_7_iv:Y,191790
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_RNI9TLR:A,6596
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_RNI9TLR:B,6506
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_RNI9TLR:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_RNI9TLR:Y,6506
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m5_4:A,9203
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m5_4:B,9140
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m5_4:C,9069
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m5_4:D,8936
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m5_4:Y,8936
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0_PAD,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK1,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK1_PAD,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK2,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK2_PAD,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK3,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK3_PAD,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD0_ARST_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD1_ARST_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD2_ARST_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD3_ARST_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:LOCK,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_ARST_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_HOLD_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_SEL,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_ARST_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_HOLD_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_SEL,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_ARST_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_HOLD_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_SEL,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_ARST_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_HOLD_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_SEL,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[2],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[3],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[4],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[5],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[6],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[7],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PCLK,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PENABLE,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_ARST_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_BYPASS_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_POWERDOWN_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PRESET_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PSEL,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[0],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[1],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[2],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[3],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[4],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[5],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[6],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[7],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWRITE,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_1MHZ,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:XTLOSC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[0]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[0]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[0]:Y,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[2]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[2]:CLK,194071
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[2]:D,194394
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[2]:EN,194314
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[2]:Q,194071
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[2]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_0_i_0_o2_0[3]:A,2513
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_0_i_0_o2_0[3]:B,2441
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_0_i_0_o2_0[3]:C,2379
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_0_i_0_o2_0[3]:Y,2379
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[4]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[4]:CLK,2661
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[4]:D,2501
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[4]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[4]:Q,2661
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:CLK,-531
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:D,1039
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:Q,-531
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[5]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[5]:CLK,192497
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[5]:D,190029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[5]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[5]:Q,192497
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[5]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[4]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[4]:CLK,1471
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[4]:D,3559
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[4]:EN,2043
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[4]:Q,1471
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[4]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13[7]:A,2539
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13[7]:B,1092
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13[7]:C,3583
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13[7]:D,3458
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13[7]:Y,1092
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_11:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_11:B,194774
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_11:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_11:CC,192662
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_11:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_11:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_11:S,192662
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_11:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_19:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a4_0_a2_0[3]:A,1079
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a4_0_a2_0[3]:B,1131
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a4_0_a2_0[3]:C,1024
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a4_0_a2_0[3]:Y,1024
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_1:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_1:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_1:C,40212
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_1:D,40098
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_1:Y,40098
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[2]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[2]:CLK,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[2]:D,3572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[2]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[2]:Q,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:CLK,192418
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:D,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:Q,192418
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPC,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_5:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_5:B,194774
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_5:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_5:CC,193938
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_5:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_5:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_5:S,193938
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_5:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:CLK,1179
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:D,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:Q,1179
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:SLn,
ID_RES_0/U0_2/U0/U_IOPAD:PAD,
ID_RES_0/U0_2/U0/U_IOPAD:Y,
CommsFPGA_top_0/long_reset_cntr[2]:ADn,
CommsFPGA_top_0/long_reset_cntr[2]:ALn,-2602
CommsFPGA_top_0/long_reset_cntr[2]:CLK,193633
CommsFPGA_top_0/long_reset_cntr[2]:D,193253
CommsFPGA_top_0/long_reset_cntr[2]:EN,
CommsFPGA_top_0/long_reset_cntr[2]:LAT,
CommsFPGA_top_0/long_reset_cntr[2]:Q,193633
CommsFPGA_top_0/long_reset_cntr[2]:SD,
CommsFPGA_top_0/long_reset_cntr[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:CLK,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:D,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:Q,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:CLK,9032
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:D,11089
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:Q,9032
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[1]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[1]:B,193858
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[1]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[1]:CC,194469
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[1]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[1]:P,193858
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[1]:S,194469
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[1]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_12:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:CC[10],10607
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:CC[1],11203
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:CC[2],11128
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:CC[3],10810
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:CC[4],10732
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:CC[5],10672
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:CC[6],10770
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:CC[7],10663
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:CC[8],10592
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:CC[9],10706
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:P[0],10643
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:P[1],10592
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:P[2],10805
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:P[3],10776
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:P[6],10755
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:P[7],11277
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:P[9],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0:UB[9],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:A,191647
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:B,191557
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:C,191505
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:D,191413
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:Y,191413
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_20:EN,
m2s010_som_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa:A,
m2s010_som_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa:B,
m2s010_som_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa:C,
m2s010_som_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa:D,
m2s010_som_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_a2_i_0[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_a2_i_0[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_a2_i_0[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_a2_i_0[7]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_10:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_10:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_PostAmble_d1:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_PostAmble_d1:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_PostAmble_d1:CLK,42640
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_PostAmble_d1:D,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_PostAmble_d1:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_PostAmble_d1:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_PostAmble_d1:Q,42640
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_PostAmble_d1:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_PostAmble_d1:SLn,
m2s010_som_sb_0/CORECONFIGP_0/paddr_RNINQ3R[13]:A,
m2s010_som_sb_0/CORECONFIGP_0/paddr_RNINQ3R[13]:B,
m2s010_som_sb_0/CORECONFIGP_0/paddr_RNINQ3R[13]:C,
m2s010_som_sb_0/CORECONFIGP_0/paddr_RNINQ3R[13]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:IPA,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271:B,2549
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271:P,2549
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[11]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[11]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[11]:CLK,191393
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[11]:D,191258
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[11]:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[11]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[11]:Q,191393
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[11]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[11]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_address_low4_reg_en_1:A,10521
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_address_low4_reg_en_1:B,10402
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_address_low4_reg_en_1:Y,10402
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_26:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_26:C,12654
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_26:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_26:IPC,12654
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPC,
m2s010_som_sb_0/CORECONFIGP_0/paddr[5]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[5]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[5]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/paddr[5]:D,
m2s010_som_sb_0/CORECONFIGP_0/paddr[5]:EN,
m2s010_som_sb_0/CORECONFIGP_0/paddr[5]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/paddr[5]:Q,
m2s010_som_sb_0/CORECONFIGP_0/paddr[5]:SD,
m2s010_som_sb_0/CORECONFIGP_0/paddr[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST_un1_write_reg_en_0_a2_0:A,9534
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST_un1_write_reg_en_0_a2_0:B,9171
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST_un1_write_reg_en_0_a2_0:C,9457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST_un1_write_reg_en_0_a2_0:Y,9171
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_19:EN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_1:A,190337
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_1:B,190219
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_1:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_1:CC,192211
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_1:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_1:P,190221
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_1:S,192211
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_1:UB,190219
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1:CC[0],1450
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1:CI,1450
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1:P[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1:P[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1:P[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1:P[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1:P[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1:P[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1:P[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1:UB[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1:UB[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1:UB[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1:UB[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1:UB[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1:UB[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1:UB[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1:UB[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1:UB[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1:UB[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1:UB[9],
CoreAPB3_0/iPSELS_raw[0]:A,8445
CoreAPB3_0/iPSELS_raw[0]:B,7283
CoreAPB3_0/iPSELS_raw[0]:C,8304
CoreAPB3_0/iPSELS_raw[0]:D,8186
CoreAPB3_0/iPSELS_raw[0]:Y,7283
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[0]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[0]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[0]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[0]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[0]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[0]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[0]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[0]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:B,3484
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:C,-143
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:CC,-1084
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:D,-1149
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:S,-1084
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:UB,-1149
MAC_MII_RX_CLK_ibuf/U0/U_IOPAD:PAD,
MAC_MII_RX_CLK_ibuf/U0/U_IOPAD:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:A,-1445
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:IPA,-1445
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3[5]:A,3731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3[5]:B,3559
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3[5]:Y,3559
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[6]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[6]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[6]:Y,11637
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[0]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[0]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[0]:CLK,192689
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[0]:D,191321
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[0]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[0]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[0]:Q,192689
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[0]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_7:A,41473
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_7:B,41375
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_7:C,41325
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_7:Y,41325
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:A,194967
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:B,191305
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:C,194840
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:D,194707
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:Y,191305
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[15]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[15]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[15]:CLK,2344
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[15]:D,4724
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[15]:EN,2133
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[15]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[15]:Q,2344
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[15]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[15]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[5]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[5]:CLK,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[5]:D,3572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[5]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[5]:Q,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[5]:ALn,-4717
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[5]:CLK,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[5]:D,196014
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[5]:EN,195825
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[5]:Q,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[5]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_15_BI_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_15_BI_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_15_BI_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_15_BI_PAD/U_IOPAD:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO_2[5]:A,9244
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO_2[5]:B,9263
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO_2[5]:Y,9244
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12_0[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12_0[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12_0[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12_0[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12_0[0]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[4]:D,11621
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[4]:EN,11266
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[4]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_8:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_8:B,-683
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_8:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_8:CC,-1599
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_8:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_8:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_8:S,-1599
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_8:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg_en_RNIFQLA2:A,11607
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg_en_RNIFQLA2:B,11514
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg_en_RNIFQLA2:C,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg_en_RNIFQLA2:D,10211
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg_en_RNIFQLA2:Y,10211
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270:B,193909
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270:CC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270:P,193909
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:B,-1187
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:C,82
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:P,250
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:Y,-1187
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIDQ4JP[6]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIDQ4JP[6]:B,191504
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIDQ4JP[6]:C,194117
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIDQ4JP[6]:CC,191268
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIDQ4JP[6]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIDQ4JP[6]:P,191504
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIDQ4JP[6]:S,191268
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIDQ4JP[6]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_0:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_0:IPCLKn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPB,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[16]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[16]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[16]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[16]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[16]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[16]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[16]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[16]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[16]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_3:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_3:B,193945
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_3:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_3:CC,194076
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_3:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_3:P,193945
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_3:S,194076
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_3:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:A,194967
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:B,194918
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:C,192411
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:D,194700
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:Y,192411
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[10],195958
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[11],195960
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[12],195985
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[13],195980
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[2],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[3],195600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[4],195641
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[5],195797
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[6],195772
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[7],196011
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[8],196042
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[9],196022
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ARST_N,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[2],194513
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK,188628
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[10],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[12],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[13],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[14],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[15],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[16],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[17],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[2],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[3],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[4],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[5],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[6],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[7],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[8],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[9],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[0],190031
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[1],188778
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[2],188956
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[3],188628
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[4],188761
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[5],189006
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[6],188837
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[7],188968
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_ARST_N,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_SRST_N,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WEN[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WEN[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WIDTH[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WIDTH[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WIDTH[2],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WMODE,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[10],12633
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[11],12645
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[12],12691
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[13],12749
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[2],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[3],12350
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[4],12317
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[5],12529
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[6],12509
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[7],12699
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[8],12723
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[9],12718
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ARST_N,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_BLK[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_BLK[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_BLK[2],11551
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[0],11434
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[10],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[12],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[13],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[14],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[15],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[16],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[17],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[1],11389
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[2],11456
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[3],11436
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[4],11430
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[5],11412
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[6],11366
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[7],11393
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[8],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[9],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_ARST_N,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_SRST_N,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WEN[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WEN[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WIDTH[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WIDTH[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WIDTH[2],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WMODE,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_11:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_11:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[5]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[5]:CLK,192585
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[5]:D,189967
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[5]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[5]:Q,192585
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_CRC_ERROR_INTR_un29_int_reg_clr:A,10237
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_CRC_ERROR_INTR_un29_int_reg_clr:B,10429
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_CRC_ERROR_INTR_un29_int_reg_clr:C,8877
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_CRC_ERROR_INTR_un29_int_reg_clr:D,8973
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_CRC_ERROR_INTR_un29_int_reg_clr:Y,8877
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out_RNIAU0T:A,-1187
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out_RNIAU0T:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out_RNIAU0T:C,-1482
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out_RNIAU0T:Y,-1482
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_3:A,190521
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_3:B,190269
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_3:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_3:CC,190495
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_3:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_3:P,190405
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_3:S,190495
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_3:UB,190269
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s[11]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s[11]:B,11493
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s[11]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s[11]:CC,10521
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s[11]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s[11]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s[11]:S,10521
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s[11]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:A,-1482
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:IPA,-1482
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un25_apb3_addr_0_a2:A,9533
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un25_apb3_addr_0_a2:B,9125
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un25_apb3_addr_0_a2:C,10166
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un25_apb3_addr_0_a2:D,10001
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un25_apb3_addr_0_a2:Y,9125
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[1]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[1]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:CC[1],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:CC[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:CC[3],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:CC[4],190427
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:P[0],190536
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:P[1],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:P[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:P[3],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:P[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:P[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:P[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:P[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:UB[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:UB[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:UB[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:UB[1],190427
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:UB[2],190582
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:UB[3],190903
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:UB[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:UB[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:UB[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:UB[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:UB[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[9]:A,10393
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[9]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[9]:Y,10393
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[9]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[9]:B,194774
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[9]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[9]:CC,193972
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[9]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[9]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[9]:S,193972
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[9]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_27:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_27:C,4571
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_27:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_27:IPC,4571
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[6]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[6]:CLK,191405
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[6]:D,191268
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[6]:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[6]:Q,191405
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[6]:SLn,
PULLDOWN_R9_ibuf/U0/U_IOPAD:PAD,
PULLDOWN_R9_ibuf/U0/U_IOPAD:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_apb3_addr_0_a2:A,10308
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_apb3_addr_0_a2:B,10195
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_apb3_addr_0_a2:C,9316
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_apb3_addr_0_a2:D,8981
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_apb3_addr_0_a2:Y,8981
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[4]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[4]:CLK,192497
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[4]:D,190051
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[4]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[4]:Q,192497
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[5]:D,11599
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[5]:EN,11266
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2s2_i_a5:A,192349
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2s2_i_a5:B,192306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2s2_i_a5:Y,192306
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[1]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[1]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[1]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[1]:D,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[1]:EN,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[1]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[1]:Q,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[1]:SD,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3[3]:A,3731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3[3]:B,3559
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3[3]:Y,3559
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[5]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[5]:B,192585
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[5]:C,193908
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[5]:CC,192857
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[5]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[5]:P,192585
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[5]:S,192857
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[5]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[6]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[6]:CLK,193613
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[6]:D,192500
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[6]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[6]:Q,193613
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_2:A,193791
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_2:B,193285
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_2:C,193628
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_2:D,193563
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_2:Y,193285
GPIO_11_M2F_obuf/U0/U_IOOUTFF:A,
GPIO_11_M2F_obuf/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[14]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[14]:ALn,1278
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[14]:CLK,1139
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[14]:D,4731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[14]:EN,3322
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[14]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[14]:Q,1139
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[14]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[14]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[1]:CLK,1734
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[1]:D,3559
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[1]:EN,2043
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[1]:Q,1734
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:CLK,192689
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:D,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:Q,192689
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_31:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_31:IPENn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_wmux_0[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_wmux_0[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_wmux_0[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_wmux_0[5]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_wmux_0[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_wmux_0[5]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_wmux_0[5]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_wmux_0[5]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[12]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[12]:ALn,1278
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[12]:CLK,1281
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[12]:D,4731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[12]:EN,3322
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[12]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[12]:Q,1281
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[12]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[12]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[2]:A,192561
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[2]:B,193789
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[2]:C,190042
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[2]:D,191155
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[2]:Y,190042
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m33_11:A,8424
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m33_11:B,8296
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m33_11:C,7165
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m33_11:D,6707
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m33_11:Y,6707
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_28:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_28:C,12656
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_28:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_28:IPC,12656
GPIO_21_M2F_obuf/U0/U_IOPAD:D,
GPIO_21_M2F_obuf/U0/U_IOPAD:E,
GPIO_21_M2F_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un5_int_reg_clr:A,10237
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un5_int_reg_clr:B,10406
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un5_int_reg_clr:C,8877
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un5_int_reg_clr:D,8973
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un5_int_reg_clr:Y,8877
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[14]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[14]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[14]:CLK,1964
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[14]:D,4724
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[14]:EN,2133
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[14]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[14]:Q,1964
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[14]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[14]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI6OQI[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI6OQI[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI6OQI[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI6OQI[7]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un9_int_reg_clr:A,10237
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un9_int_reg_clr:B,10385
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un9_int_reg_clr:C,8877
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un9_int_reg_clr:D,8973
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un9_int_reg_clr:Y,8877
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1:An,-3338
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1:ENn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1:YL,-3338
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_20:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_20:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_20:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_20:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un33_apb3_addr_0_a2:A,9350
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un33_apb3_addr_0_a2:B,9360
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un33_apb3_addr_0_a2:C,10158
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un33_apb3_addr_0_a2:D,9973
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un33_apb3_addr_0_a2:Y,9350
CommsFPGA_top_0/long_reset_cntr[3]:ADn,
CommsFPGA_top_0/long_reset_cntr[3]:ALn,-2602
CommsFPGA_top_0/long_reset_cntr[3]:CLK,193633
CommsFPGA_top_0/long_reset_cntr[3]:D,192935
CommsFPGA_top_0/long_reset_cntr[3]:EN,
CommsFPGA_top_0/long_reset_cntr[3]:LAT,
CommsFPGA_top_0/long_reset_cntr[3]:Q,193633
CommsFPGA_top_0/long_reset_cntr[3]:SD,
CommsFPGA_top_0/long_reset_cntr[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en:ALn,7283
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en:CLK,10492
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en:D,10543
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en:EN,8973
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en:Q,10492
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:CC[1],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:CC[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:CC[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:CC[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:CC[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:CC[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:CC[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:CC[8],1215
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:P[0],1408
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:P[1],1350
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:P[2],1534
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:P[3],1534
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:P[6],1939
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:P[7],2035
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:P[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:P[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:UB[0],1215
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:UB[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:UB[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:UB[1],1326
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:UB[2],1471
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:UB[3],1376
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:UB[4],1420
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:UB[5],1527
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:UB[6],1819
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:UB[7],1964
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:UB[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[1]:ALn,-122
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[1]:CLK,3731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[1]:D,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[1]:EN,3195
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[1]:Q,3731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[5]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[5]:CLK,8047
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[5]:D,10664
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[5]:EN,11385
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[5]:Q,8047
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[5]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:A,1054
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:B,3621
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:Y,1054
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m35_i_0_o2:A,192848
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m35_i_0_o2:B,191692
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m35_i_0_o2:C,192696
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m35_i_0_o2:D,192604
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m35_i_0_o2:Y,191692
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_33:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_33:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_33:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_33:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_33:D,1527
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_33:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_33:UB,1527
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CLK_PAD/U_IOPADP:EIN_P,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CLK_PAD/U_IOPADP:OIN_P,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CLK_PAD/U_IOPADP:PAD_P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_11[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_11[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_11[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_11[6]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_10:A,193751
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_10:B,192280
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_10:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_10:CC,192681
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_10:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_10:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_10:S,192681
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_10:UB,192280
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[2]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[2]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[2]:CLK,192726
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[2]:D,194394
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[2]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[2]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[2]:Q,192726
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[2]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:Q,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un2_debounce_in:A,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un2_debounce_in:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un2_debounce_in:Y,193507
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[3]:D,11659
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[3]:EN,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[8]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[8]:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[8]:D,194903
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[8]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[8]:Q,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[8]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[12]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[12]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[12]:CLK,10110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[12]:D,10638
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[12]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[12]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[12]:Q,10110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[12]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[12]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_31:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_31:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_15:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_15:C,4447
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_15:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_15:IPC,4447
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg_en_RNI4KU71:A,10342
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg_en_RNI4KU71:B,9090
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg_en_RNI4KU71:C,10203
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg_en_RNI4KU71:Y,9090
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]:A,325
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]:B,-158
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]:C,1956
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]:D,1050
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]:P,1140
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]:UB,2089
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]:Y,-158
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_TX_STATE_7_i_a2_0_a5:A,193897
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_TX_STATE_7_i_a2_0_a5:B,193725
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_TX_STATE_7_i_a2_0_a5:C,193736
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_TX_STATE_7_i_a2_0_a5:D,193633
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_TX_STATE_7_i_a2_0_a5:Y,193633
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:CLK,9520
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:D,10732
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:Q,9520
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_0_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_0_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[1]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[1]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[1]:Y,11637
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_30:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_30:C,12681
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_30:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_30:IPC,12681
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_11:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_11:B,10329
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_11:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_11:CC,9357
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_11:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_11:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_11:S,9357
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_11:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_31_BI_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_31_BI_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[13]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[13]:B,11493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[13]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[13]:CC,10546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[13]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[13]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[13]:S,10546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[13]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_wmux_0[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_wmux_0[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_wmux_0[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_wmux_0[7]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_wmux_0[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_wmux_0[7]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_wmux_0[7]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_wmux_0[7]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_0[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_0[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_0[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_0[2]:Y,
m2s010_som_sb_0/CORECONFIGP_0/paddr[9]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[9]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[9]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/paddr[9]:D,
m2s010_som_sb_0/CORECONFIGP_0/paddr[9]:EN,
m2s010_som_sb_0/CORECONFIGP_0/paddr[9]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/paddr[9]:Q,
m2s010_som_sb_0/CORECONFIGP_0/paddr[9]:SD,
m2s010_som_sb_0/CORECONFIGP_0/paddr[9]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_FIFO_UNDERRUN_INTR_un21_int_reg_clr:A,10237
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_FIFO_UNDERRUN_INTR_un21_int_reg_clr:B,10471
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_FIFO_UNDERRUN_INTR_un21_int_reg_clr:C,8877
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_FIFO_UNDERRUN_INTR_un21_int_reg_clr:D,8973
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_FIFO_UNDERRUN_INTR_un21_int_reg_clr:Y,8877
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINOKG:A,11631
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINOKG:B,
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINOKG:Y,11631
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[6]:A,194959
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[6]:B,194903
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[6]:Y,194903
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_21:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_21:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_21:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_21:IPC,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[2]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[2]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[2]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[2]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[2]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[2]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[2]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[2]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[7]:D,11595
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[7]:EN,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_0_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_0_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_3:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_3:B,9542
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_3:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_3:CC,10771
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_3:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_3:P,9542
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_3:S,10771
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_3:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_14:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_7:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_7:B,1696
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_7:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_7:CC,1460
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_7:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_7:P,1696
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_7:S,1460
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_7:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[7]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[7]:B,194543
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[7]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[7]:CC,193929
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[7]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[7]:P,194543
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[7]:S,193929
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[7]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[0]:A,3669
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[0]:B,3621
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[0]:Y,3621
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_4:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_4:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_4:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_4:IPB,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_4:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:A,7101
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:B,6963
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:CC,7796
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:P,7020
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:S,7796
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:UB,6963
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_1:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_1:B,189359
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_1:C,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_1:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_1:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_1:P,189359
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_1:S,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_1:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[1]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[1]:B,193787
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[1]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[1]:CC,194461
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[1]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[1]:P,193787
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[1]:S,194461
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[1]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/T11_un4_fullilto10_i_a2_6:A,7788
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/T11_un4_fullilto10_i_a2_6:B,7315
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/T11_un4_fullilto10_i_a2_6:C,7128
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/T11_un4_fullilto10_i_a2_6:D,7107
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/T11_un4_fullilto10_i_a2_6:Y,7107
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[14]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[14]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[14]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[14]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[14]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[14]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[14]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[14]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[14]:SLn,
m2s010_som_sb_0/BIBUF_0/U0/U_IOPAD:D,
m2s010_som_sb_0/BIBUF_0/U0/U_IOPAD:E,
m2s010_som_sb_0/BIBUF_0/U0/U_IOPAD:PAD,
m2s010_som_sb_0/BIBUF_0/U0/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:CLK,912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:D,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:Q,912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_14:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_14:C,12468
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_14:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_14:IPC,12468
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_9_FCINST1:CC,-1869
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_9_FCINST1:CO,-1869
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_9_FCINST1:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_9_FCINST1:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_30:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_30:IPENn,
PULLDOWN_R9_ibuf/U0/U_IOINFF:A,
PULLDOWN_R9_ibuf/U0/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:CLK,191305
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:D,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:Q,191305
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:SLn,
Data_FAIL_obuf/U0/U_IOOUTFF:A,
Data_FAIL_obuf/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[1]:D,11617
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[1]:EN,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_33:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_33:C,4687
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_33:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_33:IPC,4687
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[3]:A,194967
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[3]:B,194864
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[3]:C,190059
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[3]:D,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[3]:Y,190059
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_31:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_31:C,4629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_31:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_31:IPC,4629
CommsFPGA_top_0/RESET_DELAY_PROC_un2_long_reset_cntr_4:A,193841
CommsFPGA_top_0/RESET_DELAY_PROC_un2_long_reset_cntr_4:B,193743
CommsFPGA_top_0/RESET_DELAY_PROC_un2_long_reset_cntr_4:C,193693
CommsFPGA_top_0/RESET_DELAY_PROC_un2_long_reset_cntr_4:D,193613
CommsFPGA_top_0/RESET_DELAY_PROC_un2_long_reset_cntr_4:Y,193613
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0:A,190395
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0:B,190108
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0:CC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0:P,190279
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0:UB,190108
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0:Y,192621
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_7:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_7:C,4173
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_7:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_7:IPC,4173
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_9[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_9[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_9[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_9[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_9[3]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_16:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_16:C,12707
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_16:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_16:IPC,12707
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_8:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_8:B,192954
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_8:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_8:CC,193281
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_8:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_8:P,192954
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_8:S,193281
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_8:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:CLK,11441
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:D,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:Q,11441
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_11_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_11_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_11_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_11_PAD/U_IOPAD:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]_CC_0:UB[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[6]:D,11571
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[6]:EN,9182
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[7]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[7]:CLK,190820
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[7]:D,193914
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[7]:EN,194314
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[7]:Q,190820
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[7]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[7]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[3]:ALn,191278
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[3]:CLK,193789
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[3]:D,191019
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[3]:EN,194390
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[3]:Q,193789
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[12]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[12]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[12]:CLK,10226
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[12]:D,11630
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[12]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[12]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[12]:Q,10226
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[12]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[12]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:A,192689
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:B,191305
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:C,192555
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:D,192418
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:Y,191305
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO[1]:A,3669
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO[1]:B,2430
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO[1]:C,3535
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO[1]:Y,2430
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:CLK,191582
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:D,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:Q,191582
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[4]:A,3684
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[4]:B,998
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[4]:C,3567
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[4]:D,3325
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[4]:Y,998
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte1_en:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte1_en:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte1_en:CLK,191246
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte1_en:D,195998
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte1_en:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte1_en:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte1_en:Q,191246
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte1_en:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte1_en:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_30:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_30:IPENn,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_0:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_0:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_0:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_0:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_0:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_8:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_8:B,9815
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_8:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_8:CC,9413
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_8:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_8:P,9815
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_8:S,9413
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_8:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un9_apb3_addr_0_a2:A,9127
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un9_apb3_addr_0_a2:B,9125
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un9_apb3_addr_0_a2:C,10173
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un9_apb3_addr_0_a2:Y,9125
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:A,194967
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:B,191305
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:C,194832
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:Y,191305
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[9]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[9]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[9]:CLK,190253
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[9]:D,191196
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[9]:EN,191201
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[9]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[9]:Q,190253
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[9]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[9]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:IPA,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_14:EN,
CommsFPGA_CCC_0/GL1_INST/U0_RGB1:An,
CommsFPGA_CCC_0/GL1_INST/U0_RGB1:ENn,
CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[7]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[7]:CLK,190955
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[7]:D,193666
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[7]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[7]:Q,190955
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[7]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_6[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_6[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_6[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_6[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_6[2]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_3_BI_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_3_BI_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_3_BI_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_3_BI_PAD/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_0_i_0_0[1]:A,2380
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_0_i_0_0[1]:B,1173
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_0_i_0_0[1]:C,2258
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_0_i_0_0[1]:D,2132
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_0_i_0_0[1]:Y,1173
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[0]:D,11679
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[0]:EN,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_25:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_25:C,4656
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_25:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_25:IPC,4656
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un9_apb3_addr_0_a2_0_i:A,9573
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un9_apb3_addr_0_a2_0_i:B,9127
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un9_apb3_addr_0_a2_0_i:C,9452
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un9_apb3_addr_0_a2_0_i:Y,9127
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[2]:A,193786
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[2]:B,192369
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[2]:C,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[2]:Y,191233
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNIC0QJ_0/U0_RGB1:An,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNIC0QJ_0/U0_RGB1:ENn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNIC0QJ_0/U0_RGB1:YL,191278
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:CLK,10453
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:D,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:Q,10453
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_RNIVP6K:A,10200
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_RNIVP6K:B,10161
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_RNIVP6K:Y,10161
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_1_RNISDQP1:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_1_RNISDQP1:B,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_1_RNISDQP1:C,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_1_RNISDQP1:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_1_RNISDQP1:D,190427
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_1_RNISDQP1:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_1_RNISDQP1:UB,190427
CommsFPGA_top_0/long_reset_cntr_3[4]:A,193761
CommsFPGA_top_0/long_reset_cntr_3[4]:B,193656
CommsFPGA_top_0/long_reset_cntr_3[4]:C,192857
CommsFPGA_top_0/long_reset_cntr_3[4]:Y,192857
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_10_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_10_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_10_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:A,193951
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:B,193868
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:Y,193868
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un2_debounce_in:A,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un2_debounce_in:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un2_debounce_in:Y,193507
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[8]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[8]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[8]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[8]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[8]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[8]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[8]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[8]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_6:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_6:IPENn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[0]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[0]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[0]:CLK,192724
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[0]:D,193938
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[0]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[0]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[0]:Q,192724
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[0]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[0]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[1]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[1]:CLK,10592
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[1]:D,11203
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[1]:EN,11385
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[1]:Q,10592
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[1]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[2]:A,3677
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[2]:B,998
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[2]:C,3567
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[2]:D,3325
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[2]:Y,998
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg[0]:ALn,3452
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg[0]:CLK,3636
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg[0]:D,4700
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg[0]:EN,4565
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg[0]:Q,3636
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[7]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[7]:CLK,11277
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[7]:D,10663
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[7]:EN,11385
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[7]:Q,11277
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[7]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_0_2:A,-1569
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_0_2:B,-704
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_0_2:C,-1189
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_0_2:Y,-1569
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:CLK,194707
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:D,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:Q,194707
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_35:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_35:IPB,
MAC_MII_RX_DV_ibuf/U0/U_IOINFF:A,
MAC_MII_RX_DV_ibuf/U0/U_IOINFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CKE_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CKE_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CKE_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO[2]:A,3669
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO[2]:B,2430
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO[2]:C,3542
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO[2]:D,3425
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO[2]:Y,2430
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[3]:CLK,3567
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[3]:D,998
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[3]:EN,1976
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[3]:Q,3567
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[3]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_2:A,42986
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_2:B,-1006
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_2:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_2:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_2:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_2:P,-1006
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_2:UB,-1004
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[5]:A,191600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[5]:B,191595
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[5]:C,189006
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[5]:D,191348
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[5]:Y,189006
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:CLK,334
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:D,2675
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:EN,3250
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:Q,334
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[11]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[11]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[11]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[11]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[11]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[11]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[11]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[11]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[11]:SLn,
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:A,11762
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:B,11672
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:C,11614
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:Y,11614
m2s010_som_sb_0/CORERESETP_0/count_ddr[13]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[13]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[13]:CLK,16424
m2s010_som_sb_0/CORERESETP_0/count_ddr[13]:D,16477
m2s010_som_sb_0/CORERESETP_0/count_ddr[13]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[13]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[13]:Q,16424
m2s010_som_sb_0/CORERESETP_0/count_ddr[13]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[13]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:CC[0],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:CC[10],192860
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:CC[11],192804
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:CC[1],194469
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:CC[2],194394
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:CC[3],194076
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:CC[4],193998
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:CC[5],193938
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:CC[6],194036
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:CC[7],193346
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:CC[8],193281
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:CC[9],192956
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:CI,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:CO,192798
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:P[0],193811
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:P[10],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:P[11],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:P[1],193759
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:P[2],193974
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:P[3],193945
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:P[4],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:P[5],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:P[6],192798
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:P[7],194017
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:P[8],192954
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:P[9],192922
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:UB[0],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:UB[10],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:UB[11],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:UB[1],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:UB[2],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:UB[3],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:UB[4],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:UB[5],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:UB[6],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:UB[7],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:UB[8],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[0]:A,194974
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[0]:B,194887
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[0]:C,194849
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[0]:D,194293
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[0]:Y,194293
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3[6]:A,3731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3[6]:B,3559
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3[6]:Y,3559
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[7]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[7]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[7]:CLK,-1504
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[7]:D,1092
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[7]:EN,1120
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[7]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[7]:Q,-1504
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[7]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_5:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_5:IPENn,
m2s010_som_sb_0/CORECONFIGP_0/paddr_27:A,
m2s010_som_sb_0/CORECONFIGP_0/paddr_27:B,
m2s010_som_sb_0/CORECONFIGP_0/paddr_27:C,
m2s010_som_sb_0/CORECONFIGP_0/paddr_27:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_i[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_i[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_i[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_i[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_i[5]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[0]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[0]:B,193787
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[0]:C,193607
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[0]:CC,194281
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[0]:D,193507
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[0]:P,193537
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[0]:S,194281
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[0]:UB,193507
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:ALn,-4717
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:CLK,3572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:D,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:EN,195825
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:Q,3572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[8]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[8]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[8]:Y,11637
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_55:A,193876
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_55:B,194499
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_55:C,194873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_55:D,194767
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_55:Y,193876
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[11]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[11]:CLK,10411
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[11]:D,10521
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[11]:EN,11385
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[11]:Q,10411
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[11]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[11]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[15]:A,191270
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[15]:B,188628
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[15]:C,194832
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[15]:D,194692
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[15]:Y,188628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[3]:ALn,-122
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[3]:CLK,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[3]:D,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[3]:EN,3195
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[3]:Q,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_3:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_12:A,10226
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_12:B,10110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_12:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_12:CC,9527
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_12:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_12:P,10110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_12:S,9527
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_12:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_26:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_26:C,12654
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_26:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_26:IPC,12654
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:CLK,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:Q,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPB,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[4]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[4]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[4]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[4]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[4]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[4]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[4]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[4]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_28:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[5]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[5]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[5]:D,10193
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[5]:EN,11424
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[5]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST_un1_write_reg_en_0_a2_0_0:A,10454
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST_un1_write_reg_en_0_a2_0_0:B,9359
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST_un1_write_reg_en_0_a2_0_0:C,9238
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST_un1_write_reg_en_0_a2_0_0:D,8877
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST_un1_write_reg_en_0_a2_0_0:Y,8877
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[0]:A,3638
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[0]:Y,3638
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_wmux_0[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_wmux_0[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_wmux_0[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_wmux_0[1]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_wmux_0[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_wmux_0[1]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_wmux_0[1]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_wmux_0[1]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_0[4]:A,3738
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_0[4]:B,3640
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_0[4]:C,3544
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_0[4]:D,3317
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_0[4]:Y,3317
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[2]:ALn,1121
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[2]:CLK,-3324
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[2]:D,2659
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[2]:EN,3413
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[2]:Q,-3324
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[2]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[3]:A,194967
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[3]:B,194911
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[3]:C,192663
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[3]:D,193265
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[3]:Y,192663
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:CLK,191485
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:D,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:Q,191485
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[4]:CLK,9026
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[4]:D,11621
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[4]:EN,11447
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[4]:Q,9026
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:CLK,-3228
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:D,11621
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:EN,11491
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:Q,-3228
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:SLn,
CommsFPGA_top_0/long_reset_cntr[1]:ADn,
CommsFPGA_top_0/long_reset_cntr[1]:ALn,-2602
CommsFPGA_top_0/long_reset_cntr[1]:CLK,193613
CommsFPGA_top_0/long_reset_cntr[1]:D,193328
CommsFPGA_top_0/long_reset_cntr[1]:EN,
CommsFPGA_top_0/long_reset_cntr[1]:LAT,
CommsFPGA_top_0/long_reset_cntr[1]:Q,193613
CommsFPGA_top_0/long_reset_cntr[1]:SD,
CommsFPGA_top_0/long_reset_cntr[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[2]:A,194959
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[2]:B,194903
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[2]:Y,194903
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[3]:D,11659
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[3]:EN,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[1]:CLK,7966
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[1]:D,11617
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[1]:EN,11447
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[1]:Q,7966
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:CLK,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:D,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:Q,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIJFKLC[2]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIJFKLC[2]:B,191326
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIJFKLC[2]:C,193937
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIJFKLC[2]:CC,192558
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIJFKLC[2]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIJFKLC[2]:P,191326
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIJFKLC[2]:S,192113
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIJFKLC[2]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_9:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_9:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:CLK,1045
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:D,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:Q,1045
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:A,191647
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:B,191557
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:C,191505
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:D,191413
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:Y,191413
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[1]:A,193910
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[1]:B,194911
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[1]:C,193390
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[1]:D,194303
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[1]:Y,193390
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_0_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_0_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_0_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[3]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[3]:CLK,8097
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[3]:D,10802
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[3]:EN,11385
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[3]:Q,8097
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[3]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[3]:SLn,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0:An,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0:ENn,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0:YWn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[9]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[9]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[9]:CLK,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[9]:D,4724
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[9]:EN,2133
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[9]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[9]:Q,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[9]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[9]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg_en:ALn,8215
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg_en:CLK,10417
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg_en:D,10402
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg_en:EN,9350
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg_en:Q,10417
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg_en:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[6]:D,11571
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[6]:EN,10211
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[5]:D,11599
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[5]:EN,9090
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC_un19_tx_dataen:A,42462
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC_un19_tx_dataen:B,42441
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC_un19_tx_dataen:Y,42441
CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst:A,
CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst:B,
CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[0]:ALn,1121
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[0]:CLK,-3538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[0]:D,3109
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[0]:EN,3413
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[0]:Q,-3538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_30:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_30:IPENn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_15:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_15:B,193613
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_15:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_15:CC,192904
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_15:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_15:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_15:S,192904
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_15:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_13:EN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_RNIDSP31:A,6998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_RNIDSP31:B,6908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_RNIDSP31:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_RNIDSP31:Y,6908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[2]:D,11675
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[2]:EN,10211
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[2]:SLn,
MAC_MII_TXD_obuf[3]/U0/U_IOENFF:A,
MAC_MII_TXD_obuf[3]/U0/U_IOENFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_28:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_28:C,195960
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_28:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_28:IPC,195960
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_6:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_6:B,192798
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_6:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_6:CC,194036
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_6:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_6:P,192798
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_6:S,193613
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_6:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:CLK,10324
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:D,9032
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:Q,10324
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_32:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_32:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_2:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_2:B,1547
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_2:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_2:CC,3065
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_2:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_2:P,1547
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_2:S,3065
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_2:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:CLK,2450
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:D,2669
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:EN,2112
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:Q,2450
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_o2[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_o2[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_o2[5]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[14]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[14]:ALn,191278
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[14]:CLK,192424
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[14]:D,196021
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[14]:EN,194390
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[14]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[14]:Q,192424
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[14]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[14]:SLn,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_13:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_13:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_13:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_13:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_13:IPC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[1]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[1]:CLK,192497
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[1]:D,190005
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[1]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[1]:Q,192497
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[13]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[13]:ALn,1278
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[13]:CLK,1196
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[13]:D,4731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[13]:EN,3322
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[13]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[13]:Q,1196
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[13]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[13]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_27:A,1860
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_27:B,1759
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_27:C,1709
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_27:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_27:D,1376
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_27:P,1534
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_27:UB,1376
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:IPA,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:CLK,9815
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:D,9032
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:Q,9815
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_20:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_20:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_20:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_20:IPC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[7]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[7]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[7]:CLK,2296
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[7]:D,1975
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[7]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[7]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[7]:Q,2296
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[7]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[7]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_0_sqmuxa_0_a3_i:A,1428
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_0_sqmuxa_0_a3_i:B,1330
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_0_sqmuxa_0_a3_i:C,-106
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_0_sqmuxa_0_a3_i:Y,-106
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]_CC_0:UB[9],
MAC_MII_CRS_ibuf/U0/U_IOINFF:A,
MAC_MII_CRS_ibuf/U0/U_IOINFF:Y,
CommsFPGA_top_0/un4_long_reset_cntr_cry_5:A,
CommsFPGA_top_0/un4_long_reset_cntr_cry_5:B,193633
CommsFPGA_top_0/un4_long_reset_cntr_cry_5:C,
CommsFPGA_top_0/un4_long_reset_cntr_cry_5:CC,192797
CommsFPGA_top_0/un4_long_reset_cntr_cry_5:D,
CommsFPGA_top_0/un4_long_reset_cntr_cry_5:P,
CommsFPGA_top_0/un4_long_reset_cntr_cry_5:S,192797
CommsFPGA_top_0/un4_long_reset_cntr_cry_5:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_3:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_3:C,4116
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_3:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_3:IPC,4116
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_30:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_30:C,12681
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_30:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_30:IPC,12681
CommsFPGA_top_0/long_reset_set:ADn,
CommsFPGA_top_0/long_reset_set:ALn,
CommsFPGA_top_0/long_reset_set:CLK,9727
CommsFPGA_top_0/long_reset_set:D,
CommsFPGA_top_0/long_reset_set:EN,
CommsFPGA_top_0/long_reset_set:LAT,
CommsFPGA_top_0/long_reset_set:Q,9727
CommsFPGA_top_0/long_reset_set:SD,
CommsFPGA_top_0/long_reset_set:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_6:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_6:B,1496
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_6:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_6:CC,2708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_6:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_6:P,1496
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_6:S,2708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_6:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[6]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[6]:CLK,8487
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[6]:D,10755
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[6]:EN,11385
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[6]:Q,8487
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[6]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[6]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[13]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[13]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[13]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[13]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[13]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[13]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[13]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[13]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[13]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_32:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_32:IPENn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]:A,191405
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]:B,192605
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]:C,191259
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]:D,191141
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]:P,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]:UB,192169
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]:Y,191141
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:IPB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:IPC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en:CLK,3573
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en:D,4693
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en:EN,1192
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en:Q,3573
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNISMFV[9]:A,191647
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNISMFV[9]:B,191710
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNISMFV[9]:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNISMFV[9]:Y,191647
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[13]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[13]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[13]:CLK,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[13]:D,4716
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[13]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[13]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[13]:Q,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[13]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[13]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RE_d1:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RE_d1:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RE_d1:CLK,190940
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RE_d1:D,194594
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RE_d1:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RE_d1:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RE_d1:Q,190940
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RE_d1:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RE_d1:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/T11_un4_fullilto10_i_a2_7:A,8450
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/T11_un4_fullilto10_i_a2_7:B,8246
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/T11_un4_fullilto10_i_a2_7:C,8125
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/T11_un4_fullilto10_i_a2_7:D,8159
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/T11_un4_fullilto10_i_a2_7:Y,8125
MAC_MII_RX_CLK_ibuf/U0/U_IOINFF:A,
MAC_MII_RX_CLK_ibuf/U0/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_12:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_12:C,12493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_12:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_12:IPC,12493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_int_mask_reg_en_0_a2_0_a2:A,11591
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_int_mask_reg_en_0_a2_0_a2:B,11480
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_int_mask_reg_en_0_a2_0_a2:C,11447
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_int_mask_reg_en_0_a2_0_a2:Y,11447
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[0]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[0]:B,2462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[0]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[0]:CC,3218
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[0]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[0]:P,2462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[0]:S,3218
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[0]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_9_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_9_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_9_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst_0_sqmuxa_i_o3_0_a2:A,2388
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst_0_sqmuxa_i_o3_0_a2:B,2346
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst_0_sqmuxa_i_o3_0_a2:Y,2346
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[1]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[1]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[1]:CLK,192676
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[1]:D,194469
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[1]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[1]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[1]:Q,192676
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[1]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1:CC[0],9474
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1:CI,9474
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1:P[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1:P[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1:P[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1:P[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1:P[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1:P[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1:P[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1:UB[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1:UB[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1:UB[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1:UB[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1:UB[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1:UB[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1:UB[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1:UB[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1:UB[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1:UB[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1:UB[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_30:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_30:C,195985
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_30:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_30:IPC,195985
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]:Y,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m11_0_a3_1_RNO:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m11_0_a3_1_RNO:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m11_0_a3_1_RNO:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_10:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_10:IPENn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[9]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[9]:CLK,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[9]:D,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[9]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[9]:Q,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[9]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[9]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[8]:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[8]:B,16818
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[8]:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[8]:CC,16508
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[8]:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[8]:P,16818
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[8]:S,16508
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[8]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[9]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[9]:CLK,192396
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[9]:D,193868
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[9]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[9]:Q,192396
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[9]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[9]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_FIFO_UNDERRUN_INTR_un13_int_reg_clr_0_a2_0:A,9259
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_FIFO_UNDERRUN_INTR_un13_int_reg_clr_0_a2_0:B,10311
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_FIFO_UNDERRUN_INTR_un13_int_reg_clr_0_a2_0:Y,9259
DEBOUNCE_OUT_2_obuf/U0/U_IOPAD:D,
DEBOUNCE_OUT_2_obuf/U0/U_IOPAD:E,
DEBOUNCE_OUT_2_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_21:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_21:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_21:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_21:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_17:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:D,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[7]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[7]:CLK,191515
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[7]:D,191197
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[7]:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[7]:Q,191515
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_31:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_31:C,4629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_31:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_31:IPC,4629
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[2]:ALn,-122
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[2]:CLK,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[2]:D,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[2]:EN,3195
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[2]:Q,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_35:EN,11551
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_35:IPENn,11551
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[6]:D,11571
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[6]:EN,11266
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[6]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[4]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[4]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[4]:CLK,16332
m2s010_som_sb_0/CORERESETP_0/count_ddr[4]:D,16648
m2s010_som_sb_0/CORERESETP_0/count_ddr[4]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[4]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[4]:Q,16332
m2s010_som_sb_0/CORERESETP_0/count_ddr[4]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un5_apb3_addr_0_a2:A,9215
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un5_apb3_addr_0_a2:B,8860
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un5_apb3_addr_0_a2:Y,8860
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_a2_3_0[5]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_a2_3_0[5]:B,2613
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_a2_3_0[5]:C,2517
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_a2_3_0[5]:D,978
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_a2_3_0[5]:Y,978
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[5]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[5]:CLK,191445
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[5]:D,193578
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[5]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[5]:Q,191445
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[5]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[8]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[8]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[8]:CLK,191188
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[8]:D,192737
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[8]:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[8]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[8]:Q,191188
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[8]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[8]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIM9VM[3]:A,8215
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIM9VM[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIM9VM[3]:Y,8215
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0_o2_RNIDF0U:A,2293
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0_o2_RNIDF0U:B,3494
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0_o2_RNIDF0U:C,1976
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0_o2_RNIDF0U:D,2166
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0_o2_RNIDF0U:Y,1976
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[9]:A,194959
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[9]:B,194903
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[9]:Y,194903
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC_un25_read_reg_en_0_a2_0:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC_un25_read_reg_en_0_a2_0:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC_un25_read_reg_en_0_a2_0:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC_un25_read_reg_en_0_a2_0:Y,
m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int:ADn,
m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int:ALn,10349
m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int:CLK,
m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int:D,
m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int:EN,12674
m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int:LAT,
m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int:Q,
m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int:SD,
m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[7]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[7]:CLK,42735
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[7]:D,189994
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[7]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[7]:Q,42735
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[7]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:CC[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:CC[1],-1060
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:CC[2],-1482
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:CC[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:CC[4],-1699
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:CC[5],-1383
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:CC[6],-1752
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:CC[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:CC[8],-1869
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:CC[9],-1661
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:P[0],-1827
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:P[1],-1869
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:P[2],-1719
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:P[3],-1685
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:P[6],-1504
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:P[7],-1262
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:P[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:P[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:UB[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:UB[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:UB[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:UB[1],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:UB[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:UB[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:UB[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:UB[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:UB[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:UB[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:UB[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_9:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_9:B,41760
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_9:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_9:CC,-1469
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_9:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_9:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_9:S,-1469
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_9:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_19:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_19:C,4661
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_19:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_19:IPC,4661
m2s010_som_sb_0/CORERESETP_0/sm0_state[1]:ADn,
m2s010_som_sb_0/CORERESETP_0/sm0_state[1]:ALn,10349
m2s010_som_sb_0/CORERESETP_0/sm0_state[1]:CLK,11568
m2s010_som_sb_0/CORERESETP_0/sm0_state[1]:D,10523
m2s010_som_sb_0/CORERESETP_0/sm0_state[1]:EN,
m2s010_som_sb_0/CORERESETP_0/sm0_state[1]:LAT,
m2s010_som_sb_0/CORERESETP_0/sm0_state[1]:Q,11568
m2s010_som_sb_0/CORERESETP_0/sm0_state[1]:SD,
m2s010_som_sb_0/CORERESETP_0/sm0_state[1]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[3]:D,11659
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[3]:EN,11491
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[3]:SLn,
m2s010_som_sb_0/CAM_SPI_1_SS0/U0_0/U0/U_IOINFF:A,
m2s010_som_sb_0/CAM_SPI_1_SS0/U0_0/U0/U_IOINFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_4:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_4:B,-1021
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_4:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_4:CC,-1699
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_4:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_4:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_4:S,-1699
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_4:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_21:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:CLK,7019
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:D,10664
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:Q,7019
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_wmux_0[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_wmux_0[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_wmux_0[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_wmux_0[0]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_wmux_0[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_wmux_0[0]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_wmux_0[0]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_wmux_0[0]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:B,3484
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:C,1091
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:CC,570
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:D,101
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:S,570
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:UB,101
CommsFPGA_top_0/long_reset:ADn,
CommsFPGA_top_0/long_reset:ALn,-2602
CommsFPGA_top_0/long_reset:CLK,-3338
CommsFPGA_top_0/long_reset:D,193630
CommsFPGA_top_0/long_reset:EN,
CommsFPGA_top_0/long_reset:LAT,
CommsFPGA_top_0/long_reset:Q,-3338
CommsFPGA_top_0/long_reset:SD,
CommsFPGA_top_0/long_reset:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[6]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[6]:CLK,194880
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[6]:D,191192
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[6]:EN,191201
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[6]:Q,194880
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_6:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_6:B,189689
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_6:C,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_6:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_6:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_6:P,189689
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_6:S,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_6:UB,
m2s010_som_sb_0/CORERESETP_0/count_ddr[2]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[2]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[2]:CLK,16384
m2s010_som_sb_0/CORERESETP_0/count_ddr[2]:D,17044
m2s010_som_sb_0/CORERESETP_0/count_ddr[2]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[2]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[2]:Q,16384
m2s010_som_sb_0/CORERESETP_0/count_ddr[2]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_13_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_13_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_13_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[10]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[10]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[10]:CLK,197
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[10]:D,1131
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[10]:EN,1120
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[10]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[10]:Q,197
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[10]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_34:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_34:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_11:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_11:B,194774
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_11:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_11:CC,192804
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_11:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_11:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_11:S,192804
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_11:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[2]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[2]:B,192607
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[2]:C,193922
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[2]:CC,193722
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[2]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[2]:P,192607
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[2]:S,193394
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[2]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:CLK,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:D,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:Q,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12[0]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_2:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_2:C,12197
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_2:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_2:IPC,12197
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_4_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_4_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_4_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/CORECONFIGP_0/un20_int_psel:A,
m2s010_som_sb_0/CORECONFIGP_0/un20_int_psel:B,
m2s010_som_sb_0/CORECONFIGP_0/un20_int_psel:C,
m2s010_som_sb_0/CORECONFIGP_0/un20_int_psel:Y,
m2s010_som_sb_0/CORERESETP_0/sm0_state[3]:ADn,
m2s010_som_sb_0/CORERESETP_0/sm0_state[3]:ALn,10349
m2s010_som_sb_0/CORERESETP_0/sm0_state[3]:CLK,10376
m2s010_som_sb_0/CORERESETP_0/sm0_state[3]:D,11508
m2s010_som_sb_0/CORERESETP_0/sm0_state[3]:EN,
m2s010_som_sb_0/CORERESETP_0/sm0_state[3]:LAT,
m2s010_som_sb_0/CORERESETP_0/sm0_state[3]:Q,10376
m2s010_som_sb_0/CORERESETP_0/sm0_state[3]:SD,
m2s010_som_sb_0/CORERESETP_0/sm0_state[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_i_ns[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_i_ns[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_i_ns[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_i_ns[6]:Y,
m2s010_som_sb_0/BIBUF_0/U0/U_IOOUTFF:A,
m2s010_som_sb_0/BIBUF_0/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[9]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[9]:ALn,193591
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[9]:CLK,191710
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[9]:D,192956
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[9]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[9]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[9]:Q,191710
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[9]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[2]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[2]:B,194001
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[2]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[2]:CC,194386
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[2]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[2]:P,194001
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[2]:S,194386
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[2]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_26:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[2]:CLK,7706
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[2]:D,11675
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[2]:EN,11447
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[2]:Q,7706
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:CLK,284
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:D,2576
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:EN,3250
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:Q,284
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[3]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[3]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[3]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[3]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[3]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[3]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[3]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[3]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[3]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[5]:A,1281
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[5]:B,1191
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[5]:C,1100
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[5]:D,965
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[5]:Y,965
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[2]:CLK,1326
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[2]:D,3559
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[2]:EN,2043
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[2]:Q,1326
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_21:EN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_4:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0:An,-3338
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0:ENn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0:YWn,-3338
DEBOUNCE_IN_ibuf[1]/U0/U_IOPAD:PAD,
DEBOUNCE_IN_ibuf[1]/U0/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_16:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:CC[10],1404
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:CC[11],1333
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:CC[1],3140
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:CC[2],3065
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:CC[3],2747
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:CC[4],2669
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:CC[5],1468
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:CC[6],2708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:CC[7],1460
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:CC[8],1389
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:CC[9],1503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:CO,1450
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:P[0],1383
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:P[1],1333
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:P[2],1547
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:P[3],1518
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:P[6],1496
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:P[7],1696
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:P[8],1791
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:P[9],1774
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0:UB[9],
m2s010_som_sb_0/CORECONFIGP_0/paddr[10]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[10]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[10]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/paddr[10]:D,
m2s010_som_sb_0/CORECONFIGP_0/paddr[10]:EN,
m2s010_som_sb_0/CORECONFIGP_0/paddr[10]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/paddr[10]:Q,
m2s010_som_sb_0/CORECONFIGP_0/paddr[10]:SD,
m2s010_som_sb_0/CORECONFIGP_0/paddr[10]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:IPC,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[7]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[7]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[7]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[7]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[7]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[7]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[7]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[7]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_25:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_25:C,4656
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_25:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_25:IPC,4656
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_22:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_22:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_22:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_22:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_5:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_5:IPENn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m53_i_0_a2:A,191403
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m53_i_0_a2:B,191257
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m53_i_0_a2:C,191098
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m53_i_0_a2:D,189967
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m53_i_0_a2:Y,189967
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_35:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_35:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[7]:A,191562
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[7]:B,191185
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[7]:C,194880
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[7]:D,194616
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[7]:Y,191185
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:CLK,8099
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:D,10251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:Q,8099
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_8:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_8:B,1791
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_8:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_8:CC,1389
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_8:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_8:P,1791
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_8:S,1389
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_8:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_11_FCINST1:CC,-1610
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_11_FCINST1:CO,-1610
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_11_FCINST1:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_11_FCINST1:UB,
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_9:A,16342
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_9:B,16292
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_9:C,16196
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_9:D,16078
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_9:Y,16078
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[7]:D,11595
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[7]:EN,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[7]:SLn,
CommsFPGA_top_0/byte_clk_en:ADn,
CommsFPGA_top_0/byte_clk_en:ALn,192335
CommsFPGA_top_0/byte_clk_en:CLK,192362
CommsFPGA_top_0/byte_clk_en:D,194817
CommsFPGA_top_0/byte_clk_en:EN,
CommsFPGA_top_0/byte_clk_en:LAT,
CommsFPGA_top_0/byte_clk_en:Q,192362
CommsFPGA_top_0/byte_clk_en:SD,
CommsFPGA_top_0/byte_clk_en:SLn,
MAC_MII_TXD_obuf[0]/U0/U_IOOUTFF:A,
MAC_MII_TXD_obuf[0]/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_1:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_1:B,9357
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_1:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_1:CC,11164
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_1:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_1:P,9357
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_1:S,11164
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_1:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m1:A,193306
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m1:B,193628
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m1:C,193523
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m1:Y,193306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:CLK,289
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:D,-1187
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:Q,289
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[2]:ALn,3452
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[2]:CLK,3746
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[2]:D,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[2]:EN,4565
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[2]:Q,3746
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[2]:SLn,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_6:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_6:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_6:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_6:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_6:IPC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask_1:A,2574
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask_1:B,1148
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask_1:C,3527
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask_1:D,3453
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask_1:Y,1148
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_34:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_34:IPENn,
m2s010_som_sb_0/CORECONFIGP_0/state_ns_0[1]:A,
m2s010_som_sb_0/CORECONFIGP_0/state_ns_0[1]:B,
m2s010_som_sb_0/CORECONFIGP_0/state_ns_0[1]:C,
m2s010_som_sb_0/CORECONFIGP_0/state_ns_0[1]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[6]:D,11571
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[6]:EN,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_16:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_1[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_1[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_1[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_1[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_1[5]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_32:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_32:C,12676
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_32:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_32:IPC,12676
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[1]:D,11617
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[1]:EN,9324
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_20:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_34:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_34:IPENn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[7]:ALn,-122
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[7]:CLK,-2276
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[7]:D,4731
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[7]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[7]:Q,-2276
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[7]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[0]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[0]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[0]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[0]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[0]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[0]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[0]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[0]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[1]:A,2237
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[1]:B,1067
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[1]:C,3483
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[1]:Y,1067
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_13:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[3]:CLK,7756
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[3]:D,11659
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[3]:EN,11447
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[3]:Q,7756
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[3]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error:CLK,-1228
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error:D,1215
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error:EN,1192
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error:Q,-1228
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_7:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_7:IPENn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[5]:D,11599
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[5]:EN,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[13]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[13]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[13]:CLK,10343
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[13]:D,12740
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[13]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[13]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[13]:Q,10343
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[13]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[13]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[4]:A,192476
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[4]:B,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[4]:C,192497
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[4]:D,192231
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[4]:Y,191233
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_29:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_29:C,4583
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_29:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_29:IPC,4583
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[8]:A,3669
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[8]:B,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[8]:Y,3613
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:CLK,961
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:D,102
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:Q,961
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/un8_int_psel:A,
m2s010_som_sb_0/CORECONFIGP_0/un8_int_psel:B,
m2s010_som_sb_0/CORECONFIGP_0/un8_int_psel:C,
m2s010_som_sb_0/CORECONFIGP_0/un8_int_psel:D,
m2s010_som_sb_0/CORECONFIGP_0/un8_int_psel:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:A,193868
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:B,194918
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:Y,193868
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:A,8237
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPA,8237
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_10:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_10:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE_3:A,2699
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE_3:B,2643
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE_3:C,2557
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE_3:D,2443
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE_3:Y,2443
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15_0_o2:A,2394
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15_0_o2:B,2311
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15_0_o2:Y,2311
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[0]:D,11679
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[0]:EN,10211
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[0]:SLn,
GPIO_5_M2F_obuf/U0/U_IOOUTFF:A,
GPIO_5_M2F_obuf/U0/U_IOOUTFF:Y,
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base:ADn,
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base:ALn,10349
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base:CLK,11508
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base:D,12763
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base:EN,
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base:LAT,
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base:Q,11508
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base:SD,
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_1:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_1:B,193759
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_1:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_1:CC,194469
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_1:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_1:P,193759
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_1:S,194469
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_1:UB,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[5]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[5]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[5]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[5]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[5]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[5]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[5]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[5]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[12]:A,1444
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[12]:B,1391
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[12]:Y,1391
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:B,3484
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:C,-204
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:CC,-1155
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:S,-1155
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:CLK,158
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:D,-4
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:Q,158
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[10]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[10]:CLK,193751
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[10]:D,194910
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[10]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[10]:Q,193751
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[10]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_20:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un10_tx_byte_cntr_0_a2_6:A,191244
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un10_tx_byte_cntr_0_a2_6:B,191188
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un10_tx_byte_cntr_0_a2_6:C,191102
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un10_tx_byte_cntr_0_a2_6:D,189967
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un10_tx_byte_cntr_0_a2_6:Y,189967
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_PreAmble_cntr_1_i_0_o2[1]:A,193818
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_PreAmble_cntr_1_i_0_o2[1]:B,192663
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_PreAmble_cntr_1_i_0_o2[1]:C,193261
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_PreAmble_cntr_1_i_0_o2[1]:Y,192663
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_5:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_5:B,194774
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_5:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_5:CC,193938
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_5:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_5:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_5:S,193938
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_5:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIR1VT[1]:A,-3228
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIR1VT[1]:B,-3311
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIR1VT[1]:C,77
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIR1VT[1]:Y,-3311
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_34:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_34:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_5:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_5:C,4209
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_5:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_5:IPC,4209
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[3]:A,191562
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[3]:B,191250
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[3]:C,194880
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[3]:D,194616
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[3]:Y,191250
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:CLK,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:D,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:Q,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[4]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[4]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[4]:D,10732
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[4]:EN,11385
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[4]:Q,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[4]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPB,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[13]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[13]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[13]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[13]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[13]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_13:EN,
GPIO_22_M2F_obuf/U0/U_IOPAD:D,
GPIO_22_M2F_obuf/U0/U_IOPAD:E,
GPIO_22_M2F_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_5:A,191526
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_5:B,192362
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_5:C,192621
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_5:Y,191526
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_9:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_9:B,192922
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_9:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_9:CC,192956
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_9:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_9:P,192922
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_9:S,192956
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_9:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[0]:CLK,1215
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[0]:D,3559
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[0]:EN,2043
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[0]:Q,1215
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[5]:D,11599
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[5]:EN,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_11:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_11:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI5MOBM[5]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI5MOBM[5]:B,191304
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI5MOBM[5]:C,193915
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI5MOBM[5]:CC,191375
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI5MOBM[5]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI5MOBM[5]:P,191304
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI5MOBM[5]:S,191375
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI5MOBM[5]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:A,10418
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:B,10335
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:C,8960
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:D,10141
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:Y,8960
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[9]:A,190216
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[9]:B,194918
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[9]:Y,190216
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_DI_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_DI_PAD/U_IOPAD:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg_en:ALn,8215
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg_en:CLK,9090
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg_en:D,10402
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg_en:EN,9125
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg_en:Q,9090
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg_en:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[0]:A,11693
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[0]:B,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[0]:Y,11637
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_6_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_6_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_6_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:A,86
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:B,-76
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:C,1081
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:D,961
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:P,1478
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:UB,2360
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:Y,-76
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0_1:A,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0_1:B,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0_1:C,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0_1:D,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0_1:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:A,9320
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:B,6912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:CC,8424
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:S,8424
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:UB,6912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:CLK,10418
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:D,10693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:Q,10418
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE_2:A,2601
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE_2:B,2545
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE_2:C,2459
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE_2:D,2345
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE_2:Y,2345
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[7]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[7]:B,11277
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[7]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[7]:CC,10663
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[7]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[7]:P,11277
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[7]:S,10663
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[7]:UB,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:IPA,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]/U0_RGB1:An,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]/U0_RGB1:ENn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]/U0_RGB1:YL,-5873
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en:ALn,8215
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en:CLK,9263
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en:D,10402
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en:EN,9125
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en:Q,9263
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[13]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[13]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[13]:CLK,192960
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[13]:D,192866
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[13]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[13]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[13]:Q,192960
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[13]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[13]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un12_manches_in_dly:A,289
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un12_manches_in_dly:B,220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un12_manches_in_dly:C,147
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un12_manches_in_dly:D,-1187
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un12_manches_in_dly:Y,-1187
m2s010_som_sb_0/CORERESETP_0/count_ddr[1]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[1]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[1]:CLK,16288
m2s010_som_sb_0/CORERESETP_0/count_ddr[1]:D,17119
m2s010_som_sb_0/CORERESETP_0/count_ddr[1]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[1]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[1]:Q,16288
m2s010_som_sb_0/CORERESETP_0/count_ddr[1]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[1]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_am[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_am[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_am[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_am[4]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set:CLK,194938
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set:D,196014
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set:EN,193306
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set:Q,194938
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[10],6887
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[11],6707
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[1],8763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[2],7796
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[3],7389
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[4],8424
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[5],8296
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[6],7215
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[7],7165
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[8],7014
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[9],7072
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CO,9380
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[0],6875
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[1],6817
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[2],7020
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[3],7002
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[6],6953
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[7],7780
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[8],9778
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[9],7461
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[0],6707
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[10],7461
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[11],9856
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[1],6817
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[2],6963
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[3],6867
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[4],6912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[5],7019
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[6],6816
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[7],6885
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[8],7013
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[9],7338
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[4]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[4]:CLK,194774
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[4]:D,193998
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[4]:EN,194314
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[4]:Q,194774
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[4]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[4]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_7:A,43029
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_7:B,-1493
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_7:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_7:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_7:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_7:P,-1430
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_7:UB,-1493
m2s010_som_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_a3:A,
m2s010_som_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_a3:B,
m2s010_som_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_a3:Y,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[2]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[2]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[2]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[2]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[2]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_re_i_8:A,10616
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_re_i_8:B,10526
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_re_i_8:C,10474
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_re_i_8:D,10382
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_re_i_8:Y,10382
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[3]:A,192438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[3]:B,191155
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[3]:C,192424
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[3]:D,192189
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[3]:Y,191155
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_manches_in[0]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_manches_in[0]:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_manches_in[0]:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_manches_in[0]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_20_OUT_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_20_OUT_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_20_OUT_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[13]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[13]:ALn,191278
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[13]:CLK,192424
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[13]:D,196021
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[13]:EN,194390
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[13]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[13]:Q,192424
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[13]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[13]:SLn,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:IPB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:IPC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[1]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[1]:CLK,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[1]:D,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[1]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[1]:Q,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[1]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[1]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[4]:ALn,-122
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[4]:CLK,4739
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[4]:D,4739
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[4]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[4]:Q,4739
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en_RNI81M61:A,3573
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en_RNI81M61:B,2043
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en_RNI81M61:C,3369
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en_RNI81M61:Y,2043
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[1]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[1]:B,10521
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[1]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[1]:CC,11195
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[1]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[1]:P,10521
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[1]:S,11195
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[1]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_63:A,195021
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_63:B,194899
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_63:C,193659
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_63:D,194293
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_63:Y,193659
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:IPA,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_61:A,195005
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_61:B,194499
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_61:C,194857
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_61:Y,194499
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_19:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_3:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_3:B,193945
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_3:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_3:CC,194076
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_3:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_3:P,193945
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_3:S,194076
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_3:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[9]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[9]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[9]:D,10706
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[9]:EN,11385
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[9]:Q,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[9]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[9]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_33:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_33:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_33:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_33:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_33:D,-1699
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_33:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_33:UB,-1699
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1_0_a2[7]:A,6824
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1_0_a2[7]:B,7874
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1_0_a2[7]:Y,6824
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_4:A,7967
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_4:B,7722
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_4:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_4:CC,7107
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_4:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_4:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_4:S,7107
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_4:UB,7722
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:CLK,6707
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:D,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:Q,6707
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/overflow_r:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/overflow_r:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/overflow_r:CLK,12614
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/overflow_r:D,11657
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/overflow_r:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/overflow_r:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/overflow_r:Q,12614
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/overflow_r:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/overflow_r:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_20:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_20:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_20:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_20:IPC,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_16_BI_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_16_BI_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_16_BI_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_16_BI_PAD/U_IOPAD:Y,
MANCH_OUT_P_obuf/U0/U_IOOUTFF:A,
MANCH_OUT_P_obuf/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[2]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[2]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[2]:Y,11637
m2s010_som_sb_0/GPIO_1/U0_0/U0/U_IOINFF:A,
m2s010_som_sb_0/GPIO_1/U0_0/U0/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[11]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[11]:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[11]:D,196006
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[11]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[11]:Q,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[11]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[11]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_4:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_4:B,-699
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_4:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_4:CC,-1432
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_4:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_4:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_4:S,-1432
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_4:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[8]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[8]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[8]:CLK,2946
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[8]:D,12
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[8]:EN,668
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[8]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[8]:Q,2946
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[8]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[8]:SLn,
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[3]:A,11755
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[3]:B,11645
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[3]:C,11614
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[3]:D,11508
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[3]:Y,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[11]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[11]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[11]:Y,11637
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_14:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_14:B,193613
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_14:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_14:CC,192798
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_14:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_14:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_14:S,192798
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_14:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[13]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[13]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[13]:CLK,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[13]:D,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[13]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[13]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[13]:Q,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[13]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[13]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[5]:A,3669
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[5]:B,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[5]:Y,3613
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[8]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[8]:CLK,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[8]:D,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[8]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[8]:Q,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[8]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:CLK,9229
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:D,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:Q,9229
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[4]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[4]:CLK,2545
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[4]:D,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[4]:EN,4588
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[4]:Q,2545
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[4]:SLn,
GPIO_24_M2F_obuf/U0/U_IOPAD:D,
GPIO_24_M2F_obuf/U0/U_IOPAD:E,
GPIO_24_M2F_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_27:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_27:C,4571
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_27:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_27:IPC,4571
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core:ADn,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core:ALn,16265
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core:CLK,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core:D,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core:EN,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core:LAT,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core:Q,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core:SD,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:CLK,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:Q,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_15:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_15:C,4447
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_15:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_15:IPC,4447
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:CLK,-631
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:D,2212
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:Q,-631
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:A,7577
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:B,7338
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:CC,7072
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:P,7461
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:S,7072
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:UB,7338
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WRITE_PROC_un15_rst_0:A,2499
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WRITE_PROC_un15_rst_0:B,1012
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WRITE_PROC_un15_rst_0:C,2293
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WRITE_PROC_un15_rst_0:Y,1012
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_6:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_6:B,-1272
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_6:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_6:CC,-1493
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_6:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_6:P,-1272
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_6:S,-1493
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_6:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:CC[1],3109
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:CC[2],3034
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:CC[3],2659
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:CC[4],2581
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:CC[5],2522
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:CC[6],2667
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:CC[7],2559
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:CC[8],2489
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:P[0],2549
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:P[1],2491
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:P[2],2693
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:P[3],2675
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:P[6],3075
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:P[7],3176
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:UB[1],2489
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:UB[2],2634
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:UB[3],2539
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:UB[4],2583
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:UB[5],2690
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:UB[6],2958
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:UB[7],3124
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_29:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_29:IPENn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[0]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[0]:CLK,192497
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[0]:D,190031
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[0]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[0]:Q,192497
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI93CJ[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI93CJ[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI93CJ[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI93CJ[3]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[9]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[9]:ALn,1278
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[9]:CLK,999
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[9]:D,2571
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[9]:EN,3322
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[9]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[9]:Q,999
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[9]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[9]:SLn,
m2s010_som_sb_0/OTH_SPI_1_SS0/U0_0/U0/U_IOPAD:D,
m2s010_som_sb_0/OTH_SPI_1_SS0/U0_0/U0/U_IOPAD:E,
m2s010_som_sb_0/OTH_SPI_1_SS0/U0_0/U0/U_IOPAD:PAD,
m2s010_som_sb_0/OTH_SPI_1_SS0/U0_0/U0/U_IOPAD:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNI3B611[1]:A,191505
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNI3B611[1]:B,191568
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNI3B611[1]:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNI3B611[1]:Y,191505
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_33:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_33:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[11]:A,10382
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[11]:B,10326
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[11]:C,9357
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[11]:D,9032
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[11]:Y,9032
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un2_debounce_in:A,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un2_debounce_in:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un2_debounce_in:Y,193507
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_21:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_21:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_21:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_21:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[7]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:CLK,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:D,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:Q,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:CLK,9542
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:D,10771
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:Q,9542
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un21_apb3_addr:A,9198
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un21_apb3_addr:B,9125
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un21_apb3_addr:C,10433
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un21_apb3_addr:D,10055
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un21_apb3_addr:Y,9125
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_3:A,41389
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_3:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_3:Y,41389
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[10]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[10]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[10]:CLK,191337
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[10]:D,191141
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[10]:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[10]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[10]:Q,191337
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[10]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[10]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_22:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:CLK,-857
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:D,3148
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:EN,3250
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:Q,-857
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:SLn,
MAC_MII_RXD_ibuf[2]/U0/U_IOINFF:A,
MAC_MII_RXD_ibuf[2]/U0/U_IOINFF:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr:A,192689
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr:B,192606
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr:C,191413
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr:D,191321
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr:Y,191321
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT:A,8058
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT:B,7976
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT:C,6387
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT:D,6824
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT:Y,6387
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[2]:ALn,191278
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[2]:CLK,193789
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[2]:D,191003
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[2]:EN,194390
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[2]:Q,193789
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_18:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_18:C,12738
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_18:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_18:IPC,12738
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[3]:A,192476
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[3]:B,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[3]:C,192497
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[3]:D,192231
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[3]:Y,191233
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[1]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[1]:CLK,7107
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[1]:D,7911
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[1]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[1]:Q,7107
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[1]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[1]:SLn,
GPIO_11_M2F_obuf/U0/U_IOPAD:D,
GPIO_11_M2F_obuf/U0/U_IOPAD:E,
GPIO_11_M2F_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[0]:D,11679
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[0]:EN,9324
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_29:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_29:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:CLK,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:D,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:Q,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[3]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[3]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[3]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[3]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[3]:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:A,192870
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:B,192820
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:C,192724
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:D,192606
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:Y,192606
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[11]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[11]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[11]:CLK,192814
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[11]:D,192662
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[11]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[11]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[11]:Q,192814
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[11]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[11]:SLn,
m2s010_som_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:A,11658
m2s010_som_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:B,11576
m2s010_som_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:Y,11576
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_26:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_26:C,12654
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_26:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_26:IPC,12654
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_10:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_10:B,194774
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_10:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_10:CC,192718
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_10:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_10:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_10:S,192718
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_10:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO[2]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:CLK,42441
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:D,195960
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:Q,42441
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/fulli:A,9439
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/fulli:B,11657
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/fulli:C,7107
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/fulli:D,8125
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/fulli:Y,7107
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_3_RNI1QPI:A,392
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_3_RNI1QPI:B,453
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_3_RNI1QPI:C,1493
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_3_RNI1QPI:D,1401
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_3_RNI1QPI:Y,392
m2s010_som_sb_0/CORERESETP_0/mss_ready_state:ADn,
m2s010_som_sb_0/CORERESETP_0/mss_ready_state:ALn,12632
m2s010_som_sb_0/CORERESETP_0/mss_ready_state:CLK,11576
m2s010_som_sb_0/CORERESETP_0/mss_ready_state:D,
m2s010_som_sb_0/CORERESETP_0/mss_ready_state:EN,12666
m2s010_som_sb_0/CORERESETP_0/mss_ready_state:LAT,
m2s010_som_sb_0/CORERESETP_0/mss_ready_state:Q,11576
m2s010_som_sb_0/CORERESETP_0/mss_ready_state:SD,
m2s010_som_sb_0/CORERESETP_0/mss_ready_state:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[0]:ALn,191278
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[0]:CLK,193739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[0]:D,188628
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[0]:EN,194390
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[0]:Q,193739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[0]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:CLK,7577
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:D,10393
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:Q,7577
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_22:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_22:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_22:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_22:IPC,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_16:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_16:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_16:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_16:IPB,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_16:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un1_we_p_0_a2_0:A,464
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un1_we_p_0_a2_0:B,266
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un1_we_p_0_a2_0:C,323
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un1_we_p_0_a2_0:D,158
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un1_we_p_0_a2_0:Y,158
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[7]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[7]:CLK,3500
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[7]:D,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[7]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[7]:Q,3500
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_32:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_32:C,12676
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_32:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_32:IPC,12676
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_7:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_7:IPENn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1_RNO[4]:A,8066
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1_RNO[4]:B,7976
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1_RNO[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1_RNO[4]:Y,7976
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[0]:A,194959
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[0]:B,194903
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[0]:Y,194903
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[9]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[9]:B,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[9]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[9]:CC,10706
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[9]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[9]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[9]:S,10706
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[9]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_11:EN,11551
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_11:IPENn,11551
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:CLK,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:Q,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_34:A,194959
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_34:B,194899
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_34:C,193769
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_34:D,194288
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_34:Y,193769
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_30:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_30:IPENn,
MANCH_OUT_P_obuf/U0/U_IOPAD:D,
MANCH_OUT_P_obuf/U0/U_IOPAD:E,
MANCH_OUT_P_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[6]:A,3700
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[6]:B,2181
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[6]:C,1017
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[6]:D,-854
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[6]:Y,-854
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_we_i_7:A,2536
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_we_i_7:B,2446
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_we_i_7:C,2394
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_we_i_7:D,2282
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_we_i_7:Y,2282
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/SAMPLE_CLK1X_EN_PROC_isampler_clk1x_en_1_0_a2:A,3661
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/SAMPLE_CLK1X_EN_PROC_isampler_clk1x_en_1_0_a2:B,3605
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/SAMPLE_CLK1X_EN_PROC_isampler_clk1x_en_1_0_a2:C,3575
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/SAMPLE_CLK1X_EN_PROC_isampler_clk1x_en_1_0_a2:D,3487
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/SAMPLE_CLK1X_EN_PROC_isampler_clk1x_en_1_0_a2:Y,3487
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[9]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[9]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[9]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[9]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[9]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[11]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[11]:CLK,10523
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[11]:D,12740
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[11]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[11]:Q,10523
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[11]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[11]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m11_0_a3_1:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m11_0_a3_1:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m11_0_a3_1:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m11_0_a3_1:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m11_0_a3_1:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/tx_col_detect_en_0:A,-3311
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/tx_col_detect_en_0:B,2458
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/tx_col_detect_en_0:Y,-3311
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_25:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_25:C,4656
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_25:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_25:IPC,4656
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:D,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:A,-513
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:B,-700
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:CC,275
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:P,-583
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:S,275
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:UB,-700
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:CLK,7957
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:D,11411
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:Q,7957
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:SLn,
MANCH_OUT_N_obuf/U0/U_IOENFF:A,
MANCH_OUT_N_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[9]:A,2369
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[9]:B,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[9]:Y,2369
DEBOUNCE_IN_ibuf[0]/U0/U_IOINFF:A,
DEBOUNCE_IN_ibuf[0]/U0/U_IOINFF:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[3]:A,192762
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[3]:B,192692
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[3]:C,188956
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[3]:D,188778
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[3]:Y,188778
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNI48RR[0]:A,191566
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNI48RR[0]:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNI48RR[0]:C,191271
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNI48RR[0]:Y,191271
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[1]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[1]:ALn,193591
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[1]:CLK,191568
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[1]:D,193613
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[1]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[1]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[1]:Q,191568
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[1]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[1]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:CLK,11660
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:Q,11660
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:CLK,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:D,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:Q,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[2]:CLK,2690
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[2]:D,758
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[2]:EN,668
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[2]:Q,2690
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[2]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_8:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_8:B,192954
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_8:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_8:CC,193281
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_8:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_8:P,192954
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_8:S,193281
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_8:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un37_apb3_addr_0_a2:A,9350
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un37_apb3_addr_0_a2:B,9360
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un37_apb3_addr_0_a2:C,10165
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un37_apb3_addr_0_a2:D,9993
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un37_apb3_addr_0_a2:Y,9350
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_27:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_27:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_27:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_27:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_27:D,-1869
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_27:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_27:UB,-1869
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m35:A,193912
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m35:B,193844
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m35:C,193818
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m35:D,193248
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m35:Y,193248
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:CLK,220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:D,-1155
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:Q,220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_2:A,8195
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_2:B,7254
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_2:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_2:CC,7788
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_2:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_2:P,8440
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_2:S,7788
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_2:UB,7254
m2s010_som_sb_0/CORECONFIGP_0/pwdata[8]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[8]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[8]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[8]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[8]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[8]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[8]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[8]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[8]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[12]:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[12]:B,17126
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[12]:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[12]:CC,16569
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[12]:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[12]:P,17126
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[12]:S,16569
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[12]:UB,
m2s010_som_sb_0/SPI_1_D0_OUT/U0/U_IOENFF:A,
m2s010_som_sb_0/SPI_1_D0_OUT/U0/U_IOENFF:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[1]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[1]:ALn,193591
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[1]:CLK,191568
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[1]:D,193613
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[1]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[1]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[1]:Q,191568
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[1]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_29:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_29:C,4583
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_29:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_29:IPC,4583
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:D,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_9:A,1676
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_9:B,1575
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_9:C,1525
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_9:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_9:D,1326
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_9:P,1350
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_9:UB,1326
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:IPA,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un15_apb3_reset_rs_RNIQI861:A,7780
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un15_apb3_reset_rs_RNIQI861:B,7690
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un15_apb3_reset_rs_RNIQI861:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un15_apb3_reset_rs_RNIQI861:Y,7690
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1_N_315_i_i:A,3661
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1_N_315_i_i:B,3605
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1_N_315_i_i:C,3519
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1_N_315_i_i:D,3355
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1_N_315_i_i:Y,3355
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_maskce:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_maskce:B,2406
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_maskce:C,3492
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_maskce:D,3369
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_maskce:Y,2406
ID_RES_0/U0_1/U0/U_IOPAD:PAD,
ID_RES_0/U0_1/U0/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:CC[0],-1610
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:CI,-1610
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:P[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:P[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:P[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:P[1],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:P[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:P[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:P[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:P[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:P[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:P[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:P[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:P[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:UB[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:UB[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:UB[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:UB[1],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:UB[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:UB[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:UB[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:UB[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:UB[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:UB[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:UB[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:A,7861
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:B,6885
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:CC,7165
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:P,7780
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:S,7165
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:UB,6885
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[2]:ALn,1012
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[2]:CLK,3542
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[2]:D,2430
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[2]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[2]:Q,3542
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[2]:SLn,
MAC_MII_TXD_obuf[1]/U0/U_IOOUTFF:A,
MAC_MII_TXD_obuf[1]/U0/U_IOOUTFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPB,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[5]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[5]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[5]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[5]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[5]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[5]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[5]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[5]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_15:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un15_tx_byte_cntr_0_a5:A,190376
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un15_tx_byte_cntr_0_a5:B,191412
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un15_tx_byte_cntr_0_a5:C,191253
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un15_tx_byte_cntr_0_a5:Y,190376
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:IPB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:IPC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[1]:CLK,1050
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[1]:D,1024
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[1]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[1]:Q,1050
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[8]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[8]:ALn,1278
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[8]:CLK,3527
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[8]:D,2429
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[8]:EN,3322
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[8]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[8]:Q,3527
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[8]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[8]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/SYNC2_APB3_CLK_PROC_RX_FIFO_RST_1:A,3731
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/SYNC2_APB3_CLK_PROC_RX_FIFO_RST_1:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/SYNC2_APB3_CLK_PROC_RX_FIFO_RST_1:Y,3731
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_5:B,4481
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_5:C,4209
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_5:IPB,4481
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_5:IPC,4209
CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1:An,
CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1:ENn,
CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1:YL,-4628
m2s010_som_sb_0/CORECONFIGP_0/paddr[3]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[3]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[3]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/paddr[3]:D,
m2s010_som_sb_0/CORECONFIGP_0/paddr[3]:EN,
m2s010_som_sb_0/CORECONFIGP_0/paddr[3]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/paddr[3]:Q,
m2s010_som_sb_0/CORECONFIGP_0/paddr[3]:SD,
m2s010_som_sb_0/CORECONFIGP_0/paddr[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[5]:ALn,1121
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[5]:CLK,-2080
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[5]:D,2667
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[5]:EN,3413
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[5]:Q,-2080
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[5]:SLn,
CommsFPGA_top_0/long_reset_cntr[5]:ADn,
CommsFPGA_top_0/long_reset_cntr[5]:ALn,-2602
CommsFPGA_top_0/long_reset_cntr[5]:CLK,193633
CommsFPGA_top_0/long_reset_cntr[5]:D,192797
CommsFPGA_top_0/long_reset_cntr[5]:EN,
CommsFPGA_top_0/long_reset_cntr[5]:LAT,
CommsFPGA_top_0/long_reset_cntr[5]:Q,193633
CommsFPGA_top_0/long_reset_cntr[5]:SD,
CommsFPGA_top_0/long_reset_cntr[5]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[8]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[8]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[8]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[8]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[8]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[8]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[8]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[8]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[8]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/paddr_26:A,
m2s010_som_sb_0/CORECONFIGP_0/paddr_26:B,
m2s010_som_sb_0/CORECONFIGP_0/paddr_26:C,
m2s010_som_sb_0/CORECONFIGP_0/paddr_26:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNO[11]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNO[11]:B,3477
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNO[11]:C,775
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNO[11]:CC,-41
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNO[11]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNO[11]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNO[11]:S,-41
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNO[11]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[1]:ALn,1012
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[1]:CLK,3425
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[1]:D,2430
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[1]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[1]:Q,3425
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_1_0_x2[8]:A,1304
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_1_0_x2[8]:B,1281
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_1_0_x2[8]:Y,1281
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_0_sqmuxa_0_a3_i_RNIST29:A,-106
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_0_sqmuxa_0_a3_i_RNIST29:B,2379
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_0_sqmuxa_0_a3_i_RNIST29:Y,-106
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:CLK,3244
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:D,1250
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:Q,3244
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[1]:A,2539
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[1]:B,1092
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[1]:C,3567
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[1]:D,3435
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[1]:Y,1092
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:A,7730
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:IPA,7730
CommsFPGA_top_0/un4_long_reset_cntr_cry_6:A,
CommsFPGA_top_0/un4_long_reset_cntr_cry_6:B,194507
CommsFPGA_top_0/un4_long_reset_cntr_cry_6:C,
CommsFPGA_top_0/un4_long_reset_cntr_cry_6:CC,194036
CommsFPGA_top_0/un4_long_reset_cntr_cry_6:D,
CommsFPGA_top_0/un4_long_reset_cntr_cry_6:P,194507
CommsFPGA_top_0/un4_long_reset_cntr_cry_6:S,194036
CommsFPGA_top_0/un4_long_reset_cntr_cry_6:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[6]:A,192476
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[6]:B,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[6]:C,192497
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[6]:D,192231
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[6]:Y,191233
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[5]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[5]:CLK,2352
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[5]:D,-722
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[5]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[5]:Q,2352
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[5]:ALn,191278
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[5]:CLK,193789
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[5]:D,191073
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[5]:EN,194390
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[5]:Q,193789
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[5]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPB,
SPI_1_DI_OTH_ibuf/U0/U_IOINFF:A,
SPI_1_DI_OTH_ibuf/U0/U_IOINFF:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out_RNIEEKQ:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out_RNIEEKQ:B,-1445
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out_RNIEEKQ:C,-1342
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out_RNIEEKQ:Y,-1445
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_set:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_set:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_set:CLK,11672
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_set:D,12748
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_set:EN,11493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_set:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_set:Q,11672
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_set:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_set:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CC[10],191212
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CC[11],191141
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CC[1],192951
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CC[2],192876
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CC[3],192558
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CC[4],192480
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CC[5],192420
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CC[6],191375
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CC[7],191268
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CC[8],191197
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CC[9],191311
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CO,191258
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:P[0],192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:P[1],191141
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:P[2],191355
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:P[3],191326
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:P[6],191304
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:P[7],191504
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:P[8],191599
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:P[9],191582
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:UB[0],192169
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:UB[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:UB[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:UB[1],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:UB[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:UB[3],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:UB[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:UB[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:UB[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:UB[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:UB[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0:B,-1610
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0:P,-1610
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[1]:ALn,-122
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[1]:CLK,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[1]:D,4670
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[1]:EN,3195
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[1]:Q,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[1]:SLn,
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2:ADn,
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2:ALn,10349
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2:CLK,10474
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2:D,12763
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2:EN,
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2:LAT,
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2:Q,10474
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2:SD,
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_24:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_24:IPCLKn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:CC[10],9428
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:CC[11],9357
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:CC[1],11164
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:CC[2],11089
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:CC[3],10771
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:CC[4],10693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:CC[5],9492
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:CC[6],10732
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:CC[7],9484
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:CC[8],9413
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:CC[9],9527
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:CO,9474
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:P[0],9407
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:P[1],9357
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:P[2],9571
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:P[3],9542
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:P[6],9520
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:P[7],9720
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:P[8],9815
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:P[9],9798
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen:CLK,3385
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen:D,-1869
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen:EN,1192
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen:Q,3385
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[10]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[10]:CLK,9234
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[10]:D,11645
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[10]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[10]:Q,9234
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[10]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[10]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI4MQI[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI4MQI[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI4MQI[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI4MQI[5]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[7]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[7]:CLK,8960
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[7]:D,10648
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[7]:EN,11385
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[7]:Q,8960
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[7]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[7]:SLn,
DEBOUNCE_OUT_1_obuf/U0/U_IOOUTFF:A,
DEBOUNCE_OUT_1_obuf/U0/U_IOOUTFF:Y,
m2s010_som_sb_0/CORERESETP_0/count_ddr[8]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[8]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[8]:CLK,16424
m2s010_som_sb_0/CORERESETP_0/count_ddr[8]:D,16508
m2s010_som_sb_0/CORERESETP_0/count_ddr[8]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[8]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[8]:Q,16424
m2s010_som_sb_0/CORERESETP_0/count_ddr[8]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[8]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_4_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_4_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_4_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_4_PAD/U_IOPAD:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_33:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_33:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:CLK,-709
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:D,2692
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:EN,3250
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:Q,-709
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:A,192870
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:B,192820
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:C,192724
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:D,192606
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:Y,192606
CFG0_GND_INST:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_9:A,9108
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_9:B,8889
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_9:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_9:CC,8159
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_9:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_9:P,10227
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_9:S,8159
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_9:UB,8889
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:A,9078
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:B,11645
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:Y,9078
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO[3]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[7]:D,11595
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[7]:EN,9324
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:CLK,9122
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:D,11164
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:Q,9122
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_we_i_0:A,1108
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_we_i_0:B,1008
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_we_i_0:Y,1008
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO[2]:A,2518
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO[2]:B,2490
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO[2]:C,3575
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO[2]:D,3417
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO[2]:Y,2490
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[0]:A,3677
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[0]:B,3617
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[0]:C,-106
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[0]:D,969
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[0]:Y,-106
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:IPA,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_s_11:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_s_11:B,192553
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_s_11:C,192524
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_s_11:CC,191526
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_s_11:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_s_11:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_s_11:S,191526
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_s_11:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[0]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[0]:CLK,194864
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[0]:D,195602
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[0]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[0]:Q,194864
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[0]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_14_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_14_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_14_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[0]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[0]:ALn,193591
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[0]:CLK,191566
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[0]:D,193471
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[0]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[0]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[0]:Q,191566
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[0]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:CLK,-1095
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:D,-1002
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:Q,-1095
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT_3:A,7756
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT_3:B,7706
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT_3:C,6506
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT_3:D,6387
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT_3:Y,6387
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[4]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[4]:CLK,-1685
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[4]:D,1092
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[4]:EN,1120
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[4]:Q,-1685
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_a5:A,41786
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_a5:B,43618
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_a5:C,42441
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_a5:Y,41786
CommsFPGA_top_0/long_reset_cntr[4]:ADn,
CommsFPGA_top_0/long_reset_cntr[4]:ALn,-2602
CommsFPGA_top_0/long_reset_cntr[4]:CLK,193633
CommsFPGA_top_0/long_reset_cntr[4]:D,192857
CommsFPGA_top_0/long_reset_cntr[4]:EN,
CommsFPGA_top_0/long_reset_cntr[4]:LAT,
CommsFPGA_top_0/long_reset_cntr[4]:Q,193633
CommsFPGA_top_0/long_reset_cntr[4]:SD,
CommsFPGA_top_0/long_reset_cntr[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_4[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_4[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_4[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_4[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_4[2]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_24:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_24:IPCLKn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_12:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_12:C,12493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_12:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_12:IPC,12493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:CLK,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:D,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:Q,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_1_sqmuxa_1_0_a3_0_a2:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_1_sqmuxa_1_0_a3_0_a2:B,3586
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_1_sqmuxa_1_0_a3_0_a2:C,-734
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_1_sqmuxa_1_0_a3_0_a2:Y,-734
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_58:A,194555
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_58:B,194785
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_58:C,190358
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_58:D,189967
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_58:Y,189967
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end:CLK,3497
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end:D,2605
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end:EN,1192
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end:Q,3497
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end:SLn,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[3]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[3]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[3]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[3]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[3]:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_6:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_6:B,192798
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_6:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_6:CC,194036
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_6:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_6:P,192798
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_6:S,193613
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_6:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_5_RNIC95G3:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_5_RNIC95G3:B,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_5_RNIC95G3:C,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_5_RNIC95G3:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_5_RNIC95G3:D,190903
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_5_RNIC95G3:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_5_RNIC95G3:UB,190903
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc:CLK,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc:D,18679
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc:EN,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc:Q,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[2]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[2]:B,10735
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[2]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[2]:CC,11120
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[2]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[2]:P,10735
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[2]:S,11120
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[2]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_33:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_33:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:A,6933
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:B,6817
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:CC,8763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:P,6817
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:S,8763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:UB,6817
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[7]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[7]:B,194528
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[7]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[7]:CC,193914
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[7]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[7]:P,194528
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[7]:S,193914
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[7]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition:ALn,3452
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition:CLK,3648
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition:D,3636
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition:EN,4565
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition:Q,3648
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[4]:D,11621
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[4]:EN,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC_un5_apb3_rst_rs:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC_un5_apb3_rst_rs:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC_un5_apb3_rst_rs:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC_un5_apb3_rst_rs:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC_un5_apb3_rst_rs:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC_un5_apb3_rst_rs:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC_un5_apb3_rst_rs:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC_un5_apb3_rst_rs:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC_un5_apb3_rst_rs:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_18:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_18:C,12738
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_18:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_18:IPC,12738
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[1]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[1]:CLK,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[1]:D,3572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[1]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[1]:Q,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[6]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[6]:CLK,191464
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[6]:D,193447
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[6]:EN,194189
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[6]:Q,191464
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[6]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[4]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[4]:B,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[4]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[4]:CC,10732
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[4]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[4]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[4]:S,10732
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[4]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_8:A,43112
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_8:B,-1494
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_8:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_8:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_8:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_8:P,-1454
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_8:UB,-1494
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[0]:A,191270
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[0]:B,188628
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[0]:C,194817
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[0]:Y,188628
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[5]:D,11599
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[5]:EN,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[5]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[8]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[8]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[8]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/paddr[8]:D,
m2s010_som_sb_0/CORECONFIGP_0/paddr[8]:EN,
m2s010_som_sb_0/CORECONFIGP_0/paddr[8]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/paddr[8]:Q,
m2s010_som_sb_0/CORECONFIGP_0/paddr[8]:SD,
m2s010_som_sb_0/CORECONFIGP_0/paddr[8]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out:ALn,193591
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out:CLK,-1187
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out:D,192425
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out:Q,-1187
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[1]:ALn,1278
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[1]:CLK,1583
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[1]:D,2048
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[1]:EN,3322
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[1]:Q,1583
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[1]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[12]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[12]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[12]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[12]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[12]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[12]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[12]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[12]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[12]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[1]:CLK,453
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[1]:D,2208
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[1]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[1]:Q,453
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_18:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:CLK,11434
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:D,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:Q,11434
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_1[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_1[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_1[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_1[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_1[6]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_0:A,158
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_0:B,-1569
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_0:C,-548
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_0:D,-253
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_0:Y,-1569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[3]:ALn,-122
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[3]:CLK,4739
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[3]:D,4739
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[3]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[3]:Q,4739
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[3]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[3]:CLK,191102
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[3]:D,193394
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[3]:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[3]:Q,191102
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:CLK,3684
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:D,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:Q,3684
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[13]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[13]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[13]:CLK,10372
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[13]:D,10546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[13]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[13]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[13]:Q,10372
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[13]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[13]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_1:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_1:IPCLKn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_9:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_9:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:B,2795
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:CC,2561
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:P,2795
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:S,2561
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:B,3484
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:C,1091
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:CC,-4
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:D,199
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:S,-4
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:UB,199
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_19:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_19:C,4661
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_19:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_19:IPC,4661
m2s010_som_sb_0/CORERESETP_0/count_ddr[0]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[0]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[0]:CLK,16163
m2s010_som_sb_0/CORERESETP_0/count_ddr[0]:D,17617
m2s010_som_sb_0/CORERESETP_0/count_ddr[0]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[0]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[0]:Q,16163
m2s010_som_sb_0/CORERESETP_0/count_ddr[0]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[0]:SLn,
m2s010_som_sb_0/BIBUF_0/U0/U_IOENFF:A,
m2s010_som_sb_0/BIBUF_0/U0/U_IOENFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1:A,488
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1:B,411
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1:C,42788
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1:D,1130
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1:P,411
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1:UB,1130
CommsFPGA_top_0/long_reset_cntr[0]:ADn,
CommsFPGA_top_0/long_reset_cntr[0]:ALn,-2602
CommsFPGA_top_0/long_reset_cntr[0]:CLK,192797
CommsFPGA_top_0/long_reset_cntr[0]:D,193613
CommsFPGA_top_0/long_reset_cntr[0]:EN,
CommsFPGA_top_0/long_reset_cntr[0]:LAT,
CommsFPGA_top_0/long_reset_cntr[0]:Q,192797
CommsFPGA_top_0/long_reset_cntr[0]:SD,
CommsFPGA_top_0/long_reset_cntr[0]:SLn,
MAC_MII_RXD_ibuf[1]/U0/U_IOINFF:A,
MAC_MII_RXD_ibuf[1]/U0/U_IOINFF:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_iTX_FIFO_rd_en_5_iv_RNO_0:A,190376
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_iTX_FIFO_rd_en_5_iv_RNO_0:B,193564
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_iTX_FIFO_rd_en_5_iv_RNO_0:Y,190376
SPI_1_DO_CAM_obuf/U0/U_IOENFF:A,
SPI_1_DO_CAM_obuf/U0/U_IOENFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[0]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[0]:CLK,191141
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[0]:D,192113
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[0]:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[0]:Q,191141
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[0]:SLn,
CommsFPGA_top_0/rx_CRC_error_set:ADn,
CommsFPGA_top_0/rx_CRC_error_set:ALn,-1228
CommsFPGA_top_0/rx_CRC_error_set:CLK,6998
CommsFPGA_top_0/rx_CRC_error_set:D,
CommsFPGA_top_0/rx_CRC_error_set:EN,8877
CommsFPGA_top_0/rx_CRC_error_set:LAT,
CommsFPGA_top_0/rx_CRC_error_set:Q,6998
CommsFPGA_top_0/rx_CRC_error_set:SD,
CommsFPGA_top_0/rx_CRC_error_set:SLn,
m2s010_som_sb_0/CORECONFIGP_0/psel:ADn,
m2s010_som_sb_0/CORECONFIGP_0/psel:ALn,
m2s010_som_sb_0/CORECONFIGP_0/psel:CLK,
m2s010_som_sb_0/CORECONFIGP_0/psel:D,
m2s010_som_sb_0/CORECONFIGP_0/psel:EN,
m2s010_som_sb_0/CORECONFIGP_0/psel:LAT,
m2s010_som_sb_0/CORECONFIGP_0/psel:Q,
m2s010_som_sb_0/CORECONFIGP_0/psel:SD,
m2s010_som_sb_0/CORECONFIGP_0/psel:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_18:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_18:C,196042
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_18:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_18:IPC,196042
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0:B,189410
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0:C,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0:P,189410
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_0:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_0:IPCLKn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:CC[0],192725
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:CI,192725
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:P[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:P[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:P[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:P[1],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:P[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:P[3],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:P[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:P[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:P[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:P[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:P[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:P[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:UB[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:UB[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:UB[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:UB[1],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:UB[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:UB[3],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:UB[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:UB[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:UB[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:UB[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:UB[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:UB[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[4]:A,192438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[4]:B,191155
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[4]:C,192424
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[4]:D,192189
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[4]:Y,191155
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_21:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_RNO[0]:A,11701
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_RNO[0]:Y,11701
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[6]:D,11571
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[6]:EN,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:CLK,-1569
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:D,912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:Q,-1569
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[5]:ALn,-122
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[5]:CLK,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[5]:D,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[5]:EN,3195
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[5]:Q,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNIJFNA_0:A,10693
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNIJFNA_0:B,10559
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNIJFNA_0:C,10529
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNIJFNA_0:Y,10529
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268:B,193845
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268:CC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268:P,193845
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[1]:A,194959
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[1]:B,194903
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[1]:Y,194903
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1:ADn,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1:ALn,10349
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1:CLK,12763
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1:D,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1:EN,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1:LAT,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1:Q,12763
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1:SD,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/N_343_i:A,3512
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/N_343_i:B,3322
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/N_343_i:C,3385
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/N_343_i:Y,3322
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:CC[10],10592
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:CC[11],10521
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:CC[1],11195
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:CC[2],11120
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:CC[3],10802
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:CC[4],10724
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:CC[5],10664
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:CC[6],10755
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:CC[7],10648
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:CC[8],10577
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:CC[9],10691
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:P[0],10579
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:P[1],10521
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:P[2],10735
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:P[3],10706
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:P[6],10684
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:P[7],11262
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:P[9],11197
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0:UB[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[2]:D,11675
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[2]:EN,11491
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[2]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[2]:CLK,10805
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[2]:D,11128
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[2]:EN,11385
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[2]:Q,10805
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[2]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[2]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_PostAmble_cntr_9_i_o2[2]:A,193810
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_PostAmble_cntr_9_i_o2[2]:B,193762
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_PostAmble_cntr_9_i_o2[2]:Y,193762
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_9:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_9:B,1774
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_9:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_9:CC,1503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_9:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_9:P,1774
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_9:S,1503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_9:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0:An,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0:ENn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0:YWn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[8]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[8]:ALn,191278
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[8]:CLK,192674
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[8]:D,190074
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[8]:EN,194390
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[8]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[8]:Q,192674
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[8]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[13]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[13]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[13]:CLK,2387
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[13]:D,2462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[13]:EN,3250
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[13]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[13]:Q,2387
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[13]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[13]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_22:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_22:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_22:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_22:IPC,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:A,8242
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:IPA,8242
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_PreAmble_cntr_1_i_0_o2_0[0]:A,191701
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_PreAmble_cntr_1_i_0_o2_0[0]:B,191692
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_PreAmble_cntr_1_i_0_o2_0[0]:Y,191692
CommsFPGA_top_0/long_reset_cntr_3[2]:A,193761
CommsFPGA_top_0/long_reset_cntr_3[2]:B,193656
CommsFPGA_top_0/long_reset_cntr_3[2]:C,193253
CommsFPGA_top_0/long_reset_cntr_3[2]:Y,193253
m2s010_som_sb_0/CORECONFIGP_0/un1_fic_2_apb_m_psel:A,
m2s010_som_sb_0/CORECONFIGP_0/un1_fic_2_apb_m_psel:B,
m2s010_som_sb_0/CORECONFIGP_0/un1_fic_2_apb_m_psel:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2[5]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[4]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[4]:CLK,190582
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[4]:D,193394
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[4]:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[4]:Q,190582
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_23:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_21:B,11412
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_21:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_21:IPB,11412
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_21:IPC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[5]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[5]:B,194759
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[5]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[5]:CC,193930
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[5]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[5]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[5]:S,193930
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[5]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNIV0ML[0]:A,10677
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNIV0ML[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNIV0ML[0]:C,10521
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNIV0ML[0]:Y,10521
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[1]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[1]:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[1]:D,194903
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[1]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[1]:Q,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[1]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[1]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg_en:ALn,8215
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg_en:CLK,10203
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg_en:D,10402
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg_en:EN,9350
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg_en:Q,10203
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg_en:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[5]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[5]:CLK,194880
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[5]:D,191220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[5]:EN,191201
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[5]:Q,194880
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[5]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_2_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_2_PAD/U_IOINFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[0]:A,2539
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[0]:B,1092
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[0]:C,3583
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[0]:D,3435
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[0]:Y,1092
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[2]:A,3677
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[2]:B,3613
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[2]:C,3481
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[2]:D,3356
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[2]:Y,3356
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RE_d1:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RE_d1:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RE_d1:CLK,10261
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RE_d1:D,12724
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RE_d1:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RE_d1:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RE_d1:Q,10261
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RE_d1:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RE_d1:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:A,8234
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPA,8234
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[1]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[1]:CLK,192848
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[1]:D,193390
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[1]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[1]:Q,192848
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_11:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_11:B,-1472
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_11:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_11:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_11:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_11:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_11:UB,-1472
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[6]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[6]:CLK,190903
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[6]:D,192733
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[6]:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[6]:Q,190903
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[6]:SLn,
CommsFPGA_top_0/N_480_rs_2:ADn,
CommsFPGA_top_0/N_480_rs_2:ALn,
CommsFPGA_top_0/N_480_rs_2:CLK,
CommsFPGA_top_0/N_480_rs_2:D,
CommsFPGA_top_0/N_480_rs_2:EN,
CommsFPGA_top_0/N_480_rs_2:LAT,
CommsFPGA_top_0/N_480_rs_2:Q,
CommsFPGA_top_0/N_480_rs_2:SD,
CommsFPGA_top_0/N_480_rs_2:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[9]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[9]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[9]:CLK,191657
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[9]:D,191212
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[9]:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[9]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[9]:Q,191657
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[9]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:B,10803
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:CC,10648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:P,10803
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:S,10648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_1:B,4463
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_1:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_1:IPB,4463
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_1:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:CLK,7847
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:D,11559
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:Q,7847
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:SLn,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[11]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[11]:B,3096
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[11]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[11]:CC,2622
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[11]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[11]:P,3096
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[11]:S,2622
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[11]:UB,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[13]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[13]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[13]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[13]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[13]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[13]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[13]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[13]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[13]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[0]:ALn,-4717
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[0]:CLK,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[0]:D,196014
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[0]:EN,195825
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[0]:Q,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNIAH4K:A,-106
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNIAH4K:B,-158
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNIAH4K:Y,-158
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:CLK,192555
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:D,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:Q,192555
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[3]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[3]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[3]:CLK,192606
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[3]:D,194076
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[3]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[3]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[3]:Q,192606
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[3]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[1]:A,188837
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[1]:B,188778
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[1]:C,188968
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[1]:D,188628
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[1]:Y,188628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_29:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_29:C,4583
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_29:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_29:IPC,4583
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[7]:D,11595
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[7]:EN,11491
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CC[10],2576
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CC[11],2505
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CC[1],3218
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CC[2],3148
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CC[3],2830
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CC[4],2752
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CC[5],2692
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CC[6],2739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CC[7],2632
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CC[8],2561
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CC[9],2675
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CO,2462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:P[0],2565
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:P[1],2462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:P[2],2669
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:P[3],2640
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:P[6],2654
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:P[7],2712
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:P[8],2795
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:P[9],2778
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/HOLD_COL_PROC_un1_tx_collision_detect:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/HOLD_COL_PROC_un1_tx_collision_detect:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/HOLD_COL_PROC_un1_tx_collision_detect:Y,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0:ADn,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0:ALn,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0:CLK,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0:D,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0:EN,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0:LAT,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0:Q,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0:SD,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0:SLn,
MAC_MII_TX_CLK_ibuf/U0/U_IOPAD:PAD,
MAC_MII_TX_CLK_ibuf/U0/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[7]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[7]:ALn,-122
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[7]:CLK,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[7]:D,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[7]:EN,3195
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[7]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[7]:Q,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[7]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1:CLK,193818
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1:D,194418
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1:Q,193818
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_13:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_13:C,4467
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_13:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_13:IPC,4467
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_20:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_20:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_20:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_20:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_3:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_3:C,4116
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_3:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_3:IPC,4116
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:IPA,
GPIO_24_M2F_obuf/U0/U_IOOUTFF:A,
GPIO_24_M2F_obuf/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[5]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[5]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[5]:Y,11637
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un6_apb3_reset_rs:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un6_apb3_reset_rs:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un6_apb3_reset_rs:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un6_apb3_reset_rs:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un6_apb3_reset_rs:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un6_apb3_reset_rs:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un6_apb3_reset_rs:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un6_apb3_reset_rs:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un6_apb3_reset_rs:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_i_m2[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_i_m2[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_i_m2[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_i_m2[7]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_1:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_1:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_1:C,41489
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_1:D,41375
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_1:Y,41375
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_5:A,191445
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_5:B,190420
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_5:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_5:CC,190477
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_5:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_5:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_5:S,190477
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_5:UB,190420
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:A,7069
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:B,6816
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:CC,7215
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:P,6953
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:S,7215
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:UB,6816
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[2]:A,191562
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[2]:B,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[2]:C,194880
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[2]:D,194616
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[2]:Y,191233
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[2]:A,11693
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[2]:B,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[2]:Y,11637
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[5]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[5]:CLK,1843
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[5]:D,3559
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[5]:EN,2043
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[5]:Q,1843
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_33:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_33:C,12749
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_33:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_33:IPC,12749
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[11]:A,2358
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[11]:B,2282
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[11]:C,1333
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[11]:D,1008
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[11]:Y,1008
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_ADDR[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_ADDR[10],12654
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_ADDR[11],12656
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_ADDR[12],12681
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_ADDR[13],12676
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_ADDR[1],12197
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_ADDR[2],12243
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_ADDR[3],12189
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_ADDR[4],12257
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_ADDR[5],12493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_ADDR[6],12468
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_ADDR[7],12707
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_ADDR[8],12738
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_ADDR[9],12718
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_BLK[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_BLK[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_BLK[2],11551
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_CLK,10177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_DIN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_DIN[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_DIN[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_DIN[12],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_DIN[13],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_DIN[14],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_DIN[15],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_DIN[16],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_DIN[17],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_DIN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_DIN[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_DIN[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_DIN[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_DIN[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_DIN[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_DIN[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_DIN[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_DIN[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_DOUT[0],10177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_DOUT[1],10193
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_DOUT_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_DOUT_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_DOUT_EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_DOUT_LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_DOUT_SRST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_WEN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_WEN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_WIDTH[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_WIDTH[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_WIDTH[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:A_WMODE,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_ADDR[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_ADDR[10],4571
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_ADDR[11],4583
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_ADDR[12],4629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_ADDR[13],4687
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_ADDR[1],4116
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_ADDR[2],4209
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_ADDR[3],4173
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_ADDR[4],4178
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_ADDR[5],4467
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_ADDR[6],4447
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_ADDR[7],4637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_ADDR[8],4661
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_ADDR[9],4656
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_BLK[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_BLK[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_BLK[2],2278
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_DIN[0],4463
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_DIN[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_DIN[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_DIN[12],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_DIN[13],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_DIN[14],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_DIN[15],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_DIN[16],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_DIN[17],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_DIN[1],4481
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_DIN[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_DIN[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_DIN[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_DIN[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_DIN[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_DIN[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_DIN[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_DIN[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_DOUT_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_DOUT_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_DOUT_EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_DOUT_LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_DOUT_SRST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_WEN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_WEN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_WIDTH[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_WIDTH[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_WIDTH[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/INST_RAM1K18_IP:B_WMODE,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_4:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_4:B,193613
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_4:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_4:CC,193998
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_4:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_4:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_4:S,193613
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_4:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[13]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[13]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[13]:CLK,9317
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[13]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[13]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[13]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[13]:Q,9317
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[13]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[13]:SLn,
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:CC[0],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:CC[1],193328
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:CC[2],193253
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:CC[3],192935
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:CC[4],192857
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:CC[5],192797
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:CC[6],194036
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:CC[7],193929
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:CI,
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:P[0],192797
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:P[10],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:P[11],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:P[1],193929
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:P[2],194142
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:P[3],194113
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:P[4],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:P[5],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:P[6],194507
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:P[7],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:P[8],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:P[9],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:UB[0],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:UB[10],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:UB[11],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:UB[1],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:UB[2],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:UB[3],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:UB[4],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:UB[5],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:UB[6],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:UB[7],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:UB[8],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0:UB[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNITIVE[0]:A,8242
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNITIVE[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNITIVE[0]:Y,8242
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_31:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_31:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[3]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[3]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[3]:D,10193
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[3]:EN,11424
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[3]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_0:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_0:IPCLKn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_20:EN,
CommsFPGA_top_0/long_reset_cntr_3[1]:A,193761
CommsFPGA_top_0/long_reset_cntr_3[1]:B,193656
CommsFPGA_top_0/long_reset_cntr_3[1]:C,193328
CommsFPGA_top_0/long_reset_cntr_3[1]:Y,193328
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_0:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_0:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_0:C,41291
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_0:D,41177
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_0:Y,41177
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:CLK,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:D,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:Q,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_27:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_ns[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_ns[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_ns[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_ns[1]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_8:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_8:C,12257
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_8:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_8:IPC,12257
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_10[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_10[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_10[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_10[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_10[2]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_15:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI5NQI[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI5NQI[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI5NQI[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI5NQI[6]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[6]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[6]:B,10755
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[6]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[6]:CC,10770
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[6]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[6]:P,10755
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[6]:S,10770
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[6]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_10_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_10_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_10_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_10_PAD/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_1:A,42817
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_1:B,273
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_1:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_1:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_1:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_1:P,281
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_1:UB,273
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[11]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[11]:ALn,1278
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[11]:CLK,1191
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[11]:D,4731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[11]:EN,3322
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[11]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[11]:Q,1191
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[11]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_21:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_21:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_21:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_21:IPC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_8:A,191193
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_8:B,191080
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_8:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_8:CC,190108
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_8:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_8:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_8:S,190108
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_8:UB,191832
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[2]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[2]:B,10805
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[2]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[2]:CC,11128
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[2]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[2]:P,10805
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[2]:S,11128
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[2]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[3]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[3]:CLK,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[3]:D,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[3]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[3]:Q,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[3]:SLn,
CommsFPGA_top_0/long_reset_cntr_3[3]:A,193761
CommsFPGA_top_0/long_reset_cntr_3[3]:B,193656
CommsFPGA_top_0/long_reset_cntr_3[3]:C,192935
CommsFPGA_top_0/long_reset_cntr_3[3]:Y,192935
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[4]:D,11621
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[4]:EN,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_bm[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_bm[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_bm[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_bm[4]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_4:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_4:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_4:C,41439
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_4:D,41325
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_4:Y,41325
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[8]:A,2539
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[8]:B,1131
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[8]:C,3583
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[8]:D,3435
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[8]:Y,1131
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[6]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[6]:ALn,1278
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[6]:CLK,1759
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[6]:D,3371
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[6]:EN,3322
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[6]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[6]:Q,1759
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[6]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[6]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[6]:CLK,2443
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[6]:D,4670
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[6]:EN,3323
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[6]:Q,2443
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[6]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_3:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_3:B,-1685
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_3:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_3:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_3:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_3:P,-1685
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_3:S,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_3:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[7]:A,192451
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[7]:B,191155
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[7]:C,192431
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[7]:D,192224
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[7]:Y,191155
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[1]:CLK,-1827
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[1]:D,1092
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[1]:EN,1120
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[1]:Q,-1827
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[2]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[2]:CLK,7254
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[2]:D,8960
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[2]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[2]:Q,7254
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[2]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:B,3477
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:C,1091
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:CC,-76
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:D,330
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:S,-76
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:UB,330
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_0[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_0[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_0[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_0[3]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[12]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[12]:B,3469
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[12]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[12]:CC,2530
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[12]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[12]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[12]:S,2530
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[12]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPB,
m2s010_som_sb_0/CORECONFIGP_0/paddr[15]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[15]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[15]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/paddr[15]:D,
m2s010_som_sb_0/CORECONFIGP_0/paddr[15]:EN,
m2s010_som_sb_0/CORECONFIGP_0/paddr[15]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/paddr[15]:Q,
m2s010_som_sb_0/CORECONFIGP_0/paddr[15]:SD,
m2s010_som_sb_0/CORECONFIGP_0/paddr[15]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0_1_1[3]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0_1_1[3]:B,2296
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0_1_1[3]:C,2235
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0_1_1[3]:D,711
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0_1_1[3]:Y,711
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[15]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[15]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[15]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[15]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[15]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[12]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[12]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[12]:CLK,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[12]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[12]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[12]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[12]:Q,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[12]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[12]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[10]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[10]:B,193394
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[10]:C,194678
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[10]:CC,192585
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[10]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[10]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[10]:S,192585
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[10]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[2]:A,194967
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[2]:B,194923
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[2]:C,192663
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[2]:D,193270
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[2]:Y,192663
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[8]:A,2358
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[8]:B,2282
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[8]:C,1389
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[8]:D,1008
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[8]:Y,1008
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_35:EN,2278
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_35:IPENn,2278
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[9]:A,3700
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[9]:B,3617
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[9]:C,948
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[9]:D,3325
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[9]:Y,948
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_9:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_9:B,192922
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_9:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_9:CC,192956
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_9:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_9:P,192922
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_9:S,192956
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_9:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:CLK,3636
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:D,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:Q,3636
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[16]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[16]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[16]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[16]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[16]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9[6]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_9:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_9:IPENn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[0]:D,11679
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[0]:EN,9090
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un6_apb3_reset:A,10494
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un6_apb3_reset:B,10431
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un6_apb3_reset:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un6_apb3_reset:Y,10431
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[8]:A,11693
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[8]:B,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[8]:Y,11637
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_12_BI_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_12_BI_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_1:A,190469
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_1:B,190495
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_1:Y,190469
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[1]:A,191562
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[1]:B,191196
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[1]:C,194873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[1]:D,194616
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[1]:Y,191196
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_9:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_9:B,197
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_9:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_9:CC,-1661
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_9:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_9:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_9:S,-1661
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_9:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_26:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_23:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_23:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_23:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_23:IPC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_iRX_EarlyTerm_1_sqmuxa_1_0_0_a2_0:A,1192
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_iRX_EarlyTerm_1_sqmuxa_1_0_0_a2_0:B,2259
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_iRX_EarlyTerm_1_sqmuxa_1_0_0_a2_0:Y,1192
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPB,
ID_RES_0/U0_0/U0/U_IOINFF:A,
ID_RES_0/U0_0/U0/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:CLK,-476
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:D,2752
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:EN,3250
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:Q,-476
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:B,3469
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:CC,2752
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:S,2752
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:UB,
m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2:A,
m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2:B,
m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2:Y,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:CLK,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:Q,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:SLn,
MMUART_0_TXD_M2F_obuf/U0/U_IOENFF:A,
MMUART_0_TXD_M2F_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg_en_RNI1H422:A,11597
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg_en_RNI1H422:B,10355
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg_en_RNI1H422:C,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg_en_RNI1H422:Y,10249
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[0]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[0]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[0]:CLK,192689
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[0]:D,191179
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[0]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[0]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[0]:Q,192689
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[0]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_25:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_25:C,4656
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_25:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_25:IPC,4656
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0[1]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_TMATCH_0_IN_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_TMATCH_0_IN_PAD/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_5:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_5:B,10329
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_5:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_5:CC,9492
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_5:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_5:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_5:S,9492
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_5:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[7]:D,11595
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[7]:EN,12582
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_33:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_33:C,4687
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_33:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_33:IPC,4687
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:CLK,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:D,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:Q,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:IPA,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_4[0]:A,191179
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_4[0]:B,194911
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_4[0]:Y,191179
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_26:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_preamble_pat_en:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_preamble_pat_en:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_preamble_pat_en:CLK,43622
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_preamble_pat_en:D,192783
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_preamble_pat_en:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_preamble_pat_en:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_preamble_pat_en:Q,43622
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_preamble_pat_en:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_preamble_pat_en:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_we_i_9:A,2340
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_we_i_9:B,2250
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_we_i_9:C,2190
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_we_i_9:D,1008
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_we_i_9:Y,1008
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:CLK,2385
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:D,2622
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:EN,3250
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:Q,2385
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un41_apb3_addr_0_a2:A,9350
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un41_apb3_addr_0_a2:B,9360
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un41_apb3_addr_0_a2:C,10158
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un41_apb3_addr_0_a2:D,9993
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un41_apb3_addr_0_a2:Y,9350
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[3]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[3]:CLK,10776
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[3]:D,10810
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[3]:EN,11385
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[3]:Q,10776
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[3]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[3]:SLn,
m2s010_som_sb_0/GPIO_6/U0_0/U0/U_IOOUTFF:A,
m2s010_som_sb_0/GPIO_6/U0_0/U0/U_IOOUTFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[0]:Y,
ID_RES_0/U0_3/U0/U_IOPAD:PAD,
ID_RES_0/U0_3/U0/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_23:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:CLK,9407
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:D,11662
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:Q,9407
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[0]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[0]:CLK,190739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[0]:D,194281
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[0]:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[0]:Q,190739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[0]:ALn,-122
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[0]:CLK,3731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[0]:D,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[0]:EN,3195
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[0]:Q,3731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[8]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[8]:B,194759
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[8]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[8]:CC,193843
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[8]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[8]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[8]:S,193843
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[8]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/CLOCK_ADJUST_PROC_un16_clk1x_enable:A,3746
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/CLOCK_ADJUST_PROC_un16_clk1x_enable:B,3648
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/CLOCK_ADJUST_PROC_un16_clk1x_enable:Y,3648
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_1_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_1_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_1_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_1_PAD/U_IOPAD:Y,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[11]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[11]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[11]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[11]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[11]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[11]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[11]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[11]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[11]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[3]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[3]:CLK,191369
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[3]:D,192113
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[3]:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[3]:Q,191369
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1[4]:A,7976
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1[4]:B,9026
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1[4]:Y,7976
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_5:B,4481
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_5:C,4209
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_5:IPB,4481
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_5:IPC,4209
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276:B,1383
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276:P,1383
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[6]:D,11571
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[6]:EN,9324
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[6]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_3:A,43003
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_3:B,-1200
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_3:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_3:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_3:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_3:P,-1096
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_3:UB,-1200
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI6PPM[14]:A,191321
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI6PPM[14]:B,191384
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI6PPM[14]:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI6PPM[14]:Y,191321
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[6]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[6]:CLK,192497
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[6]:D,190001
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[6]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[6]:Q,192497
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[6]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPB,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[9]:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[9]:B,16801
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[9]:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[9]:CC,16622
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[9]:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[9]:P,16801
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[9]:S,16622
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[9]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:Q,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:SLn,
m2s010_som_sb_0/CAM_SPI_1_SS0/U0_0/U0/U_IOPAD:D,
m2s010_som_sb_0/CAM_SPI_1_SS0/U0_0/U0/U_IOPAD:E,
m2s010_som_sb_0/CAM_SPI_1_SS0/U0_0/U0/U_IOPAD:PAD,
m2s010_som_sb_0/CAM_SPI_1_SS0/U0_0/U0/U_IOPAD:Y,
m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:ADn,
m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:ALn,
m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:CLK,18679
m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:D,
m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:EN,
m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:LAT,
m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:Q,18679
m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:SD,
m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[8]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[8]:B,192863
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[8]:C,194186
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[8]:CC,192737
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[8]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[8]:P,192863
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[8]:S,192737
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[8]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:Q,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:CLK,16292
m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:D,16452
m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:Q,16292
m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_17:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_17:C,4637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_17:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_17:IPC,4637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_16:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un3_debounce_in_rs:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un3_debounce_in_rs:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un3_debounce_in_rs:CLK,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un3_debounce_in_rs:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un3_debounce_in_rs:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un3_debounce_in_rs:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un3_debounce_in_rs:Q,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un3_debounce_in_rs:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un3_debounce_in_rs:SLn,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_5:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_5:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_5:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_5:IPB,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_5:IPC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIUBH3[3]:A,2424
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIUBH3[3]:B,2352
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIUBH3[3]:C,2282
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIUBH3[3]:Y,2282
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/apb3_rd_en_i_i_a2:A,9535
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/apb3_rd_en_i_i_a2:B,7283
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/apb3_rd_en_i_i_a2:C,9440
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/apb3_rd_en_i_i_a2:Y,7283
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_12:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_23:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int:ALn,-3338
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int:CLK,7775
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int:EN,9117
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int:Q,7775
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[1]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[1]:B,10592
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[1]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[1]:CC,11203
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[1]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[1]:P,10592
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[1]:S,11203
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[1]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_29:B,11393
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_29:C,12645
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_29:IPB,11393
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_29:IPC,12645
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:CC[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:CC[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:CC[1],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:CC[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:CC[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:CC[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:CC[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:CC[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:CC[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:CC[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:CC[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:CO,-1610
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:P[0],449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:P[1],281
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:P[2],-1006
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:P[3],-1096
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:P[6],-1518
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:P[7],-1430
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:P[8],-1454
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:P[9],-1503
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:UB[0],42656
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:UB[10],-1469
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:UB[11],-1472
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:UB[1],273
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:UB[2],-1004
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:UB[3],-1200
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:UB[4],-1480
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:UB[5],-1432
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:UB[6],-1610
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:UB[7],-1493
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:UB[8],-1494
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0:UB[9],-1599
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[1]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[1]:CLK,190337
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[1]:D,191305
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[1]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[1]:Q,190337
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[1]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_5:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_5:B,2305
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_5:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_5:CC,1468
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_5:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_5:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_5:S,1468
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_5:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:B,10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:CC,10802
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:P,10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:S,10802
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_8:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_8:IPENn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]:B,2565
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]:P,2565
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_1:B,4463
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_1:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_1:IPB,4463
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_1:IPC,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[2]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[2]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[2]:CLK,192726
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[2]:D,194394
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[2]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[2]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[2]:Q,192726
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[2]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[3]:ALn,-122
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[3]:CLK,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[3]:D,4685
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[3]:EN,3195
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[3]:Q,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[3]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_14_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_14_PAD/U_IOINFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/I2C_1_SCL_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/I2C_1_SCL_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[3]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[3]:B,10776
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[3]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[3]:CC,10810
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[3]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[3]:P,10776
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[3]:S,10810
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[3]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[8]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[8]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[8]:CLK,191601
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[8]:D,191311
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[8]:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[8]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[8]:Q,191601
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[8]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_3:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:CLK,6816
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:D,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:Q,6816
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[0]:A,2661
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[0]:B,2489
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[0]:CC,3109
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[0]:P,2491
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[0]:S,3109
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[0]:UB,2489
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[14]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[14]:ALn,193591
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[14]:CLK,191474
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[14]:D,192656
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[14]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[14]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[14]:Q,191474
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[14]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[14]:SLn,
m2s010_som_sb_0/CORERESETP_0/sm0_state[2]:ADn,
m2s010_som_sb_0/CORERESETP_0/sm0_state[2]:ALn,10349
m2s010_som_sb_0/CORERESETP_0/sm0_state[2]:CLK,11390
m2s010_som_sb_0/CORERESETP_0/sm0_state[2]:D,10376
m2s010_som_sb_0/CORERESETP_0/sm0_state[2]:EN,
m2s010_som_sb_0/CORERESETP_0/sm0_state[2]:LAT,
m2s010_som_sb_0/CORERESETP_0/sm0_state[2]:Q,11390
m2s010_som_sb_0/CORERESETP_0/sm0_state[2]:SD,
m2s010_som_sb_0/CORERESETP_0/sm0_state[2]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_13:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_13:B,194774
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_13:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_13:CC,192866
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_13:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_13:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_13:S,192866
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_13:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[5]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[5]:CLK,4588
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[5]:D,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[5]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[5]:Q,4588
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[5]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[10]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[10]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[10]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[10]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[10]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[10]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[10]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[10]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[10]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un1_apb3_addr:A,10698
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un1_apb3_addr:B,10614
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un1_apb3_addr:C,10507
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un1_apb3_addr:D,7895
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un1_apb3_addr:Y,7895
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_7:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_7:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_26:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_26:C,12654
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_26:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_26:IPC,12654
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DM_RDQS_0_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DM_RDQS_0_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:CLK,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:D,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:Q,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:CC[0],16569
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:CC[1],16477
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:CI,16477
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:P[0],17126
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:P[10],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:P[11],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:P[1],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:P[2],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:P[3],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:P[4],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:P[5],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:P[6],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:P[7],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:P[8],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:P[9],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:UB[0],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:UB[10],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:UB[11],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:UB[1],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:UB[2],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:UB[3],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:UB[4],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:UB[5],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:UB[6],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:UB[7],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:UB[8],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_17:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_14:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_14:B,193613
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_14:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_14:CC,192798
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_14:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_14:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_14:S,192798
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_14:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_29:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_29:IPENn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[10]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[10]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[10]:CLK,192870
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[10]:D,192860
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[10]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[10]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[10]:Q,192870
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[10]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:CLK,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:D,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:Q,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:SLn,
GPIO_8_M2F_obuf/U0/U_IOOUTFF:A,
GPIO_8_M2F_obuf/U0/U_IOOUTFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[5]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[5]:CLK,191595
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[5]:D,193475
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[5]:EN,194189
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[5]:Q,191595
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[5]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[2]:A,191529
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[2]:B,191506
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[2]:C,188956
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[2]:D,191277
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[2]:Y,188956
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_9_FCINST1:CC,-1472
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_9_FCINST1:CO,-1472
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_9_FCINST1:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_9_FCINST1:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_14:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_14:C,12468
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_14:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_14:IPC,12468
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_4:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:CLK,-700
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:D,1181
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:Q,-700
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:CC[0],1313
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:CC[1],1460
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:CI,1313
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:P[0],2201
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:P[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:P[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:P[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:P[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:P[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:P[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:UB[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:UB[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:UB[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:UB[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:UB[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:UB[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:UB[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:UB[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:UB[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:UB[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1:UB[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13_i_o2[8]:A,1131
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13_i_o2[8]:B,2477
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13_i_o2[8]:Y,1131
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_34:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_34:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:Q,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:SLn,
GPIO_24_M2F_obuf/U0/U_IOENFF:A,
GPIO_24_M2F_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_5[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_5[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_5[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_5[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_5[2]:Y,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[4]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[4]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[4]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[4]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[4]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[0]:A,191562
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[0]:B,191172
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[0]:C,194880
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[0]:D,194616
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[0]:Y,191172
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB,
CoreAPB3_0/iPSELS_raw_1[0]:A,7338
CoreAPB3_0/iPSELS_raw_1[0]:B,7283
CoreAPB3_0/iPSELS_raw_1[0]:Y,7283
CommsFPGA_top_0/long_reset_cntr_3[0]:A,193754
CommsFPGA_top_0/long_reset_cntr_3[0]:B,194911
CommsFPGA_top_0/long_reset_cntr_3[0]:C,193613
CommsFPGA_top_0/long_reset_cntr_3[0]:Y,193613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_7:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_7:C,4173
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_7:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_7:IPC,4173
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[10]:A,10382
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[10]:B,10326
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[10]:C,9428
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[10]:D,9032
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[10]:Y,9032
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[4]:ALn,1121
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[4]:CLK,-2178
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[4]:D,2522
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[4]:EN,3413
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[4]:Q,-2178
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[4]:SLn,
SPI_1_DO_CAM_obuf/U0/U_IOPAD:D,
SPI_1_DO_CAM_obuf/U0/U_IOPAD:E,
SPI_1_DO_CAM_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:CLK,204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:D,2505
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:EN,3250
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:Q,204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[2]:CLK,2653
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[2]:D,2490
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[2]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[2]:Q,2653
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_384_i:A,7283
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_384_i:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_384_i:Y,7283
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg_en:ALn,8215
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg_en:CLK,10342
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg_en:D,10402
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg_en:EN,9125
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg_en:Q,10342
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg_en:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3[4]:A,3731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3[4]:B,3559
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3[4]:Y,3559
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_15:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_18:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_18:C,12738
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_18:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_18:IPC,12738
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[6]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[6]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[6]:CLK,1000
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[6]:D,4685
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[6]:EN,4535
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[6]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[6]:Q,1000
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[6]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[6]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[11]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[11]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[11]:CLK,3477
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[11]:D,-41
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[11]:EN,668
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[11]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[11]:Q,3477
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[11]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[11]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[0]:D,11679
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[0]:EN,12582
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[6]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[6]:B,193950
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[6]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[6]:CC,194021
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[6]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[6]:P,193950
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[6]:S,194021
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[6]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[12]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[12]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[12]:CLK,2271
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[12]:D,2530
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[12]:EN,3250
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[12]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[12]:Q,2271
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[12]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[12]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[6]:A,3692
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[6]:B,998
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[6]:C,3567
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[6]:D,3325
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[6]:Y,998
m2s010_som_sb_0/CORECONFIGP_0/un11_int_psel:A,
m2s010_som_sb_0/CORECONFIGP_0/un11_int_psel:B,
m2s010_som_sb_0/CORECONFIGP_0/un11_int_psel:C,
m2s010_som_sb_0/CORECONFIGP_0/un11_int_psel:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[10]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[10]:CLK,9268
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[10]:D,10592
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[10]:EN,11385
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[10]:Q,9268
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[10]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[10]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_iTX_FIFO_rd_en_5_iv_RNO:A,190688
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_iTX_FIFO_rd_en_5_iv_RNO:B,193792
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_iTX_FIFO_rd_en_5_iv_RNO:Y,190688
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[6]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[6]:CLK,2643
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[6]:D,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[6]:EN,4588
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[6]:Q,2643
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[7]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[7]:B,11262
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[7]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[7]:CC,10648
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[7]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[7]:P,11262
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[7]:S,10648
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[7]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt_RNO:A,3646
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt_RNO:B,3621
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt_RNO:C,3575
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt_RNO:Y,3575
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[7]:A,194959
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[7]:B,194903
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[7]:Y,194903
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[7]:ALn,-4717
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[7]:CLK,3572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[7]:D,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[7]:EN,195825
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[7]:Q,3572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[7]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_4:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_4:B,-1480
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_4:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_4:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_4:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_4:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_4:UB,-1480
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[9]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[9]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[9]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[9]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[9]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[9]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[9]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[9]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:CLK,7118
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:D,10125
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:Q,7118
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_10:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_10:B,10329
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_10:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_10:CC,9428
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_10:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_10:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_10:S,9428
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_10:UB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_5:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_5:B,194774
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_5:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_5:CC,193938
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_5:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_5:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_5:S,193938
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_5:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT_5:A,6908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT_5:B,8975
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT_5:C,7775
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT_5:D,6387
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT_5:Y,6387
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[1]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[1]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[1]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[1]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[1]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[2]:ALn,-4717
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[2]:CLK,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[2]:D,196014
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[2]:EN,195825
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[2]:Q,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[2]:ALn,1121
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[2]:CLK,3446
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[2]:D,4731
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[2]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[2]:Q,3446
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_5[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_5[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_5[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_5[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_5[3]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[7]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[7]:B,3609
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[7]:C,3552
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[7]:D,1975
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[7]:Y,1975
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266:B,10579
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266:P,10579
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266:UB,
MAC_MII_MDC_obuf/U0/U_IOENFF:A,
MAC_MII_MDC_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[11]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[11]:CLK,192524
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[11]:D,196014
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[11]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[11]:Q,192524
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[11]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[11]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_9_FCINST1:CC,189570
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_9_FCINST1:CO,189570
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_9_FCINST1:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_9_FCINST1:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECTION_INTR_un33_int_reg_clr_0:A,9331
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECTION_INTR_un33_int_reg_clr_0:B,10311
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECTION_INTR_un33_int_reg_clr_0:Y,9331
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:A,3684
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:B,3621
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:C,1039
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:Y,1039
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:CC[10],10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:CC[11],10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:CC[1],11195
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:CC[2],11120
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:CC[3],10802
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:CC[4],10724
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:CC[5],10664
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:CC[6],10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:CC[7],10648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:CC[8],10577
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:CC[9],10691
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:CO,10546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:P[0],10579
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:P[1],10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:P[2],10735
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:P[3],10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:P[6],10684
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:P[7],10803
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:P[8],10887
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:P[9],10870
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[3]:A,1055
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[3]:B,999
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[3]:C,866
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[3]:D,734
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[3]:Y,734
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:Q,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[6]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[6]:CLK,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[6]:D,3572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[6]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[6]:Q,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en:CLK,192676
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en:D,189359
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en:Q,192676
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[2]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[2]:CLK,191259
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[2]:D,192113
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[2]:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[2]:Q,191259
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_14_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_14_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_14_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_14_PAD/U_IOPAD:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_15_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_15_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0:A,1460
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0:B,-1569
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0:C,1267
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0:D,1313
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0:Y,-1569
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[1]:A,3669
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[1]:B,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[1]:Y,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[8]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[8]:CLK,10531
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[8]:D,10177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[8]:EN,11424
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[8]:Q,10531
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_23:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_23:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_23:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_23:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_5:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_5:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_33:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_33:C,4687
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_33:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_33:IPC,4687
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i:ALn,1012
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i:CLK,-158
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i:D,3575
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i:EN,3444
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i:Q,-158
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_7:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_7:B,194017
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_7:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_7:CC,193346
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_7:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_7:P,194017
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_7:S,193346
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_7:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO[0]:A,2486
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO[0]:B,3613
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO[0]:Y,2486
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_21:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNI4O78:A,11731
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNI4O78:B,11641
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNI4O78:Y,11641
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_24:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_24:C,12718
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_24:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_24:IPC,12718
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:A,7118
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:B,6867
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:CC,7389
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:P,7002
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:S,7389
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:UB,6867
m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOPAD:D,
m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOPAD:E,
m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOPAD:PAD,
m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOPAD:Y,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[12]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[12]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[12]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[12]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[12]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[12]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[12]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[12]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[12]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[2]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[2]:CLK,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[2]:D,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[2]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[2]:Q,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_UNDERRUN_int_RNIB94L:A,8148
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_UNDERRUN_int_RNIB94L:B,8058
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_UNDERRUN_int_RNIB94L:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_UNDERRUN_int_RNIB94L:Y,8058
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_5:B,4481
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_5:C,4209
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_5:IPB,4481
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_5:IPC,4209
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0_o2:A,1179
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0_o2:B,1223
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0_o2:Y,1179
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[11]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[11]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[11]:CLK,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[11]:D,4724
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[11]:EN,2133
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[11]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[11]:Q,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[11]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[3]:A,3669
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[3]:B,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[3]:Y,3613
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_3:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_3:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_3:C,41341
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_3:D,41227
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_3:Y,41227
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_22:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_22:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_22:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_22:IPC,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[12]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[12]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[12]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[12]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[12]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1:A,1734
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1:B,1633
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1:C,1583
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1:D,1215
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1:P,1408
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1:UB,1215
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:A,3684
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:B,3636
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:C,912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:D,3410
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:Y,912
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[7]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[7]:CLK,189689
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[7]:D,191185
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[7]:EN,191201
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[7]:Q,189689
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_35:EN,2278
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_35:IPENn,2278
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[6]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[6]:CLK,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[6]:D,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[6]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[6]:Q,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[6]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[11]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[11]:CLK,2305
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[11]:D,1008
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[11]:EN,2112
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[11]:Q,2305
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[11]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_3:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_3:B,193945
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_3:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_3:CC,194076
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_3:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_3:P,193945
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_3:S,194076
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_3:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPB,
m2s010_som_sb_0/CORECONFIGP_0/paddr[6]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[6]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[6]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/paddr[6]:D,
m2s010_som_sb_0/CORECONFIGP_0/paddr[6]:EN,
m2s010_som_sb_0/CORECONFIGP_0/paddr[6]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/paddr[6]:Q,
m2s010_som_sb_0/CORECONFIGP_0/paddr[6]:SD,
m2s010_som_sb_0/CORECONFIGP_0/paddr[6]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_CENTER_SAMPLE_PROC_un16_irx_center_sample_0_a2:A,3669
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_CENTER_SAMPLE_PROC_un16_irx_center_sample_0_a2:B,3617
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_CENTER_SAMPLE_PROC_un16_irx_center_sample_0_a2:C,3567
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_CENTER_SAMPLE_PROC_un16_irx_center_sample_0_a2:Y,3567
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_15:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_15:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_15:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_15:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_15:IPB,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_15:IPC,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_BA_1_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_BA_1_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_BA_1_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int:ADn,
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int:ALn,12632
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int:CLK,11631
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int:D,11614
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int:EN,
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int:LAT,
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int:Q,11631
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int:SD,
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIHSDM[5]:A,8243
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIHSDM[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIHSDM[5]:Y,8243
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[4]:D,11621
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[4]:EN,12582
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un15_apb3_reset:A,10487
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un15_apb3_reset:B,10431
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un15_apb3_reset:C,10352
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un15_apb3_reset:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un15_apb3_reset:Y,10352
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[4]:ALn,1278
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[4]:CLK,1777
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[4]:D,3363
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[4]:EN,3322
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[4]:Q,1777
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_34:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_34:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[0]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[0]:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[0]:D,194903
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[0]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[0]:Q,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[0]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[7]:A,192561
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[7]:B,193789
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[7]:C,189994
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[7]:D,191155
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[7]:Y,189994
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[9]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[9]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[9]:CLK,3617
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[9]:D,948
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[9]:EN,1976
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[9]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[9]:Q,3617
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[9]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[9]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[9]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[9]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[9]:CLK,-1056
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[9]:D,1131
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[9]:EN,1120
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[9]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[9]:Q,-1056
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[9]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[9]:SLn,
CommsFPGA_top_0/un4_long_reset_cntr_s_7:A,
CommsFPGA_top_0/un4_long_reset_cntr_s_7:B,194774
CommsFPGA_top_0/un4_long_reset_cntr_s_7:C,
CommsFPGA_top_0/un4_long_reset_cntr_s_7:CC,193929
CommsFPGA_top_0/un4_long_reset_cntr_s_7:D,
CommsFPGA_top_0/un4_long_reset_cntr_s_7:P,
CommsFPGA_top_0/un4_long_reset_cntr_s_7:S,193929
CommsFPGA_top_0/un4_long_reset_cntr_s_7:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_3:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_3:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_3:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_3:IPC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[5]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[5]:B,11493
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[5]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[5]:CC,10664
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[5]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[5]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[5]:S,10664
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[5]:UB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_12:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_12:B,194083
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_12:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_12:CC,192816
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_12:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_12:P,194083
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_12:S,192816
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_12:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[2]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[2]:CLK,191506
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[2]:D,193496
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[2]:EN,194189
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[2]:Q,191506
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[2]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[2]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_s[11]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_s[11]:B,193394
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_s[11]:C,194678
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_s[11]:CC,192725
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_s[11]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_s[11]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_s[11]:S,192725
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_s[11]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:A,11701
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:B,11645
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:C,11559
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:D,8960
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:Y,8960
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_8:A,191657
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_8:B,191601
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_8:C,191515
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_8:D,191405
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_8:Y,191405
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_17:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_17:C,4637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_17:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_17:IPC,4637
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[13]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[13]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[13]:CLK,192960
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[13]:D,192724
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[13]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[13]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[13]:Q,192960
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[13]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[13]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[9]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[9]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[9]:CLK,1069
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[9]:D,876
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[9]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[9]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[9]:Q,1069
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[9]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_29:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_29:C,4583
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_29:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_29:IPC,4583
m2s010_som_sb_0/CCC_0/GL0_INST/U0:An,
m2s010_som_sb_0/CCC_0/GL0_INST/U0:ENn,
m2s010_som_sb_0/CCC_0/GL0_INST/U0:YWn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[1]:A,192561
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[1]:B,193789
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[1]:C,190005
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[1]:D,191155
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[1]:Y,190005
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:CLK,147
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:D,-152
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:Q,147
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[4]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[4]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[4]:Y,11637
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_1:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_1:B,-1869
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_1:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_1:CC,-1060
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_1:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_1:P,-1869
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_1:S,-1060
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_1:UB,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[6]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[6]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[6]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[6]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[6]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[6]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[6]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[6]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[6]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[4]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[4]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[4]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[4]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[4]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[4]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[4]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[4]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15_0_0:A,3631
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15_0_0:B,3594
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15_0_0:C,-1869
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15_0_0:D,2311
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15_0_0:Y,-1869
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_25:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_25:IPCLKn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[7]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[7]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[7]:D,10193
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[7]:EN,11424
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[7]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[7]:SLn,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:CLK,10141
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:D,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:Q,10141
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/pwrite:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwrite:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwrite:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwrite:D,
m2s010_som_sb_0/CORECONFIGP_0/pwrite:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwrite:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwrite:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwrite:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwrite:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC_un25_read_reg_en_0:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC_un25_read_reg_en_0:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC_un25_read_reg_en_0:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC_un25_read_reg_en_0:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC_un25_read_reg_en_0:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:IPA,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC_un25_read_reg_en_0_4:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC_un25_read_reg_en_0_4:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC_un25_read_reg_en_0_4:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC_un25_read_reg_en_0_4:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC_un25_read_reg_en_0_4:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:CC[0],10638
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:CC[1],10546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:CI,10546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:P[0],11195
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:P[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:P[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:P[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:P[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:P[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:P[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:UB[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:UB[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:UB[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:UB[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:UB[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:UB[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:UB[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:UB[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:UB[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:UB[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1:UB[9],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s[13]:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_s[13]:B,17424
m2s010_som_sb_0/CORERESETP_0/count_ddr_s[13]:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_s[13]:CC,16477
m2s010_som_sb_0/CORERESETP_0/count_ddr_s[13]:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_s[13]:P,
m2s010_som_sb_0/CORERESETP_0/count_ddr_s[13]:S,16477
m2s010_som_sb_0/CORERESETP_0/count_ddr_s[13]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[2]:D,11675
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[2]:EN,9090
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwe:A,11485
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwe:B,11385
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwe:Y,11385
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_14:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_14:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_14:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_14:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_14:IPB,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_14:IPC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[0]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[0]:CLK,2215
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[0]:D,4670
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[0]:EN,3323
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[0]:Q,2215
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_4:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_4:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_4:C,41607
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_4:D,41493
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_4:Y,41493
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_35:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_35:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[1]:ALn,191278
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[1]:CLK,193789
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[1]:D,189719
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[1]:EN,194390
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[1]:Q,193789
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_irx_packet_end_all_4_0_a4_0_a2:A,3646
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_irx_packet_end_all_4_0_a4_0_a2:B,3621
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_irx_packet_end_all_4_0_a4_0_a2:Y,3621
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_12:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[9]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[9]:B,194463
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[9]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[9]:CC,193957
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[9]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[9]:P,194463
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[9]:S,193957
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[9]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[6]:A,11693
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[6]:B,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[6]:Y,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:CLK,10401
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:Q,10401
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:SLn,
CommsFPGA_top_0/N_480_rs_3:ADn,
CommsFPGA_top_0/N_480_rs_3:ALn,
CommsFPGA_top_0/N_480_rs_3:CLK,
CommsFPGA_top_0/N_480_rs_3:D,
CommsFPGA_top_0/N_480_rs_3:EN,
CommsFPGA_top_0/N_480_rs_3:LAT,
CommsFPGA_top_0/N_480_rs_3:Q,
CommsFPGA_top_0/N_480_rs_3:SD,
CommsFPGA_top_0/N_480_rs_3:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[4]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[4]:CLK,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[4]:D,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[4]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[4]:Q,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[6]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[6]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[6]:CLK,1376
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[6]:D,3559
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[6]:EN,2043
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[6]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[6]:Q,1376
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[6]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[3]:ALn,1121
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[3]:CLK,-3274
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[3]:D,2581
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[3]:EN,3413
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[3]:Q,-3274
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[3]:SLn,
DEBOUNCE_OUT_1_obuf/U0/U_IOPAD:D,
DEBOUNCE_OUT_1_obuf/U0/U_IOPAD:E,
DEBOUNCE_OUT_1_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_6:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_6:B,9520
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_6:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_6:CC,10732
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_6:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_6:P,9520
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_6:S,10732
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_6:UB,
MANCHESTER_IN_ibuf/U0/U_IOPAD:PAD,
MANCHESTER_IN_ibuf/U0/U_IOPAD:Y,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[13]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[13]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[13]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[13]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[13]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_2_RNIJ5S61:A,194712
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_2_RNIJ5S61:B,193285
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_2_RNIJ5S61:C,191377
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_2_RNIJ5S61:D,191201
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_2_RNIJ5S61:Y,191201
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_5:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_5:IPENn,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[12]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[12]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[12]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[12]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[12]:Y,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[1]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[1]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[1]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[1]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[1]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[1]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[1]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[1]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[3]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[3]:CLK,194042
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[3]:D,194076
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[3]:EN,194314
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[3]:Q,194042
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[3]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_57:A,192500
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_57:B,192706
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_57:C,194849
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_57:D,194303
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_57:Y,192500
m2s010_som_sb_0/CORECONFIGP_0/un17_int_psel:A,
m2s010_som_sb_0/CORECONFIGP_0/un17_int_psel:B,
m2s010_som_sb_0/CORECONFIGP_0/un17_int_psel:C,
m2s010_som_sb_0/CORECONFIGP_0/un17_int_psel:D,
m2s010_som_sb_0/CORECONFIGP_0/un17_int_psel:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:CC[0],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:CC[10],192718
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:CC[11],192662
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:CC[1],194469
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:CC[2],194394
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:CC[3],194076
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:CC[4],193998
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:CC[5],193938
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:CC[6],194036
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:CC[7],193204
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:CC[8],193139
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:CC[9],192814
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:CI,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:CO,192656
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:P[0],193811
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:P[10],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:P[11],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:P[1],193759
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:P[2],193974
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:P[3],193945
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:P[4],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:P[5],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:P[6],192656
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:P[7],194017
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:P[8],192806
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:P[9],192780
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:UB[0],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:UB[10],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:UB[11],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:UB[1],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:UB[2],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:UB[3],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:UB[4],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:UB[5],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:UB[6],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:UB[7],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:UB[8],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0:UB[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPB,
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1:ADn,
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1:ALn,10349
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1:CLK,12763
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1:D,
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1:EN,
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1:LAT,
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1:Q,12763
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1:SD,
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[10]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[10]:ALn,1278
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[10]:CLK,1055
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[10]:D,4731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[10]:EN,3322
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[10]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[10]:Q,1055
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[10]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[10]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[1]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[1]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[1]:CLK,192676
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[1]:D,194469
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[1]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[1]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[1]:Q,192676
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[1]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:CLK,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:D,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:Q,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[2]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[2]:CLK,190364
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[2]:D,194386
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[2]:EN,194314
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[2]:Q,190364
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[2]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:IPB,
SPI_1_DI_CAM_ibuf/U0/U_IOPAD:PAD,
SPI_1_DI_CAM_ibuf/U0/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[4]:A,191333
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[4]:B,191308
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[4]:C,188761
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[4]:D,191081
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[4]:Y,188761
GPIO_21_M2F_obuf/U0/U_IOENFF:A,
GPIO_21_M2F_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_3:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_3:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_3:C,41223
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_3:D,41109
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_3:Y,41109
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[0]:ALn,-122
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[0]:CLK,4739
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[0]:D,3557
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[0]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[0]:Q,4739
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[2]:D,11675
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[2]:EN,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_17:EN,
MAC_MII_TX_EN_obuf/U0/U_IOOUTFF:A,
MAC_MII_TX_EN_obuf/U0/U_IOOUTFF:Y,
RCVR_EN_obuf/U0/U_IOOUTFF:A,
RCVR_EN_obuf/U0/U_IOOUTFF:Y,
MAC_MII_MDC_obuf/U0/U_IOPAD:D,
MAC_MII_MDC_obuf/U0/U_IOPAD:E,
MAC_MII_MDC_obuf/U0/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:CLK,9280
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:Q,9280
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_10_i_m2_i_m2[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_10_i_m2_i_m2[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_10_i_m2_i_m2[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_10_i_m2_i_m2[7]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_30:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_30:C,12681
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_30:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_30:IPC,12681
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[1]:A,11693
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[1]:B,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[1]:Y,11637
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_26_BI_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_26_BI_PAD/U_IOINFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[7]:A,11693
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[7]:B,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[7]:Y,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_5:B,11389
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_5:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_5:IPB,11389
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_5:IPC,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CLK_PAD/U_IOPADN:EIN_P,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CLK_PAD/U_IOPADN:OIN_P,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CLK_PAD/U_IOPADN:PAD_P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[4]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[4]:CLK,1100
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[4]:D,4685
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[4]:EN,4535
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[4]:Q,1100
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:CLK,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:Q,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:CLK,-76
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:D,864
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:Q,-76
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_i_m2_1[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_i_m2_1[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_i_m2_1[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_i_m2_1[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_i_m2_1[7]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[0]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[0]:CLK,194767
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[0]:D,193659
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[0]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[0]:Q,194767
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/empty_r:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/empty_r:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/empty_r:CLK,191701
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/empty_r:D,190108
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/empty_r:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/empty_r:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/empty_r:Q,191701
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/empty_r:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/empty_r:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_1:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_1:IPCLKn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275:B,9407
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275:P,9407
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:CLK,7101
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:D,9078
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:Q,7101
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[8]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[8]:ALn,193591
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[8]:CLK,191620
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[8]:D,193281
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[8]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[8]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[8]:Q,191620
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[8]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[6]:A,3669
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[6]:B,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[6]:Y,3613
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_8:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_8:B,192806
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_8:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_8:CC,193139
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_8:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_8:P,192806
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_8:S,193139
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_8:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_13:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_13:C,4467
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_13:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_13:IPC,4467
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1_N_352_i_i:A,3661
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1_N_352_i_i:B,3613
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1_N_352_i_i:C,2361
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1_N_352_i_i:D,3409
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1_N_352_i_i:Y,2361
CommsFPGA_CCC_0/GL0_INST/U0:An,
CommsFPGA_CCC_0/GL0_INST/U0:ENn,
CommsFPGA_CCC_0/GL0_INST/U0:YWn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un5_apb3_addr_0_a2_0:A,9525
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un5_apb3_addr_0_a2_0:B,9410
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un5_apb3_addr_0_a2_0:C,9052
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un5_apb3_addr_0_a2_0:D,8860
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un5_apb3_addr_0_a2_0:Y,8860
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[0]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[0]:CLK,10643
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[0]:D,11701
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[0]:EN,11385
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[0]:Q,10643
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[0]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[2]:A,3669
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[2]:B,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[2]:Y,3613
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[13]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[13]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[13]:CLK,192960
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[13]:D,192866
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[13]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[13]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[13]:Q,192960
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[13]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[13]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_10:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_10:IPENn,
m2s010_som_sb_0/GPIO_7/U0_0/U0/U_IOINFF:A,
m2s010_som_sb_0/GPIO_7/U0_0/U0/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_6:A,8487
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_6:B,8301
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_6:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_6:CC,8450
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_6:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_6:P,8417
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_6:S,8450
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_6:UB,8301
DRVR_EN_obuf/U0/U_IOENFF:A,
DRVR_EN_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_32:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_32:IPENn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_0_i_0_o2[0]:A,2653
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_0_i_0_o2[0]:B,2620
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_0_i_0_o2[0]:C,2511
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_0_i_0_o2[0]:Y,2511
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:D,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_31:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_31:C,4629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_31:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_31:IPC,4629
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[1]:CLK,734
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[1]:D,4670
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[1]:EN,4535
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[1]:Q,734
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[1]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_0_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_0_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_0_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_0_PAD/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI2EAL[8]:A,969
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI2EAL[8]:B,2219
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI2EAL[8]:Y,969
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ODT_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ODT_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ODT_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[9]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[9]:ALn,193591
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[9]:CLK,191800
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[9]:D,192814
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[9]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[9]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[9]:Q,191800
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[9]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[9]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[8]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[8]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[8]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[8]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[8]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_10[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_10[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_10[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_10[6]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[5]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[5]:CLK,2668
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[5]:D,76
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[5]:EN,668
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[5]:Q,2668
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[2]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[2]:CLK,189359
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[2]:D,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[2]:EN,191201
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[2]:Q,189359
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:D,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0_a2_0_0:A,1120
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0_a2_0_0:B,1146
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0_a2_0_0:Y,1120
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_11:EN,194513
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_11:IPENn,194513
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_447_i:A,3476
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_447_i:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_447_i:Y,3476
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en:ALn,7283
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en:CLK,11747
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en:Q,11747
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[4]:ALn,-4717
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[4]:CLK,3572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[4]:D,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[4]:EN,195825
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[4]:Q,3572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_DI_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_DI_PAD/U_IOINFF:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:ALn,191278
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:CLK,192431
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:D,188628
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:EN,194390
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:Q,192431
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_2:EN,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1:ADn,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1:ALn,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1:CLK,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1:D,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1:EN,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1:LAT,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1:Q,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1:SD,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNI02ML[1]:A,9883
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNI02ML[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNI02ML[1]:C,9727
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNI02ML[1]:Y,9727
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[4]:A,194967
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[4]:B,194911
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[4]:C,191200
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[4]:D,191064
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[4]:Y,191064
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[2]:ALn,2293
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[2]:CLK,3542
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[2]:D,2430
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[2]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[2]:Q,3542
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_2[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_2[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_2[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_2[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_2[3]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_25_BI_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_25_BI_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[9]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[9]:CLK,192157
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[9]:D,193957
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[9]:EN,194314
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[9]:Q,192157
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[9]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[9]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:IPA,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_6:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_6:IPENn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:CC[0],192958
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:CC[1],192866
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:CC[2],192798
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:CC[3],192904
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:CI,192798
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:P[0],194083
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:P[10],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:P[11],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:P[1],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:P[2],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:P[3],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:P[4],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:P[5],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:P[6],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:P[7],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:P[8],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:P[9],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:UB[0],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:UB[10],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:UB[11],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:UB[1],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:UB[2],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:UB[3],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:UB[4],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:UB[5],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:UB[6],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:UB[7],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:UB[8],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1:UB[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MMUART_1_TXD_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MMUART_1_TXD_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MMUART_1_TXD_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_20:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_20:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_20:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_20:IPC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[7]:A,1196
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[7]:B,1139
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[7]:C,1000
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[7]:D,1097
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[7]:Y,1000
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_15_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_15_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_15_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/CORECONFIGP_0/paddr[13]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[13]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[13]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/paddr[13]:D,
m2s010_som_sb_0/CORECONFIGP_0/paddr[13]:EN,
m2s010_som_sb_0/CORECONFIGP_0/paddr[13]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/paddr[13]:Q,
m2s010_som_sb_0/CORECONFIGP_0/paddr[13]:SD,
m2s010_som_sb_0/CORECONFIGP_0/paddr[13]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_11:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_11:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_7:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_7:B,-912
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_7:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_7:CC,-1494
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_7:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_7:P,-912
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_7:S,-1494
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_7:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC_un1_RX_packet_depthlto7_4:A,-3274
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC_un1_RX_packet_depthlto7_4:B,-3324
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC_un1_RX_packet_depthlto7_4:C,-3420
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC_un1_RX_packet_depthlto7_4:D,-3538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC_un1_RX_packet_depthlto7_4:Y,-3538
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_a2_0_0[5]:A,1119
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_a2_0_0[5]:B,1069
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_a2_0_0[5]:C,996
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_a2_0_0[5]:Y,996
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[7]:D,11595
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[7]:EN,10211
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[7]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_4:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_4:B,193613
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_4:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_4:CC,193998
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_4:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_4:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_4:S,193613
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_4:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_7_i_a3_i_o2:A,2493
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_7_i_a3_i_o2:B,2380
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_7_i_a3_i_o2:C,2357
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_7_i_a3_i_o2:D,2250
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_7_i_a3_i_o2:Y,2250
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_32:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_32:C,195980
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_32:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_32:IPC,195980
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_RESET_N_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_RESET_N_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_RESET_N_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[5]:ALn,-122
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[5]:CLK,3731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[5]:D,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[5]:EN,3195
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[5]:Q,3731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[5]:SLn,
MAC_MII_TX_EN_obuf/U0/U_IOPAD:D,
MAC_MII_TX_EN_obuf/U0/U_IOPAD:E,
MAC_MII_TX_EN_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_9:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_9:C,4178
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_9:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_9:IPC,4178
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_11:A,7847
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_11:B,7734
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_11:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_11:CC,6707
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_11:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_11:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_11:S,6707
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_11:UB,9856
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_RNO[0]:A,194967
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_RNO[0]:Y,194967
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNI99AG2[12]:A,2376
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNI99AG2[12]:B,2318
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNI99AG2[12]:C,2422
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNI99AG2[12]:Y,2318
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_8:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_8:C,12257
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_8:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_8:IPC,12257
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_7:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_7:IPENn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[8]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[8]:B,11493
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[8]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[8]:CC,10577
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[8]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[8]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[8]:S,10577
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[8]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_8:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_8:C,12257
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_8:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_8:IPC,12257
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[0]:D,11679
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[0]:EN,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[4]:D,11621
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[4]:EN,9324
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/un1_RX_FIFO_wr_en_d:A,3575
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/un1_RX_FIFO_wr_en_d:B,3587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/un1_RX_FIFO_wr_en_d:C,3500
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/un1_RX_FIFO_wr_en_d:Y,3500
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_1_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_1_PAD/U_IOINFF:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[3]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[3]:CLK,2409
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[3]:D,4685
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[3]:EN,3323
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[3]:Q,2409
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[3]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un13_apb3_addr_0_a2:A,9533
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un13_apb3_addr_0_a2:B,9125
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un13_apb3_addr_0_a2:C,10173
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un13_apb3_addr_0_a2:D,9981
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un13_apb3_addr_0_a2:Y,9125
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_iTX_FIFO_rd_en_5_iv_0:A,191707
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_iTX_FIFO_rd_en_5_iv_0:B,193801
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_iTX_FIFO_rd_en_5_iv_0:C,193758
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_iTX_FIFO_rd_en_5_iv_0:Y,191707
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0_a2:A,2431
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0_a2:B,2365
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0_a2:C,1179
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0_a2:D,1120
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0_a2:Y,1120
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_24:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_24:C,12718
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_24:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_24:IPC,12718
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end_RNO:A,2605
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end_RNO:B,3625
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end_RNO:Y,2605
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_34:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_34:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_35:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_35:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[5]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[5]:B,194774
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[5]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[5]:CC,193938
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[5]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[5]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[5]:S,193938
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[5]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_23:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_23:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_23:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_23:IPC,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[3]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[3]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[3]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[3]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[3]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[3]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[3]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[3]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_21:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_21:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_21:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_21:IPC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:CLK,9148
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:D,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:Q,9148
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data:ALn,3476
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data:CLK,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data:D,3605
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data:EN,4611
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data:Q,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[7]:A,3692
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[7]:B,998
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[7]:C,3567
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[7]:D,3325
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[7]:Y,998
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:A,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:B,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:C,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIJDCCG[10]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIJDCCG[10]:B,3477
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIJDCCG[10]:C,775
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIJDCCG[10]:CC,-158
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIJDCCG[10]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIJDCCG[10]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIJDCCG[10]:S,-158
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIJDCCG[10]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[11]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[11]:CLK,10329
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[11]:D,9032
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[11]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[11]:Q,10329
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[11]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[15]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[15]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[15]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[15]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[15]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[15]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[15]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[15]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[15]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_60:A,194555
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_60:B,194907
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_60:C,190412
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_60:D,190150
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_60:Y,190150
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[10]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[10]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[10]:CLK,190292
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[10]:D,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[10]:EN,191201
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[10]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[10]:Q,190292
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[10]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:CLK,1774
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:D,1008
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:EN,2112
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:Q,1774
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_RNO[0]:A,17617
m2s010_som_sb_0/CORERESETP_0/count_ddr_RNO[0]:Y,17617
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[2]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[2]:CLK,190504
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[2]:D,192411
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[2]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[2]:Q,190504
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[2]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_35:EN,2278
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_35:IPENn,2278
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:CLK,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:D,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:Q,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_1:B,4463
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_1:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_1:IPB,4463
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_1:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[0]:ALn,8397
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[0]:CLK,10677
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[0]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[0]:Q,10677
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_3:A,-560
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_3:B,-729
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_3:C,-665
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_3:D,-844
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_3:Y,-844
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13[6]:A,2539
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13[6]:B,1092
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13[6]:C,3583
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13[6]:D,3435
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13[6]:Y,1092
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_7:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_7:C,12350
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_7:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_7:IPC,12350
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1_N_327_i_i:A,3661
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1_N_327_i_i:B,2447
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1_N_327_i_i:C,3527
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1_N_327_i_i:Y,2447
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_packet_avail_int:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_packet_avail_int:ALn,10352
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_packet_avail_int:CLK,7690
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_packet_avail_int:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_packet_avail_int:EN,8877
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_packet_avail_int:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_packet_avail_int:Q,7690
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_packet_avail_int:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_packet_avail_int:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[2]:D,11675
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[2]:EN,11266
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[2]:SLn,
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_6:A,16486
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_6:B,16436
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_6:Y,16436
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[0]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[0]:CLK,191692
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[0]:D,194293
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[0]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[0]:Q,191692
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_9:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_9:C,4178
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_9:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_9:IPC,4178
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_6:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_6:B,192656
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_6:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_6:CC,194036
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_6:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_6:P,192656
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_6:S,193471
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_6:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst:CLK,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst:D,2613
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst:EN,1192
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst:Q,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_9:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_9:IPENn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DM_RDQS_1_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DM_RDQS_1_PAD/U_IOINFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[1]:CLK,-3311
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[1]:D,11617
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[1]:EN,11491
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[1]:Q,-3311
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:D,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[0]:CLK,3617
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[0]:D,-106
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[0]:EN,1976
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[0]:Q,3617
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[10]:A,2358
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[10]:B,2282
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[10]:C,1404
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[10]:D,1008
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[10]:Y,1008
CommsFPGA_top_0/un4_long_reset_cntr_cry_1:A,
CommsFPGA_top_0/un4_long_reset_cntr_cry_1:B,193633
CommsFPGA_top_0/un4_long_reset_cntr_cry_1:C,
CommsFPGA_top_0/un4_long_reset_cntr_cry_1:CC,193328
CommsFPGA_top_0/un4_long_reset_cntr_cry_1:D,
CommsFPGA_top_0/un4_long_reset_cntr_cry_1:P,193929
CommsFPGA_top_0/un4_long_reset_cntr_cry_1:S,193328
CommsFPGA_top_0/un4_long_reset_cntr_cry_1:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[4]:A,3669
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[4]:B,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[4]:Y,3613
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:IPA,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[4]:A,3541
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[4]:B,2690
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[4]:CC,2522
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[4]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[4]:S,2522
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[4]:UB,2690
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:A,9220
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:B,9155
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:C,9085
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:D,8960
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:Y,8960
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_10:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_10:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_10:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_10:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_10:IPB,
m2s010_som_sb_0/CORERESETP_0/mss_ready_select:ADn,
m2s010_som_sb_0/CORERESETP_0/mss_ready_select:ALn,12632
m2s010_som_sb_0/CORERESETP_0/mss_ready_select:CLK,11672
m2s010_som_sb_0/CORERESETP_0/mss_ready_select:D,
m2s010_som_sb_0/CORERESETP_0/mss_ready_select:EN,11576
m2s010_som_sb_0/CORERESETP_0/mss_ready_select:LAT,
m2s010_som_sb_0/CORERESETP_0/mss_ready_select:Q,11672
m2s010_som_sb_0/CORERESETP_0/mss_ready_select:SD,
m2s010_som_sb_0/CORERESETP_0/mss_ready_select:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[1]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[1]:CLK,191381
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[1]:D,193459
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[1]:EN,194189
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[1]:Q,191381
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[1]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[1]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[5]:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[5]:B,17424
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[5]:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[5]:CC,16588
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[5]:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[5]:P,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[5]:S,16588
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[5]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267:B,10579
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267:CC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267:P,10579
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267:UB,
MAC_MII_TXD_obuf[2]/U0/U_IOENFF:A,
MAC_MII_TXD_obuf[2]/U0/U_IOENFF:Y,
CommsFPGA_top_0/N_386_i_set:ADn,
CommsFPGA_top_0/N_386_i_set:ALn,
CommsFPGA_top_0/N_386_i_set:CLK,
CommsFPGA_top_0/N_386_i_set:D,
CommsFPGA_top_0/N_386_i_set:EN,
CommsFPGA_top_0/N_386_i_set:LAT,
CommsFPGA_top_0/N_386_i_set:Q,
CommsFPGA_top_0/N_386_i_set:SD,
CommsFPGA_top_0/N_386_i_set:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_WE_N_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_WE_N_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_WE_N_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_27:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_18:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_18:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_pulse_d1:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_pulse_d1:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_pulse_d1:CLK,10513
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_pulse_d1:D,10529
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_pulse_d1:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_pulse_d1:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_pulse_d1:Q,10513
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_pulse_d1:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_pulse_d1:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_14:EN,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[15]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[15]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[15]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[15]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[15]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_4:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_4:B,3446
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_4:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_4:CC,2669
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_4:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_4:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_4:S,2669
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_4:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUP0C61[10]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUP0C61[10]:B,192113
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUP0C61[10]:C,194685
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUP0C61[10]:CC,191141
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUP0C61[10]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUP0C61[10]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUP0C61[10]:S,191141
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUP0C61[10]:UB,
CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1:An,
CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1:ENn,
CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1:YL,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_25:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_25:C,4656
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_25:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_25:IPC,4656
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:CC[0],-41
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:CI,-41
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:P[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:P[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:P[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:P[1],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:P[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:P[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:P[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:P[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:P[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:P[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:P[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:P[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:UB[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:UB[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:UB[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:UB[1],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:UB[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:UB[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:UB[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:UB[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:UB[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:UB[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:UB[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:UB[9],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr:A,192689
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr:B,192606
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr:C,191413
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr:D,191321
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr:Y,191321
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[0]:D,11679
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[0]:EN,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_3:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_3:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_3:C,41409
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_3:D,41295
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_3:Y,41295
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_7:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_7:IPENn,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_3:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_3:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_3:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_3:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_3:IPB,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_3:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:CC[0],2622
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:CC[1],2530
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:CC[2],2462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:CI,2462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:P[0],3096
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:P[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:P[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:P[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:P[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:P[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:P[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:UB[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:UB[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:UB[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:UB[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:UB[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:UB[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:UB[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:UB[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:UB[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:UB[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:UB[9],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:Q,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_4:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_4:C,12243
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_4:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_4:IPC,12243
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[3]:CLK,965
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[3]:D,4677
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[3]:EN,4535
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[3]:Q,965
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_25:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_25:IPCLKn,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0_tz[5]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0_tz[5]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0_tz[5]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0_tz[5]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0_tz[5]:Y,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[11]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[11]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[11]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[11]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[11]:Y,
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[2]:A,11770
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[2]:B,11664
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[2]:C,11566
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[2]:Y,11566
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:A,11701
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:B,11652
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:C,7911
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:D,11434
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:Y,7911
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:CLK,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:D,3621
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:Q,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:B,2778
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:CC,2675
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:P,2778
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:S,2675
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_0_sqmuxa:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_0_sqmuxa:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_0_sqmuxa:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_0_sqmuxa:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_0_sqmuxa:Y,
CommsFPGA_top_0/long_reset_RNIUA27/U0:An,-2095
CommsFPGA_top_0/long_reset_RNIUA27/U0:ENn,
CommsFPGA_top_0/long_reset_RNIUA27/U0:YWn,-2095
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_1:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_1:IPCLKn,
MAC_MII_RX_DV_ibuf/U0/U_IOPAD:PAD,
MAC_MII_RX_DV_ibuf/U0/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0:A,7234
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0:B,7164
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0:CC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0:P,7164
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0:UB,8125
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0:Y,9477
MMUART_0_RXD_F2M_ibuf/U0/U_IOINFF:A,
MMUART_0_RXD_F2M_ibuf/U0/U_IOINFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_wmux_0[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_wmux_0[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_wmux_0[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_wmux_0[7]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_wmux_0[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_wmux_0[7]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_wmux_0[7]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_wmux_0[7]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_8[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_8[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_8[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_8[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_8[2]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_0:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_0:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_0:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_0:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:CLK,1039
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:D,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:Q,1039
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:SLn,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_2:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_2:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_2:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_2:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_2:IPB,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_2:IPC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_20:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_20:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_20:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_20:IPC,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[0]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[0]:CLK,190108
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[0]:D,194959
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[0]:EN,194314
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[0]:Q,190108
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[0]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[0]:SLn,
m2s010_som_sb_0/SPI_1_SS0_MX/U0:A,
m2s010_som_sb_0/SPI_1_SS0_MX/U0:B,
m2s010_som_sb_0/SPI_1_SS0_MX/U0:C,
m2s010_som_sb_0/SPI_1_SS0_MX/U0:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIBD9931[9]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIBD9931[9]:B,192113
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIBD9931[9]:C,194685
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIBD9931[9]:CC,191212
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIBD9931[9]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIBD9931[9]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIBD9931[9]:S,191212
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIBD9931[9]:UB,
m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:CLK,8936
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:Q,8936
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un12_manches_in_dly_RNI59RM:A,-765
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un12_manches_in_dly_RNI59RM:B,526
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un12_manches_in_dly_RNI59RM:Y,-765
DEBOUNCE_IN_ibuf[2]/U0/U_IOINFF:A,
DEBOUNCE_IN_ibuf[2]/U0/U_IOINFF:Y,
m2s010_som_sb_0/CORECONFIGP_0/state[0]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/state[0]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/state[0]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/state[0]:D,
m2s010_som_sb_0/CORECONFIGP_0/state[0]:EN,
m2s010_som_sb_0/CORECONFIGP_0/state[0]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/state[0]:Q,
m2s010_som_sb_0/CORECONFIGP_0/state[0]:SD,
m2s010_som_sb_0/CORECONFIGP_0/state[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_23:EN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[6]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[6]:B,10684
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[6]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[6]:CC,10755
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[6]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[6]:P,10684
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[6]:S,10755
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[6]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:CLK,1547
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:D,3065
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:EN,2112
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:Q,1547
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_gen:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_gen:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_gen:CLK,194727
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_gen:D,194650
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_gen:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_gen:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_gen:Q,194727
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_gen:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_gen:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNI2A611[0]:A,191413
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNI2A611[0]:B,191476
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNI2A611[0]:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNI2A611[0]:Y,191413
DEBOUNCE_OUT_2_obuf/U0/U_IOENFF:A,
DEBOUNCE_OUT_2_obuf/U0/U_IOENFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:IPA,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[1]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[1]:CLK,191251
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[1]:D,192113
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[1]:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[1]:Q,191251
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[1]:SLn,
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277:A,
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277:B,192797
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277:C,
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277:CC,
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277:D,
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277:P,192797
CommsFPGA_top_0/un4_long_reset_cntr_s_1_277:UB,
m2s010_som_sb_0/GPIO_1/U0_0/U0/U_IOPAD:D,
m2s010_som_sb_0/GPIO_1/U0_0/U0/U_IOPAD:E,
m2s010_som_sb_0/GPIO_1/U0_0/U0/U_IOPAD:PAD,
m2s010_som_sb_0/GPIO_1/U0_0/U0/U_IOPAD:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_CLK_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_CLK_PAD/U_IOINFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_5:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_5:B,41610
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_5:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_5:CC,-1610
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_5:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_5:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_5:S,-1610
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_5:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[2]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[2]:CLK,192604
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[2]:D,192663
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[2]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[2]:Q,192604
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[2]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[0]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[0]:CLK,2415
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[0]:D,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[0]:EN,4588
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[0]:Q,2415
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[0]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[11]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[11]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[11]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[11]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[11]:Y,
Data_FAIL_obuf/U0/U_IOENFF:A,
Data_FAIL_obuf/U0/U_IOENFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:CLK,-945
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:D,-1100
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:Q,-945
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg_en:ALn,8215
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg_en:CLK,9171
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg_en:D,10402
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg_en:EN,9125
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg_en:Q,9171
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg_en:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse:A,193248
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse:B,194938
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse:Y,193248
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[4]:A,978
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[4]:B,247
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[4]:C,2308
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[4]:D,996
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[4]:Y,247
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_14:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_14:C,12468
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_14:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_14:IPC,12468
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:CLK,9140
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:Q,9140
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_32:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_32:IPENn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[3]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[3]:CLK,191183
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[3]:D,193505
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[3]:EN,194189
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[3]:Q,191183
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[3]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[7]:ALn,191278
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[7]:CLK,193789
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[7]:D,191015
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[7]:EN,194390
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[7]:Q,193789
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_9[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_9[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_9[2]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[1]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[1]:CLK,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[1]:D,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[1]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[1]:Q,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[1]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_4_BI_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_4_BI_PAD/U_IOINFF:Y,
MAC_MII_TXD_obuf[3]/U0/U_IOOUTFF:A,
MAC_MII_TXD_obuf[3]/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:CC[10],193873
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:CC[1],194469
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:CC[2],194394
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:CC[3],194076
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:CC[4],193998
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:CC[5],193938
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:CC[6],194036
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:CC[7],193929
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:CC[8],193858
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:CC[9],193972
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:P[0],193909
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:P[1],193858
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:P[2],194071
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:P[3],194042
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:P[6],194021
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:P[7],194543
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:P[9],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0:UB[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:IPA,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_17:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_4:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_4:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_4:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_4:IPC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[2]:A,2539
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[2]:B,1092
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[2]:C,3583
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[2]:D,3442
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[2]:Y,1092
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[4]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[4]:B,194774
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[4]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[4]:CC,193998
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[4]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[4]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[4]:S,193998
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[4]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:A,192639
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:B,193868
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:Y,192639
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[2]:ALn,-4717
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[2]:CLK,3572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[2]:D,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[2]:EN,195825
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[2]:Q,3572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_8:A,9188
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_8:B,8498
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_8:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_8:CC,8125
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_8:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_8:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_8:S,8125
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_8:UB,8498
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:A,192960
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:B,192910
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:C,192814
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:D,192689
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:Y,192689
m2s010_som_sb_0/CORECONFIGP_0/pwdata[0]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[0]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[0]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[0]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[0]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[0]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[0]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[0]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_1:A,43784
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_1:B,43622
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_1:C,42560
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_1:D,42786
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_1:Y,42560
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[1],1983
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[2],570
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[3],78
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[4],-4
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[5],-76
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[6],102
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[0],1478
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[1],127
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[3],328
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[0],2360
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[1],-76
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[2],101
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[3],156
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[4],199
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[5],330
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status_RNO:A,-2080
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status_RNO:B,-2178
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status_RNO:C,-3538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status_RNO:D,-3434
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status_RNO:Y,-3538
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[6]:A,191562
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[6]:B,191192
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[6]:C,194880
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[6]:D,194616
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[6]:Y,191192
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[1]:CLK,2258
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[1]:D,1173
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[1]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[1]:Q,2258
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_6:A,42468
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_6:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_6:C,41071
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_6:D,41233
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_6:Y,41071
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:CLK,-493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:D,2830
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:EN,3250
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:Q,-493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:SLn,
MAC_MII_RXD_ibuf[3]/U0/U_IOINFF:A,
MAC_MII_RXD_ibuf[3]/U0/U_IOINFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en:ALn,8215
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en:CLK,10157
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en:D,10402
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en:EN,8860
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en:Q,10157
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[12]:A,3669
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[12]:B,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[12]:Y,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:B,10887
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:CC,10577
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:P,10887
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:S,10577
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:CLK,7909
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:D,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:Q,7909
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:SLn,
MMUART_0_TXD_M2F_obuf/U0/U_IOOUTFF:A,
MMUART_0_TXD_M2F_obuf/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:A,9297
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:B,9229
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:C,9148
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:D,7845
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:Y,7845
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/tx_col_detect_en:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/tx_col_detect_en:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/tx_col_detect_en:CLK,158
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/tx_col_detect_en:D,-3311
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/tx_col_detect_en:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/tx_col_detect_en:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/tx_col_detect_en:Q,158
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/tx_col_detect_en:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/tx_col_detect_en:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_6:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_6:C,12189
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_6:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_6:IPC,12189
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[3]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[3]:CLK,192497
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[3]:D,190059
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[3]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[3]:Q,192497
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[3]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_3:A,158
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_3:B,68
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_3:C,16
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_3:D,-76
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_3:Y,-76
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[5]:A,194959
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[5]:B,194903
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[5]:Y,194903
CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA/U0:An,
CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA/U0:ENn,
CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA/U0:YWn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0_0[6]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0_0[6]:B,2445
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0_0[6]:C,1017
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0_0[6]:Y,1017
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3[2]:A,3731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3[2]:B,3559
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3[2]:Y,3559
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_9:A,192396
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_9:B,192157
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_9:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_9:CC,192836
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_9:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_9:P,192280
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_9:S,192836
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_9:UB,192157
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_2:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_2:B,-1397
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_2:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_2:CC,-1200
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_2:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_2:P,-1397
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_2:S,-1200
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_2:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_16:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_16:C,12707
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_16:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_16:IPC,12707
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0:A,449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0:B,42656
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0:P,449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0:UB,42656
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[8]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[8]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[8]:CLK,193930
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[8]:D,193876
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[8]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[8]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[8]:Q,193930
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[8]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_19:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_19:C,12723
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_19:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_19:IPC,12723
MAC_MII_COL_ibuf/U0/U_IOPAD:PAD,
MAC_MII_COL_ibuf/U0/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[5]:A,192476
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[5]:B,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[5]:C,192497
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[5]:D,192231
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[5]:Y,191233
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_RNID9FJ:A,7865
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_RNID9FJ:B,7775
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_RNID9FJ:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_RNID9FJ:Y,7775
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_DataEn:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_DataEn:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_DataEn:CLK,42462
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_DataEn:D,191790
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_DataEn:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_DataEn:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_DataEn:Q,42462
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_DataEn:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_DataEn:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:CLK,7845
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:D,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:Q,7845
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[9]:A,3669
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[9]:B,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[9]:Y,3613
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIFF8E9[1]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIFF8E9[1]:B,191355
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIFF8E9[1]:C,193968
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIFF8E9[1]:CC,192876
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIFF8E9[1]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIFF8E9[1]:P,191355
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIFF8E9[1]:S,192113
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIFF8E9[1]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[1]:D,11617
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[1]:EN,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[1]:SLn,
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[4]:A,11708
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[4]:B,11645
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[4]:C,11607
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[4]:D,10376
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[4]:Y,10376
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_17:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_17:C,4637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_17:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_17:IPC,4637
m2s010_som_sb_0/GPIO_7/U0_0/U0/U_IOENFF:A,
m2s010_som_sb_0/GPIO_7/U0_0/U0/U_IOENFF:Y,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:IPC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s[10]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s[10]:B,194774
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s[10]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s[10]:CC,193873
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s[10]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s[10]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s[10]:S,193873
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s[10]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un25_apb3_addr_0_a2_0:A,9552
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un25_apb3_addr_0_a2_0:B,9533
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un25_apb3_addr_0_a2_0:Y,9533
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_1[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_1[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_1[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_1[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_1[4]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[0]:CLK,1131
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[0]:D,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[0]:EN,4535
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[0]:Q,1131
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_9_RNIP84Q:A,191795
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_9_RNIP84Q:B,191705
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_9_RNIP84Q:C,189570
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_9_RNIP84Q:D,189544
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_9_RNIP84Q:Y,189544
m2s010_som_sb_0/GPIO_6/U0_0/U0/U_IOINFF:A,
m2s010_som_sb_0/GPIO_6/U0_0/U0/U_IOINFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[3]:ALn,1278
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[3]:CLK,1525
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[3]:D,3348
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[3]:EN,3322
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[3]:Q,1525
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[4]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[4]:B,194759
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[4]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[4]:CC,193990
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[4]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[4]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[4]:S,193990
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[4]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_1_0_x2[8]:A,188968
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_1_0_x2[8]:B,192613
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_1_0_x2[8]:Y,188968
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:IPA,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[2]:ALn,1278
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[2]:CLK,1575
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[2]:D,3356
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[2]:EN,3322
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[2]:Q,1575
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[1]:ALn,3452
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[1]:CLK,3487
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[1]:D,3355
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[1]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[1]:Q,3487
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[8]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[8]:CLK,8498
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[8]:D,11426
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[8]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[8]:Q,8498
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[8]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_3:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[2]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[2]:CLK,192497
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[2]:D,190042
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[2]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[2]:Q,192497
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess:CLK,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess:D,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess:EN,1192
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess:Q,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:CLK,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:D,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:Q,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_26:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_32:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_32:C,12676
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_32:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_32:IPC,12676
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_26:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_26:C,195958
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_26:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_26:IPC,195958
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:A,7957
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:B,7461
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:CC,6887
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:S,6887
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:UB,7461
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_30:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_30:IPENn,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO_0[1]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO_0[1]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO_0[1]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO_0[1]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO_0[1]:Y,
m2s010_som_sb_0/CORERESETP_0/sm0_state[4]:ADn,
m2s010_som_sb_0/CORERESETP_0/sm0_state[4]:ALn,10349
m2s010_som_sb_0/CORERESETP_0/sm0_state[4]:CLK,11614
m2s010_som_sb_0/CORERESETP_0/sm0_state[4]:D,11566
m2s010_som_sb_0/CORERESETP_0/sm0_state[4]:EN,
m2s010_som_sb_0/CORERESETP_0/sm0_state[4]:LAT,
m2s010_som_sb_0/CORERESETP_0/sm0_state[4]:Q,11614
m2s010_som_sb_0/CORERESETP_0/sm0_state[4]:SD,
m2s010_som_sb_0/CORERESETP_0/sm0_state[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_22:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:CLK,7013
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:D,10577
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:Q,7013
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_5_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_5_PAD/U_IOINFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_8:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_8:C,12257
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_8:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_8:IPC,12257
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_8[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_8[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_8[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_8[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_8[3]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_24:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_24:C,12718
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_24:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_24:IPC,12718
MAC_MII_TXD_obuf[1]/U0/U_IOENFF:A,
MAC_MII_TXD_obuf[1]/U0/U_IOENFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[6]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[6]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[6]:CLK,3567
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[6]:D,998
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[6]:EN,1976
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[6]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[6]:Q,3567
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[6]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:CLK,9069
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:Q,9069
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_0_sqmuxa_i_x2:A,133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_0_sqmuxa_i_x2:B,82
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_0_sqmuxa_i_x2:Y,82
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[0]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[0]:CLK,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[0]:D,3572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[0]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[0]:Q,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:CLK,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:D,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:Q,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:SLn,
MANCH_OUT_P_obuf/U0/U_IOENFF:A,
MANCH_OUT_P_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_7:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_7:C,4173
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_7:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_7:IPC,4173
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PSEL_0_x:A,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PSEL_0_x:B,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PSEL_0_x:C,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PSEL_0_x:Y,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[14]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[14]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[14]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[14]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[14]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[14]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[14]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[14]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[14]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_4:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:CC[1],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:CC[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:CC[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:CC[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:CC[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:CC[6],-1869
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:P[0],411
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:P[1],-1458
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:P[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:P[3],-1605
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:P[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:P[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:P[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:P[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:UB[0],1130
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:UB[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:UB[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:UB[1],-1482
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:UB[2],-1699
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:UB[3],-1752
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:UB[4],-1869
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:UB[5],-1661
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:UB[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:UB[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:UB[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0:UB[9],
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[8]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[8]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[8]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[8]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[8]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[9]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[9]:B,11197
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[9]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[9]:CC,10691
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[9]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[9]:P,11197
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[9]:S,10691
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[9]:UB,
MAC_MII_MDC_obuf/U0/U_IOOUTFF:A,
MAC_MII_MDC_obuf/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[9]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[9]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[9]:CLK,3477
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[9]:D,-87
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[9]:EN,668
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[9]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[9]:Q,3477
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[9]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[9]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_9:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_9:B,192780
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_9:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_9:CC,192814
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_9:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_9:P,192780
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_9:S,192814
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_9:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274:B,193811
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274:CC,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274:P,193811
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274:UB,
CommsFPGA_top_0/N_480_rs_4:ADn,
CommsFPGA_top_0/N_480_rs_4:ALn,
CommsFPGA_top_0/N_480_rs_4:CLK,
CommsFPGA_top_0/N_480_rs_4:D,
CommsFPGA_top_0/N_480_rs_4:EN,
CommsFPGA_top_0/N_480_rs_4:LAT,
CommsFPGA_top_0/N_480_rs_4:Q,
CommsFPGA_top_0/N_480_rs_4:SD,
CommsFPGA_top_0/N_480_rs_4:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_3_BI_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_3_BI_PAD/U_IOINFF:Y,
MMUART_0_RXD_F2M_ibuf/U0/U_IOPAD:PAD,
MMUART_0_RXD_F2M_ibuf/U0/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte2_en:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte2_en:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte2_en:CLK,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte2_en:D,195998
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte2_en:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte2_en:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte2_en:Q,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte2_en:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte2_en:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_3:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_3:C,4116
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_3:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_3:IPC,4116
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:D,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_ns[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_ns[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_ns[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_ns[4]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_toClk16x:A,-2244
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_toClk16x:B,-2276
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_toClk16x:Y,-2276
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0[4]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_10_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_10_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_RNO[0]:A,11662
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_RNO[0]:Y,11662
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:A,192836
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:B,192681
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:C,191526
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:D,190108
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:Y,190108
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[7]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[7]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[7]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[7]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[7]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[7]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[7]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[7]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[7]:SLn,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPC,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPB,
GPIO_5_M2F_obuf/U0/U_IOENFF:A,
GPIO_5_M2F_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_13:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_13:B,10372
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_13:C,10343
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_13:CC,9380
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_13:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_13:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_13:S,9380
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_13:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[2]:CLK,866
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[2]:D,4670
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[2]:EN,4535
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[2]:Q,866
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[1]:D,11617
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[1]:EN,11266
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_27:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_7:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_7:B,194017
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_7:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_7:CC,193346
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_7:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_7:P,194017
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_7:S,193346
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_7:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[1]:ALn,-4717
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[1]:CLK,3572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[1]:D,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[1]:EN,195825
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[1]:Q,3572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:CLK,1496
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:D,2708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:EN,2112
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:Q,1496
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un1_apb3_addr_3:A,9077
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un1_apb3_addr_3:B,7895
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un1_apb3_addr_3:C,9269
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un1_apb3_addr_3:D,9075
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un1_apb3_addr_3:Y,7895
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPB,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m11_0_a3_0_1:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m11_0_a3_0_1:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m11_0_a3_0_1:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m11_0_a3_0_1:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m11_0_a3_0_1:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_13:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_13:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_13:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_13:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_21:A,2344
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_21:B,2253
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_21:C,2188
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_21:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_21:D,1964
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_21:P,2035
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_21:UB,1964
m2s010_som_sb_0/OTH_SPI_1_SS0/U0_0/U0/U_IOINFF:A,
m2s010_som_sb_0/OTH_SPI_1_SS0/U0_0/U0/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:A,10528
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:B,9138
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:C,10401
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:D,10259
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:Y,9138
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:CLK,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:D,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:Q,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO[0]:A,2511
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO[0]:B,2490
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO[0]:C,3527
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO[0]:D,3401
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO[0]:Y,2490
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_4:A,191365
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_4:B,190313
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_4:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_4:CC,190469
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_4:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_4:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_4:S,190469
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_4:UB,190313
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0[1]:A,2601
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0[1]:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0[1]:C,1067
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0[1]:D,2373
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0[1]:Y,1067
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:A,2512
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:B,2429
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:C,1039
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:D,2227
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:Y,1039
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_wmux_0[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_wmux_0[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_wmux_0[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_wmux_0[4]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_wmux_0[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_wmux_0[4]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_wmux_0[4]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_wmux_0[4]:Y,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[6]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[6]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[6]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[6]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[6]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[1]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[1]:CLK,193689
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[1]:D,193689
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[1]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[1]:Q,193689
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_22:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_22:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_22:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_22:IPC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[7]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[7]:CLK,191350
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[7]:D,192662
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[7]:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[7]:Q,191350
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m5_5:A,9429
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m5_5:B,9332
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m5_5:C,9280
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m5_5:D,9137
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m5_5:Y,9137
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_ShiftReg[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_ShiftReg[0]:ALn,3452
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_ShiftReg[0]:CLK,3636
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_ShiftReg[0]:D,4708
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_ShiftReg[0]:EN,4565
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_ShiftReg[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_ShiftReg[0]:Q,3636
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_ShiftReg[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_ShiftReg[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int:CLK,6908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int:EN,8877
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int:Q,6908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_1[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_1[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_1[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_1[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_1[0]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[6]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[6]:ALn,-122
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[6]:CLK,3731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[6]:D,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[6]:EN,3195
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[6]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[6]:Q,3731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[6]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[6]:SLn,
CommsFPGA_top_0/long_reset_cntr[7]:ADn,
CommsFPGA_top_0/long_reset_cntr[7]:ALn,-2602
CommsFPGA_top_0/long_reset_cntr[7]:CLK,193837
CommsFPGA_top_0/long_reset_cntr[7]:D,193929
CommsFPGA_top_0/long_reset_cntr[7]:EN,
CommsFPGA_top_0/long_reset_cntr[7]:LAT,
CommsFPGA_top_0/long_reset_cntr[7]:Q,193837
CommsFPGA_top_0/long_reset_cntr[7]:SD,
CommsFPGA_top_0/long_reset_cntr[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_10_i_m2[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_10_i_m2[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_10_i_m2[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_10_i_m2[0]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[10]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[10]:B,11493
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[10]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[10]:CC,10592
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[10]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[10]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[10]:S,10592
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[10]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un12_manches_in_dly_4:A,-945
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un12_manches_in_dly_4:B,-1043
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un12_manches_in_dly_4:C,-1095
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un12_manches_in_dly_4:D,-1187
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un12_manches_in_dly_4:Y,-1187
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_5_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_5_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_5_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_5_PAD/U_IOPAD:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPB,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[14]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[14]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[14]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[14]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[14]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_25:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_25:IPCLKn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNIR6AL:A,2343
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNIR6AL:B,2203
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNIR6AL:C,2224
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNIR6AL:Y,2203
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIOLM85[2]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIOLM85[2]:B,2690
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIOLM85[2]:C,27
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIOLM85[2]:CC,1346
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIOLM85[2]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIOLM85[2]:P,27
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIOLM85[2]:S,758
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIOLM85[2]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[5]:D,11599
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[5]:EN,10211
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[5]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[10],-844
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[11],1267
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[1],-1189
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[2],-253
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[3],-548
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[4],-1569
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[5],360
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[6],275
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[7],-560
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[8],-729
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[9],-665
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CO,1313
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[0],-1512
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[1],-731
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[2],-528
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[3],-546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[6],-583
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[7],69
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[8],1746
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[9],1740
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[0],-844
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[10],1644
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[11],1786
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[1],-1569
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[2],-1422
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[3],-1101
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[4],-639
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[5],-531
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[6],-700
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[7],-631
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[8],-503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[9],-175
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:CLK,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:D,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:Q,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[4]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[4]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[4]:D,10177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[4]:EN,11424
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[4]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_16:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_4:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_4:B,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_4:C,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_4:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_4:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_4:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_4:S,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_4:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[8]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[8]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[8]:CLK,1120
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[8]:D,1067
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[8]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[8]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[8]:Q,1120
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[8]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[8]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[6]:D,11571
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[6]:EN,11491
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_29:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_29:C,4583
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_29:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_29:IPC,4583
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:A,6991
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:B,6707
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:P,6875
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:UB,6707
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:Y,9503
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_a2_d[5]:A,2607
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_a2_d[5]:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_a2_d[5]:C,247
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_a2_d[5]:D,41071
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_a2_d[5]:Y,247
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_8:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_8:IPENn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2_1_1[0]:A,192713
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2_1_1[0]:B,191456
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2_1_1[0]:C,192674
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2_1_1[0]:D,192456
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2_1_1[0]:Y,191456
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_6:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_6:C,12189
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_6:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_6:IPC,12189
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[7]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[7]:B,192889
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[7]:C,194205
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[7]:CC,192662
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[7]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[7]:P,192889
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[7]:S,192662
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[7]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:A,192639
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:B,194918
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:Y,192639
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_9:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_9:B,9798
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_9:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_9:CC,9527
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_9:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_9:P,9798
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_9:S,9527
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_9:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:CLK,2377
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:D,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:Q,2377
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:SLn,
m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOENFF:A,
m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOENFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[2]:CLK,1341
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[2]:D,1167
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[2]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[2]:Q,1341
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_10:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_10:B,-1469
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_10:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_10:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_10:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_10:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_10:UB,-1469
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s[10]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s[10]:B,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s[10]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s[10]:CC,10607
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s[10]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s[10]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s[10]:S,10607
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s[10]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset:Y,
MAC_MII_TX_EN_obuf/U0/U_IOENFF:A,
MAC_MII_TX_EN_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_7:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_7:B,-1262
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_7:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_7:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_7:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_7:P,-1262
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_7:S,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_7:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[5]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[5]:CLK,2459
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[5]:D,4685
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[5]:EN,3323
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[5]:Q,2459
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[5]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[7]:A,3669
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[7]:B,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[7]:Y,3613
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_18_BI_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_18_BI_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_18_BI_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_18_BI_PAD/U_IOPAD:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[4]:D,11621
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[4]:EN,9090
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:IPA,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_9:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_9:IPENn,
m2s010_som_sb_0/GPIO_1/U0_0/U0/U_IOOUTFF:A,
m2s010_som_sb_0/GPIO_1/U0_0/U0/U_IOOUTFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:IPA,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:CC[10],-1472
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:CC[1],-1006
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:CC[2],-1200
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:CC[3],-1480
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:CC[4],-1432
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:CC[5],-1610
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:CC[6],-1493
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:CC[7],-1494
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:CC[8],-1599
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:CC[9],-1469
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:P[0],-1610
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:P[1],-1599
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:P[2],-1397
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:P[3],-1363
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:P[6],-1272
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:P[7],-912
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:P[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:P[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:UB[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:UB[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:UB[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:UB[1],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:UB[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:UB[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:UB[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:UB[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:UB[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:UB[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:UB[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:UB[9],
CommsFPGA_top_0/long_reset_RNO:A,193679
CommsFPGA_top_0/long_reset_RNO:B,193630
CommsFPGA_top_0/long_reset_RNO:Y,193630
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIAC1S3[1]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIAC1S3[1]:B,2719
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIAC1S3[1]:C,72
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIAC1S3[1]:CC,1664
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIAC1S3[1]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIAC1S3[1]:P,72
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIAC1S3[1]:S,758
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIAC1S3[1]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_6[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_6[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_6[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_6[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_6[3]:Y,
m2s010_som_sb_0/CORERESETP_0/sm0_state[0]:ADn,
m2s010_som_sb_0/CORERESETP_0/sm0_state[0]:ALn,10349
m2s010_som_sb_0/CORERESETP_0/sm0_state[0]:CLK,12674
m2s010_som_sb_0/CORERESETP_0/sm0_state[0]:D,
m2s010_som_sb_0/CORERESETP_0/sm0_state[0]:EN,11568
m2s010_som_sb_0/CORERESETP_0/sm0_state[0]:LAT,
m2s010_som_sb_0/CORERESETP_0/sm0_state[0]:Q,12674
m2s010_som_sb_0/CORERESETP_0/sm0_state[0]:SD,
m2s010_som_sb_0/CORERESETP_0/sm0_state[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI3CB2[1]:A,325
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI3CB2[1]:B,453
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI3CB2[1]:Y,325
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNIC0QJ:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNIC0QJ:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNIC0QJ:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[1]:D,11617
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[1]:EN,12582
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:CLK,-503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:D,2227
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:Q,-503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[7]:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[7]:B,16734
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[7]:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[7]:CC,16579
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[7]:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[7]:P,16734
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[7]:S,16579
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[7]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:CLK,9280
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:Q,9280
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:SLn,
MAC_MII_TXD_obuf[3]/U0/U_IOPAD:D,
MAC_MII_TXD_obuf[3]/U0/U_IOPAD:E,
MAC_MII_TXD_obuf[3]/U0/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_34:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_34:IPENn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[5]:D,11599
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[5]:EN,12582
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[4]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[4]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[5]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[5]:CLK,3567
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[5]:D,998
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[5]:EN,1976
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[5]:Q,3567
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[5]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[7]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[7]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[7]:CLK,16436
m2s010_som_sb_0/CORERESETP_0/count_ddr[7]:D,16579
m2s010_som_sb_0/CORERESETP_0/count_ddr[7]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[7]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[7]:Q,16436
m2s010_som_sb_0/CORERESETP_0/count_ddr[7]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[7]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[10]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[10]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[10]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[10]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[10]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[10]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[10]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[10]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[10]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[8]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[8]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[8]:CLK,1420
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[8]:D,4724
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[8]:EN,2133
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[8]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[8]:Q,1420
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[8]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[8]:SLn,
CommsFPGA_top_0/N_480_set:ADn,
CommsFPGA_top_0/N_480_set:ALn,192335
CommsFPGA_top_0/N_480_set:CLK,-1600
CommsFPGA_top_0/N_480_set:D,
CommsFPGA_top_0/N_480_set:EN,
CommsFPGA_top_0/N_480_set:LAT,
CommsFPGA_top_0/N_480_set:Q,-1600
CommsFPGA_top_0/N_480_set:SD,
CommsFPGA_top_0/N_480_set:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:A,192553
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:B,194911
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:Y,192553
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_12:A,2271
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_12:B,2201
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_12:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_12:CC,1313
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_12:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_12:P,2201
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_12:S,1313
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_12:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_23:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_23:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_23:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_23:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:CLK,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:D,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:Q,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:A,11701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:C,10251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:Y,10251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:CLK,9320
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:D,10342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:Q,9320
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[3]:D,11659
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[3]:EN,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[3]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_un1_rx_fifo_din_0_a2_1:A,1240
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_un1_rx_fifo_din_0_a2_1:B,1276
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_un1_rx_fifo_din_0_a2_1:C,1131
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_un1_rx_fifo_din_0_a2_1:Y,1131
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_16:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_16:C,12707
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_16:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_16:IPC,12707
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:CLK,1171
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:D,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:Q,1171
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[10]:A,3669
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[10]:B,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[10]:Y,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_4:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_4:B,11470
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_4:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_4:CC,10693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_4:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_4:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_4:S,10693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_4:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:IPA,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_9_FCINST1:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_9_FCINST1:CO,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_9_FCINST1:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_9_FCINST1:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[5]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[5]:CLK,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[5]:D,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[5]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[5]:Q,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[5]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[5]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO[2]:A,3669
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO[2]:B,2430
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO[2]:C,3542
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO[2]:D,3425
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO[2]:Y,2430
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status:ALn,-2095
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status:D,-3538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MMUART_1_RXD_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MMUART_1_RXD_PAD/U_IOINFF:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[1]:A,192476
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[1]:B,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[1]:C,192497
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[1]:D,192231
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[1]:Y,191233
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[3]:A,11693
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[3]:B,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[3]:Y,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_3:EN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:CLK,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:Q,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[10]:A,1306
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[10]:B,1241
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[10]:C,1171
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[10]:D,1039
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[10]:Y,1039
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI8MN31[14]:A,191321
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI8MN31[14]:B,191384
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI8MN31[14]:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI8MN31[14]:Y,191321
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_3:A,41233
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_3:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_3:Y,41233
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns[2]:A,3592
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns[2]:B,1167
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns[2]:C,3590
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns[2]:D,3503
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns[2]:Y,1167
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[3]:A,193786
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[3]:B,192369
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[3]:C,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[3]:Y,191233
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_5:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_5:B,-1432
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_5:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_5:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_5:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_5:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_5:UB,-1432
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:CLK,1786
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:D,3535
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:Q,1786
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:A,9415
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:B,9137
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:C,10401
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:D,8936
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:Y,8936
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[9]:A,2539
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[9]:B,1131
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[9]:C,3583
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[9]:D,3435
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[9]:Y,1131
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[4]:ALn,-4717
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[4]:CLK,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[4]:D,196014
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[4]:EN,195825
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[4]:Q,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:CLK,7338
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:D,10691
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:Q,7338
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_12_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_12_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[12]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[12]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[12]:CLK,1008
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[12]:D,1008
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[12]:EN,2112
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[12]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[12]:Q,1008
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[12]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[12]:SLn,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_9:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_9:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_9:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_9:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_9:IPB,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_9:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_1[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_1[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_1[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_1[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_1[1]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[5]:A,192561
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[5]:B,193789
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[5]:C,190029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[5]:D,191155
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[5]:Y,190029
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:CLK,1108
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:D,1008
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:EN,2112
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:Q,1108
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO[1]:A,3669
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO[1]:B,3613
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO[1]:C,2379
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO[1]:D,1173
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO[1]:Y,1173
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[1]:ALn,1121
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[1]:CLK,3580
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[1]:D,4739
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[1]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[1]:Q,3580
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[1]:A,1281
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[1]:B,965
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[1]:C,1000
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[1]:D,734
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[1]:Y,734
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[5]:A,10382
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[5]:B,10326
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[5]:C,9492
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[5]:D,9032
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[5]:Y,9032
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_RNO[0]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_RNO[0]:Y,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/Q_i_m2[8]:A,10513
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/Q_i_m2[8]:B,10531
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/Q_i_m2[8]:C,7895
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/Q_i_m2[8]:D,10261
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/Q_i_m2[8]:Y,7895
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_0[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_0[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_0[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_0[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_0[5]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIVKVE[2]:A,8208
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIVKVE[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIVKVE[2]:Y,8208
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/T11_un4_fullilto10_i_a2_8:A,9477
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/T11_un4_fullilto10_i_a2_8:B,8986
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/T11_un4_fullilto10_i_a2_8:C,8220
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/T11_un4_fullilto10_i_a2_8:D,7107
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/T11_un4_fullilto10_i_a2_8:Y,7107
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:CLK,2305
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:D,1008
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:EN,2112
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:Q,2305
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:A,8243
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPA,8243
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[3]:D,11659
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[3]:EN,10211
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[4]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[4]:CLK,191455
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[4]:D,192113
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[4]:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[4]:Q,191455
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_4:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[3]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[3]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[3]:Y,11637
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_31_BI_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_31_BI_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_31_BI_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_31_BI_PAD/U_IOPAD:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_13_set:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_13_set:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_13_set:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_13_set:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_13_set:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_13_set:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_13_set:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_13_set:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_13_set:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m33_9:A,7014
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m33_9:B,7072
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m33_9:C,6887
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m33_9:D,6707
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m33_9:Y,6707
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[12]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[12]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[12]:CLK,1306
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[12]:D,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[12]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[12]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[12]:Q,1306
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[12]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[12]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[2]:A,192476
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[2]:B,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[2]:C,192497
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[2]:D,192231
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[2]:Y,191233
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:A,192960
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:B,192910
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:C,192814
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:D,192689
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:Y,192689
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_OVERFLOW_int:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_OVERFLOW_int:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_OVERFLOW_int:CLK,7976
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_OVERFLOW_int:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_OVERFLOW_int:EN,8877
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_OVERFLOW_int:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_OVERFLOW_int:Q,7976
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_OVERFLOW_int:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_OVERFLOW_int:SLn,
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_7:A,16566
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_7:B,16476
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_7:C,16424
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_7:D,16332
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_7:Y,16332
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:A,106
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:B,-631
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:CC,-560
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:P,69
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:S,-560
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:UB,-631
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_15:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[0]:D,11679
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[0]:EN,11266
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:CLK,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:D,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:Q,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_11:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_11:B,2305
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_11:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_11:CC,1333
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_11:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_11:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_11:S,1333
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_11:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:CLK,106
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:D,2561
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:EN,3250
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:Q,106
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[4]_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[9]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[9]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[9]:CLK,190023
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[9]:D,192641
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[9]:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[9]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[9]:Q,190023
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[9]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_22:EN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg_en:ALn,8215
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg_en:CLK,9229
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg_en:D,10402
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg_en:EN,9125
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg_en:Q,9229
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg_en:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_1[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_1[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_1[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_1[2]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:CLK,9138
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:Q,9138
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_9:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_9:IPENn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPB,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base:ADn,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base:ALn,11631
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base:CLK,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base:D,12763
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base:EN,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base:LAT,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base:Q,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base:SD,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[2]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[2]:CLK,8195
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[2]:D,11120
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[2]:EN,11385
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[2]:Q,8195
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[2]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:A,3677
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:B,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:C,2227
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:Y,2227
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[6]:D,11571
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[6]:EN,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_6:A,190861
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_6:B,190654
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_6:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_6:CC,190481
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_6:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_6:P,190771
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_6:S,190481
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_6:UB,190654
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[13]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[13]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[13]:CLK,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[13]:D,12740
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[13]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[13]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[13]:Q,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[13]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[13]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_11:EN,11551
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_11:IPENn,11551
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE_0:A,2471
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE_0:B,2415
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE_0:C,2329
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE_0:D,2215
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE_0:Y,2215
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[5]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[5]:CLK,191208
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[5]:D,192857
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[5]:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[5]:Q,191208
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[5]:SLn,
GPIO_11_M2F_obuf/U0/U_IOENFF:A,
GPIO_11_M2F_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_4:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_4:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_4:C,41303
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_4:D,41189
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_4:Y,41189
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_am[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_am[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_am[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_am[1]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[7]:A,191605
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[7]:B,191592
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[7]:C,188968
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[7]:D,191353
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[7]:Y,188968
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_clk1x_enable_6_0_0_o2:A,2669
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_clk1x_enable_6_0_0_o2:B,2586
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_clk1x_enable_6_0_0_o2:Y,2586
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:CLK,9798
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:D,9032
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:Q,9798
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all_RNIB6KE:A,1173
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all_RNIB6KE:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all_RNIB6KE:C,1148
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all_RNIB6KE:Y,1148
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[2]:ALn,-122
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[2]:CLK,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[2]:D,4677
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[2]:EN,3195
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[2]:Q,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[2]:SLn,
CommsFPGA_top_0/BIT_CLK_RNO:A,44181
CommsFPGA_top_0/BIT_CLK_RNO:Y,44181
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[6]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[6]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[6]:CLK,2235
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[6]:D,711
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[6]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[6]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[6]:Q,2235
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[6]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:A,10602
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:B,10539
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:C,10460
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:D,7845
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:Y,7845
DEBOUNCE_IN_ibuf[0]/U0/U_IOPAD:PAD,
DEBOUNCE_IN_ibuf[0]/U0/U_IOPAD:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_4_BI_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_4_BI_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_4_BI_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_4_BI_PAD/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[7]:A,10382
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[7]:B,10326
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[7]:C,9484
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[7]:D,9032
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[7]:Y,9032
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_10[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_10[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_10[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_10[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_10[3]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[13]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[13]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[13]:CLK,1241
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[13]:D,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[13]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[13]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[13]:Q,1241
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[13]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[13]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_27:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un4_clk1x_enable:A,3653
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un4_clk1x_enable:B,3636
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un4_clk1x_enable:Y,3636
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_10:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_10:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/REN_d1:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/REN_d1:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/REN_d1:CLK,10693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/REN_d1:D,11386
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/REN_d1:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/REN_d1:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/REN_d1:Q,10693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/REN_d1:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/REN_d1:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_4:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_4:C,12243
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_4:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_4:IPC,12243
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CAN_RXBUS_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CAN_RXBUS_USBA_DATA1_MGPIO3A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CAN_RXBUS_USBA_DATA1_MGPIO3A_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CAN_TXBUS_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CAN_TXBUS_USBA_DATA0_MGPIO2A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CAN_TX_EBL_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE,-4760
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_CONFIG_APB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_MDDR_APB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:COLF,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CONFIG_PRESET_N,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CRSF,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DM_IN[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DM_IN[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DM_IN[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DM_OE[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DM_OE[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_BA[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_BA[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_BA[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_CASN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_CKE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_CLK,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_CSN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DM_RDQS_OUT[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DM_RDQS_OUT[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQS_IN[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQS_IN[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQS_IN[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQS_OE[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQS_OE[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQS_OUT[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQS_OUT[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[16],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[17],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_FIFO_WE_IN[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_FIFO_WE_IN[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_FIFO_WE_OUT[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ODT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_RASN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_RSTN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_WEN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2HCALIB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[0],6387
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2_DMAREADY[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2_DMAREADY[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_AVALID,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_HOSTDISCON,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_IDDIG,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_LINESTATE[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_LINESTATE[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_M3_RESET_N,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_PLL_LOCK,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_RXACTIVE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_RXERROR,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_RXVALID,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_RXVALIDH,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_SESSEND,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_TXREADY,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_VBUSVALID,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_VSTATUS[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_VSTATUS[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_VSTATUS[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_VSTATUS[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_VSTATUS[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_VSTATUS[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_VSTATUS[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_VSTATUS[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_XDATAIN[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_XDATAIN[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_XDATAIN[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_XDATAIN[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_XDATAIN[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_XDATAIN[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_XDATAIN[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_XDATAIN[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FPGA_MDDR_ARESET_N,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FPGA_RESET_N,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[16],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[17],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[18],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[19],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[20],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[21],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[22],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[23],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[24],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[25],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[26],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[27],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[28],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[29],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[30],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[31],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARBURST_HTRANS1[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARBURST_HTRANS1[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARID_HSEL1[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARID_HSEL1[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARID_HSEL1[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARID_HSEL1[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARLEN_HBURST1[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARLEN_HBURST1[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARLEN_HBURST1[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARLEN_HBURST1[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARLOCK_HMASTLOCK1[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARLOCK_HMASTLOCK1[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARSIZE_HSIZE1[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARSIZE_HSIZE1[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARVALID_HWRITE1,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[16],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[17],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[18],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[19],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[20],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[21],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[22],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[23],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[24],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[25],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[26],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[27],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[28],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[29],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[30],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[31],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWBURST_HTRANS0[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWBURST_HTRANS0[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWID_HSEL0[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWID_HSEL0[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWID_HSEL0[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWID_HSEL0[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWLEN_HBURST0[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWLEN_HBURST0[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWLEN_HBURST0[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWLEN_HBURST0[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWLOCK_HMASTLOCK0[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWLOCK_HMASTLOCK0[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWSIZE_HSIZE0[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWSIZE_HSIZE0[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWVALID_HWRITE0,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_BREADY,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_DMAREADY[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_DMAREADY[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[16],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[17],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[18],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[19],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[20],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[21],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[22],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[23],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[24],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[25],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[26],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[27],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[28],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[29],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[30],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[31],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ENABLE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_MASTLOCK,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_READY,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_SEL,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_SIZE[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_SIZE[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_TRANS1,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[16],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[17],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[18],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[19],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[20],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[21],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[22],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[23],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[24],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[25],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[26],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[27],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[28],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[29],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[30],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[31],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WRITE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ADDR[0],8114
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ADDR[12],8186
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ADDR[13],8304
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ADDR[14],7283
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ADDR[15],7338
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ADDR[1],8048
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ADDR[2],8877
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ADDR[3],7895
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ADDR[4],8155
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ADDR[5],8140
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ADDR[6],7825
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ADDR[7],8000
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ENABLE,9440
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[0],8242
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[16],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[17],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[18],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[19],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[1],8234
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[20],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[21],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[22],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[23],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[24],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[25],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[26],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[27],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[28],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[29],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[2],8208
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[30],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[31],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[3],8215
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[4],8237
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[5],8243
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[6],8673
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[7],8226
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_READY,7730
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RESP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_SEL,8445
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_WDATA[0],9331
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_WDATA[1],10429
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_WDATA[2],10481
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_WDATA[3],10471
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_WDATA[4],10441
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_WDATA[5],9259
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_WDATA[6],10385
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_WDATA[7],10406
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_WRITE,9535
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_RMW_AXI,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_RREADY,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[16],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[17],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[18],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[19],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[20],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[21],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[22],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[23],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[24],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[25],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[26],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[27],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[28],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[29],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[30],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[31],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[32],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[33],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[34],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[35],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[36],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[37],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[38],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[39],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[40],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[41],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[42],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[43],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[44],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[45],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[46],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[47],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[48],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[49],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[50],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[51],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[52],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[53],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[54],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[55],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[56],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[57],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[58],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[59],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[60],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[61],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[62],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[63],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WID_HREADY01[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WID_HREADY01[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WID_HREADY01[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WID_HREADY01[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WLAST,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WSTRB[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WSTRB[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WSTRB[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WSTRB[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WSTRB[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WSTRB[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WSTRB[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WSTRB[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WVALID,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:GTX_CLKPF,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C0_BCLK,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C0_SCL_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C0_SCL_USBC_DATA1_MGPIO31B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C0_SDA_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C0_SDA_USBC_DATA0_MGPIO30B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C1_BCLK,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C1_SCL_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C1_SCL_MGPIO1A_H2F_A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C1_SCL_MGPIO1A_H2F_B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C1_SCL_USBA_DATA4_MGPIO1A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C1_SCL_USBA_DATA4_MGPIO1A_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C1_SCL_USBA_DATA4_MGPIO1A_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C1_SDA_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C1_SDA_USBA_DATA3_MGPIO0A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C1_SDA_USBA_DATA3_MGPIO0A_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C1_SDA_USBA_DATA3_MGPIO0A_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDCF,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PADDR[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PADDR[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PADDR[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PADDR[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PADDR[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PADDR[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PADDR[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PADDR[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PADDR[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PENABLE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PREADY,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PSEL,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PSLVERR,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWRITE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDIF,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDOENF,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDOF,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO0A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO0B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO0B_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO0B_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO10A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO10B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO11A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO11B_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO12A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO13A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO14A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO15A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO16A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO17B_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO18B_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO19B_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO1A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO1B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO20B_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO21B_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO22B_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO24B_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO25A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO25A_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO25A_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO25B_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO26A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO26A_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO26A_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO26B_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO27A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO27B_F2H_GPIN,-1600
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO28A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO28B_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO29A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO29B_F2H_GPIN,-1445
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO2A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO2B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO30A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO30B_F2H_GPIN,-1482
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO31A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO31A_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO31A_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO31B_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO3A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO3B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO4A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO4B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO5A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO5B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO6A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO6B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO7A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO7B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO8A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO8B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO9A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO9B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_CTS_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_CTS_USBC_DATA7_MGPIO19B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_DCD_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_DCD_MGPIO22B_H2F_B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_DCD_MGPIO22B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_DSR_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_DSR_MGPIO20B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_DTR_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_DTR_USBC_DATA6_MGPIO18B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_RI_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_RI_MGPIO21B_H2F_B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_RI_MGPIO21B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_RTS_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_RTS_USBC_DATA5_MGPIO17B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_RXD_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_RXD_MGPIO28B_H2F_B,-4760
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_RXD_USBC_STP_MGPIO28B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_SCK_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_SCK_USBC_NXT_MGPIO29B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_TXD_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_TXD_MGPIO27B_H2F_A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_TXD_USBC_DIR_MGPIO27B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_CTS_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_CTS_MGPIO13B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_DCD_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_DCD_MGPIO16B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_DCD_MGPIO16B_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_DCD_MGPIO16B_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_DSR_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_DSR_MGPIO14B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_DSR_MGPIO14B_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_DSR_MGPIO14B_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_DTR_MGPIO12B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_DTR_MGPIO12B_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_DTR_MGPIO12B_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_RI_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_RI_MGPIO15B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_RI_MGPIO15B_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_RI_MGPIO15B_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_RTS_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_RTS_MGPIO11B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_RXD_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_RXD_USBC_DATA3_MGPIO26B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_SCK_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_SCK_USBC_DATA4_MGPIO25B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_TXD_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_TXD_MGPIO24B_H2F_B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_TXD_USBC_DATA2_MGPIO24B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_TXD_USBC_DATA2_MGPIO24B_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PADDR[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PADDR[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PADDR[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PADDR[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PADDR[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PADDR[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PADDR[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PADDR[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PADDR[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PADDR[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PADDR[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PADDR[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PENABLE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[16],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[17],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[18],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[19],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[20],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[21],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[22],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[23],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[24],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[25],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[26],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[27],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[28],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[29],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[30],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[31],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PREADY,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PSEL,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PSLVERR,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[16],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWRITE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PRESET_N,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RCGF[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RCGF[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RCGF[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RCGF[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RCGF[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RCGF[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RCGF[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RCGF[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RCGF[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RCGF[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_MDC_RMII_MDC_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_RXD3_USBB_DATA4_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_RX_CLK_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_TXD0_RMII_TXD0_USBB_DIR_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_TXD1_RMII_TXD1_USBB_STP_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_TXD2_USBB_DATA5_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_TXD3_USBB_DATA6_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_TX_CLK_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RXDF[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RXDF[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RXDF[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RXDF[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RXDF[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RXDF[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RXDF[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RXDF[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RX_CLKPF,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RX_DVF,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RX_ERRF,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RX_EV,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SLEEPHOLDREQ,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SMBALERT_NI0,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SMBALERT_NI1,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SMBSUS_NI0,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SMBSUS_NI1,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_CLK_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SCK_USBA_XCLK_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SCK_USBA_XCLK_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SCK_USBA_XCLK_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SDI_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SDI_MGPIO5A_H2F_B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SDI_USBA_DIR_MGPIO5A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SDO_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SDO_MGPIO6A_H2F_A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SDO_MGPIO6A_H2F_B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SDO_USBA_STP_MGPIO6A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SDO_USBA_STP_MGPIO6A_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SDO_USBA_STP_MGPIO6A_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS0_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS0_MGPIO7A_H2F_A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS0_MGPIO7A_H2F_B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS0_USBA_NXT_MGPIO7A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS0_USBA_NXT_MGPIO7A_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS0_USBA_NXT_MGPIO7A_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS1_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS1_MGPIO8A_H2F_B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS1_USBA_DATA5_MGPIO8A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS1_USBA_DATA5_MGPIO8A_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS1_USBA_DATA5_MGPIO8A_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS2_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS2_USBA_DATA6_MGPIO9A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS3_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS3_USBA_DATA7_MGPIO10A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS4_MGPIO19A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS5_MGPIO20A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS5_MGPIO20A_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS6_MGPIO21A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS7_MGPIO22A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_CLK_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_CLK_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SCK_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SDI_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SDI_MGPIO11A_H2F_B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SDI_MGPIO11A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SDO_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SDO_MGPIO12A_H2F_A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SDO_MGPIO12A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS0_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS0_MGPIO13A_H2F_A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS0_MGPIO13A_H2F_B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS0_MGPIO13A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS1_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS1_MGPIO14A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS2_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS2_MGPIO15A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS3_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS3_MGPIO16A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS4_MGPIO17A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS4_MGPIO17A_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS4_MGPIO17A_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS5_MGPIO18A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS5_MGPIO18A_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS5_MGPIO18A_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS6_MGPIO23A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS7_MGPIO24A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TXDF[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TXDF[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TXDF[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TXDF[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TX_CLKPF,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TX_ENF,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USBC_XCLK_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USBD_DATA0_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USBD_DATA1_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USBD_DATA2_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USBD_DATA3_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USBD_DATA4_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USBD_DATA5_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USBD_DATA6_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USBD_DATA7_MGPIO23B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USBD_DIR_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USBD_NXT_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USBD_STP_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USBD_XCLK_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USER_MSS_GPIO_RESET_N,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USER_MSS_RESET_N,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:XCLK_FAB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_13:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_19:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[13]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[13]:B,3469
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[13]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[13]:CC,2462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[13]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[13]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[13]:S,2462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[13]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_39:A,2248
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_39:B,2165
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_39:C,2085
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_39:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_39:D,1819
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_39:P,1939
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_39:UB,1819
MAC_MII_TXD_obuf[0]/U0/U_IOPAD:D,
MAC_MII_TXD_obuf[0]/U0/U_IOPAD:E,
MAC_MII_TXD_obuf[0]/U0/U_IOPAD:PAD,
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ADn,
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn,
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:CLK,12763
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:D,
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:EN,
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:LAT,
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:Q,12763
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:SD,
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_30:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_30:C,12681
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_30:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_30:IPC,12681
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[7]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[7]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[7]:CLK,1860
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[7]:D,3559
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[7]:EN,2043
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[7]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[7]:Q,1860
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[7]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DM_RDQS_1_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DM_RDQS_1_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DM_RDQS_1_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DM_RDQS_1_PAD/U_IOPAD:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0[6]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_1:A,8308
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_1:B,7107
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_1:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_1:CC,8986
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_1:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_1:P,8238
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_1:S,8986
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_1:UB,7107
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_2:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_2:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_2:B,193974
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_2:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_2:CC,194394
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_2:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_2:P,193974
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_2:S,194394
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_2:UB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[0]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[0]:ALn,193591
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[0]:CLK,191476
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[0]:D,193613
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[0]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[0]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[0]:Q,191476
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[0]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[9]:A,3646
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[9]:B,3594
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[9]:C,876
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[9]:D,2346
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[9]:Y,876
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0_RNO[0]:A,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0_RNO[0]:B,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0_RNO[0]:C,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0_RNO[0]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0:A,2110
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0:B,1120
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0:C,3367
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0:D,3265
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0:Y,1120
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[5]:A,193786
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[5]:B,192369
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[5]:C,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[5]:Y,191233
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_1[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_1[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_1[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_1[3]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:CLK,7980
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:D,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:Q,7980
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_6:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_6:IPENn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_15:A,-1060
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_15:B,42781
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_15:C,42731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_15:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_15:D,-1482
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_15:P,-1458
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_15:UB,-1482
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[0]:D,11679
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[0]:EN,11491
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_11:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_11:IPB,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[2]:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[2]:B,16666
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[2]:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[2]:CC,17044
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[2]:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[2]:P,16666
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[2]:S,17044
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[2]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_20:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]/U0:An,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]/U0:ENn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]/U0:YWn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[2]:ALn,3452
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[2]:CLK,3527
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[2]:D,2447
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[2]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[2]:Q,3527
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1_SUM_0_x2[0]:A,3661
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1_SUM_0_x2[0]:B,3551
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1_SUM_0_x2[0]:C,3519
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1_SUM_0_x2[0]:Y,3519
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:CLK,6991
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:D,8936
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:Q,6991
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[10]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[10]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[10]:CLK,3477
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[10]:D,-158
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[10]:EN,668
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[10]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[10]:Q,3477
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[10]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:A,11708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:B,11645
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:C,9138
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:Y,9138
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[0]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[0]:ALn,193591
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[0]:CLK,191476
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[0]:D,193613
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[0]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[0]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[0]:Q,191476
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[0]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[7]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[7]:ALn,-122
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[7]:CLK,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[7]:D,4693
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[7]:EN,3195
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[7]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[7]:Q,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[7]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[5]:A,2358
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[5]:B,2282
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[5]:C,1468
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[5]:D,1008
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[5]:Y,1008
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[1]:D,11617
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[1]:EN,10211
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3[0]:A,3731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3[0]:B,3559
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3[0]:Y,3559
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[0]:ALn,1121
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[0]:CLK,4739
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[0]:D,-1150
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[0]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[0]:Q,4739
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[0]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[12]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[12]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[12]:CLK,192910
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[12]:D,192816
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[12]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[12]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[12]:Q,192910
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[12]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[12]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[9]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[9]:CLK,9108
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[9]:D,10691
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[9]:EN,11385
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[9]:Q,9108
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[9]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[9]:SLn,
MAC_MII_RXD_ibuf[0]/U0/U_IOINFF:A,
MAC_MII_RXD_ibuf[0]/U0/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:CLK,9203
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:Q,9203
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_3:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_3:B,189543
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_3:C,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_3:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_3:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_3:P,189543
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_3:S,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_3:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[3]:CLK,2250
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[3]:D,-854
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[3]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[3]:Q,2250
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_31:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_31:C,4629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_31:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_31:IPC,4629
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CS_N_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CS_N_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CS_N_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[7]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[7]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[7]:CLK,2963
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[7]:D,-102
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[7]:EN,668
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[7]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[7]:Q,2963
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[7]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_7:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_7:C,4173
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_7:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_7:IPC,4173
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[0]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:CLK,9720
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:D,9032
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:Q,9720
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_address_low4_reg_en_0_a2_0:A,10599
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_address_low4_reg_en_0_a2_0:B,10506
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_address_low4_reg_en_0_a2_0:Y,10506
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_wmux_0[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_wmux_0[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_wmux_0[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_wmux_0[4]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_wmux_0[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_wmux_0[4]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_wmux_0[4]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_wmux_0[4]:Y,
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_8:A,16424
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_8:B,16384
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_8:C,16288
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_8:D,16163
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_8:Y,16163
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:B,2823
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:C,-765
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:CC,-1002
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:D,-1187
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:P,-1052
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:S,-1002
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:UB,-1187
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[0]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[0]:CLK,190536
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[0]:D,191172
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[0]:EN,191201
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[0]:Q,190536
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:CLK,1081
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:D,-76
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:Q,1081
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:CLK,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:D,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:Q,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:SLn,
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns_a3[6]:A,11658
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns_a3[6]:B,11568
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns_a3[6]:Y,11568
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNO[11]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNO[11]:B,192113
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNO[11]:C,194685
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNO[11]:CC,191258
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNO[11]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNO[11]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNO[11]:S,191258
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNO[11]:UB,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[7]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[7]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[7]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[7]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[7]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[7]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[7]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[7]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_SS0_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_SS0_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_SS0_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_SS0_PAD/U_IOPAD:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:IPA,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[12]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[12]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[12]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[12]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[12]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[12]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[12]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[12]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[12]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un17_apb3_addr_0_a2:A,9533
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un17_apb3_addr_0_a2:B,9125
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un17_apb3_addr_0_a2:C,10166
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un17_apb3_addr_0_a2:D,9981
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un17_apb3_addr_0_a2:Y,9125
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[3]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[3]:B,193972
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[3]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[3]:CC,194068
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[3]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[3]:P,193972
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[3]:S,194068
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[3]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[1]:A,2828
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[1]:B,2634
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[1]:CC,3034
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[1]:P,2693
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[1]:S,3034
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[1]:UB,2634
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_3:A,8097
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_3:B,7573
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_3:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_3:CC,7315
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_3:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_3:P,8422
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_3:S,7315
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_3:UB,7573
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:A,8208
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPA,8208
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPB,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[13]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[13]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[13]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[13]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[13]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[13]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[13]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[13]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[13]:SLn,
Data_FAIL_obuf/U0/U_IOPAD:D,
Data_FAIL_obuf/U0/U_IOPAD:E,
Data_FAIL_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_7:A,40260
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_7:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_7:Y,40260
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a4_0[3]:A,3684
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a4_0[3]:B,3594
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a4_0[3]:C,3450
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a4_0[3]:D,1024
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a4_0[3]:Y,1024
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_15:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_15:B,193471
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_15:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_15:CC,192762
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_15:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_15:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_15:S,192762
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_15:UB,
CommsFPGA_top_0/ClkDivider[1]:ADn,
CommsFPGA_top_0/ClkDivider[1]:ALn,-2602
CommsFPGA_top_0/ClkDivider[1]:CLK,194911
CommsFPGA_top_0/ClkDivider[1]:D,194911
CommsFPGA_top_0/ClkDivider[1]:EN,
CommsFPGA_top_0/ClkDivider[1]:LAT,
CommsFPGA_top_0/ClkDivider[1]:Q,194911
CommsFPGA_top_0/ClkDivider[1]:SD,
CommsFPGA_top_0/ClkDivider[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[0]:CLK,1130
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[0]:D,1092
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[0]:EN,1120
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[0]:Q,1130
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:CLK,-175
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:D,2369
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:Q,-175
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNIA8LS:A,9503
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNIA8LS:B,10492
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNIA8LS:C,7389
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNIA8LS:D,8763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNIA8LS:Y,7389
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset_RNI34TD/U0:An,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset_RNI34TD/U0:ENn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset_RNI34TD/U0:YWn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:A,192211
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:B,192067
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:C,190108
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:D,190469
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:Y,190108
GPIO_8_M2F_obuf/U0/U_IOENFF:A,
GPIO_8_M2F_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:CLK,193798
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:D,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:Q,193798
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[6]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[6]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[6]:CLK,16486
m2s010_som_sb_0/CORERESETP_0/count_ddr[6]:D,16686
m2s010_som_sb_0/CORERESETP_0/count_ddr[6]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[6]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[6]:Q,16486
m2s010_som_sb_0/CORERESETP_0/count_ddr[6]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_12:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_12:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_12:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_12:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_12:Y,
MAC_MII_TXD_obuf[1]/U0/U_IOPAD:D,
MAC_MII_TXD_obuf[1]/U0/U_IOPAD:E,
MAC_MII_TXD_obuf[1]/U0/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:CLK,6817
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:D,11195
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:Q,6817
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_15:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_15:C,4447
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_15:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_15:IPC,4447
m2s010_som_sb_0/CORECONFIGP_0/pwdata[9]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[9]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[9]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[9]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[9]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[9]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[9]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[9]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:CLK,2565
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:D,-1569
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:Q,2565
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[6]:A,192438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[6]:B,191155
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[6]:C,192424
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[6]:D,192189
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[6]:Y,191155
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:IPA,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:CC[10],193858
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:CC[11],193787
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:CC[1],194461
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:CC[2],194386
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:CC[3],194068
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:CC[4],193990
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:CC[5],193930
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:CC[6],194021
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:CC[7],193914
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:CC[8],193843
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:CC[9],193957
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:P[0],193845
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:P[1],193787
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:P[2],194001
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:P[3],193972
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:P[6],193950
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:P[7],194528
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:P[9],194463
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_10:A,9268
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_10:B,9234
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_10:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_10:CC,8220
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_10:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_10:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_10:S,8220
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_10:UB,10227
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int:ALn,10431
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int:CLK,6824
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int:EN,8877
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int:Q,6824
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[4]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[4]:B,11493
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[4]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[4]:CC,10724
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[4]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[4]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[4]:S,10724
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[4]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_24:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_24:C,12718
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_24:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_24:IPC,12718
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_7:A,41493
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_7:B,41395
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_7:C,41345
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_7:Y,41345
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_35:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_35:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_CLK_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_CLK_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_CLK_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_CLK_PAD/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_13:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[7]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[7]:CLK,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[7]:D,3572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[7]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[7]:Q,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:CLK,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:Q,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[10]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[10]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[10]:D,10607
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[10]:EN,11385
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[10]:Q,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[10]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[10]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[16]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[16]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[16]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[16]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[16]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[16]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[16]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[16]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[16]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_17:EN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_7_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_7_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_7_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_1_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_1_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:CLK,9264
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:D,9138
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:Q,9264
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[12]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[12]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[12]:CLK,10329
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[12]:D,9032
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[12]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[12]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[12]:Q,10329
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[12]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[12]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI9NN31[15]:A,191413
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI9NN31[15]:B,191476
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI9NN31[15]:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI9NN31[15]:Y,191413
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[6]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[6]:ALn,-122
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[6]:CLK,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[6]:D,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[6]:EN,3195
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[6]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[6]:Q,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[6]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNIJFNA:A,11651
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNIJFNA:B,11537
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNIJFNA:C,11493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNIJFNA:Y,11493
CommsFPGA_top_0/N_480_rs:ADn,
CommsFPGA_top_0/N_480_rs:ALn,
CommsFPGA_top_0/N_480_rs:CLK,
CommsFPGA_top_0/N_480_rs:D,
CommsFPGA_top_0/N_480_rs:EN,
CommsFPGA_top_0/N_480_rs:LAT,
CommsFPGA_top_0/N_480_rs:Q,
CommsFPGA_top_0/N_480_rs:SD,
CommsFPGA_top_0/N_480_rs:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[1]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[1]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[1]:CLK,192820
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[1]:D,193204
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[1]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[1]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[1]:Q,192820
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[1]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[1]:SLn,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base:ADn,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base:ALn,10349
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base:CLK,10523
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base:D,12763
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base:EN,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base:LAT,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base:Q,10523
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base:SD,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[0]:ALn,-122
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[0]:CLK,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[0]:D,4670
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[0]:EN,3195
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[0]:Q,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[7]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[7]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[7]:CLK,3567
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[7]:D,998
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[7]:EN,1976
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[7]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[7]:Q,3567
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[7]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[10]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[10]:B,194759
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[10]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[10]:CC,193858
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[10]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[10]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[10]:S,193858
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[10]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_wmux_0[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_wmux_0[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_wmux_0[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_wmux_0[1]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_wmux_0[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_wmux_0[1]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_wmux_0[1]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_wmux_0[1]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[0]:A,3623
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[0]:B,945
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[0]:C,3527
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[0]:Y,945
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:A,11693
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:B,11645
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:Y,11645
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[8]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[8]:B,194774
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[8]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[8]:CC,193858
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[8]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[8]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[8]:S,193858
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[8]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPB,
CommsFPGA_top_0/un4_long_reset_cntr_cry_3:A,
CommsFPGA_top_0/un4_long_reset_cntr_cry_3:B,193633
CommsFPGA_top_0/un4_long_reset_cntr_cry_3:C,
CommsFPGA_top_0/un4_long_reset_cntr_cry_3:CC,192935
CommsFPGA_top_0/un4_long_reset_cntr_cry_3:D,
CommsFPGA_top_0/un4_long_reset_cntr_cry_3:P,194113
CommsFPGA_top_0/un4_long_reset_cntr_cry_3:S,192935
CommsFPGA_top_0/un4_long_reset_cntr_cry_3:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m35_i_0_a5_0:A,192728
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m35_i_0_a5_0:B,192630
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m35_i_0_a5_0:C,193880
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m35_i_0_a5_0:D,192500
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m35_i_0_a5_0:Y,192500
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPB,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0_RNO:A,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0_RNO:B,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0_RNO:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_27:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_27:C,12633
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_27:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_27:IPC,12633
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q_RNO[9]:A,2571
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q_RNO[9]:B,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q_RNO[9]:Y,2571
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:CLK,10329
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:D,9032
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:Q,10329
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[10],8220
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[11],9439
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[1],8986
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[2],7788
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[3],7315
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[4],7107
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[5],7128
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[6],8450
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[7],8246
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[8],8125
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[9],8159
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[0],7164
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[1],8238
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[2],8440
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[3],8422
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[6],8417
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[7],8923
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[9],10227
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[0],8125
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[10],10227
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[1],7107
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[2],7254
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[3],7573
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[4],7722
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[5],8437
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[6],8301
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[7],8413
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[8],8498
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[9],8889
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIQ5CRA[6]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIQ5CRA[6]:B,2868
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIQ5CRA[6]:C,221
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIQ5CRA[6]:CC,-31
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIQ5CRA[6]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIQ5CRA[6]:P,221
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIQ5CRA[6]:S,-31
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIQ5CRA[6]:UB,
CommsFPGA_top_0/RESET_DELAY_PROC_un2_long_reset_cntr_5:A,193837
CommsFPGA_top_0/RESET_DELAY_PROC_un2_long_reset_cntr_5:B,193781
CommsFPGA_top_0/RESET_DELAY_PROC_un2_long_reset_cntr_5:C,193695
CommsFPGA_top_0/RESET_DELAY_PROC_un2_long_reset_cntr_5:D,193623
CommsFPGA_top_0/RESET_DELAY_PROC_un2_long_reset_cntr_5:Y,193623
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset_RNI34TD/U0_RGB1:An,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset_RNI34TD/U0_RGB1:ENn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset_RNI34TD/U0_RGB1:YL,1278
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[1]:A,191388
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[1]:B,191381
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[1]:C,188778
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[1]:D,191136
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[1]:Y,188778
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:A,1391
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:B,1113
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:C,2377
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:D,912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:Y,912
CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0:An,
CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0:ENn,
CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0:YWn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[2]:D,11675
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[2]:EN,12582
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_o2[4]:A,1092
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_o2[4]:B,2445
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_o2[4]:Y,1092
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un21_apb3_addr_2_0_0_a2_0_a2:A,8114
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un21_apb3_addr_2_0_0_a2_0_a2:B,8048
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un21_apb3_addr_2_0_0_a2_0_a2:C,8000
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un21_apb3_addr_2_0_0_a2_0_a2:D,7825
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un21_apb3_addr_2_0_0_a2_0_a2:Y,7825
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIK7VM[1]:A,8234
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIK7VM[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIK7VM[1]:Y,8234
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[0]:ALn,2293
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[0]:CLK,3575
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[0]:D,2486
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[0]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[0]:Q,3575
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[6]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[6]:CLK,194021
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[6]:D,194036
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[6]:EN,194314
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[6]:Q,194021
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[6]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[6]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIBKL01[15]:A,191566
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIBKL01[15]:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIBKL01[15]:C,191271
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIBKL01[15]:Y,191271
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:CC[0],192816
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:CC[1],192724
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:CC[2],192656
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:CC[3],192762
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:CI,192656
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:P[0],194083
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:P[10],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:P[11],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:P[1],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:P[2],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:P[3],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:P[4],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:P[5],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:P[6],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:P[7],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:P[8],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:P[9],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:UB[0],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:UB[10],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:UB[11],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:UB[1],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:UB[2],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:UB[3],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:UB[4],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:UB[5],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:UB[6],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:UB[7],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:UB[8],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_28:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_10:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_10:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_28:EN,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPC,
m2s010_som_sb_0/CORERESETP_0/ddr_settled:ADn,
m2s010_som_sb_0/CORERESETP_0/ddr_settled:ALn,16265
m2s010_som_sb_0/CORERESETP_0/ddr_settled:CLK,
m2s010_som_sb_0/CORERESETP_0/ddr_settled:D,
m2s010_som_sb_0/CORERESETP_0/ddr_settled:EN,16078
m2s010_som_sb_0/CORERESETP_0/ddr_settled:LAT,
m2s010_som_sb_0/CORERESETP_0/ddr_settled:Q,
m2s010_som_sb_0/CORERESETP_0/ddr_settled:SD,
m2s010_som_sb_0/CORERESETP_0/ddr_settled:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[4]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[4]:CLK,996
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[4]:D,247
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[4]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[4]:Q,996
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_9:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_9:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_9:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_9:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_7:A,41325
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_7:B,41227
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_7:C,41177
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_7:Y,41177
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_9_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_9_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_24:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_24:IPCLKn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:A,11708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:B,11660
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:C,8936
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:D,11434
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:Y,8936
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[3]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[3]:CLK,7573
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[3]:D,8936
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[3]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[3]:Q,7573
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[3]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[3]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_0_BI_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_0_BI_PAD/U_IOINFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[2]:A,192438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[2]:B,191155
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[2]:C,192424
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[2]:D,192189
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[2]:Y,191155
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2[0]:Y,
m2s010_som_sb_0/CORERESETP_0/count_ddr[10]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[10]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[10]:CLK,16566
m2s010_som_sb_0/CORERESETP_0/count_ddr[10]:D,16523
m2s010_som_sb_0/CORERESETP_0/count_ddr[10]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[10]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[10]:Q,16566
m2s010_som_sb_0/CORERESETP_0/count_ddr[10]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_13:EN,
CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0:An,
CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0:ENn,
CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0:YWn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:IPA,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[9]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[9]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[9]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[9]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[9]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[9]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[9]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[9]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_10:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_10:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MMUART_1_RXD_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MMUART_1_RXD_PAD/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[0]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[0]:CLK,7234
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[0]:D,11693
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[0]:EN,11385
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[0]:Q,7234
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[0]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[3]:D,11659
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[3]:EN,12582
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[3]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_4:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_4:B,193471
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_4:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_4:CC,193998
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_4:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_4:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_4:S,193471
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_4:UB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272:B,193811
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272:CC,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272:P,193811
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:CLK,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:D,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:Q,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:SLn,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_12:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_12:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_12:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_12:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_12:IPC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_21:A,-1383
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_21:B,42982
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_21:C,42932
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_21:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_21:D,-1752
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_21:P,-1605
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_21:UB,-1752
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust:ALn,3452
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust:CLK,2361
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust:D,3648
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust:EN,4565
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust:Q,2361
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPB,
MANCH_OUT_N_obuf/U0/U_IOOUTFF:A,
MANCH_OUT_N_obuf/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_2:EN,
ID_RES_0/U0_1/U0/U_IOINFF:A,
ID_RES_0/U0_1/U0/U_IOINFF:Y,
MAC_MII_TXD_obuf[0]/U0/U_IOENFF:A,
MAC_MII_TXD_obuf[0]/U0/U_IOENFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_2:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_2:B,9571
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_2:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_2:CC,11089
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_2:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_2:P,9571
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_2:S,11089
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_2:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_RNO[0]:A,194959
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_RNO[0]:Y,194959
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_209_i:A,10544
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_209_i:B,8215
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_209_i:C,10372
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_209_i:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_209_i:Y,8215
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_1:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_1:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_1:C,41509
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_1:D,41395
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_1:Y,41395
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:CC[10],189570
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:CC[1],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:CC[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:CC[3],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:CC[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:CC[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:CC[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:CC[7],189359
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:CC[8],189413
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:CC[9],189544
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:P[0],189410
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:P[1],189359
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:P[2],189509
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:P[3],189543
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:P[6],189689
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:P[7],190047
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:P[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:P[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:UB[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:UB[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:UB[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:UB[1],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:UB[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:UB[3],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:UB[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:UB[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:UB[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:UB[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:UB[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_23:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_23:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_23:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_23:IPC,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:IPB,
GPIO_22_M2F_obuf/U0/U_IOENFF:A,
GPIO_22_M2F_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_6:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_6:IPENn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[14]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[14]:ALn,193591
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[14]:CLK,191384
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[14]:D,192798
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[14]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[14]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[14]:Q,191384
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[14]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[14]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0:An,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0:ENn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0:YWn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[7]:D,11595
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[7]:EN,9090
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:CLK,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:D,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:Q,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[1]:A,192438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[1]:B,191155
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[1]:C,192424
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[1]:D,192189
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[1]:Y,191155
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[4]:D,11621
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[4]:EN,9182
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[8]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[8]:CLK,191193
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[8]:D,194692
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[8]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[8]:Q,191193
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[8]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[8]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_3_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_3_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_3_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_3_PAD/U_IOPAD:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[6]:A,3313
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[6]:B,3124
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[6]:CC,2559
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[6]:P,3176
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[6]:S,2559
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[6]:UB,3124
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[2]:D,11675
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[2]:EN,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_6:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_6:C,195600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_6:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_6:IPC,195600
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:CLK,1791
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:D,1008
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:EN,2112
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:Q,1791
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/I2C_1_SDA_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/I2C_1_SDA_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/I2C_1_SDA_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/I2C_1_SDA_PAD/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[11]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[11]:ALn,191278
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[11]:CLK,192424
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[11]:D,196021
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[11]:EN,194390
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[11]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[11]:Q,192424
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[11]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_18:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_18:C,12738
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_18:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_18:IPC,12738
m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOOUTFF:A,
m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOOUTFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:IPA,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_11:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_11:IPB,
DEBOUNCE_OUT_2_obuf/U0/U_IOOUTFF:A,
DEBOUNCE_OUT_2_obuf/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[7]:D,11595
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[7]:EN,9182
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:CLK,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:D,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:Q,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s:CLK,193042
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s:D,-2
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s:Q,193042
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s:SLn,
MAC_MII_RX_ER_ibuf/U0/U_IOPAD:PAD,
MAC_MII_RX_ER_ibuf/U0/U_IOPAD:Y,
CommsFPGA_top_0/N_480_rs_0:ADn,
CommsFPGA_top_0/N_480_rs_0:ALn,
CommsFPGA_top_0/N_480_rs_0:CLK,
CommsFPGA_top_0/N_480_rs_0:D,
CommsFPGA_top_0/N_480_rs_0:EN,
CommsFPGA_top_0/N_480_rs_0:LAT,
CommsFPGA_top_0/N_480_rs_0:Q,
CommsFPGA_top_0/N_480_rs_0:SD,
CommsFPGA_top_0/N_480_rs_0:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPC,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIAJL01[14]:A,191474
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIAJL01[14]:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIAJL01[14]:C,191179
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIAJL01[14]:Y,191179
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[7]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[7]:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[7]:D,194903
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[7]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[7]:Q,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[7]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:A,10408
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:B,11645
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:Y,10408
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[10]:A,9415
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[10]:B,9317
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[10]:C,9280
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[10]:D,9138
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[10]:Y,9138
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:CLK,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:D,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:Q,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[10]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[10]:ALn,191278
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[10]:CLK,192424
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[10]:D,196021
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[10]:EN,194390
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[10]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[10]:Q,192424
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[10]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_35:EN,2278
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_35:IPENn,2278
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[12]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[12]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[12]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[12]:D,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[12]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[12]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[12]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[12]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[12]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m5_4:A,1179
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m5_4:B,1116
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m5_4:C,1045
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m5_4:D,912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m5_4:Y,912
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUIC4J[4]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUIC4J[4]:B,192113
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUIC4J[4]:C,194685
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUIC4J[4]:CC,192420
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUIC4J[4]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUIC4J[4]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUIC4J[4]:S,192113
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUIC4J[4]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[9]:A,10382
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[9]:B,10326
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[9]:C,9527
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[9]:D,9032
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[9]:Y,9032
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un1_read_reg_en_3:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un1_read_reg_en_3:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un1_read_reg_en_3:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un1_read_reg_en_3:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un1_read_reg_en_3:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[10]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[10]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[10]:CLK,192870
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[10]:D,192718
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[10]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[10]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[10]:Q,192870
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[10]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[10]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[3]:ALn,3452
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[3]:CLK,3409
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[3]:D,2361
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[3]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[3]:Q,3409
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[3]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:CLK,6912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:D,10724
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:Q,6912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_2:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_2:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_2:C,41451
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_2:D,41337
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_2:Y,41337
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[17]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[17]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[17]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[17]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[17]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[17]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[17]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[17]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[17]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_31:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_31:IPENn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[7]:ALn,-4717
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[7]:CLK,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[7]:D,196014
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[7]:EN,195825
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[7]:Q,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[7]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[2]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[2]:CLK,2295
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[2]:D,4677
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[2]:EN,3323
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[2]:Q,2295
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_1:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_1:B,1333
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_1:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_1:CC,3140
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_1:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_1:P,1333
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_1:S,3140
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_1:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/PROCESSOR_EOP_READ_PROC_un53_apb3_addr_0_a2:A,11747
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/PROCESSOR_EOP_READ_PROC_un53_apb3_addr_0_a2:B,10508
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/PROCESSOR_EOP_READ_PROC_un53_apb3_addr_0_a2:C,7895
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/PROCESSOR_EOP_READ_PROC_un53_apb3_addr_0_a2:D,7825
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/PROCESSOR_EOP_READ_PROC_un53_apb3_addr_0_a2:Y,7825
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_27:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[1]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_we_i_8:A,2592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_we_i_8:B,2502
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_we_i_8:C,2450
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_we_i_8:D,2358
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_we_i_8:Y,2358
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable:CLK,2293
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable:D,2326
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable:Q,2293
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_16:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_16:C,12707
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_16:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_16:IPC,12707
m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1:An,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1:ENn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1:YL,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[8]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[8]:CLK,191080
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[8]:D,193843
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[8]:EN,194314
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[8]:Q,191080
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[8]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[8]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[6]:A,194967
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[6]:B,194911
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[6]:C,191170
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[6]:D,191073
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[6]:Y,191073
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[2]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[2]:CLK,193791
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[2]:D,194499
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[2]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[2]:Q,193791
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_0[4]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_0[4]:B,2461
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_0[4]:C,2395
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_0[4]:D,834
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_0[4]:Y,834
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:CLK,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:D,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:Q,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_16:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_16:C,196011
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_16:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_16:IPC,196011
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[5]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[5]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[5]:D,10672
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[5]:EN,11385
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[5]:Q,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[5]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[5]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[10]:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[10]:B,17424
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[10]:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[10]:CC,16523
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[10]:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[10]:P,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[10]:S,16523
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[10]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[6]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[6]:CLK,10755
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[6]:D,10770
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[6]:EN,11385
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[6]:Q,10755
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[6]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[6]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_4[0]:A,191321
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_4[0]:B,194911
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_4[0]:Y,191321
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[3]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[3]:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[3]:D,194903
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[3]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[3]:Q,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[3]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_1:A,-844
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_1:B,-1569
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_1:C,360
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_1:D,275
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_1:Y,-1569
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_2:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_2:B,189509
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_2:C,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_2:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_2:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_2:P,189509
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_2:S,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_2:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_17:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNI0L4J3:A,9527
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNI0L4J3:B,9380
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNI0L4J3:C,7389
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNI0L4J3:D,6707
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNI0L4J3:Y,6707
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[2]:D,11675
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[2]:EN,9324
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_0:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_0:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_0:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_0:IPC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:CLK,191448
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:D,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:Q,191448
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_58_1:A,193676
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_58_1:B,193519
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_58_1:C,189967
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_58_1:Y,189967
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[7]:A,194967
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[7]:B,194864
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[7]:C,189994
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[7]:D,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[7]:Y,189994
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_15:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_15:C,4447
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_15:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_15:IPC,4447
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:ADn,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:ALn,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:D,18679
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:EN,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:LAT,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:Q,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:SD,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_33:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_33:IPENn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15_0_a2:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15_0_a2:B,2445
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15_0_a2:C,-1610
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15_0_a2:D,-1869
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15_0_a2:Y,-1869
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:CLK,8960
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:D,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:Q,8960
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_4[0]:A,191321
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_4[0]:B,194911
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_4[0]:Y,191321
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ADn,
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ALn,
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:CLK,12763
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:D,
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:EN,
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:LAT,
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:Q,12763
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:SD,
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_5_RNIC95G3_FCINST1:CC,190427
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_5_RNIC95G3_FCINST1:CO,190427
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_5_RNIC95G3_FCINST1:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_5_RNIC95G3_FCINST1:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[3]:ALn,-122
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[3]:CLK,3731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[3]:D,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[3]:EN,3195
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[3]:Q,3731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:D,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:CLK,1256
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:D,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:Q,1256
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_12:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_12:C,12493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_12:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_12:IPC,12493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_28:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_28:C,12656
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_28:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_28:IPC,12656
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en:ALn,8215
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en:CLK,9244
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en:D,10402
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en:EN,8981
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en:Q,9244
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_33:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_33:C,4687
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_33:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_33:IPC,4687
CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst:A,
CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst:B,
CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst:Y,
MAC_MII_TXD_obuf[2]/U0/U_IOPAD:D,
MAC_MII_TXD_obuf[2]/U0/U_IOPAD:E,
MAC_MII_TXD_obuf[2]/U0/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[3]:ALn,-4717
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[3]:CLK,3572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[3]:D,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[3]:EN,195825
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[3]:Q,3572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[4]:A,11693
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[4]:B,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[4]:Y,11637
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:IPA,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[1]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[1]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[1]:CLK,192820
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[1]:D,193346
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[1]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[1]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[1]:Q,192820
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[1]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:D,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_31:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_31:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:CLK,1383
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:D,3638
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:EN,2112
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:Q,1383
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:SLn,
CommsFPGA_CCC_0/GL0_INST/U0_RGB1:An,
CommsFPGA_CCC_0/GL0_INST/U0_RGB1:ENn,
CommsFPGA_CCC_0/GL0_INST/U0_RGB1:YL,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_32:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_32:C,12676
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_32:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_32:IPC,12676
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask:CLK,1102
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask:D,1148
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask:EN,2406
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask:Q,1102
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_9:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_9:B,190292
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_9:C,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_9:CC,189544
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_9:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_9:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_9:S,189544
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_9:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_62:A,194997
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_62:B,194907
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_62:C,194413
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_62:D,193636
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_62:Y,193636
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[8]:A,194959
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[8]:B,194903
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[8]:Y,194903
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]_CC_0:UB[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux[5]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_i_x2[8]:A,3677
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_i_x2[8]:B,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_i_x2[8]:C,2429
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_i_x2[8]:D,3356
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_i_x2[8]:Y,2429
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE:A,2443
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE:B,2345
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE:C,2295
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE:D,2215
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE:Y,2215
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample:CLK,2380
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample:D,3567
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample:EN,4644
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample:Q,2380
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample:SLn,
CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA/U0_RGB1:An,
CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA/U0_RGB1:ENn,
CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA/U0_RGB1:YL,-3547
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_5:A,41495
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_5:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_5:C,40098
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_5:D,40260
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_5:Y,40098
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:CLK,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:Q,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[6]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_19:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_19:C,4661
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_19:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_19:IPC,4661
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO_0[5]:A,9378
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO_0[5]:B,9244
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO_0[5]:C,11507
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO_0[5]:D,10161
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO_0[5]:Y,9244
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:CLK,9137
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:Q,9137
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_13_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_13_PAD/U_IOINFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_4_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_4_PAD/U_IOINFF:Y,
CommsFPGA_top_0/TX_collision_detect_set:ADn,
CommsFPGA_top_0/TX_collision_detect_set:ALn,-1235
CommsFPGA_top_0/TX_collision_detect_set:CLK,7865
CommsFPGA_top_0/TX_collision_detect_set:D,
CommsFPGA_top_0/TX_collision_detect_set:EN,9117
CommsFPGA_top_0/TX_collision_detect_set:LAT,
CommsFPGA_top_0/TX_collision_detect_set:Q,7865
CommsFPGA_top_0/TX_collision_detect_set:SD,
CommsFPGA_top_0/TX_collision_detect_set:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[4]:A,192561
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[4]:B,193789
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[4]:C,190051
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[4]:D,191155
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[4]:Y,190051
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[8]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[8]:ALn,193591
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[8]:CLK,191620
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[8]:D,193281
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[8]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[8]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[8]:Q,191620
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[8]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[8]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[5]:CLK,-2
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[5]:D,10606
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[5]:EN,9244
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[5]:Q,-2
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[5]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_8:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_8:B,-1056
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_8:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_8:CC,-1869
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_8:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_8:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_8:S,-1869
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_8:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:CLK,1518
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:D,2747
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:EN,2112
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:Q,1518
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:IPA,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:A,8099
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:B,7013
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:CC,7014
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:P,9778
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:S,7014
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:UB,7013
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[12]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[12]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[12]:CLK,192910
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[12]:D,192958
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[12]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[12]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[12]:Q,192910
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[12]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[12]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un9_start_tx_fifo_s:A,193042
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un9_start_tx_fifo_s:B,192944
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un9_start_tx_fifo_s:Y,192944
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_un1_rx_fifo_din_0_a2_5:A,1190
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_un1_rx_fifo_din_0_a2_5:B,1134
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_un1_rx_fifo_din_0_a2_5:C,1102
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_un1_rx_fifo_din_0_a2_5:D,1024
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_un1_rx_fifo_din_0_a2_5:Y,1024
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/underflow_r:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/underflow_r:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/underflow_r:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/underflow_r:D,193601
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/underflow_r:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/underflow_r:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/underflow_r:Q,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/underflow_r:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/underflow_r:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_4:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_4:C,12243
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_4:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_4:IPC,12243
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_0:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_0:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_0:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_0:IPC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_2:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:A,284
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:B,-175
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:CC,-665
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:P,1740
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:S,-665
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:UB,-175
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_1:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_1:B,-1599
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_1:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_1:CC,-1006
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_1:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_1:P,-1599
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_1:S,-1006
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_1:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:B,2640
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:CC,2830
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:P,2640
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:S,2830
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_TMATCH_0_OUT_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_TMATCH_0_OUT_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_TMATCH_0_OUT_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/RX_FIFO_UNDERRUN_set:ADn,
CommsFPGA_top_0/RX_FIFO_UNDERRUN_set:ALn,12614
CommsFPGA_top_0/RX_FIFO_UNDERRUN_set:CLK,6596
CommsFPGA_top_0/RX_FIFO_UNDERRUN_set:D,
CommsFPGA_top_0/RX_FIFO_UNDERRUN_set:EN,8877
CommsFPGA_top_0/RX_FIFO_UNDERRUN_set:LAT,
CommsFPGA_top_0/RX_FIFO_UNDERRUN_set:Q,6596
CommsFPGA_top_0/RX_FIFO_UNDERRUN_set:SD,
CommsFPGA_top_0/RX_FIFO_UNDERRUN_set:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[0]:CLK,8975
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[0]:D,11679
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[0]:EN,11447
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[0]:Q,8975
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[12]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[12]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[12]:CLK,2201
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[12]:D,3606
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[12]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[12]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[12]:Q,2201
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[12]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[12]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_address_low4_reg_en_0_a2:A,10506
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_address_low4_reg_en_0_a2:B,11549
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_address_low4_reg_en_0_a2:C,9182
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_address_low4_reg_en_0_a2:D,10157
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_address_low4_reg_en_0_a2:Y,9182
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[1]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[1]:CLK,189410
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[1]:D,191196
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[1]:EN,191201
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[1]:Q,189410
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[1]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[11]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[11]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[11]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[11]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[11]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[11]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[11]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[11]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[11]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI71CJ[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI71CJ[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI71CJ[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI71CJ[1]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[4]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[4]:CLK,7722
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[4]:D,9061
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[4]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[4]:Q,7722
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[4]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[4]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNI0CHM[0]:A,191413
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNI0CHM[0]:B,191476
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNI0CHM[0]:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNI0CHM[0]:Y,191413
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[5]:A,3692
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[5]:B,998
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[5]:C,3567
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[5]:D,3325
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[5]:Y,998
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[7]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[7]:CLK,194543
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[7]:D,193929
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[7]:EN,194314
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[7]:Q,194543
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[7]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_23:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_23:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_23:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_23:IPC,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNICGS66[0]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNICGS66[0]:B,191141
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNICGS66[0]:C,193752
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNICGS66[0]:CC,192951
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNICGS66[0]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNICGS66[0]:P,191141
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNICGS66[0]:S,192113
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNICGS66[0]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_3:A,41457
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_3:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_3:Y,41457
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[8]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[8]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[8]:CLK,3567
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[8]:D,998
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[8]:EN,1976
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[8]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[8]:Q,3567
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[8]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[8]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[2]:ALn,-122
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[2]:CLK,4739
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[2]:D,4739
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[2]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[2]:Q,4739
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_8:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_8:IPENn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_i_0_a2_0[0]:A,2661
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_i_0_a2_0[0]:B,2563
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_i_0_a2_0[0]:C,2501
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_i_0_a2_0[0]:Y,2501
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[2]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[2]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[2]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[2]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[2]:Y,
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1:ADn,
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1:ALn,10349
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1:CLK,12763
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1:D,
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1:EN,
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1:LAT,
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1:Q,12763
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1:SD,
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[6]:A,192561
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[6]:B,193789
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[6]:C,190001
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[6]:D,191155
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[6]:Y,190001
MAC_MII_CRS_ibuf/U0/U_IOPAD:PAD,
MAC_MII_CRS_ibuf/U0/U_IOPAD:Y,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[2]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[2]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[2]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[2]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[2]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[2]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[2]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[2]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_wmux_0[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_wmux_0[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_wmux_0[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_wmux_0[1]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_wmux_0[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_wmux_0[1]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_wmux_0[1]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_wmux_0[1]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[1]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[1]:B,192645
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[1]:C,193953
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[1]:CC,194200
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[1]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[1]:P,192645
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[1]:S,193394
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[1]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[5]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[5]:CLK,-1021
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[5]:D,1092
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[5]:EN,1120
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[5]:Q,-1021
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[5]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[14]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[14]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[14]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[14]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[14]:Y,
GPIO_5_M2F_obuf/U0/U_IOPAD:D,
GPIO_5_M2F_obuf/U0/U_IOPAD:E,
GPIO_5_M2F_obuf/U0/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[6]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[6]:CLK,8301
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[6]:D,10268
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[6]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[6]:Q,8301
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[6]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[6]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_20:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[10]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[10]:CLK,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[10]:D,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[10]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[10]:Q,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[10]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_1:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_1:IPCLKn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un10_tx_byte_cntr_0_a2_5:A,191350
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un10_tx_byte_cntr_0_a2_5:B,191294
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un10_tx_byte_cntr_0_a2_5:C,191208
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un10_tx_byte_cntr_0_a2_5:D,191098
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un10_tx_byte_cntr_0_a2_5:Y,191098
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[1]:ALn,3452
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[1]:CLK,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[1]:D,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[1]:EN,4565
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[1]:Q,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[1]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[2]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[2]:B,3617
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[2]:C,3483
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[2]:D,1975
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[2]:Y,1975
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[0]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[0]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[0]:CLK,192724
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[0]:D,193938
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[0]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[0]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[0]:Q,192724
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[0]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE_1:A,2551
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE_1:B,2495
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE_1:C,2409
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE_1:D,2295
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_d1_NE_1:Y,2295
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt:CLK,2489
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt:D,3575
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt:EN,1192
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt:Q,2489
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:B,3469
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:CC,2692
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:S,2692
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[6]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[6]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[6]:CLK,2868
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[6]:D,-31
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[6]:EN,668
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[6]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[6]:Q,2868
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[6]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[6]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[2]:CLK,325
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[2]:D,1975
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[2]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[2]:Q,325
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:A,334
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:B,-503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:CC,-729
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:P,1746
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:S,-729
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:UB,-503
m2s010_som_sb_0/GPIO_1/U0_0/U0/U_IOENFF:A,
m2s010_som_sb_0/GPIO_1/U0_0/U0/U_IOENFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[1]:ALn,8397
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[1]:CLK,9883
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[1]:D,11599
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[1]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[1]:Q,9883
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[1]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_7[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_7[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_7[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_7[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_7[2]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0:A,44934
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0:B,44125
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0:C,42560
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0:D,41786
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0:Y,41786
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_33:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_33:IPENn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1[1]:A,6908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1[1]:B,7966
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1[1]:Y,6908
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ADn,
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ALn,
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:CLK,11614
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:D,12763
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:EN,
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:LAT,
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:Q,11614
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:SD,
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_bm[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_bm[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_bm[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_bm[1]:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNI59RR[1]:A,191658
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNI59RR[1]:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNI59RR[1]:C,191363
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNI59RR[1]:Y,191363
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_iTX_FIFO_rd_en_5_iv:A,190688
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_iTX_FIFO_rd_en_5_iv:B,191707
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_iTX_FIFO_rd_en_5_iv:C,189359
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_iTX_FIFO_rd_en_5_iv:D,190376
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_iTX_FIFO_rd_en_5_iv:Y,189359
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_24:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_24:C,196022
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_24:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_24:IPC,196022
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_26:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:A,-857
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:B,-1569
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:CC,-1189
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:P,-731
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:S,-1189
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:UB,-1569
CommsFPGA_CCC_0/GL1_INST/U0:An,
CommsFPGA_CCC_0/GL1_INST/U0:ENn,
CommsFPGA_CCC_0/GL1_INST/U0:YWn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_12_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_12_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_12_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CLK_PAD/U_IOP:YIN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0:B,-1827
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0:P,-1827
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0:UB,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PSEL_0_x_RNIH9T41:A,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PSEL_0_x_RNIH9T41:B,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PSEL_0_x_RNIH9T41:C,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PSEL_0_x_RNIH9T41:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2:B,-3338
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2:Y,-3338
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[10]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[10]:CLK,192280
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[10]:D,193858
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[10]:EN,194314
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[10]:Q,192280
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[10]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[10]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[3]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[3]:CLK,192696
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[3]:D,192663
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[3]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[3]:Q,192696
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_UNDERRUN_int:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_UNDERRUN_int:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_UNDERRUN_int:CLK,8058
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_UNDERRUN_int:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_UNDERRUN_int:EN,9117
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_UNDERRUN_int:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_UNDERRUN_int:Q,8058
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_UNDERRUN_int:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_UNDERRUN_int:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_10:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_10:B,194774
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_10:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_10:CC,192860
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_10:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_10:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_10:S,192860
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_10:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[1]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[1]:CLK,2471
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[1]:D,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[1]:EN,4588
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[1]:Q,2471
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[1]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s[7]:B,3484
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s[7]:C,3318
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s[7]:CC,2489
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s[7]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s[7]:S,2489
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s[7]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[4]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[4]:B,193394
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[4]:C,194678
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[4]:CC,193568
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[4]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[4]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[4]:S,193394
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[4]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:IPB,
CommsFPGA_top_0/N_386_i_rs:ADn,
CommsFPGA_top_0/N_386_i_rs:ALn,
CommsFPGA_top_0/N_386_i_rs:CLK,
CommsFPGA_top_0/N_386_i_rs:D,
CommsFPGA_top_0/N_386_i_rs:EN,
CommsFPGA_top_0/N_386_i_rs:LAT,
CommsFPGA_top_0/N_386_i_rs:Q,
CommsFPGA_top_0/N_386_i_rs:SD,
CommsFPGA_top_0/N_386_i_rs:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst_RNO:A,2613
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst_RNO:B,3548
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst_RNO:Y,2613
m2s010_som_sb_0/CORERESETP_0/count_ddr[9]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[9]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[9]:CLK,16476
m2s010_som_sb_0/CORERESETP_0/count_ddr[9]:D,16622
m2s010_som_sb_0/CORERESETP_0/count_ddr[9]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[9]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[9]:Q,16476
m2s010_som_sb_0/CORERESETP_0/count_ddr[9]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[9]:SLn,
DRVR_EN_obuf/U0/U_IOOUTFF:A,
DRVR_EN_obuf/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_22:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[0]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[0]:CLK,193909
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[0]:D,194967
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[0]:EN,194314
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[0]:Q,193909
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[0]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[5]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[5]:CLK,194774
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[5]:D,193938
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[5]:EN,194314
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[5]:Q,194774
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[5]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[5]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[0]:ALn,1278
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[0]:CLK,1633
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[0]:D,945
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[0]:EN,3322
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[0]:Q,1633
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[0]:SLn,
m2s010_som_sb_0/CAM_SPI_1_SS0/U0_0/U0/U_IOOUTFF:A,
m2s010_som_sb_0/CAM_SPI_1_SS0/U0_0/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[9]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[9]:CLK,194774
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[9]:D,193972
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[9]:EN,194314
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[9]:Q,194774
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[9]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[9]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[6]:ALn,191278
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[6]:CLK,193789
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[6]:D,191073
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[6]:EN,194390
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[6]:Q,193789
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:B,10735
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:CC,11120
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:P,10735
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:S,11120
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:UB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNIRLFV[8]:A,191557
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNIRLFV[8]:B,191620
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNIRLFV[8]:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNIRLFV[8]:Y,191557
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:CLK,-1043
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:D,-1084
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:Q,-1043
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_3:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_3:B,1518
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_3:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_3:CC,2747
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_3:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_3:P,1518
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_3:S,2747
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_3:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_13:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_13:B,194774
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_13:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_13:CC,192724
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_13:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_13:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_13:S,192724
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_13:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_5_RNI96F55:A,189544
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_5_RNI96F55:B,190427
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_5_RNI96F55:C,189359
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_5_RNI96F55:Y,189359
CommsFPGA_top_0/TX_FIFO_UNDERRUN_set:ADn,
CommsFPGA_top_0/TX_FIFO_UNDERRUN_set:ALn,
CommsFPGA_top_0/TX_FIFO_UNDERRUN_set:CLK,8148
CommsFPGA_top_0/TX_FIFO_UNDERRUN_set:D,
CommsFPGA_top_0/TX_FIFO_UNDERRUN_set:EN,9117
CommsFPGA_top_0/TX_FIFO_UNDERRUN_set:LAT,
CommsFPGA_top_0/TX_FIFO_UNDERRUN_set:Q,8148
CommsFPGA_top_0/TX_FIFO_UNDERRUN_set:SD,
CommsFPGA_top_0/TX_FIFO_UNDERRUN_set:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync_RNIOGPQ[2]:A,3580
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync_RNIOGPQ[2]:B,3413
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync_RNIOGPQ[2]:C,3446
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync_RNIOGPQ[2]:Y,3413
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:CC[0],192958
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:CC[1],192866
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:CC[2],192798
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:CC[3],192904
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:CI,192798
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:P[0],194083
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:P[10],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:P[11],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:P[1],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:P[2],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:P[3],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:P[4],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:P[5],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:P[6],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:P[7],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:P[8],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:P[9],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:UB[0],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:UB[10],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:UB[11],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:UB[1],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:UB[2],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:UB[3],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:UB[4],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:UB[5],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:UB[6],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:UB[7],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:UB[8],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1:UB[9],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[3]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[3]:B,10706
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[3]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[3]:CC,10802
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[3]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[3]:P,10706
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[3]:S,10802
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[3]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO[3]:A,2518
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO[3]:B,2490
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO[3]:C,3527
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO[3]:D,3417
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO[3]:Y,2490
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:D,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[7]:CLK,7874
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[7]:D,11595
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[7]:EN,11447
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[7]:Q,7874
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[7]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect:CLK,-1235
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect:D,2215
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect:EN,3500
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect:Q,-1235
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_4:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_4:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_4:C,41587
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_4:D,41473
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_4:Y,41473
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_2[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_2[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_2[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_2[2]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:CC[0],191258
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:CI,191258
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:P[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:P[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:P[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:P[1],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:P[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:P[3],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:P[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:P[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:P[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:P[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:P[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:P[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:UB[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:UB[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:UB[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:UB[1],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:UB[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:UB[3],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:UB[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:UB[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:UB[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:UB[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:UB[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:CLK,1279
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:D,2739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:EN,3250
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:Q,1279
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_25:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_25:IPCLKn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[10],12654
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[11],12656
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[12],12681
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[13],12676
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[1],12197
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[2],12243
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[3],12189
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[4],12257
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[5],12493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[6],12468
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[7],12707
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[8],12738
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[9],12718
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[2],11551
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK,10177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[12],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[13],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[14],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[15],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[16],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[17],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[0],10177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[1],10193
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_SRST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WEN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WEN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WIDTH[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WIDTH[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WIDTH[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WMODE,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[10],4571
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[11],4583
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[12],4629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[13],4687
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[1],4116
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[2],4209
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[3],4173
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[4],4178
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[5],4467
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[6],4447
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[7],4637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[8],4661
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[9],4656
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_BLK[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_BLK[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_BLK[2],2278
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[0],4463
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[12],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[13],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[14],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[15],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[16],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[17],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[1],4481
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_SRST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WEN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WEN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WIDTH[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WIDTH[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WIDTH[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WMODE,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_ADDR[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_ADDR[10],12654
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_ADDR[11],12656
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_ADDR[12],12681
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_ADDR[13],12676
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_ADDR[1],12197
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_ADDR[2],12243
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_ADDR[3],12189
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_ADDR[4],12257
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_ADDR[5],12493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_ADDR[6],12468
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_ADDR[7],12707
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_ADDR[8],12738
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_ADDR[9],12718
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_BLK[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_BLK[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_BLK[2],11551
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_CLK,10177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_DIN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_DIN[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_DIN[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_DIN[12],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_DIN[13],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_DIN[14],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_DIN[15],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_DIN[16],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_DIN[17],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_DIN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_DIN[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_DIN[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_DIN[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_DIN[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_DIN[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_DIN[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_DIN[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_DIN[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_DOUT[0],10177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_DOUT[1],10193
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_DOUT_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_DOUT_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_DOUT_EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_DOUT_LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_DOUT_SRST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_WEN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_WEN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_WIDTH[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_WIDTH[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_WIDTH[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:A_WMODE,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_ADDR[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_ADDR[10],4571
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_ADDR[11],4583
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_ADDR[12],4629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_ADDR[13],4687
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_ADDR[1],4116
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_ADDR[2],4209
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_ADDR[3],4173
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_ADDR[4],4178
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_ADDR[5],4467
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_ADDR[6],4447
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_ADDR[7],4637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_ADDR[8],4661
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_ADDR[9],4656
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_BLK[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_BLK[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_BLK[2],2278
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_DIN[0],4463
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_DIN[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_DIN[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_DIN[12],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_DIN[13],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_DIN[14],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_DIN[15],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_DIN[16],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_DIN[17],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_DIN[1],4481
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_DIN[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_DIN[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_DIN[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_DIN[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_DIN[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_DIN[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_DIN[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_DIN[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_DOUT_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_DOUT_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_DOUT_EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_DOUT_LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_DOUT_SRST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_WEN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_WEN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_WIDTH[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_WIDTH[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_WIDTH[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/INST_RAM1K18_IP:B_WMODE,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[11]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[11]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[11]:CLK,192814
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[11]:D,192804
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[11]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[11]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[11]:Q,192814
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[11]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[11]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_13:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_13:B,194774
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_13:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_13:CC,192866
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_13:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_13:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_13:S,192866
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_13:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[7]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[7]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[7]:Y,11637
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:CLK0,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:CLK0_PAD,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:CLK1,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:CLK1_PAD,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:CLK2,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:CLK2_PAD,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:CLK3,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:CLK3_PAD,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL0,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GPD0_ARST_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GPD1_ARST_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GPD2_ARST_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GPD3_ARST_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:LOCK,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_ARST_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_HOLD_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_SEL,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_ARST_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_HOLD_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_SEL,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_ARST_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_HOLD_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_SEL,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_ARST_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_HOLD_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_SEL,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PADDR[2],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PADDR[3],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PADDR[4],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PADDR[5],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PADDR[6],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PADDR[7],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PCLK,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PENABLE,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PLL_ARST_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PLL_BYPASS_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PLL_POWERDOWN_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PRESET_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PSEL,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PWDATA[0],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PWDATA[1],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PWDATA[2],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PWDATA[3],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PWDATA[4],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PWDATA[5],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PWDATA[6],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PWDATA[7],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PWRITE,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:RCOSC_1MHZ,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:XTLOSC,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_7:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_7:B,194017
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_7:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_7:CC,193204
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_7:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_7:P,194017
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_7:S,193204
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_7:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[10]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[10]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[10]:CLK,189967
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[10]:D,192585
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[10]:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[10]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[10]:Q,189967
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[10]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[10]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_iRX_EarlyTerm_1_sqmuxa_1_0_0:A,3475
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_iRX_EarlyTerm_1_sqmuxa_1_0_0:B,2250
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_iRX_EarlyTerm_1_sqmuxa_1_0_0:C,1983
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_iRX_EarlyTerm_1_sqmuxa_1_0_0:D,1192
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_iRX_EarlyTerm_1_sqmuxa_1_0_0:Y,1192
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:Q,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[10]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[10]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[10]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[10]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[10]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[10]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[10]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[10]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_12:EN,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable:ALn,10349
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable:CLK,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable:D,11649
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable:EN,11390
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable:Q,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CC[10],192641
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CC[11],192585
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CC[1],194281
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CC[2],194200
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CC[3],193722
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CC[4],193640
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CC[5],193568
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CC[6],192857
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CC[7],192733
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CC[8],192662
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CC[9],192737
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CO,192725
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:P[0],193665
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:P[1],193537
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:P[2],192645
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:P[3],192607
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:P[6],192585
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:P[7],192794
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:P[8],192889
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:P[9],192863
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:UB[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:UB[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:UB[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:UB[1],193507
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:UB[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:UB[3],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:UB[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:UB[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:UB[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:UB[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:UB[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:UB[9],
m2s010_som_sb_0/CAM_SPI_1_SS0/U0_0/U0/U_IOENFF:A,
m2s010_som_sb_0/CAM_SPI_1_SS0/U0_0/U0/U_IOENFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIDK18C[7]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIDK18C[7]:B,2963
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIDK18C[7]:C,316
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIDK18C[7]:CC,-102
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIDK18C[7]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIDK18C[7]:P,316
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIDK18C[7]:S,-102
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIDK18C[7]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[5]:A,191562
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[5]:B,191220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[5]:C,194880
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[5]:D,194616
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[5]:Y,191220
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:B,11493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:CC,10724
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:S,10724
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg_en:ALn,8215
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg_en:CLK,10506
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg_en:D,10402
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg_en:EN,9350
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg_en:Q,10506
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg_en:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_1:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_1:IPCLKn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:A,-476
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:B,-1101
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:CC,-548
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:P,-546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:S,-548
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:UB,-1101
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_14:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_14:B,193471
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_14:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_14:CC,192656
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_14:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_14:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_14:S,192656
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_14:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_8:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_8:C,12257
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_8:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_8:IPC,12257
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr:A,16332
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr:B,16436
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr:C,16163
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr:D,16078
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr:Y,16078
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_12:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_12:C,12493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_12:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_12:IPC,12493
RCVR_EN_obuf/U0/U_IOPAD:D,
RCVR_EN_obuf/U0/U_IOPAD:E,
RCVR_EN_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un9_apb3_addr_1_i:A,9198
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un9_apb3_addr_1_i:B,9553
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un9_apb3_addr_1_i:Y,9198
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[0]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[0]:CLK,193636
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[0]:D,193769
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[0]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[0]:Q,193636
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[0]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_6_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_6_PAD/U_IOINFF:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[1]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[1]:CLK,193799
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[1]:D,193636
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[1]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[1]:Q,193799
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:D,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[7]:A,192476
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[7]:B,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[7]:C,192497
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[7]:D,192231
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_0[7]:Y,191233
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_2:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_2:B,193974
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_2:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_2:CC,194394
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_2:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_2:P,193974
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_2:S,194394
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_2:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[3]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[3]:CLK,193563
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[3]:D,190150
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[3]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[3]:Q,193563
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_12:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_1[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_1[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_1[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_1[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_1[7]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_ss0_0_o5:A,191246
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_ss0_0_o5:B,191155
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_ss0_0_o5:C,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_ss0_0_o5:Y,191155
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[5]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[5]:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[5]:D,194903
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[5]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[5]:Q,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[5]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_re_i_7:A,10560
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_re_i_7:B,10470
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_re_i_7:C,10418
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_re_i_7:D,10326
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_re_i_7:Y,10326
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[6]:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[6]:B,16615
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[6]:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[6]:CC,16686
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[6]:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[6]:P,16615
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[6]:S,16686
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[6]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:CLK,6867
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:D,10802
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:Q,6867
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:SLn,
CommsFPGA_top_0/ID_RES_DECODE_PROC_un4_id_res:A,
CommsFPGA_top_0/ID_RES_DECODE_PROC_un4_id_res:B,
CommsFPGA_top_0/ID_RES_DECODE_PROC_un4_id_res:C,
CommsFPGA_top_0/ID_RES_DECODE_PROC_un4_id_res:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_1:B,4463
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_1:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_1:IPB,4463
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_1:IPC,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr:A,192689
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr:B,192606
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr:C,191271
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr:D,191179
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr:Y,191179
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[5]:CLK,9116
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[5]:D,11599
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[5]:EN,11447
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[5]:Q,9116
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[7]:D,11595
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[7]:EN,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:CLK,12614
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:D,11641
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:Q,12614
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_28:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_28:C,12656
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_28:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_28:IPC,12656
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_PostAmble_cntr_9_i[1]:A,193951
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_PostAmble_cntr_9_i[1]:B,193911
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_PostAmble_cntr_9_i[1]:C,193799
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_PostAmble_cntr_9_i[1]:D,193689
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_PostAmble_cntr_9_i[1]:Y,193689
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_14:EN,
ID_RES_0/U0_3/U0/U_IOINFF:A,
ID_RES_0/U0_3/U0/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[12]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[12]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[12]:CLK,9415
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[12]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[12]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[12]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[12]:Q,9415
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[12]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[12]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_1_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_1_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_1_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[7]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[7]:CLK,191592
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[7]:D,193432
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[7]:EN,194189
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[7]:Q,191592
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[7]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[11]:A,3677
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[11]:B,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[11]:C,3535
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[11]:Y,3535
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un29_apb3_addr_0_a2:A,9350
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un29_apb3_addr_0_a2:B,9360
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un29_apb3_addr_0_a2:C,10165
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un29_apb3_addr_0_a2:D,9973
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un29_apb3_addr_0_a2:Y,9350
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_clk1x_enable_6_0_0:A,2586
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_clk1x_enable_6_0_0:B,2326
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_clk1x_enable_6_0_0:C,3590
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_clk1x_enable_6_0_0:D,3330
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_clk1x_enable_6_0_0:Y,2326
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[3]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[3]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[3]:CLK,192606
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[3]:D,194076
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[3]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[3]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[3]:Q,192606
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[3]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[3]:SLn,
m2s010_som_sb_0/OTH_SPI_1_SS0/U0_0/U0/U_IOOUTFF:A,
m2s010_som_sb_0/OTH_SPI_1_SS0/U0_0/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[5]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[5]:CLK,191511
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[5]:D,191375
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[5]:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[5]:Q,191511
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[5]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:CLK,68
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:D,78
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:Q,68
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPC,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_2_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_2_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_2_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_25:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_25:IPCLKn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[0]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[0]:CLK,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[0]:D,3421
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[0]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[0]:Q,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[8]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[8]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[8]:CLK,-1262
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[8]:D,1131
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[8]:EN,1120
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[8]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[8]:Q,-1262
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[8]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:B,3469
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:CC,2505
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:S,2505
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_34:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_34:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:CC[0],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:CC[10],192860
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:CC[11],192804
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:CC[1],194469
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:CC[2],194394
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:CC[3],194076
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:CC[4],193998
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:CC[5],193938
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:CC[6],194036
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:CC[7],193346
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:CC[8],193281
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:CC[9],192956
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:CI,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:CO,192798
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:P[0],193811
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:P[10],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:P[11],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:P[1],193759
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:P[2],193974
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:P[3],193945
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:P[4],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:P[5],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:P[6],192798
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:P[7],194017
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:P[8],192954
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:P[9],192922
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:UB[0],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:UB[10],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:UB[11],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:UB[1],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:UB[2],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:UB[3],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:UB[4],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:UB[5],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:UB[6],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:UB[7],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:UB[8],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0:UB[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_TMATCH_0_IN_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_TMATCH_0_IN_PAD/U_IOINFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO_1[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO_1[5]:B,10520
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO_1[5]:C,10417
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO_1[5]:D,9244
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO_1[5]:Y,9244
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_0:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_0:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_0:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_0:IPC,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_15:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_15:B,193613
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_15:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_15:CC,192904
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_15:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_15:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_15:S,192904
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_15:UB,
GPIO_21_M2F_obuf/U0/U_IOOUTFF:A,
GPIO_21_M2F_obuf/U0/U_IOOUTFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:A,192960
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:B,192910
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:C,192814
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:D,192689
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:Y,192689
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[7]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[7]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[7]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[7]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[7]:Y,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[6]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[6]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[6]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[6]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[6]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[6]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[6]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[6]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_Enable:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_Enable:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_Enable:CLK,247
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_Enable:D,194967
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_Enable:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_Enable:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_Enable:Q,247
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_Enable:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_Enable:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_2:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_2:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_2:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_2:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1_0_a2_RNO[7]:A,6914
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1_0_a2_RNO[7]:B,6824
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1_0_a2_RNO[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1_0_a2_RNO[7]:Y,6824
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_19:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_19:C,4661
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_19:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_19:IPC,4661
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_21:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m36:A,193601
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m36:B,194899
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m36:Y,193601
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1:ALn,-122
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1:CLK,323
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1:D,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1:Q,323
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[0]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[0]:CLK,7164
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[0]:D,7845
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[0]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[0]:Q,7164
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[0]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[0]:SLn,
CommsFPGA_top_0/ClkDivider_RNO[1]:A,194959
CommsFPGA_top_0/ClkDivider_RNO[1]:B,194911
CommsFPGA_top_0/ClkDivider_RNO[1]:Y,194911
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[7]:A,192843
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[7]:B,192755
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[7]:C,189006
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[7]:D,188837
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[7]:Y,188837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_10:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_10:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1:An,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1:ENn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1:YL,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[7]:A,2358
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[7]:B,2282
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[7]:C,1460
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[7]:D,1008
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[7]:Y,1008
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:A,192870
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:B,192820
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:C,192724
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:D,192606
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:Y,192606
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_ADDR[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_ADDR[10],12654
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_ADDR[11],12656
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_ADDR[12],12681
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_ADDR[13],12676
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_ADDR[1],12197
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_ADDR[2],12243
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_ADDR[3],12189
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_ADDR[4],12257
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_ADDR[5],12493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_ADDR[6],12468
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_ADDR[7],12707
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_ADDR[8],12738
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_ADDR[9],12718
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_BLK[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_BLK[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_BLK[2],11551
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_CLK,7895
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_DIN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_DIN[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_DIN[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_DIN[12],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_DIN[13],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_DIN[14],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_DIN[15],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_DIN[16],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_DIN[17],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_DIN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_DIN[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_DIN[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_DIN[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_DIN[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_DIN[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_DIN[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_DIN[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_DIN[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_DOUT[0],7895
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_DOUT_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_DOUT_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_DOUT_EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_DOUT_LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_DOUT_SRST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_WEN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_WEN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_WIDTH[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_WIDTH[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_WIDTH[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:A_WMODE,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_ADDR[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_ADDR[10],4571
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_ADDR[11],4583
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_ADDR[12],4629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_ADDR[13],4687
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_ADDR[1],4116
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_ADDR[2],4209
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_ADDR[3],4173
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_ADDR[4],4178
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_ADDR[5],4467
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_ADDR[6],4447
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_ADDR[7],4637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_ADDR[8],4661
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_ADDR[9],4656
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_BLK[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_BLK[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_BLK[2],2278
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_DIN[0],4463
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_DIN[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_DIN[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_DIN[12],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_DIN[13],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_DIN[14],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_DIN[15],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_DIN[16],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_DIN[17],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_DIN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_DIN[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_DIN[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_DIN[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_DIN[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_DIN[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_DIN[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_DIN[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_DIN[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_DOUT_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_DOUT_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_DOUT_EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_DOUT_LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_DOUT_SRST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_WEN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_WEN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_WIDTH[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_WIDTH[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_WIDTH[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/INST_RAM1K18_IP:B_WMODE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_25_BI_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_25_BI_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_25_BI_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_25_BI_PAD/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_24:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_24:IPCLKn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[2]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[2]:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[2]:D,194903
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[2]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[2]:Q,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[2]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_8:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_8:IPENn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[3]:CLK,-1719
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[3]:D,1092
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[3]:EN,1120
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[3]:Q,-1719
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[3]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPB,
m2s010_som_sb_0/BIBUF_0/U0/U_IOINFF:A,
m2s010_som_sb_0/BIBUF_0/U0/U_IOINFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3[7]:A,3731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3[7]:B,3559
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3[7]:Y,3559
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[15]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[15]:ALn,1278
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[15]:CLK,1281
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[15]:D,734
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[15]:EN,3322
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[15]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[15]:Q,1281
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[15]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[15]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_26:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_25:B,11366
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_25:C,12718
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_25:IPB,11366
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_25:IPC,12718
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_35:A,193689
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_35:B,194907
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_35:C,194413
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_35:Y,193689
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[11]:A,3669
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[11]:B,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[11]:Y,3613
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_199_i_i_o2:A,2459
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_199_i_i_o2:B,2430
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_199_i_i_o2:Y,2430
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:CLK,193868
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:D,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:Q,193868
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg_en_RNI2NKJ1:A,11607
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg_en_RNI2NKJ1:B,11514
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg_en_RNI2NKJ1:C,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg_en_RNI2NKJ1:D,11335
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg_en_RNI2NKJ1:Y,10249
m2s010_som_sb_0/OTH_SPI_1_SS0/U0_0/U0/U_IOENFF:A,
m2s010_som_sb_0/OTH_SPI_1_SS0/U0_0/U0/U_IOENFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI3DOS1[9]:A,3503
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI3DOS1[9]:B,2282
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI3DOS1[9]:C,2203
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI3DOS1[9]:D,668
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI3DOS1[9]:Y,668
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:B,2654
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:CC,2739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:P,2654
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:S,2739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en_RNIG0JS:A,2133
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en_RNIG0JS:B,3421
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en_RNIG0JS:Y,2133
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[2]:CLK,-1869
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[2]:D,1092
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[2]:EN,1120
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[2]:Q,-1869
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_23:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_29:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_29:IPENn,
CommsFPGA_top_0/ClkDivider[0]:ADn,
CommsFPGA_top_0/ClkDivider[0]:ALn,-2602
CommsFPGA_top_0/ClkDivider[0]:CLK,194817
CommsFPGA_top_0/ClkDivider[0]:D,194959
CommsFPGA_top_0/ClkDivider[0]:EN,
CommsFPGA_top_0/ClkDivider[0]:LAT,
CommsFPGA_top_0/ClkDivider[0]:Q,194817
CommsFPGA_top_0/ClkDivider[0]:SD,
CommsFPGA_top_0/ClkDivider[0]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[1]:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[1]:B,16452
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[1]:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[1]:CC,17119
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[1]:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[1]:P,16452
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[1]:S,17119
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[1]:UB,
CommsFPGA_top_0/un4_long_reset_cntr_cry_2:A,
CommsFPGA_top_0/un4_long_reset_cntr_cry_2:B,193633
CommsFPGA_top_0/un4_long_reset_cntr_cry_2:C,
CommsFPGA_top_0/un4_long_reset_cntr_cry_2:CC,193253
CommsFPGA_top_0/un4_long_reset_cntr_cry_2:D,
CommsFPGA_top_0/un4_long_reset_cntr_cry_2:P,194142
CommsFPGA_top_0/un4_long_reset_cntr_cry_2:S,193253
CommsFPGA_top_0/un4_long_reset_cntr_cry_2:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_ADDR[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_ADDR[10],12654
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_ADDR[11],12656
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_ADDR[12],12681
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_ADDR[13],12676
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_ADDR[1],12197
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_ADDR[2],12243
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_ADDR[3],12189
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_ADDR[4],12257
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_ADDR[5],12493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_ADDR[6],12468
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_ADDR[7],12707
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_ADDR[8],12738
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_ADDR[9],12718
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_BLK[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_BLK[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_BLK[2],11551
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_CLK,10177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_DIN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_DIN[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_DIN[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_DIN[12],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_DIN[13],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_DIN[14],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_DIN[15],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_DIN[16],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_DIN[17],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_DIN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_DIN[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_DIN[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_DIN[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_DIN[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_DIN[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_DIN[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_DIN[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_DIN[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_DOUT[0],10177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_DOUT[1],10193
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_DOUT_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_DOUT_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_DOUT_EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_DOUT_LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_DOUT_SRST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_WEN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_WEN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_WIDTH[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_WIDTH[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_WIDTH[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:A_WMODE,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_ADDR[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_ADDR[10],4571
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_ADDR[11],4583
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_ADDR[12],4629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_ADDR[13],4687
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_ADDR[1],4116
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_ADDR[2],4209
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_ADDR[3],4173
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_ADDR[4],4178
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_ADDR[5],4467
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_ADDR[6],4447
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_ADDR[7],4637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_ADDR[8],4661
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_ADDR[9],4656
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_BLK[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_BLK[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_BLK[2],2278
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_DIN[0],4463
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_DIN[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_DIN[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_DIN[12],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_DIN[13],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_DIN[14],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_DIN[15],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_DIN[16],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_DIN[17],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_DIN[1],4481
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_DIN[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_DIN[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_DIN[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_DIN[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_DIN[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_DIN[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_DIN[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_DIN[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_DOUT_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_DOUT_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_DOUT_EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_DOUT_LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_DOUT_SRST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_WEN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_WEN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_WIDTH[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_WIDTH[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_WIDTH[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/INST_RAM1K18_IP:B_WMODE,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[0]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[0]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[0]:CLK,192724
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[0]:D,193938
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[0]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[0]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[0]:Q,192724
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[0]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:A,9280
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:B,11645
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:Y,9280
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_16_BI_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_16_BI_PAD/U_IOINFF:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI7QPM[15]:A,191413
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI7QPM[15]:B,191476
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI7QPM[15]:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI7QPM[15]:Y,191413
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux[7]_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_11:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_11:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[4]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[4]:CLK,190313
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[4]:D,193990
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[4]:EN,194314
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[4]:Q,190313
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[4]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_6:A,43017
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_6:B,-1610
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_6:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_6:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_6:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_6:P,-1518
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_6:UB,-1610
m2s010_som_sb_0/GPIO_6/U0_0/U0/U_IOPAD:D,
m2s010_som_sb_0/GPIO_6/U0_0/U0/U_IOPAD:E,
m2s010_som_sb_0/GPIO_6/U0_0/U0/U_IOPAD:PAD,
m2s010_som_sb_0/GPIO_6/U0_0/U0/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[10]:A,2539
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[10]:B,1131
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[10]:C,3583
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[10]:D,3442
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[10]:Y,1131
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_RNO[4]:A,2501
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_RNO[4]:B,3633
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_RNO[4]:C,3498
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_RNO[4]:Y,2501
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_0:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_0:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_0:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_0:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:CLK,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:D,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:Q,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out:ALn,193591
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out:CLK,-1305
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out:D,192425
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out:Q,-1305
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[2]:D,11675
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[2]:EN,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_2:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_2:C,12197
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_2:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_2:IPC,12197
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[1]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[1]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[1]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[1]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[1]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[1]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[1]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[1]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line:CLK,1300
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line:D,2438
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line:Q,1300
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_24:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_24:C,12718
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_24:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_24:IPC,12718
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_5:A,8047
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_5:B,8013
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_5:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_5:CC,7128
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_5:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_5:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_5:S,7128
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_5:UB,8437
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[1]:ALn,-122
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[1]:CLK,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[1]:D,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[1]:EN,3195
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[1]:Q,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[1]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[3]:A,192561
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[3]:B,193789
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[3]:C,190059
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[3]:D,191155
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_3[3]:Y,190059
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[5]:A,3219
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[5]:B,2958
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[5]:CC,2667
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[5]:P,3075
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[5]:S,2667
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[5]:UB,2958
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:A,8215
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPA,8215
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:A,192726
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:B,192676
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:C,191271
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:D,191179
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:Y,191179
m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:An,
m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:ENn,
m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:YL,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_re_i_0:A,9122
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_re_i_0:B,9032
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_re_i_0:Y,9032
m2s010_som_sb_0/SPI_1_DI_MX/U0:A,
m2s010_som_sb_0/SPI_1_DI_MX/U0:B,
m2s010_som_sb_0/SPI_1_DI_MX/U0:C,
m2s010_som_sb_0/SPI_1_DI_MX/U0:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_0_sqmuxa_rs:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_0_sqmuxa_rs:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_0_sqmuxa_rs:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_0_sqmuxa_rs:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_0_sqmuxa_rs:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_0_sqmuxa_rs:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_0_sqmuxa_rs:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_0_sqmuxa_rs:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_0_sqmuxa_rs:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_12:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_12:B,2305
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_12:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_12:CC,1450
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_12:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_12:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_12:S,1450
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_12:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux[7]_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13[3]:A,2539
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13[3]:B,1092
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13[3]:C,3583
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13[3]:D,3450
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13[3]:Y,1092
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_7[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_7[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_7[3]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_3:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_3:C,4116
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_3:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_3:IPC,4116
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1:ADn,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1:ALn,11631
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1:CLK,12763
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1:D,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1:EN,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1:LAT,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1:Q,12763
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1:SD,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[3]:CLK,2586
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[3]:D,3503
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[3]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[3]:Q,2586
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_wmux_0[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_wmux_0[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_wmux_0[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_wmux_0[6]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_wmux_0[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_wmux_0[6]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_wmux_0[6]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_wmux_0[6]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_45:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_45:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_45:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_45:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_45:D,1420
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_45:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_45:UB,1420
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:CLK,-1101
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:D,2101
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:Q,-1101
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_14:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_7:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_7:C,4173
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_7:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_7:IPC,4173
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:CLK,-1434
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:D,3218
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:EN,3250
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:Q,-1434
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_14_BI_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_14_BI_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_14_BI_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_14_BI_PAD/U_IOPAD:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_i[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_i[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_i[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_i[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_i[7]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[0]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[0]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[0]:CLK,192689
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[0]:D,191321
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[0]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[0]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[0]:Q,192689
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[0]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[0]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m4_e:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m4_e:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m4_e:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m4_e:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m4_e:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[12]:A,9468
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[12]:B,9415
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[12]:Y,9415
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_19:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un40_sm_advance_i_2:A,247
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un40_sm_advance_i_2:B,41345
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un40_sm_advance_i_2:C,41295
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un40_sm_advance_i_2:D,40098
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un40_sm_advance_i_2:Y,247
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[0]:D,11679
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[0]:EN,9182
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[0]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_15_BI_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_15_BI_PAD/U_IOINFF:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un3_debounce_in_rs:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un3_debounce_in_rs:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un3_debounce_in_rs:CLK,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un3_debounce_in_rs:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un3_debounce_in_rs:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un3_debounce_in_rs:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un3_debounce_in_rs:Q,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un3_debounce_in_rs:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un3_debounce_in_rs:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:A,233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:B,-957
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:C,2589
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:CC,734
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:D,1176
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:P,-957
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:S,-152
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:UB,1176
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[0]:CLK,2132
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[0]:D,2490
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[0]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[0]:Q,2132
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:B,11493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:CC,10664
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:S,10664
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_6:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_6:C,12189
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_6:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_6:IPC,12189
CommsFPGA_top_0/N_480_rs_1:ADn,
CommsFPGA_top_0/N_480_rs_1:ALn,
CommsFPGA_top_0/N_480_rs_1:CLK,
CommsFPGA_top_0/N_480_rs_1:D,
CommsFPGA_top_0/N_480_rs_1:EN,
CommsFPGA_top_0/N_480_rs_1:LAT,
CommsFPGA_top_0/N_480_rs_1:Q,
CommsFPGA_top_0/N_480_rs_1:SD,
CommsFPGA_top_0/N_480_rs_1:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[3]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[3]:CLK,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[3]:D,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[3]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[3]:Q,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[3]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_0:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_0:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_0:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_0:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_15:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_15:C,4447
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_15:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_15:IPC,4447
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[3]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[3]:CLK,190521
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[3]:D,192396
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[3]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[3]:Q,190521
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[3]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[4]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[4]:CLK,192744
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[4]:D,191692
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[4]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[4]:Q,192744
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_8:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_8:B,190253
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_8:C,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_8:CC,189413
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_8:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_8:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_8:S,189413
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_8:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_29:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_29:IPENn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:CC[0],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:CC[10],16523
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:CC[11],16452
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:CC[1],17119
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:CC[2],17044
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:CC[3],16726
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:CC[4],16648
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:CC[5],16588
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:CC[6],16686
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:CC[7],16579
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:CC[8],16508
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:CC[9],16622
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:CI,
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:CO,16477
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:P[0],16503
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:P[10],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:P[11],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:P[1],16452
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:P[2],16666
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:P[3],16637
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:P[4],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:P[5],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:P[6],16615
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:P[7],16734
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:P[8],16818
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:P[9],16801
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:UB[0],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:UB[10],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:UB[11],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:UB[1],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:UB[2],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:UB[3],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:UB[4],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:UB[5],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:UB[6],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:UB[7],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:UB[8],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[9]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[9]:B,193394
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[9]:C,194678
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[9]:CC,192641
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[9]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[9]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[9]:S,192641
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[9]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_9:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_9:C,4178
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_9:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_9:IPC,4178
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_18:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_18:C,12738
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_18:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_18:IPC,12738
ID_RES_0/U0_2/U0/U_IOINFF:A,
ID_RES_0/U0_2/U0/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_18:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_0:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_0:IPCLKn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[8]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[8]:CLK,194774
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[8]:D,193858
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[8]:EN,194314
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[8]:Q,194774
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[8]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[8]:SLn,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[4]:ALn,191278
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[4]:CLK,193789
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[4]:D,191064
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[4]:EN,194390
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[4]:Q,193789
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_1_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_1_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_1_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_1_PAD/U_IOPAD:Y,
m2s010_som_sb_0/CORECONFIGP_0/paddr_29:A,
m2s010_som_sb_0/CORECONFIGP_0/paddr_29:B,
m2s010_som_sb_0/CORECONFIGP_0/paddr_29:C,
m2s010_som_sb_0/CORECONFIGP_0/paddr_29:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:A,193868
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:B,193798
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:C,191305
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:Y,191305
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0_1[3]:A,42392
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0_1[3]:B,2181
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0_1[3]:C,1354
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0_1[3]:D,711
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0_1[3]:Y,711
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[3]:A,3677
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[3]:B,998
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[3]:C,3567
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[3]:D,3325
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[3]:Y,998
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[5]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[5]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[5]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[5]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[5]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[1]:A,194967
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[1]:B,194864
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[1]:C,190005
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[1]:D,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[1]:Y,190005
CommsFPGA_top_0/BIT_CLK:ADn,
CommsFPGA_top_0/BIT_CLK:ALn,-4760
CommsFPGA_top_0/BIT_CLK:CLK,41786
CommsFPGA_top_0/BIT_CLK:D,44181
CommsFPGA_top_0/BIT_CLK:EN,
CommsFPGA_top_0/BIT_CLK:LAT,
CommsFPGA_top_0/BIT_CLK:Q,41786
CommsFPGA_top_0/BIT_CLK:SD,
CommsFPGA_top_0/BIT_CLK:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[1]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[1]:CLK,190689
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[1]:D,193394
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[1]:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[1]:Q,190689
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[1]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[10]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[10]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[10]:CLK,192870
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[10]:D,192860
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[10]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[10]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[10]:Q,192870
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[10]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[10]:SLn,
MMUART_0_TXD_M2F_obuf/U0/U_IOPAD:D,
MMUART_0_TXD_M2F_obuf/U0/U_IOPAD:E,
MMUART_0_TXD_M2F_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_17:B,11430
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_17:C,12699
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_17:IPB,11430
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_17:IPC,12699
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_17:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_17:C,4637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_17:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_17:IPC,4637
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:IPA,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_3:EN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_17_BI_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_17_BI_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_17_BI_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_17_BI_PAD/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_22:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_22:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_22:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_22:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC_un5_apb3_rst_0_a2_0_a2:A,8397
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC_un5_apb3_rst_0_a2_0_a2:B,10506
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC_un5_apb3_rst_0_a2_0_a2:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC_un5_apb3_rst_0_a2_0_a2:Y,8397
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:D,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1_RNIKPES:A,3572
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1_RNIKPES:B,3475
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1_RNIKPES:C,3323
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1_RNIKPES:Y,3323
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO_0[4]:A,2388
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO_0[4]:B,2242
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO_0[4]:C,2181
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO_0[4]:D,996
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO_0[4]:Y,996
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_23:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[10]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[10]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[10]:CLK,1527
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[10]:D,4724
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[10]:EN,2133
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[10]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[10]:Q,1527
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[10]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[10]:SLn,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:IPB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:IPC,
m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOINFF:A,
m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:A,1279
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:B,-531
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:CC,360
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:S,360
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:UB,-531
m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0:An,
m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0:ENn,
m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0:YWn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[14]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[14]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[14]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[14]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[14]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[14]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[14]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[14]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[14]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en:CLK,3369
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en:D,-734
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en:EN,1192
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en:Q,3369
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_4[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_4[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_4[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_4[3]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:CLK,1116
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:D,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:Q,1116
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[0]:A,192657
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[0]:B,192667
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[0]:C,190031
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[0]:D,192405
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[0]:Y,190031
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[2]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[2]:CLK,2495
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[2]:D,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[2]:EN,4588
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[2]:Q,2495
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_0_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_0_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_0_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_0_PAD/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIMKC1F[9]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIMKC1F[9]:B,3477
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIMKC1F[9]:C,775
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIMKC1F[9]:CC,-87
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIMKC1F[9]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIMKC1F[9]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIMKC1F[9]:S,-87
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIMKC1F[9]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:CLK,7861
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:D,10305
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:Q,7861
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:IPA,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[11]:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[11]:B,17424
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[11]:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[11]:CC,16452
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[11]:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[11]:P,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[11]:S,16452
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[11]:UB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[2]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[2]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[2]:CLK,192726
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[2]:D,194394
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[2]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[2]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[2]:Q,192726
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[2]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:IPA,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_11:EN,11551
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_11:IPENn,11551
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[5]:A,11708
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[5]:B,11664
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[5]:C,10523
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[5]:D,11501
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[5]:Y,10523
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:IPA,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI70CL6[3]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI70CL6[3]:B,3477
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI70CL6[3]:C,758
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI70CL6[3]:CC,1268
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI70CL6[3]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI70CL6[3]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI70CL6[3]:S,758
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI70CL6[3]:UB,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2:ADn,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2:ALn,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2:CLK,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2:D,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2:EN,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2:LAT,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2:Q,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2:SD,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:B,11493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:CC,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:S,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:CLK,3410
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:D,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:Q,3410
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_18:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:A,-493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:B,-1422
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:CC,-253
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:P,-528
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:S,-253
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:UB,-1422
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_4:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[9]:A,3723
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[9]:B,3617
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[9]:C,3450
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[9]:D,3377
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[9]:Y,3377
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[9]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[9]:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[9]:D,194903
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[9]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[9]:Q,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[9]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[6]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[6]:B,194021
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[6]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[6]:CC,194036
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[6]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[6]:P,194021
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[6]:S,194036
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[6]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[9]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[9]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[9]:Y,11637
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un10_tx_byte_cntr_0_a5:A,190688
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un10_tx_byte_cntr_0_a5:B,191772
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un10_tx_byte_cntr_0_a5:C,191565
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un10_tx_byte_cntr_0_a5:Y,190688
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_2:A,190504
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_2:B,190364
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_2:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_2:CC,192067
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_2:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_2:P,190423
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_2:S,192067
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_2:UB,190364
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_un1_we_p:A,11755
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_un1_we_p:B,11657
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_un1_we_p:Y,11657
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[1]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[1]:CLK,190219
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[1]:D,194461
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[1]:EN,194314
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[1]:Q,190219
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[1]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[3]:CLK,3477
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[3]:D,758
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[3]:EN,668
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[3]:Q,3477
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[3]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[7]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[7]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[7]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/paddr[7]:D,
m2s010_som_sb_0/CORECONFIGP_0/paddr[7]:EN,
m2s010_som_sb_0/CORECONFIGP_0/paddr[7]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/paddr[7]:Q,
m2s010_som_sb_0/CORECONFIGP_0/paddr[7]:SD,
m2s010_som_sb_0/CORECONFIGP_0/paddr[7]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_3:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_3:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_3:C,41185
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_3:D,41071
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_3:Y,41071
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_PreAmble_cntr_1_i_0_a5_0[1]:A,193265
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_PreAmble_cntr_1_i_0_a5_0[1]:B,193613
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_PreAmble_cntr_1_i_0_a5_0[1]:Y,193265
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m53_i_0_a2_0:A,191497
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m53_i_0_a2_0:B,191453
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m53_i_0_a2_0:C,191403
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m53_i_0_a2_0:Y,191403
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_0:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_0:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_0:C,41459
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_0:D,41345
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_0:Y,41345
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ADn,
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn,
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK,12632
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:D,12763
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:EN,
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:LAT,
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:Q,12632
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:SD,
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_13:B,11436
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_13:C,12529
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_13:IPB,11436
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_13:IPC,12529
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[4]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[4]:CLK,189543
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[4]:D,191242
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[4]:EN,191201
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[4]:Q,189543
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[4]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_6:A,42624
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_6:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_6:C,41227
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_6:D,41389
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_6:Y,41227
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en_RNIV7T01:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en_RNIV7T01:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en_RNIV7T01:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en_RNIV7T01:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[10]:A,11693
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[10]:B,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[10]:Y,11637
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[12]:A,10382
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[12]:B,10326
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[12]:C,9474
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[12]:D,9032
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[12]:Y,9032
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_5:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_5:B,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_5:C,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_5:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_5:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_5:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_5:S,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_5:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_28:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_28:C,12656
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_28:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_28:IPC,12656
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_17_BI_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_17_BI_PAD/U_IOINFF:Y,
MAC_MII_RXD_ibuf[3]/U0/U_IOPAD:PAD,
MAC_MII_RXD_ibuf[3]/U0/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[6]:A,3677
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[6]:B,3621
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[6]:C,3496
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[6]:D,3371
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[6]:Y,3371
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPB,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[7]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[7]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[7]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[7]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[7]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[8]:A,191562
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[8]:B,191172
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[8]:C,194880
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[8]:D,194616
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[8]:Y,191172
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_10:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_10:B,194774
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_10:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_10:CC,192860
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_10:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_10:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_10:S,192860
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_10:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[6]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[6]:B,192794
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[6]:C,194110
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[6]:CC,192733
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[6]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[6]:P,192794
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[6]:S,192733
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[6]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_PostAmble_cntr_9_i_a5[0]:A,193801
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_PostAmble_cntr_9_i_a5[0]:B,193769
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_PostAmble_cntr_9_i_a5[0]:Y,193769
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_15:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[11]:A,11701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[11]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[11]:C,11559
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[11]:Y,11559
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:A,1181
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:B,3621
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:Y,1181
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[3]:D,11659
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[3]:EN,9182
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[3]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[2]:ALn,-122
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[2]:CLK,3731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[2]:D,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[2]:EN,3195
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[2]:Q,3731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[2]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[2]:B,194071
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[2]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[2]:CC,194394
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[2]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[2]:P,194071
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[2]:S,194394
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[2]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[0]:ALn,-122
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[0]:CLK,3590
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[0]:D,3317
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[0]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[0]:Q,3590
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[0]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un3_debounce_in:A,193591
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un3_debounce_in:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un3_debounce_in:Y,193591
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[5]:D,11599
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[5]:EN,9182
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[5]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_11_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_11_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_11_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC_un10_read_reg_en_0_a2:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC_un10_read_reg_en_0_a2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC_un10_read_reg_en_0_a2:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC_un10_read_reg_en_0_a2:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC_un10_read_reg_en_0_a2:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPB,
CommsFPGA_top_0/RX_FIFO_OVERFLOW_set:ADn,
CommsFPGA_top_0/RX_FIFO_OVERFLOW_set:ALn,-1228
CommsFPGA_top_0/RX_FIFO_OVERFLOW_set:CLK,6477
CommsFPGA_top_0/RX_FIFO_OVERFLOW_set:D,
CommsFPGA_top_0/RX_FIFO_OVERFLOW_set:EN,8877
CommsFPGA_top_0/RX_FIFO_OVERFLOW_set:LAT,
CommsFPGA_top_0/RX_FIFO_OVERFLOW_set:Q,6477
CommsFPGA_top_0/RX_FIFO_OVERFLOW_set:SD,
CommsFPGA_top_0/RX_FIFO_OVERFLOW_set:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg_en_RNIUB1P2:A,11597
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg_en_RNIUB1P2:B,11549
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg_en_RNIUB1P2:C,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg_en_RNIUB1P2:D,9090
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg_en_RNIUB1P2:Y,9090
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1_0_a2[5]:A,8058
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1_0_a2[5]:B,9116
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1_0_a2[5]:Y,8058
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_32:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_32:IPENn,
DEBOUNCE_OUT_1_obuf/U0/U_IOENFF:A,
DEBOUNCE_OUT_1_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[11]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[11]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[11]:CLK,191244
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[11]:D,192725
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[11]:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[11]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[11]:Q,191244
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[11]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_6:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_6:C,12189
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_6:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_6:IPC,12189
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:IPA,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_27:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_27:C,4571
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_27:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_27:IPC,4571
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_5:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_5:IPENn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[0]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[0]:CLK,192667
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[0]:D,193443
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[0]:EN,194189
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[0]:Q,192667
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[0]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[5]:A,192438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[5]:B,191155
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[5]:C,192424
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[5]:D,192189
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_2[5]:Y,191155
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s[11]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s[11]:B,194759
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s[11]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s[11]:CC,193787
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s[11]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s[11]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s[11]:S,193787
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s[11]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_30:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_30:C,12681
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_30:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_30:IPC,12681
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[3]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[3]:CLK,2551
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[3]:D,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[3]:EN,4588
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[3]:Q,2551
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:CLK,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:D,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:Q,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:CLK,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:D,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:Q,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_3:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[1]:ALn,2293
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[1]:CLK,3425
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[1]:D,2430
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[1]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[1]:Q,3425
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[6]:A,191459
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[6]:B,191464
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[6]:C,188837
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[6]:D,191207
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[6]:Y,188837
m2s010_som_sb_0/CORECONFIGP_0/pwdata[3]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[3]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[3]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[3]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[3]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[3]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[3]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[3]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg_en_RNILKOE1:A,11597
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg_en_RNILKOE1:B,11549
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg_en_RNILKOE1:C,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg_en_RNILKOE1:Y,10249
CommsFPGA_top_0/TX_FIFO_OVERFLOW_set:ADn,
CommsFPGA_top_0/TX_FIFO_OVERFLOW_set:ALn,12614
CommsFPGA_top_0/TX_FIFO_OVERFLOW_set:CLK,8066
CommsFPGA_top_0/TX_FIFO_OVERFLOW_set:D,
CommsFPGA_top_0/TX_FIFO_OVERFLOW_set:EN,8877
CommsFPGA_top_0/TX_FIFO_OVERFLOW_set:LAT,
CommsFPGA_top_0/TX_FIFO_OVERFLOW_set:Q,8066
CommsFPGA_top_0/TX_FIFO_OVERFLOW_set:SD,
CommsFPGA_top_0/TX_FIFO_OVERFLOW_set:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[9]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[9]:ALn,191278
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[9]:CLK,192424
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[9]:D,190216
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[9]:EN,194390
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[9]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[9]:Q,192424
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[9]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[9]:SLn,
MAC_MII_TXD_obuf[2]/U0/U_IOOUTFF:A,
MAC_MII_TXD_obuf[2]/U0/U_IOOUTFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_8_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_8_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_8_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_1:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_1:B,193759
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_1:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_1:CC,194469
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_1:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_1:P,193759
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_1:S,194469
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_1:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_32:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_32:IPENn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[5]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[5]:B,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[5]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[5]:CC,10672
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[5]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[5]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[5]:S,10672
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[5]:UB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:A,192726
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:B,192676
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:C,191413
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:D,191321
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:Y,191321
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:CLK,-1422
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:D,1054
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:Q,-1422
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[2]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[2]:CLK,193686
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[2]:D,193762
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[2]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[2]:Q,193686
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m5_5:A,1405
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m5_5:B,1308
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m5_5:C,1256
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m5_5:D,1113
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m5_5:Y,1113
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_6_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_6_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_6_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_6_PAD/U_IOPAD:Y,
m2s010_som_sb_0/CORERESETP_0/sm0_state[6]:ADn,
m2s010_som_sb_0/CORERESETP_0/sm0_state[6]:ALn,10349
m2s010_som_sb_0/CORERESETP_0/sm0_state[6]:CLK,12763
m2s010_som_sb_0/CORERESETP_0/sm0_state[6]:D,
m2s010_som_sb_0/CORERESETP_0/sm0_state[6]:EN,
m2s010_som_sb_0/CORERESETP_0/sm0_state[6]:LAT,
m2s010_som_sb_0/CORERESETP_0/sm0_state[6]:Q,12763
m2s010_som_sb_0/CORERESETP_0/sm0_state[6]:SD,
m2s010_som_sb_0/CORERESETP_0/sm0_state[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:CLK,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:D,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:Q,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WRITE_PROC_un5_packet_avail_0_a2:A,3738
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WRITE_PROC_un5_packet_avail_0_a2:B,3633
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WRITE_PROC_un5_packet_avail_0_a2:C,3575
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WRITE_PROC_un5_packet_avail_0_a2:Y,3575
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_3[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_3[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_3[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_3[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_3[2]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_i_x2[8]:A,194967
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_i_x2[8]:B,194918
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_i_x2[8]:C,190074
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_i_x2[8]:D,191023
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_i_x2[8]:Y,190074
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_8_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_8_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_8_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_8_PAD/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI14NKD[8]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI14NKD[8]:B,2946
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI14NKD[8]:C,283
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI14NKD[8]:CC,12
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI14NKD[8]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI14NKD[8]:P,283
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI14NKD[8]:S,12
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI14NKD[8]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_34:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_34:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_2:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_2:C,12197
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_2:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_2:IPC,12197
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_8:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_8:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_8:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_8:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_8:IPB,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_8:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_3:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_3:C,4116
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_3:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_3:IPC,4116
GPIO_8_M2F_obuf/U0/U_IOPAD:D,
GPIO_8_M2F_obuf/U0/U_IOPAD:E,
GPIO_8_M2F_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_31:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_31:C,4629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_31:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_31:IPC,4629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_4:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_18:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[3]:A,194959
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[3]:B,194903
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[3]:Y,194903
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[7]:ALn,1121
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[7]:CLK,-3434
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[7]:D,2489
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[7]:EN,3413
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[7]:Q,-3434
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[7]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CC[10],-87
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CC[11],-158
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CC[1],1739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CC[2],1664
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CC[3],1346
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CC[4],1268
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CC[5],1208
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CC[6],76
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CC[7],-31
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CC[8],-102
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CC[9],12
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CO,-41
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:P[0],1140
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:P[1],-158
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:P[2],72
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:P[3],27
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:P[6],5
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:P[7],221
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:P[8],316
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:P[9],283
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:UB[0],2089
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:UB[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:UB[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:UB[1],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:UB[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:UB[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:UB[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:UB[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:UB[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:UB[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:UB[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_3:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_3:B,-1363
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_3:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_3:CC,-1480
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_3:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_3:P,-1363
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_3:S,-1480
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_3:UB,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[4]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[4]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[4]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[4]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[4]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[4]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[4]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[4]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[8]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[8]:CLK,9188
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[8]:D,10577
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[8]:EN,11385
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[8]:Q,9188
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[8]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[8]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_12:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_12:B,194083
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_12:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_12:CC,192958
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_12:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_12:P,194083
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_12:S,192958
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_12:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[1]:A,3700
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[1]:B,3617
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[1]:C,-106
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[1]:D,969
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[1]:Y,-106
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_11:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_11:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_11:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_11:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_11:IPB,
MANCH_OUT_N_obuf/U0/U_IOPAD:D,
MANCH_OUT_N_obuf/U0/U_IOPAD:E,
MANCH_OUT_N_obuf/U0/U_IOPAD:PAD,
MANCHESTER_IN_ibuf/U0/U_IOINFF:A,
MANCHESTER_IN_ibuf/U0/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[6]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[6]:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[6]:D,194903
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[6]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[6]:Q,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[6]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse_d1:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse_d1:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse_d1:CLK,191192
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse_d1:D,193248
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse_d1:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse_d1:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse_d1:Q,191192
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse_d1:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse_d1:SLn,
SPI_1_DO_CAM_obuf/U0/U_IOOUTFF:A,
SPI_1_DO_CAM_obuf/U0/U_IOOUTFF:Y,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_17:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_17:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_17:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_17:IPB,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_17:IPC,
RCVR_EN_obuf/U0/U_IOENFF:A,
RCVR_EN_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:CLK,194840
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:D,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:Q,194840
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_36:A,194959
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_36:B,194899
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_36:C,193762
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_36:D,194293
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_36:Y,193762
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:A,191582
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:B,191485
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:C,191448
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:D,191305
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:Y,191305
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[4]:ALn,-122
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[4]:CLK,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[4]:D,4685
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[4]:EN,3195
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[4]:Q,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[4]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition:ALn,3452
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition:CLK,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition:D,3636
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition:EN,4565
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition:Q,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_0:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_0:IPCLKn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[7]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[7]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[7]:CLK,1024
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[7]:D,4670
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[7]:EN,4535
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[7]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[7]:Q,1024
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[7]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[7]:SLn,
MAC_MII_COL_ibuf/U0/U_IOINFF:A,
MAC_MII_COL_ibuf/U0/U_IOINFF:Y,
CommsFPGA_top_0/ClkDivider_RNO[2]:A,194974
CommsFPGA_top_0/ClkDivider_RNO[2]:B,194911
CommsFPGA_top_0/ClkDivider_RNO[2]:C,194817
CommsFPGA_top_0/ClkDivider_RNO[2]:Y,194817
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[0]:ALn,3452
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[0]:CLK,2512
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[0]:D,3519
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[0]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[0]:Q,2512
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:CLK,10460
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:D,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:Q,10460
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_9:B,11456
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_9:C,12317
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_9:IPB,11456
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_9:IPC,12317
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[4]:A,3677
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[4]:B,3621
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[4]:C,3496
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[4]:D,3363
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[4]:Y,3363
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base:ADn,
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base:ALn,10349
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base:CLK,11658
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base:D,12763
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base:EN,
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base:LAT,
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base:Q,11658
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base:SD,
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_3_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_3_PAD/U_IOINFF:Y,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[5]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[5]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[5]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[5]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[5]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[5]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[5]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[5]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:A,9264
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:B,7019
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:CC,8296
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:S,8296
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:UB,7019
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[4]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[4]:CLK,191365
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[4]:D,192553
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[4]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[4]:Q,191365
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[4]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_27:EN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:IPA,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:CLK,11434
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:Q,11434
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273:B,193811
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273:CC,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273:P,193811
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIT3CF2[0]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIT3CF2[0]:B,2505
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIT3CF2[0]:C,-158
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIT3CF2[0]:CC,1739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIT3CF2[0]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIT3CF2[0]:P,-158
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIT3CF2[0]:S,758
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIT3CF2[0]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_12:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_12:C,12493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_12:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_12:IPC,12493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un1_apb3_addr_0:A,7895
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un1_apb3_addr_0:B,8243
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un1_apb3_addr_0:Y,7895
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[4]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[4]:CLK,3477
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[4]:D,758
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[4]:EN,668
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[4]:Q,3477
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[4]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un3_debounce_in:A,193591
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un3_debounce_in:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un3_debounce_in:Y,193591
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13[5]:A,2539
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13[5]:B,1092
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13[5]:C,3583
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13[5]:D,3450
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13[5]:Y,1092
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un41_apb3_addr_0_a2_0:A,9625
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un41_apb3_addr_0_a2_0:B,9564
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un41_apb3_addr_0_a2_0:C,9513
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un41_apb3_addr_0_a2_0:D,9350
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un41_apb3_addr_0_a2_0:Y,9350
MAC_MII_RXD_ibuf[0]/U0/U_IOPAD:PAD,
MAC_MII_RXD_ibuf[0]/U0/U_IOPAD:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_FIFO_UNDERRUN_INTR_un13_int_reg_clr_0_a2:A,9171
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_FIFO_UNDERRUN_INTR_un13_int_reg_clr_0_a2:B,9117
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_FIFO_UNDERRUN_INTR_un13_int_reg_clr_0_a2:C,10091
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_FIFO_UNDERRUN_INTR_un13_int_reg_clr_0_a2:D,9259
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_FIFO_UNDERRUN_INTR_un13_int_reg_clr_0_a2:Y,9117
m2s010_som_sb_0/CORECONFIGP_0/pwdata[15]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[15]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[15]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[15]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[15]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[15]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[15]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[15]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[15]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_wmux_0[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_wmux_0[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_wmux_0[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_wmux_0[6]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_wmux_0[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_wmux_0[6]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_wmux_0[6]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_wmux_0[6]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/hold_collision:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/hold_collision:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/hold_collision:CLK,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/hold_collision:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/hold_collision:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/hold_collision:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/hold_collision:Q,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/hold_collision:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/hold_collision:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[6]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[6]:CLK,190861
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[6]:D,192639
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[6]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[6]:Q,190861
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[6]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[6]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO[0]:A,2486
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO[0]:B,3613
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO[0]:Y,2486
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_13:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_13:C,4467
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_13:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_13:IPC,4467
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un3_debounce_in_rs:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un3_debounce_in_rs:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un3_debounce_in_rs:CLK,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un3_debounce_in_rs:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un3_debounce_in_rs:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un3_debounce_in_rs:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un3_debounce_in_rs:Q,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un3_debounce_in_rs:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un3_debounce_in_rs:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[13]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[13]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[13]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[13]:D,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[13]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[13]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[13]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[13]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[13]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_35:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_35:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[7]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[7]:CLK,2699
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[7]:D,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[7]:EN,4588
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[7]:Q,2699
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[7]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m59_i_o2:A,193722
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m59_i_o2:B,193686
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m59_i_o2:C,193636
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m59_i_o2:Y,193636
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CLK_PAD/U_ION:YIN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[10]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[10]:CLK,194774
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[10]:D,193873
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[10]:EN,194314
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[10]:Q,194774
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[10]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[10]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[5]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[5]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WRITE_PROC_un15_rst:A,2293
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WRITE_PROC_un15_rst:B,3497
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WRITE_PROC_un15_rst:Y,2293
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_re_i_9:A,10374
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_re_i_9:B,10324
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_re_i_9:C,10214
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_re_i_9:D,9032
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un4_re_i_9:Y,9032
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/NRZ_DATA_PROC_iNRZ_data_1_0_x2:A,3653
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/NRZ_DATA_PROC_iNRZ_data_1_0_x2:B,3605
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/NRZ_DATA_PROC_iNRZ_data_1_0_x2:Y,3605
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269:B,10643
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269:CC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269:P,10643
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269:UB,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PSEL_0:A,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PSEL_0:B,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PSEL_0:C,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PSEL_0:D,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PSEL_0:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT_0:A,6824
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT_0:B,8890
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT_0:C,7690
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT_0:Y,6824
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all:CLK,1173
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all:D,3621
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all:Q,1173
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:A,10543
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:B,10453
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:C,7911
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:Y,7911
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:B,3469
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:CC,2576
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:S,2576
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:UB,
CommsFPGA_top_0/SAMPLE_5MHZ_EN_PROC_byte_clk_en_1:A,195028
CommsFPGA_top_0/SAMPLE_5MHZ_EN_PROC_byte_clk_en_1:B,194923
CommsFPGA_top_0/SAMPLE_5MHZ_EN_PROC_byte_clk_en_1:C,194817
CommsFPGA_top_0/SAMPLE_5MHZ_EN_PROC_byte_clk_en_1:Y,194817
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3[1]:A,3731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3[1]:B,3559
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3[1]:Y,3559
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_33:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_33:C,4687
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_33:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_33:IPC,4687
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_8_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_8_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_19:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_19:C,4661
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_19:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_19:IPC,4661
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_1:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_1:IPCLKn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:CLK,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:Q,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[6]:CLK,8890
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[6]:D,11571
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[6]:EN,11447
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[6]:Q,8890
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[6]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_9:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_9:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_9:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_9:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_9:D,-1661
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_9:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_9:UB,-1661
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:IPA,
ID_RES_0/U0_0/U0/U_IOPAD:PAD,
ID_RES_0/U0_0/U0/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[1]:CLK,133
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[1]:D,4716
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[1]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[1]:Q,133
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_34:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_34:IPENn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[2]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[2]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[2]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/paddr[2]:D,
m2s010_som_sb_0/CORECONFIGP_0/paddr[2]:EN,
m2s010_som_sb_0/CORECONFIGP_0/paddr[2]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/paddr[2]:Q,
m2s010_som_sb_0/CORECONFIGP_0/paddr[2]:SD,
m2s010_som_sb_0/CORECONFIGP_0/paddr[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_OVERFLOW_int:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_OVERFLOW_int:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_OVERFLOW_int:CLK,6387
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_OVERFLOW_int:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_OVERFLOW_int:EN,8877
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_OVERFLOW_int:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_OVERFLOW_int:Q,6387
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_OVERFLOW_int:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_OVERFLOW_int:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_8:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_8:C,195641
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_8:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_8:IPC,195641
GPIO_22_M2F_obuf/U0/U_IOOUTFF:A,
GPIO_22_M2F_obuf/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI06T101[8]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI06T101[8]:B,191582
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI06T101[8]:C,194193
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI06T101[8]:CC,191311
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI06T101[8]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI06T101[8]:P,191582
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI06T101[8]:S,191311
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI06T101[8]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNI4O78_0:A,11384
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNI4O78_0:B,11352
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNI4O78_0:Y,11352
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:CLK,-1187
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:D,-392
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:Q,-1187
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:SLn,
m2s010_som_sb_0/CORERESETP_0/next_count_ddr_enable_0_sqmuxa_0_a3:A,10474
m2s010_som_sb_0/CORERESETP_0/next_count_ddr_enable_0_sqmuxa_0_a3:B,10376
m2s010_som_sb_0/CORERESETP_0/next_count_ddr_enable_0_sqmuxa_0_a3:Y,10376
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_3_RNIGPVK2:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_3_RNIGPVK2:B,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_3_RNIGPVK2:C,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_3_RNIGPVK2:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_3_RNIGPVK2:D,190582
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_3_RNIGPVK2:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_3_RNIGPVK2:UB,190582
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[1]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[1]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[1]:CLK,192676
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[1]:D,194469
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[1]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[1]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[1]:Q,192676
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[1]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_7:A,190955
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_7:B,190820
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_7:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_7:CC,190289
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_7:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_7:P,190874
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_7:S,190289
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_7:UB,190820
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:B,2746
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:C,392
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:CC,1983
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:D,-76
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:P,127
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:S,864
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:UB,-76
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out:ALn,193591
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out:CLK,-1342
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out:D,192277
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out:Q,-1342
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out:SLn,
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1:ADn,
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1:ALn,10349
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1:CLK,12763
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1:D,
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1:EN,
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1:LAT,
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1:Q,12763
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1:SD,
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1:SLn,
m2s010_som_sb_0/GPIO_6/U0_0/U0/U_IOENFF:A,
m2s010_som_sb_0/GPIO_6/U0_0/U0/U_IOENFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[12]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[12]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[12]:CLK,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[12]:D,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[12]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[12]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[12]:Q,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[12]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[12]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_10:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_10:IPENn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_10:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_10:IPENn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[4]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[4]:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[4]:D,194903
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[4]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[4]:Q,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[4]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[4]:D,11621
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[4]:EN,10211
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[11]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[11]:B,11493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[11]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[11]:CC,10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[11]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[11]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[11]:S,10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[11]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_10_i_m2[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_10_i_m2[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_10_i_m2[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_10_i_m2[5]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_s[6]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_s[6]:B,3484
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_s[6]:C,-143
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_s[6]:CC,-1187
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_s[6]:D,-392
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_s[6]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_s[6]:S,-1187
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_s[6]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPB,
m2s010_som_sb_0/GPIO_7/U0_0/U0/U_IOOUTFF:A,
m2s010_som_sb_0/GPIO_7/U0_0/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_14:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_14:C,195772
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_14:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_14:IPC,195772
m2s010_som_sb_0/m2s010_som_sb_MSS_0/I2C_1_SDA_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/I2C_1_SDA_PAD/U_IOINFF:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNI1DHM[1]:A,191505
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNI1DHM[1]:B,191568
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNI1DHM[1]:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNI1DHM[1]:Y,191505
m2s010_som_sb_0/CORECONFIGP_0/paddr[4]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[4]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[4]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/paddr[4]:D,
m2s010_som_sb_0/CORECONFIGP_0/paddr[4]:EN,
m2s010_som_sb_0/CORECONFIGP_0/paddr[4]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/paddr[4]:Q,
m2s010_som_sb_0/CORECONFIGP_0/paddr[4]:SD,
m2s010_som_sb_0/CORECONFIGP_0/paddr[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_1:B,4463
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_1:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_1:IPB,4463
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_1:IPC,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[1]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_0:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_0:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_0:C,41439
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_0:D,41325
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_0:Y,41325
MAC_MII_RXD_ibuf[1]/U0/U_IOPAD:PAD,
MAC_MII_RXD_ibuf[1]/U0/U_IOPAD:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[2]:A,194967
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[2]:B,194903
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[2]:C,191146
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[2]:D,191003
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[2]:Y,191003
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIPP7Q[8]:A,191557
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIPP7Q[8]:B,191620
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIPP7Q[8]:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIPP7Q[8]:Y,191557
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[2]:A,194967
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[2]:B,194864
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[2]:C,190042
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[2]:D,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[2]:Y,190042
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_11:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_11:B,194774
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_11:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_11:CC,192804
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_11:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_11:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_11:S,192804
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_11:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int:CLK,6506
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int:EN,8877
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int:Q,6506
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[6]:A,193786
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[6]:B,192369
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[6]:C,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[6]:Y,191233
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:CLK,194700
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:D,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:Q,194700
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[12]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[12]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[12]:CLK,16342
m2s010_som_sb_0/CORERESETP_0/count_ddr[12]:D,16569
m2s010_som_sb_0/CORERESETP_0/count_ddr[12]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[12]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[12]:Q,16342
m2s010_som_sb_0/CORERESETP_0/count_ddr[12]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[12]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:B,10870
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:CC,10691
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:P,10870
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:S,10691
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[4]:A,191562
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[4]:B,191242
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[4]:C,194880
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[4]:D,194616
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[4]:Y,191242
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[4]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[4]:B,3586
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[4]:C,834
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[4]:D,-722
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[4]:Y,-722
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[6]_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_2:EN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:IPA,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[1]:ALn,-4717
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[1]:CLK,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[1]:D,196014
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[1]:EN,195825
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[1]:Q,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[1]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[1]:CLK,193858
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[1]:D,194469
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[1]:EN,194314
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[1]:Q,193858
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[1]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:CLK,6933
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:D,8936
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:Q,6933
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[10]:A,191562
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[10]:B,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[10]:C,194880
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[10]:D,194616
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[10]:Y,191233
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_12:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_27:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_27:C,4571
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_27:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_27:IPC,4571
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[8]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[8]:B,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[8]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[8]:CC,10592
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[8]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[8]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[8]:S,10592
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[8]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_6:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_6:IPENn,
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ADn,
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn,
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:CLK,11762
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:D,12763
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:EN,
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:LAT,
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:Q,11762
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:SD,
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/CoreAPB3_0_APBmslave0_PREADY_i_m_i:A,7730
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/CoreAPB3_0_APBmslave0_PREADY_i_m_i:B,9727
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/CoreAPB3_0_APBmslave0_PREADY_i_m_i:Y,7730
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux[5]:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[1]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[1]:ALn,193591
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[1]:CLK,191658
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[1]:D,193471
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[1]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[1]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[1]:Q,191658
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[1]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:B,2669
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:CC,3148
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:P,2669
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:S,3148
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_9:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_9:C,4178
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_9:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_9:IPC,4178
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[15]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[15]:ALn,193591
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[15]:CLK,191566
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[15]:D,192762
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[15]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[15]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[15]:Q,191566
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[15]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[15]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[9]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[9]:ALn,193591
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[9]:CLK,191710
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[9]:D,192956
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[9]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[9]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[9]:Q,191710
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[9]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[9]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[2]:A,2845
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[2]:B,2539
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[2]:CC,2659
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[2]:P,2675
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[2]:S,2659
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[2]:UB,2539
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_address_high1_reg_en_0_a2_0_a2:A,11599
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_address_high1_reg_en_0_a2_0_a2:B,11499
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_address_high1_reg_en_0_a2_0_a2:C,11445
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_address_high1_reg_en_0_a2_0_a2:D,11266
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_address_high1_reg_en_0_a2_0_a2:Y,11266
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un10_clk1x_enable:A,3661
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un10_clk1x_enable:B,3636
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un10_clk1x_enable:Y,3636
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_10:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_10:B,2305
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_10:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_10:CC,1404
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_10:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_10:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_10:S,1404
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_cry_10:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13[4]:A,2539
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13[4]:B,1092
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13[4]:C,3583
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13[4]:D,3450
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13[4]:Y,1092
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_6:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_6:C,12189
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_6:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_6:IPC,12189
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_6:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_6:B,-1504
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_6:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_6:CC,-1752
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_6:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_6:P,-1504
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_6:S,-1752
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_6:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_31:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_31:IPENn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_7_RNI4K5R:A,191653
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_7_RNI4K5R:B,191563
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_7_RNI4K5R:C,189413
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_7_RNI4K5R:D,189359
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_7_RNI4K5R:Y,189359
m2s010_som_sb_0/CORERESETP_0/un8_ddr_settled_clk_base:A,10614
m2s010_som_sb_0/CORERESETP_0/un8_ddr_settled_clk_base:B,10523
m2s010_som_sb_0/CORERESETP_0/un8_ddr_settled_clk_base:Y,10523
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_1:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_1:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_1:C,41341
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_1:D,41227
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_1:Y,41227
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_7_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_7_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_7_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_7_PAD/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[6]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[6]:ALn,-122
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[6]:CLK,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[6]:D,4670
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[6]:EN,3195
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[6]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[6]:Q,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[6]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[6]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_s[5]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_s[5]:B,3477
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_s[5]:C,1091
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_s[5]:CC,102
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_s[5]:D,864
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_s[5]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_s[5]:S,102
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_s[5]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[3]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[3]:B,194042
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[3]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[3]:CC,194076
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[3]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[3]:P,194042
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[3]:S,194076
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[3]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[6]:ALn,-4717
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[6]:CLK,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[6]:D,196014
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[6]:EN,195825
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[6]:Q,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[4]:D,11621
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[4]:EN,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_9_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_9_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_9_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_9_PAD/U_IOPAD:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[6]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[6]:A,194967
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[6]:B,194864
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[6]:C,190001
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[6]:D,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[6]:Y,190001
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_15:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:CLK,1333
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:D,3140
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:EN,2112
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:Q,1333
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPB,
m2s010_som_sb_0/CORERESETP_0/count_ddr[5]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[5]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[5]:CLK,16196
m2s010_som_sb_0/CORERESETP_0/count_ddr[5]:D,16588
m2s010_som_sb_0/CORERESETP_0/count_ddr[5]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[5]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[5]:Q,16196
m2s010_som_sb_0/CORERESETP_0/count_ddr[5]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[5]:SLn,
MAC_MII_TX_CLK_ibuf/U0/U_IOINFF:A,
MAC_MII_TX_CLK_ibuf/U0/U_IOINFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[4]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[4]:CLK,191308
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[4]:D,193497
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[4]:EN,194189
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[4]:Q,191308
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[4]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[1]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[1]:CLK,2329
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[1]:D,4670
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[1]:EN,3323
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[1]:Q,2329
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[1]:SLn,
m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1:ADn,
m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1:ALn,10349
m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1:CLK,12763
m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1:D,
m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1:EN,
m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1:LAT,
m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1:Q,12763
m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1:SD,
m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12_m2[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12_m2[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12_m2[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12_m2[0]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[0]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[0]:CLK,190395
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[0]:D,191305
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[0]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[0]:Q,190395
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[0]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[5]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[5]:CLK,2601
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[5]:D,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[5]:EN,4588
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[5]:Q,2601
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[11]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[11]:CLK,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[11]:D,12740
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[11]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[11]:Q,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[11]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[11]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[6]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[6]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[6]:CLK,524
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[6]:D,1092
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[6]:EN,1120
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[6]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[6]:Q,524
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[6]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[6]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_5_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_5_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_5_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_33:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_33:IPENn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_clk1x_enable_6_0_0_1:A,2562
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_clk1x_enable_6_0_0_1:B,2438
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_clk1x_enable_6_0_0_1:C,2405
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_clk1x_enable_6_0_0_1:D,2326
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_clk1x_enable_6_0_0_1:Y,2326
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[7]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[7]:ALn,1278
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[7]:CLK,1709
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[7]:D,3363
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[7]:EN,3322
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[7]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[7]:Q,1709
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[7]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[7]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265:B,16503
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265:CC,
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265:P,16503
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg_en_RNIFRQC2:A,9324
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg_en_RNIFRQC2:B,11499
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg_en_RNIFRQC2:C,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg_en_RNIFRQC2:Y,9324
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/overflow_r:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/overflow_r:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/overflow_r:CLK,-1228
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/overflow_r:D,2309
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/overflow_r:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/overflow_r:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/overflow_r:Q,-1228
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/overflow_r:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/overflow_r:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[3]:CLK,2511
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[3]:D,2490
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[3]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[3]:Q,2511
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m51_i_0_a5_0:A,189359
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m51_i_0_a5_0:B,193644
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m51_i_0_a5_0:Y,189359
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[1]:A,193786
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[1]:B,192369
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[1]:C,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[1]:Y,191233
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNINB128[4]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNINB128[4]:B,3477
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNINB128[4]:C,758
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNINB128[4]:CC,1208
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNINB128[4]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNINB128[4]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNINB128[4]:S,758
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNINB128[4]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_2:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_2:C,12197
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_2:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_2:IPC,12197
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_m2_0:A,42735
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_m2_0:B,42640
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_m2_0:C,41786
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_m2_0:Y,41786
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[8]:A,10382
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[8]:B,10326
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[8]:C,9413
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[8]:D,9032
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_2[8]:Y,9032
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en:ALn,2293
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en:CLK,464
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en:D,3575
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en:EN,3444
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en:Q,464
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_35:EN,2278
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_35:IPENn,2278
m2s010_som_sb_0/SPI_1_D0_OUT/U0/U_IOPAD:D,
m2s010_som_sb_0/SPI_1_D0_OUT/U0/U_IOPAD:E,
m2s010_som_sb_0/SPI_1_D0_OUT/U0/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPB,
m2s010_som_sb_0/CORERESETP_0/sm0_state[5]:ADn,
m2s010_som_sb_0/CORERESETP_0/sm0_state[5]:ALn,10349
m2s010_som_sb_0/CORERESETP_0/sm0_state[5]:CLK,11770
m2s010_som_sb_0/CORERESETP_0/sm0_state[5]:D,12763
m2s010_som_sb_0/CORERESETP_0/sm0_state[5]:EN,
m2s010_som_sb_0/CORERESETP_0/sm0_state[5]:LAT,
m2s010_som_sb_0/CORERESETP_0/sm0_state[5]:Q,11770
m2s010_som_sb_0/CORERESETP_0/sm0_state[5]:SD,
m2s010_som_sb_0/CORERESETP_0/sm0_state[5]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error_0_sqmuxa_0_213_a2:A,1215
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error_0_sqmuxa_0_213_a2:B,3617
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error_0_sqmuxa_0_213_a2:Y,1215
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_11:A,2385
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_11:B,1786
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_11:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_11:CC,1267
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_11:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_11:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_11:S,1267
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_11:UB,1786
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIJUDM[7]:A,8226
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIJUDM[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIJUDM[7]:Y,8226
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[6]:ALn,-122
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[6]:CLK,-2244
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[6]:D,4739
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[6]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[6]:Q,-2244
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble:CLK,43618
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble:D,195990
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble:Q,43618
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_iTX_FIFO_rd_en_5_iv_1_0_0_a5:A,191692
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_iTX_FIFO_rd_en_5_iv_1_0_0_a5:B,193793
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_iTX_FIFO_rd_en_5_iv_1_0_0_a5:Y,191692
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]:A,190840
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]:B,190739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]:C,190689
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]:D,190536
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]:P,190536
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU[0]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIMVGQS[7]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIMVGQS[7]:B,191599
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIMVGQS[7]:C,194212
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIMVGQS[7]:CC,191197
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIMVGQS[7]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIMVGQS[7]:P,191599
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIMVGQS[7]:S,191197
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIMVGQS[7]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:CLK,7461
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:D,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:Q,7461
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_22:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[5]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[5]:CLK,190420
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[5]:D,193930
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[5]:EN,194314
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[5]:Q,190420
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[5]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[5]:SLn,
CommsFPGA_top_0/bd_reset:A,-4760
CommsFPGA_top_0/bd_reset:B,
CommsFPGA_top_0/bd_reset:Y,-4760
m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An,
m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:ENn,
m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YL,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[11]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[11]:CLK,192553
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[11]:D,193787
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[11]:EN,194314
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[11]:Q,192553
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[11]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[11]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_1[16]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_1[16]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_1[16]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_1[16]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_26_BI_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_26_BI_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_26_BI_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_26_BI_PAD/U_IOPAD:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_15_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_15_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_15_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_15_PAD/U_IOPAD:Y,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[1]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[1]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[1]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[1]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[1]:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:A,192726
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:B,192676
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:C,191413
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:D,191321
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:Y,191321
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[12]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[12]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[12]:CLK,1819
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[12]:D,4724
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[12]:EN,2133
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[12]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[12]:Q,1819
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[12]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[12]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:CLK,170
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:D,3387
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:Q,170
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_DO_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_DO_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_DO_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_toClk16x_set:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_toClk16x_set:ALn,-2276
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_toClk16x_set:CLK,6914
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_toClk16x_set:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_toClk16x_set:EN,8877
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_toClk16x_set:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_toClk16x_set:Q,6914
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_toClk16x_set:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_toClk16x_set:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:B,10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:CC,11195
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:P,10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:S,11195
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[3]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[3]:CLK,189509
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[3]:D,191250
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[3]:EN,191201
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[3]:Q,189509
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[3]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:B,2947
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:C,593
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:CC,78
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:D,156
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:P,328
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:S,78
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:UB,156
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_2:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[12]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[12]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[12]:CLK,192910
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[12]:D,192958
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[12]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[12]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[12]:Q,192910
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[12]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[12]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1[1]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[1]:D,11617
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[1]:EN,9090
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_1:B,11434
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_1:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_1:IPB,11434
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_1:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_13:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_13:C,4467
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_13:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_13:IPC,4467
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1_SUM_0_o2[1]:A,2512
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1_SUM_0_o2[1]:B,2402
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1_SUM_0_o2[1]:C,2361
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1_SUM_0_o2[1]:Y,2361
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1:CLK,18679
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1:EN,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1:Q,18679
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1:SLn,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_7:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_7:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_7:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_7:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_7:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_6:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_6:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:CLK,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:Q,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[15]:A,3684
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[15]:B,3613
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[15]:C,3481
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[15]:D,734
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[15]:Y,734
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[12]:A,2358
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[12]:B,2282
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[12]:C,1450
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[12]:D,1008
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[12]:Y,1008
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_22:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_6:A,191511
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_6:B,191455
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_6:C,191369
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_6:D,191259
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_6:Y,191259
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:CLK,192944
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:D,3244
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:Q,192944
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a4_0_a2_0_2[3]:A,1300
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a4_0_a2_0_2[3]:B,1341
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a4_0_a2_0_2[3]:C,1189
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a4_0_a2_0_2[3]:D,1079
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a4_0_a2_0_2[3]:Y,1079
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt:CLK,3557
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt:D,196014
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt:Q,3557
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[3]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[3]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[3]:CLK,16078
m2s010_som_sb_0/CORERESETP_0/count_ddr[3]:D,16726
m2s010_som_sb_0/CORERESETP_0/count_ddr[3]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[3]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[3]:Q,16078
m2s010_som_sb_0/CORERESETP_0/count_ddr[3]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_32:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_32:C,12676
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_32:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_32:IPC,12676
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[4]:A,194959
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[4]:B,194903
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[4]:Y,194903
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_24:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_24:IPCLKn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[10]:A,194959
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[10]:B,194903
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[10]:Y,194903
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[13]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[13]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[13]:CLK,2499
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[13]:D,4716
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[13]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[13]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[13]:Q,2499
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[13]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[13]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[6]:D,11571
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[6]:EN,9090
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_14:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_14:C,12468
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_14:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_14:IPC,12468
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:CLK,6963
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:D,11120
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:Q,6963
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m16_i_0_a5_0:A,192944
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m16_i_0_a5_0:B,193930
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m16_i_0_a5_0:Y,192944
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_15:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_15:C,12509
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_15:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_15:IPC,12509
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_13:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_13:B,2499
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_13:C,2387
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_13:CC,1460
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_13:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_13:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_13:S,1460
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_13:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_14:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:Q,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:ALn,42302
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:CLK,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D,41786
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:Q,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_28:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_28:C,12656
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_28:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_28:IPC,12656
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_16:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:Q,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNIKRPL2[12]:A,10400
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNIKRPL2[12]:B,10342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNIKRPL2[12]:C,10446
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNIKRPL2[12]:Y,10342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[2]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[2]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[2]:D,10177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[2]:EN,11424
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[2]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_0[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_0[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_0[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_0[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_0[7]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux[4]_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:B,2712
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:CC,2632
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:P,2712
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:S,2632
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_34:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_34:IPB,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[2]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[2]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[2]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[2]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[2]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[2]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[2]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[2]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/full_r:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/full_r:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/full_r:CLK,11485
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/full_r:D,7107
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/full_r:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/full_r:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/full_r:Q,11485
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/full_r:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/full_r:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_FIFO_OVERFLOW_INTR_un25_int_reg_clr:A,10237
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_FIFO_OVERFLOW_INTR_un25_int_reg_clr:B,10481
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_FIFO_OVERFLOW_INTR_un25_int_reg_clr:C,8877
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_FIFO_OVERFLOW_INTR_un25_int_reg_clr:D,8973
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_FIFO_OVERFLOW_INTR_un25_int_reg_clr:Y,8877
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_15:A,1843
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_15:B,1777
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_15:C,1687
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_15:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_15:D,1471
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_15:P,1534
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_15:UB,1471
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_59:A,194555
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_59:B,191692
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_59:C,194842
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_59:Y,191692
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CAS_N_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CAS_N_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CAS_N_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_17:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_17:C,4637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_17:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_17:IPC,4637
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[9]:A,191562
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[9]:B,191196
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[9]:C,194880
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[9]:D,194616
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[9]:Y,191196
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[1]:CLK,3617
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[1]:D,-106
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[1]:EN,1976
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[1]:Q,3617
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[4]:ALn,-122
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[4]:CLK,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[4]:D,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[4]:EN,3195
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[4]:Q,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:IPA,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:Q,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:CLK,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:Q,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[3]:CLK,1676
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[3]:D,3559
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[3]:EN,2043
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[3]:Q,1676
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[3]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m11_0_a3_0_0:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m11_0_a3_0_0:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m11_0_a3_0_0:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m11_0_a3_0_0:Y,
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1:ADn,
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn,
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1:CLK,12763
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1:D,
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1:EN,
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1:LAT,
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1:Q,12763
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1:SD,
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[2]:D,11675
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[2]:EN,9182
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[2]:SLn,
SPI_1_DI_CAM_ibuf/U0/U_IOINFF:A,
SPI_1_DI_CAM_ibuf/U0/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:A,190477
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:B,190481
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:C,190289
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:D,190108
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:Y,190108
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un15_apb3_reset_rs:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un15_apb3_reset_rs:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un15_apb3_reset_rs:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un15_apb3_reset_rs:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un15_apb3_reset_rs:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un15_apb3_reset_rs:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un15_apb3_reset_rs:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un15_apb3_reset_rs:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un15_apb3_reset_rs:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux[4]:Y,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[10]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[10]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[10]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[10]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[10]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[4]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[4]:CLK,7967
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[4]:D,10724
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[4]:EN,11385
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[4]:Q,7967
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[4]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[6]:ALn,-4717
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[6]:CLK,3572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[6]:D,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[6]:EN,195825
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[6]:Q,3572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[6]:SLn,
SPI_1_DI_OTH_ibuf/U0/U_IOPAD:PAD,
SPI_1_DI_OTH_ibuf/U0/U_IOPAD:Y,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[6]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[6]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[6]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[6]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[6]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[6]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[6]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[6]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[6]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[11]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[11]:ALn,193507
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[11]:CLK,192814
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[11]:D,192804
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[11]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[11]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[11]:Q,192814
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[11]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[11]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[6]:ALn,1121
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[6]:CLK,-3384
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[6]:D,2559
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[6]:EN,3413
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[6]:Q,-3384
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[6]:SLn,
m2s010_som_sb_0/GPIO_7/U0_0/U0/U_IOPAD:D,
m2s010_som_sb_0/GPIO_7/U0_0/U0/U_IOPAD:E,
m2s010_som_sb_0/GPIO_7/U0_0/U0/U_IOPAD:PAD,
m2s010_som_sb_0/GPIO_7/U0_0/U0/U_IOPAD:Y,
m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2_i:A,
m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2_i:B,
m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2_i:Y,
DRVR_EN_obuf/U0/U_IOPAD:D,
DRVR_EN_obuf/U0/U_IOPAD:E,
DRVR_EN_obuf/U0/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_RAS_N_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_RAS_N_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_RAS_N_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[7]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[7]:CLK,192605
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[7]:D,192269
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[7]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[7]:Q,192605
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[7]:SLn,
m2s010_som_sb_0/CORERESETP_0/un1_next_ddr_ready_0_sqmuxa:A,11651
m2s010_som_sb_0/CORERESETP_0/un1_next_ddr_ready_0_sqmuxa:B,11561
m2s010_som_sb_0/CORERESETP_0/un1_next_ddr_ready_0_sqmuxa:C,11509
m2s010_som_sb_0/CORERESETP_0/un1_next_ddr_ready_0_sqmuxa:D,11390
m2s010_som_sb_0/CORERESETP_0/un1_next_ddr_ready_0_sqmuxa:Y,11390
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO[5]:A,10606
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO[5]:B,11641
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO[5]:Y,10606
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[12]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[12]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[12]:CLK,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[12]:D,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[12]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[12]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[12]:Q,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[12]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[12]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_5:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_5:B,524
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_5:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_5:CC,-1383
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_5:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_5:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_5:S,-1383
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_5:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12_1[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12_1[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12_1[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12_1[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12_1[0]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[7]:A,193786
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[7]:B,192369
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[7]:C,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[7]:Y,191233
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[9]:A,2358
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[9]:B,2282
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[9]:C,1503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[9]:D,1008
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_2[9]:Y,1008
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[1]:ALn,1121
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[1]:CLK,-3420
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[1]:D,3034
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[1]:EN,3413
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[1]:Q,-3420
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[1]:SLn,
MAC_MII_RXD_ibuf[2]/U0/U_IOPAD:PAD,
MAC_MII_RXD_ibuf[2]/U0/U_IOPAD:Y,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:IPC,
m2s010_som_sb_0/FABOSC_0/I_XTLOSC/U0:CLKOUT,
m2s010_som_sb_0/FABOSC_0/I_XTLOSC/U0:XTL,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_0_BI_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_0_BI_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_0_BI_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_0_BI_PAD/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[2]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[2]:CLK,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[2]:D,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[2]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[2]:Q,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[2]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_31:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_31:C,12691
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_31:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_31:IPC,12691
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[12]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[12]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[12]:Y,11637
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_SS1_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_SS1_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_SS1_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[8]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[8]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[8]:D,10592
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[8]:EN,11385
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[8]:Q,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[8]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[8]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_13_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_13_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_13_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_13_PAD/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]:B,192744
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]:C,192585
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]:P,193665
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]:Y,192585
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[5]:A,194967
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[5]:B,194864
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[5]:C,190029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[5]:D,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8[5]:Y,190029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[9]:A,11693
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[9]:B,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[9]:Y,11637
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:A,8226
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPA,8226
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[3]:A,3541
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[3]:B,2583
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[3]:CC,2581
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[3]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[3]:S,2581
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[3]:UB,2583
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:CLK,-513
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:D,2632
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:EN,3250
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:Q,-513
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[7]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[7]:CLK,2557
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[7]:D,4693
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[7]:EN,3323
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[7]:Q,2557
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[7]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[2]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[2]:CLK,190427
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[2]:D,193394
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[2]:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[2]:Q,190427
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:A,-1600
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:IPA,-1600
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[13]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[13]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[13]:CLK,2248
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[13]:D,4724
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[13]:EN,2133
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[13]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[13]:Q,2248
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[13]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[13]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[8]:A,3677
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[8]:B,998
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[8]:C,3567
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[8]:D,3325
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_consumer_type_12[8]:Y,998
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:CLK,1113
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:D,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:Q,1113
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_2:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_2:B,193974
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_2:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_2:CC,194394
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_2:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_2:P,193974
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_2:S,194394
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_2:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:B,2852
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:C,-677
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:CC,667
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:D,-1155
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:P,-997
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:S,-392
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:UB,-1155
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:CLK,10529
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:D,6707
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:Q,10529
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNITHNK[8]:A,191710
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNITHNK[8]:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNITHNK[8]:C,191415
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNITHNK[8]:Y,191415
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:B,10684
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:CC,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:P,10684
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:S,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_19:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en:CLK,-106
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en:D,3487
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en:EN,4644
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en:Q,-106
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[3]:ALn,-4717
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[3]:CLK,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[3]:D,196014
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[3]:EN,195825
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[3]:Q,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_5:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_5:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_24:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_24:IPCLKn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC_un25_read_reg_en_0_1:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC_un25_read_reg_en_0_1:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC_un25_read_reg_en_0_1:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC_un25_read_reg_en_0_1:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC_un25_read_reg_en_0_1:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[2]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_2:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_2:B,-1719
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_2:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_2:CC,-1482
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_2:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_2:P,-1719
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_2:S,-1482
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_2:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_27:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_27:C,4571
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_27:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_27:IPC,4571
m2s010_som_sb_0/CORECONFIGP_0/state[1]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/state[1]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/state[1]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/state[1]:D,
m2s010_som_sb_0/CORECONFIGP_0/state[1]:EN,
m2s010_som_sb_0/CORECONFIGP_0/state[1]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/state[1]:Q,
m2s010_som_sb_0/CORECONFIGP_0/state[1]:SD,
m2s010_som_sb_0/CORECONFIGP_0/state[1]:SLn,
CommsFPGA_top_0/rx_packet_complt_set:ADn,
CommsFPGA_top_0/rx_packet_complt_set:ALn,
CommsFPGA_top_0/rx_packet_complt_set:CLK,7780
CommsFPGA_top_0/rx_packet_complt_set:D,
CommsFPGA_top_0/rx_packet_complt_set:EN,8877
CommsFPGA_top_0/rx_packet_complt_set:LAT,
CommsFPGA_top_0/rx_packet_complt_set:Q,7780
CommsFPGA_top_0/rx_packet_complt_set:SD,
CommsFPGA_top_0/rx_packet_complt_set:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[14]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[14]:ALn,193591
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[14]:CLK,191384
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[14]:D,192798
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[14]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[14]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[14]:Q,191384
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[14]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[14]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_FIFO_OVERFLOW_INTR_un17_int_reg_clr:A,10237
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_FIFO_OVERFLOW_INTR_un17_int_reg_clr:B,10441
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_FIFO_OVERFLOW_INTR_un17_int_reg_clr:C,8877
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_FIFO_OVERFLOW_INTR_un17_int_reg_clr:D,8973
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_FIFO_OVERFLOW_INTR_un17_int_reg_clr:Y,8877
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_29:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_29:IPENn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[3]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[3]:CLK,190269
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[3]:D,194068
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[3]:EN,194314
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[3]:Q,190269
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[3]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[3]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12_a2_3_0[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12_a2_3_0[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12_a2_3_0[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12_a2_3_0[0]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[7]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[7]:CLK,8413
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[7]:D,10408
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[7]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[7]:Q,8413
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[7]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[1]:ALn,-122
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[1]:CLK,4739
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[1]:D,4739
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[1]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[1]:Q,4739
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[1]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un3_debounce_in:A,193591
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un3_debounce_in:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un3_debounce_in:Y,193591
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_12:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_12:C,195797
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_12:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_12:IPC,195797
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_30:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_30:IPENn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[1]:D,11617
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[1]:EN,10249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg[1]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_7:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_7:B,190047
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_7:C,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_7:CC,189359
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_7:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_7:P,190047
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_7:S,189359
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_7:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_16:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_16:C,12707
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_16:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_16:IPC,12707
DEBOUNCE_IN_ibuf[2]/U0/U_IOPAD:PAD,
DEBOUNCE_IN_ibuf[2]/U0/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:CLK,7734
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:D,10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:Q,7734
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[5]:ALn,-122
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[5]:CLK,4739
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[5]:D,4739
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[5]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[5]:Q,4739
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_1[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_1[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_1[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_1[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_1[5]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_Enable_RNO:A,194967
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_Enable_RNO:Y,194967
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:A,3684
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:B,3621
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:C,912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:Y,912
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[1]:CLK,2719
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[1]:D,758
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[1]:EN,668
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[1]:Q,2719
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:Q,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_28:EN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_SS0_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_SS0_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_4:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_4:C,12243
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_4:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_4:IPC,12243
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_7_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_7_PAD/U_IOINFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[6]:D,11571
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[6]:EN,12582
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNO:A,10543
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNO:Y,10543
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[4]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[4]:CLK,3567
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[4]:D,998
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[4]:EN,1976
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[4]:Q,3567
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[0]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[0]:CLK,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[0]:D,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[0]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[0]:Q,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[0]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[6]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[6]:CLK,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[6]:D,4677
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[6]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[6]:Q,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:CLK,-743
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:D,2318
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:Q,-743
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[3]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[3]:CLK,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[3]:D,3572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[3]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[3]:Q,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[3]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[0]:CLK,411
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[0]:D,758
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[0]:EN,668
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[0]:Q,411
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_1_1[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_1_1[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_1_1[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_1_1[6]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_18_BI_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_18_BI_PAD/U_IOINFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READ_FIFO_ENABLE_PROC_un45_apb3_addr_0_a2_0_a2:A,9184
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READ_FIFO_ENABLE_PROC_un45_apb3_addr_0_a2_0_a2:B,9012
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READ_FIFO_ENABLE_PROC_un45_apb3_addr_0_a2_0_a2:C,8140
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READ_FIFO_ENABLE_PROC_un45_apb3_addr_0_a2_0_a2:D,7825
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READ_FIFO_ENABLE_PROC_un45_apb3_addr_0_a2_0_a2:Y,7825
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_7:A,191393
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_7:B,191337
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_7:C,191251
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_7:D,191141
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_7:Y,191141
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_56:A,192944
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_56:B,192269
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_56:C,194873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_56:D,194303
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_56:Y,192269
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q_0_sqmuxa:A,194390
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q_0_sqmuxa:B,194727
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q_0_sqmuxa:Y,194390
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_3[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_3[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_3[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_3[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_3[3]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg_en:ALn,8215
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg_en:CLK,11499
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg_en:D,10402
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg_en:EN,9350
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg_en:Q,11499
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg_en:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[0]:ALn,1012
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[0]:CLK,3575
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[0]:D,2486
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[0]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[0]:Q,3575
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[6]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[6]:CLK,190654
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[6]:D,194021
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[6]:EN,194314
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[6]:Q,190654
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[6]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[6]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s:CLK,3684
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s:D,3633
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s:Q,3684
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[3]:D,11659
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[3]:EN,11266
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIOG0TF[3]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIOG0TF[3]:B,192113
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIOG0TF[3]:C,194685
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIOG0TF[3]:CC,192480
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIOG0TF[3]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIOG0TF[3]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIOG0TF[3]:S,192113
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIOG0TF[3]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI8OME9[5]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI8OME9[5]:B,2668
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI8OME9[5]:C,5
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI8OME9[5]:CC,76
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI8OME9[5]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI8OME9[5]:P,5
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI8OME9[5]:S,76
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI8OME9[5]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[0]:CLK,2346
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[0]:D,3377
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[0]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[0]:Q,2346
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:CLK,7069
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:D,9280
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:Q,7069
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:CLK,11708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:Q,11708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO_1[1]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO_1[1]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO_1[1]:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[15]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[15]:ALn,193591
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[15]:CLK,191476
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[15]:D,192904
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[15]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[15]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[15]:Q,191476
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[15]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[15]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[4]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[4]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[4]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[4]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[4]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[1]:D,11617
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[1]:EN,9182
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[7]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[7]:CLK,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[7]:D,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[7]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[7]:Q,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[7]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[7]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un10_tx_byte_cntr_0_a2_6_1:A,190023
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un10_tx_byte_cntr_0_a2_6_1:B,189967
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un10_tx_byte_cntr_0_a2_6_1:Y,189967
CommsFPGA_top_0/un4_long_reset_cntr_cry_4:A,
CommsFPGA_top_0/un4_long_reset_cntr_cry_4:B,193633
CommsFPGA_top_0/un4_long_reset_cntr_cry_4:C,
CommsFPGA_top_0/un4_long_reset_cntr_cry_4:CC,192857
CommsFPGA_top_0/un4_long_reset_cntr_cry_4:D,
CommsFPGA_top_0/un4_long_reset_cntr_cry_4:P,
CommsFPGA_top_0/un4_long_reset_cntr_cry_4:S,192857
CommsFPGA_top_0/un4_long_reset_cntr_cry_4:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[7]:D,11595
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[7]:EN,11266
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg[7]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO[1]:A,3669
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO[1]:B,2430
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO[1]:C,3535
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO[1]:Y,2430
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:A,204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:B,170
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:CC,-844
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:S,-844
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:UB,1644
m2s010_som_sb_0/CORECONFIGP_0/int_prdata_0_sqmuxa_a0:A,
m2s010_som_sb_0/CORECONFIGP_0/int_prdata_0_sqmuxa_a0:B,
m2s010_som_sb_0/CORECONFIGP_0/int_prdata_0_sqmuxa_a0:C,
m2s010_som_sb_0/CORECONFIGP_0/int_prdata_0_sqmuxa_a0:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_1:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_1:B,193759
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_1:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_1:CC,194469
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_1:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_1:P,193759
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_1:S,194469
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_1:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_BA_0_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_BA_0_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_BA_0_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[3]:D,11659
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[3]:EN,9324
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[1]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[1]:CLK,8308
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[1]:D,11195
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[1]:EN,11385
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[1]:Q,8308
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[1]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[1]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[12]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[12]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[12]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/paddr[12]:D,
m2s010_som_sb_0/CORECONFIGP_0/paddr[12]:EN,
m2s010_som_sb_0/CORECONFIGP_0/paddr[12]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/paddr[12]:Q,
m2s010_som_sb_0/CORECONFIGP_0/paddr[12]:SD,
m2s010_som_sb_0/CORECONFIGP_0/paddr[12]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s_0:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s_0:B,3633
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s_0:Y,3633
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[4]:A,193786
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[4]:B,192369
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[4]:C,191233
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m3_1[4]:Y,191233
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:CLK,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:D,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:Q,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC_un1_RX_packet_depthlto7_3:A,-3384
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC_un1_RX_packet_depthlto7_3:B,-3434
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC_un1_RX_packet_depthlto7_3:Y,-3434
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[1]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[1]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[1]:D,10193
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[1]:EN,11424
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[1]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:CLK,1696
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:D,1008
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:EN,2112
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:Q,1696
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[1]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[1]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[1]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[1]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[1]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[1]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[1]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[1]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[1]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECTION_INTR_un33_int_reg_clr:A,9171
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECTION_INTR_un33_int_reg_clr:B,9117
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECTION_INTR_un33_int_reg_clr:C,10091
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECTION_INTR_un33_int_reg_clr:D,9331
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECTION_INTR_un33_int_reg_clr:Y,9117
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_21:EN,
CommsFPGA_top_0/ClkDivider[2]:ADn,
CommsFPGA_top_0/ClkDivider[2]:ALn,-2602
CommsFPGA_top_0/ClkDivider[2]:CLK,194974
CommsFPGA_top_0/ClkDivider[2]:D,194817
CommsFPGA_top_0/ClkDivider[2]:EN,
CommsFPGA_top_0/ClkDivider[2]:LAT,
CommsFPGA_top_0/ClkDivider[2]:Q,194974
CommsFPGA_top_0/ClkDivider[2]:SD,
CommsFPGA_top_0/ClkDivider[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm:CLK,2499
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm:D,4708
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm:EN,1192
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm:Q,2499
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_14:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_14:C,12468
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_14:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/CFG_14:IPC,12468
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:CLK,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:D,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:Q,196029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_28:EN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DM_RDQS_0_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DM_RDQS_0_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DM_RDQS_0_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DM_RDQS_0_PAD/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[4]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[4]:CLK,2345
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[4]:D,4685
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[4]:EN,3323
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[4]:Q,2345
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_sn_m4_0_a2_0_a2:A,8140
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_sn_m4_0_a2_0_a2:B,8155
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_sn_m4_0_a2_0_a2:Y,8140
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_11:EN,11551
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_11:IPENn,11551
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:CLK,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:D,3613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:Q,-1079
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:SLn,
CommsFPGA_top_0/long_reset_cntr[6]:ADn,
CommsFPGA_top_0/long_reset_cntr[6]:ALn,-2602
CommsFPGA_top_0/long_reset_cntr[6]:CLK,193781
CommsFPGA_top_0/long_reset_cntr[6]:D,194036
CommsFPGA_top_0/long_reset_cntr[6]:EN,
CommsFPGA_top_0/long_reset_cntr[6]:LAT,
CommsFPGA_top_0/long_reset_cntr[6]:Q,193781
CommsFPGA_top_0/long_reset_cntr[6]:SD,
CommsFPGA_top_0/long_reset_cntr[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m34:A,193306
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m34:B,194827
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m34:Y,193306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT_RNI19ND:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT_RNI19ND:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un1_we_p_0_a2:A,2309
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un1_we_p_0_a2:B,3625
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un1_we_p_0_a2:Y,2309
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP:ALn,-2095
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP:CLK,-1150
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP:D,7825
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP:Q,-1150
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP:SLn,
MAC_MII_RX_ER_ibuf/U0/U_IOINFF:A,
MAC_MII_RX_ER_ibuf/U0/U_IOINFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en:ALn,8215
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en:CLK,10311
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en:Q,10311
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:A,8673
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPA,8673
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_OVERFLOW_int_RNICNQK:A,6477
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_OVERFLOW_int_RNICNQK:B,6387
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_OVERFLOW_int_RNICNQK:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_OVERFLOW_int_RNICNQK:Y,6387
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m33_3:A,7165
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m33_3:B,7215
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m33_3:Y,7165
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[3]:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[3]:B,16637
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[3]:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[3]:CC,16726
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[3]:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[3]:P,16637
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[3]:S,16726
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[3]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_26:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_26:C,12654
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_26:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/CFG_26:IPC,12654
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_12:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_12:B,10329
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_12:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_12:CC,9474
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_12:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_12:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_12:S,9474
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_12:UB,
CommsFPGA_top_0/long_reset_cntr_3[5]:A,193686
CommsFPGA_top_0/long_reset_cntr_3[5]:B,193623
CommsFPGA_top_0/long_reset_cntr_3[5]:C,192797
CommsFPGA_top_0/long_reset_cntr_3[5]:Y,192797
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[0]:ALn,3452
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[0]:CLK,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[0]:D,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[0]:EN,4565
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[0]:Q,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[0]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[8]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[8]:ALn,193591
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[8]:CLK,191710
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[8]:D,193139
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[8]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[8]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[8]:Q,191710
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[8]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[6]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[6]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[6]:D,10177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[6]:EN,11424
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[6]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[0]:ALn,-4717
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[0]:CLK,3572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[0]:D,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[0]:EN,195825
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[0]:Q,3572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[0]:SLn,
CommsFPGA_top_0/long_reset_RNIUA27/U0_RGB1:An,-2095
CommsFPGA_top_0/long_reset_RNIUA27/U0_RGB1:ENn,
CommsFPGA_top_0/long_reset_RNIUA27/U0_RGB1:YL,-2095
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[0]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[0]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[0]:D,10177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[0]:EN,11424
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[0]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r[0]:SLn,
CommsFPGA_top_0/RX_FIFO_RST:ADn,
CommsFPGA_top_0/RX_FIFO_RST:ALn,-3758
CommsFPGA_top_0/RX_FIFO_RST:CLK,
CommsFPGA_top_0/RX_FIFO_RST:D,3731
CommsFPGA_top_0/RX_FIFO_RST:EN,
CommsFPGA_top_0/RX_FIFO_RST:LAT,
CommsFPGA_top_0/RX_FIFO_RST:Q,
CommsFPGA_top_0/RX_FIFO_RST:SD,
CommsFPGA_top_0/RX_FIFO_RST:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_16:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:A,191505
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:B,191415
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:C,191363
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:D,191271
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:Y,191271
DEBOUNCE_IN_ibuf[1]/U0/U_IOINFF:A,
DEBOUNCE_IN_ibuf[1]/U0/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_s_11:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_s_11:B,10523
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_s_11:C,10411
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_s_11:CC,9439
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_s_11:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_s_11:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_s_11:S,9439
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_s_11:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_25:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_25:IPCLKn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNIC0QJ_0/U0:An,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNIC0QJ_0/U0:ENn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNIC0QJ_0/U0:YWn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_7:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_7:B,9720
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_7:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_7:CC,9484
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_7:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_7:P,9720
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_7:S,9484
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_cry_7:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_12_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_12_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_12_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_12_PAD/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_7:A,8960
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_7:B,8413
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_7:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_7:CC,8246
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_7:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_7:P,8923
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_7:S,8246
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_7:UB,8413
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_11:EN,11551
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_11:IPENn,11551
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[1]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[1]:CLK,195825
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[1]:D,195967
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[1]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[1]:Q,195825
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:A,11708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:B,11645
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:C,8936
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:Y,8936
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:CLK,16
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:D,570
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:Q,16
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:IPA,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_8:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/FF_8:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:A,-1434
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:B,-1512
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:P,-1512
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:UB,-844
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:Y,-704
m2s010_som_sb_0/SYSRESET_POR/INST_SYSRESET_IP:DEVRST_N,
m2s010_som_sb_0/SYSRESET_POR/INST_SYSRESET_IP:POWER_ON_RESET_N,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[5]:A,192556
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[5]:B,192488
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[5]:C,188761
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[5]:D,188628
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[5]:Y,188628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:CLK,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:D,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:Q,4739
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_BA_2_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_BA_2_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_BA_2_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[8]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[8]:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[8]:CLK,190047
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[8]:D,191172
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[8]:EN,191201
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[8]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[8]:Q,190047
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[8]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[8]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[2]:CLK,3567
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[2]:D,998
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[2]:EN,1976
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[2]:Q,3567
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[2]:SLn,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0:An,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0:ENn,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0:YWn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIQQ7Q[9]:A,191647
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIQQ7Q[9]:B,191710
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIQQ7Q[9]:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIQQ7Q[9]:Y,191647
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_3_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_3_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_3_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[4]:ALn,-122
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[4]:CLK,3731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[4]:D,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[4]:EN,3195
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[4]:Q,3731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[4]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:CLK,82
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:Q,82
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:IPA,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iTX_FIFO_wr_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iTX_FIFO_wr_en:ALn,8215
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iTX_FIFO_wr_en:CLK,11385
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iTX_FIFO_wr_en:D,10402
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iTX_FIFO_wr_en:EN,7895
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iTX_FIFO_wr_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iTX_FIFO_wr_en:Q,11385
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iTX_FIFO_wr_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iTX_FIFO_wr_en:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIUINK[9]:A,191800
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIUINK[9]:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIUINK[9]:C,191505
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIUINK[9]:Y,191505
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_6:A,42692
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_6:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_6:C,41295
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_6:D,41457
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_6:Y,41295
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:CLK,6885
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:D,10648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:EN,11352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:Q,6885
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_un1_rx_fifo_din_0_a2:A,2569
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_un1_rx_fifo_din_0_a2:B,2519
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_un1_rx_fifo_din_0_a2:C,1190
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_un1_rx_fifo_din_0_a2:D,1167
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_un1_rx_fifo_din_0_a2:Y,1167
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_10:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_10:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_4:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_4:C,12243
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_4:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_4:IPC,12243
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[9]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[9]:CLK,8889
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[9]:D,11558
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[9]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[9]:Q,8889
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[9]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[9]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/I2C_1_SCL_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/I2C_1_SCL_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/I2C_1_SCL_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/I2C_1_SCL_PAD/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:Q,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_PostAmble:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_PostAmble:ALn,192335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_PostAmble:CLK,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_PostAmble:D,195990
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_PostAmble:EN,195513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_PostAmble:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_PostAmble:Q,196029
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_PostAmble:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_PostAmble:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_0:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/FF_0:IPCLKn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_5:B,4481
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_5:C,4209
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_5:IPB,4481
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2/CFG_5:IPC,4209
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[0]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[0]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[0]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[0]:D,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[0]:EN,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[0]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[0]:Q,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[0]:SD,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[12]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[12]:ALn,191278
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[12]:CLK,192424
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[12]:D,196021
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[12]:EN,194390
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[12]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[12]:Q,192424
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[12]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[12]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:IPA,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[0]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1[0]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[15]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[15]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[15]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[15]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[15]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[15]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[15]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[15]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[15]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[12]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[12]:B,11195
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[12]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[12]:CC,10638
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[12]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[12]:P,11195
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[12]:S,10638
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[12]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[5]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[5]:CLK,8013
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[5]:D,10258
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[5]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[5]:Q,8013
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[5]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[5]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_14_BI_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_14_BI_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:CLK,11574
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:D,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:Q,11574
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[10]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[10]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[10]:Y,11637
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_9:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_9:C,4178
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_9:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_9:IPC,4178
m2s010_som_sb_0/SPI_1_D0_OUT/U0/U_IOOUTFF:A,
m2s010_som_sb_0/SPI_1_D0_OUT/U0/U_IOOUTFF:Y,
m2s010_som_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa:A,
m2s010_som_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa:B,
m2s010_som_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa:C,
m2s010_som_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa:D,
m2s010_som_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1/FF_28:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:ALn,-1211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:CLK,-1512
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:D,912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:Q,-1512
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI1NVE[4]:A,8237
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI1NVE[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI1NVE[4]:Y,8237
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_ADVANCE_PROC_un2_packet_avail_0_a2:A,3738
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_ADVANCE_PROC_un2_packet_avail_0_a2:B,3633
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_ADVANCE_PROC_un2_packet_avail_0_a2:C,3575
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_ADVANCE_PROC_un2_packet_avail_0_a2:Y,3575
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[5]:A,11693
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[5]:B,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[5]:Y,11637
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_60_1:A,190150
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_60_1:B,193550
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_60_1:Y,190150
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un40_sm_advance_i_1:A,41325
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un40_sm_advance_i_1:B,41227
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un40_sm_advance_i_1:C,41177
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un40_sm_advance_i_1:D,41071
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un40_sm_advance_i_1:Y,41071
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[4]:ALn,-5873
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[4]:CLK,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[4]:D,3572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[4]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[4]:Q,4739
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_2:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_2:C,12197
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_2:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4/CFG_2:IPC,12197
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:ALn,-4628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:CLK,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:Q,-1150
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:A,6387
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPA,6387
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_10:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_10:IPENn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_RNO[0]:A,11693
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_RNO[0]:Y,11693
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIITDM[6]:A,8673
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIITDM[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIITDM[6]:Y,8673
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:CC[0],9527
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:CC[1],9380
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:CI,9380
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:P[0],10110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:P[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:P[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:P[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:P[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:P[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:P[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:UB[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:UB[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:UB[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:UB[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:UB[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:UB[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:UB[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:UB[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:UB[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:UB[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1:UB[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux[1]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[3]:A,191192
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[3]:B,191183
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[3]:C,188628
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[3]:D,190940
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[3]:Y,188628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwe_0_a2:A,2112
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwe_0_a2:B,3449
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/memwe_0_a2:Y,2112
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_wmux_0[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_wmux_0[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_wmux_0[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_wmux_0[5]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_wmux_0[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_wmux_0[5]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_wmux_0[5]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_wmux_0[5]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m33_1:A,7796
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m33_1:B,7389
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m33_1:Y,7389
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en_RNIB6N21:A,10242
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en_RNIB6N21:B,10261
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en_RNIB6N21:C,10157
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en_RNIB6N21:Y,10157
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_pulse:A,10529
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_pulse:B,11672
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_pulse:Y,10529
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_9:A,43141
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_9:B,-1599
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_9:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_9:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_9:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_9:P,-1503
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_9:UB,-1599
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg_en_RNINGTG:A,9229
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg_en_RNINGTG:B,9171
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg_en_RNINGTG:C,9090
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg_en_RNINGTG:Y,9090
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:A,7980
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:B,7909
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:C,7845
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:Y,7845
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[4]:ALn,9210
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[4]:CLK,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[4]:D,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[4]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[4]:Q,6
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[4]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_7:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3/FF_7:IPENn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[10],192681
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[11],191526
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[1],192211
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[2],192067
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[3],190495
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[4],190469
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[5],190477
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[6],190481
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[7],190289
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[8],190108
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[9],192836
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[0],190279
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[1],190221
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[2],190423
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[3],190405
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[6],190771
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[7],190874
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[9],192280
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[0],190108
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[10],192280
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[1],190219
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[2],190364
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[3],190269
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[4],190313
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[5],190420
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[6],190654
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[7],190820
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[8],191832
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[9],192157
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0_RGB1:An,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0_RGB1:ENn,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0_RGB1:YL,16265
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_12:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_12:B,194083
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_12:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_12:CC,192958
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_12:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_12:P,194083
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_12:S,192958
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_12:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE:A,41337
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE:B,40098
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE:C,41189
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE:D,41109
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE:Y,40098
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out_RNICMQR:A,-1305
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out_RNICMQR:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out_RNICMQR:C,-1600
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out_RNICMQR:Y,-1600
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_wmux_0[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_wmux_0[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_wmux_0[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_wmux_0[0]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_wmux_0[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_wmux_0[0]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_wmux_0[0]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_wmux_0[0]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[5]:ALn,1278
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[5]:CLK,1687
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[5]:D,3363
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[5]:EN,3322
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[5]:Q,1687
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[5]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[5]:ALn,-122
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[5]:CLK,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[5]:D,4685
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[5]:EN,3195
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[5]:Q,4739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[10]:ALn,-3547
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[10]:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[10]:D,194903
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[10]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[10]:Q,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[10]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[10]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_wmux_0[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_wmux_0[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_wmux_0[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_wmux_0[4]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_wmux_0[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_wmux_0[4]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_wmux_0[4]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_wmux_0[4]:Y,
DEVRST_N,
ID_RES<0>,
ID_RES<1>,
ID_RES<2>,
ID_RES<3>,
MDDR_DQS_TMATCH_0_IN,
MMUART_1_RXD,
SPI_0_DI,
XTL,
GPIO_20_OUT,
MDDR_ADDR<0>,
MDDR_ADDR<1>,
MDDR_ADDR<2>,
MDDR_ADDR<3>,
MDDR_ADDR<4>,
MDDR_ADDR<5>,
MDDR_ADDR<6>,
MDDR_ADDR<7>,
MDDR_ADDR<8>,
MDDR_ADDR<9>,
MDDR_ADDR<10>,
MDDR_ADDR<11>,
MDDR_ADDR<12>,
MDDR_ADDR<13>,
MDDR_ADDR<14>,
MDDR_ADDR<15>,
MDDR_BA<0>,
MDDR_BA<1>,
MDDR_BA<2>,
MDDR_CAS_N,
MDDR_CKE,
MDDR_CLK,
MDDR_CLK_N,
MDDR_CS_N,
MDDR_DQS_TMATCH_0_OUT,
MDDR_ODT,
MDDR_RAS_N,
MDDR_RESET_N,
MDDR_WE_N,
MMUART_1_TXD,
SPI_0_DO,
SPI_0_SS1,
SPI_1_DO_OTH,
GPIO_0_BI,
GPIO_12_BI,
GPIO_14_BI,
GPIO_15_BI,
GPIO_16_BI,
GPIO_17_BI,
GPIO_18_BI,
GPIO_1_BI<0>,
GPIO_25_BI,
GPIO_26_BI,
GPIO_31_BI,
GPIO_3_BI,
GPIO_4_BI,
GPIO_6_PAD<0>,
GPIO_7_PADI<0>,
I2C_1_SCL,
I2C_1_SDA,
MAC_MII_MDIO,
MDDR_DM_RDQS<0>,
MDDR_DM_RDQS<1>,
MDDR_DQ<0>,
MDDR_DQ<1>,
MDDR_DQ<2>,
MDDR_DQ<3>,
MDDR_DQ<4>,
MDDR_DQ<5>,
MDDR_DQ<6>,
MDDR_DQ<7>,
MDDR_DQ<8>,
MDDR_DQ<9>,
MDDR_DQ<10>,
MDDR_DQ<11>,
MDDR_DQ<12>,
MDDR_DQ<13>,
MDDR_DQ<14>,
MDDR_DQ<15>,
MDDR_DQS<0>,
MDDR_DQS<1>,
SPI_0_CLK,
SPI_0_SS0,
SPI_1_CLK<0>,
SPI_1_SS0_CAM<0>,
SPI_1_SS0_OTH<0>,
DEBOUNCE_IN<0>,
DEBOUNCE_IN<1>,
DEBOUNCE_IN<2>,
MAC_MII_COL,
MAC_MII_CRS,
MAC_MII_RXD<0>,
MAC_MII_RXD<1>,
MAC_MII_RXD<2>,
MAC_MII_RXD<3>,
MAC_MII_RX_CLK,
MAC_MII_RX_DV,
MAC_MII_RX_ER,
MAC_MII_TX_CLK,
MANCHESTER_IN,
MMUART_0_RXD_F2M,
PULLDOWN_R9,
SPI_1_DI_CAM,
SPI_1_DI_OTH,
DEBOUNCE_OUT_1,
DEBOUNCE_OUT_2,
DRVR_EN,
Data_FAIL,
GPIO_11_M2F,
GPIO_21_M2F,
GPIO_22_M2F,
GPIO_24_M2F,
GPIO_5_M2F,
GPIO_8_M2F,
MAC_MII_MDC,
MAC_MII_TXD<0>,
MAC_MII_TXD<1>,
MAC_MII_TXD<2>,
MAC_MII_TXD<3>,
MAC_MII_TX_EN,
MANCH_OUT_N,
MANCH_OUT_P,
MMUART_0_TXD_M2F,
RCVR_EN,
SPI_1_DO_CAM,
GPIO_1_BIDI<0>,
