--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH 
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Reset_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X22Y56.D3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.180ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      2.145ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_proc/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y56.AQ      Tcko                  0.447   microblaze_proc/microblaze_0_debug_Debug_Rst
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X22Y56.D3      net (fanout=1)        1.544   microblaze_proc/microblaze_0_debug_Debug_Rst
    SLICE_X22Y56.CLK     Tas                   0.154   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/int_op_1
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (0.601ns logic, 1.544ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_Reset_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X22Y56.D3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.358ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.358ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_proc/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y56.AQ      Tcko                  0.234   microblaze_proc/microblaze_0_debug_Debug_Rst
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X22Y56.D3      net (fanout=1)        0.993   microblaze_proc/microblaze_0_debug_Debug_Rst
    SLICE_X22Y56.CLK     Tah         (-Th)    -0.131   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/int_op_1
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.358ns (0.365ns logic, 0.993ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Interrupt_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_ddr_reset_resync_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X24Y59.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.459ns (data path)
  Source:               in_clk (PAD)
  Destination:          microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      3.459ns (Levels of Logic = 6)

  Maximum Data Path at Slow Process Corner: in_clk to microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   in_clk
                                                       in_clk
                                                       clock_module/clkin1_buf
                                                       ProtoComp274.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=1)        1.945   clock_module/clkin1
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.488   clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.841   clock_module/pll_base_inst/PLL_ADV
                                                       clock_module/pll_base_inst/PLL_ADV
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.422   clock_module/clkout0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clock_module/clkout1_buf
                                                       clock_module/clkout1_buf
    PLL_ADV_X0Y1.CLKIN2  net (fanout=4)        1.276   out_clk1
    PLL_ADV_X0Y1.CLKOUT2 Tpllcko_CLK           0.690   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.553   microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X24Y59.CLK     net (fanout=2412)     1.087   microblaze_proc/clock_generator_0_CLKOUT2
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (-2.312ns logic, 5.771ns route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X24Y59.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.459ns (data path)
  Source:               in_clk (PAD)
  Destination:          microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      3.459ns (Levels of Logic = 6)

  Maximum Data Path at Slow Process Corner: in_clk to microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   in_clk
                                                       in_clk
                                                       clock_module/clkin1_buf
                                                       ProtoComp274.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=1)        1.945   clock_module/clkin1
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.488   clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.841   clock_module/pll_base_inst/PLL_ADV
                                                       clock_module/pll_base_inst/PLL_ADV
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.422   clock_module/clkout0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clock_module/clkout1_buf
                                                       clock_module/clkout1_buf
    PLL_ADV_X0Y1.CLKIN2  net (fanout=4)        1.276   out_clk1
    PLL_ADV_X0Y1.CLKOUT2 Tpllcko_CLK           0.690   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.553   microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X24Y59.CLK     net (fanout=2412)     1.087   microblaze_proc/clock_generator_0_CLKOUT2
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (-2.312ns logic, 5.771ns route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X24Y59.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.459ns (data path)
  Source:               in_clk (PAD)
  Destination:          microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      3.459ns (Levels of Logic = 6)

  Maximum Data Path at Slow Process Corner: in_clk to microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   in_clk
                                                       in_clk
                                                       clock_module/clkin1_buf
                                                       ProtoComp274.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=1)        1.945   clock_module/clkin1
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.488   clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.841   clock_module/pll_base_inst/PLL_ADV
                                                       clock_module/pll_base_inst/PLL_ADV
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.422   clock_module/clkout0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clock_module/clkout1_buf
                                                       clock_module/clkout1_buf
    PLL_ADV_X0Y1.CLKIN2  net (fanout=4)        1.276   out_clk1
    PLL_ADV_X0Y1.CLKOUT2 Tpllcko_CLK           0.690   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.553   microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X24Y59.CLK     net (fanout=2412)     1.087   microblaze_proc/clock_generator_0_CLKOUT2
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (-2.312ns logic, 5.771ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4lite_0_reset_resync_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X36Y43.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.458ns (data path)
  Source:               in_clk (PAD)
  Destination:          microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      3.458ns (Levels of Logic = 6)

  Maximum Data Path at Slow Process Corner: in_clk to microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   in_clk
                                                       in_clk
                                                       clock_module/clkin1_buf
                                                       ProtoComp274.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=1)        1.945   clock_module/clkin1
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.488   clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.841   clock_module/pll_base_inst/PLL_ADV
                                                       clock_module/pll_base_inst/PLL_ADV
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.422   clock_module/clkout0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clock_module/clkout1_buf
                                                       clock_module/clkout1_buf
    PLL_ADV_X0Y1.CLKIN2  net (fanout=4)        1.276   out_clk1
    PLL_ADV_X0Y1.CLKOUT2 Tpllcko_CLK           0.690   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.553   microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X36Y43.CLK     net (fanout=2412)     1.086   microblaze_proc/clock_generator_0_CLKOUT2
    -------------------------------------------------  ---------------------------
    Total                                      3.458ns (-2.312ns logic, 5.770ns route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X36Y43.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.458ns (data path)
  Source:               in_clk (PAD)
  Destination:          microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      3.458ns (Levels of Logic = 6)

  Maximum Data Path at Slow Process Corner: in_clk to microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   in_clk
                                                       in_clk
                                                       clock_module/clkin1_buf
                                                       ProtoComp274.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=1)        1.945   clock_module/clkin1
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.488   clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.841   clock_module/pll_base_inst/PLL_ADV
                                                       clock_module/pll_base_inst/PLL_ADV
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.422   clock_module/clkout0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clock_module/clkout1_buf
                                                       clock_module/clkout1_buf
    PLL_ADV_X0Y1.CLKIN2  net (fanout=4)        1.276   out_clk1
    PLL_ADV_X0Y1.CLKOUT2 Tpllcko_CLK           0.690   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.553   microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X36Y43.CLK     net (fanout=2412)     1.086   microblaze_proc/clock_generator_0_CLKOUT2
    -------------------------------------------------  ---------------------------
    Total                                      3.458ns (-2.312ns logic, 5.770ns route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X36Y43.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.458ns (data path)
  Source:               in_clk (PAD)
  Destination:          microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      3.458ns (Levels of Logic = 6)

  Maximum Data Path at Slow Process Corner: in_clk to microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   in_clk
                                                       in_clk
                                                       clock_module/clkin1_buf
                                                       ProtoComp274.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=1)        1.945   clock_module/clkin1
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.488   clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.841   clock_module/pll_base_inst/PLL_ADV
                                                       clock_module/pll_base_inst/PLL_ADV
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.422   clock_module/clkout0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clock_module/clkout1_buf
                                                       clock_module/clkout1_buf
    PLL_ADV_X0Y1.CLKIN2  net (fanout=4)        1.276   out_clk1
    PLL_ADV_X0Y1.CLKOUT2 Tpllcko_CLK           0.690   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.553   microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X36Y43.CLK     net (fanout=2412)     1.086   microblaze_proc/clock_generator_0_CLKOUT2
    -------------------------------------------------  ---------------------------
    Total                                      3.458ns (-2.312ns logic, 5.770ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_sync_axi_intc_0_path" TIG;

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (SLICE_X41Y27.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.179ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      2.517ns (Levels of Logic = 1)
  Clock Path Skew:      -1.355ns (2.126 - 3.481)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/debug_module_Interrupt rising
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.179ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y22.AQ      Tcko                  0.391   microblaze_proc/axi4lite_0_M_ARESETN<9>
                                                       microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X42Y22.C2      net (fanout=32)       0.644   microblaze_proc/axi4lite_0_M_ARESETN<8>
    SLICE_X42Y22.CMUX    Tilo                  0.261   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o1
    SLICE_X41Y27.SR      net (fanout=3)        0.954   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o
    SLICE_X41Y27.CLK     Trck                  0.267   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    -------------------------------------------------  ---------------------------
    Total                                      2.517ns (0.919ns logic, 1.598ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.767ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6 (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      2.115ns (Levels of Logic = 1)
  Clock Path Skew:      -1.345ns (2.126 - 3.471)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/debug_module_Interrupt rising
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.179ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6 to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y22.CQ      Tcko                  0.447   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
    SLICE_X42Y22.C5      net (fanout=1)        0.186   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
    SLICE_X42Y22.CMUX    Tilo                  0.261   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o1
    SLICE_X41Y27.SR      net (fanout=3)        0.954   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o
    SLICE_X41Y27.CLK     Trck                  0.267   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    -------------------------------------------------  ---------------------------
    Total                                      2.115ns (0.975ns logic, 1.140ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (SLICE_X41Y27.CLK), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.480ns (data path)
  Source:               microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      3.480ns (Levels of Logic = 1)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising

  Maximum Data Path at Slow Process Corner: microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y46.AQ      Tcko                  0.447   microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I
    SLICE_X45Y35.A3      net (fanout=6)        1.794   microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I
    SLICE_X45Y35.A       Tilo                  0.259   microblaze_proc/axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[5].register_slice_inst/reset
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/Interrupt1
    SLICE_X41Y27.CLK     net (fanout=1)        0.980   microblaze_proc/debug_module_Interrupt
    -------------------------------------------------  ---------------------------
    Total                                      3.480ns (0.706ns logic, 2.774ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.829ns (data path)
  Source:               microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      2.829ns (Levels of Logic = 1)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising

  Maximum Data Path at Slow Process Corner: microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y42.AQ      Tcko                  0.391   microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I
    SLICE_X45Y35.A6      net (fanout=6)        1.199   microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I
    SLICE_X45Y35.A       Tilo                  0.259   microblaze_proc/axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[5].register_slice_inst/reset
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/Interrupt1
    SLICE_X41Y27.CLK     net (fanout=1)        0.980   microblaze_proc/debug_module_Interrupt
    -------------------------------------------------  ---------------------------
    Total                                      2.829ns (0.650ns logic, 2.179ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.348ns (data path)
  Source:               microblaze_proc/debug_module/debug_module/MDM_Core_I1/enable_interrupts (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      2.348ns (Levels of Logic = 1)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising

  Maximum Data Path at Slow Process Corner: microblaze_proc/debug_module/debug_module/MDM_Core_I1/enable_interrupts to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y34.CQ      Tcko                  0.447   microblaze_proc/debug_module/debug_module/MDM_Core_I1/enable_interrupts
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/enable_interrupts
    SLICE_X45Y35.A2      net (fanout=3)        0.662   microblaze_proc/debug_module/debug_module/MDM_Core_I1/enable_interrupts
    SLICE_X45Y35.A       Tilo                  0.259   microblaze_proc/axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[5].register_slice_inst/reset
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/Interrupt1
    SLICE_X41Y27.CLK     net (fanout=1)        0.980   microblaze_proc/debug_module_Interrupt
    -------------------------------------------------  ---------------------------
    Total                                      2.348ns (0.706ns logic, 1.642ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_sync_axi_intc_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (SLICE_X41Y27.SR), 2 paths
--------------------------------------------------------------------------------
Delay (hold path):      0.999ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6 (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      1.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.129ns (2.109 - 1.980)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/debug_module_Interrupt rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6 to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y22.CQ      Tcko                  0.234   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
    SLICE_X42Y22.C5      net (fanout=1)        0.058   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
    SLICE_X42Y22.CMUX    Tilo                  0.191   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o1
    SLICE_X41Y27.SR      net (fanout=3)        0.499   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o
    SLICE_X41Y27.CLK     Tremck      (-Th)    -0.146   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    -------------------------------------------------  ---------------------------
    Total                                      1.128ns (0.571ns logic, 0.557ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.301ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      1.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.119ns (2.109 - 1.990)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/debug_module_Interrupt rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y22.AQ      Tcko                  0.198   microblaze_proc/axi4lite_0_M_ARESETN<9>
                                                       microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X42Y22.C2      net (fanout=32)       0.386   microblaze_proc/axi4lite_0_M_ARESETN<8>
    SLICE_X42Y22.CMUX    Tilo                  0.191   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o1
    SLICE_X41Y27.SR      net (fanout=3)        0.499   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o
    SLICE_X41Y27.CLK     Tremck      (-Th)    -0.146   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    -------------------------------------------------  ---------------------------
    Total                                      1.420ns (0.535ns logic, 0.885ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_intr_sync_p1_axi_intc_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6 (SLICE_X41Y25.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.221ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6 (FF)
  Data Path Delay:      0.857ns (Levels of Logic = 0)
  Clock Path Skew:      -0.057ns (3.423 - 3.480)
  Source Clock:         microblaze_proc/debug_module_Interrupt rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.179ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y27.AQ      Tcko                  0.391   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    SLICE_X41Y25.AX      net (fanout=1)        0.403   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    SLICE_X41Y25.CLK     Tdick                 0.063   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.857ns (0.454ns logic, 0.403ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_intr_sync_p1_axi_intc_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6 (SLICE_X41Y25.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.652ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6 (FF)
  Data Path Delay:      0.463ns (Levels of Logic = 0)
  Clock Path Skew:      1.115ns (2.334 - 1.219)
  Source Clock:         microblaze_proc/debug_module_Interrupt rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y27.AQ      Tcko                  0.198   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    SLICE_X41Y25.AX      net (fanout=1)        0.206   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    SLICE_X41Y25.CLK     Tckdi       (-Th)    -0.059   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.257ns logic, 0.206ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_MB_AXI_FP_axi_intc_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_AXI_MB_FP_axi_intc_0_path" TIG;

 965513 paths analyzed, 35306 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI (SLICE_X4Y33.SR), 357 paths
--------------------------------------------------------------------------------
Delay (setup path):     14.497ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0 (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI (FF)
  Data Path Delay:      14.369ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.620 - 0.621)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0 to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y66.AMUX     Tshcko                0.461   microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/incr_cmd_bl_ir<3>
                                                       microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0
    SLICE_X9Y44.B1       net (fanout=6)        1.990   microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot<0>
    SLICE_X9Y44.BMUX     Tilo                  0.313   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii<11>
                                                       microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/s_rvalid_i1
    SLICE_X18Y38.A4      net (fanout=67)       2.197   microblaze_proc/axi_ddr_S_RVALID<0>
    SLICE_X18Y38.A       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode<1>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1
    SLICE_X28Y35.C3      net (fanout=11)       2.075   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle
    SLICE_X28Y35.COUT    Topcyc                0.295   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dcache_valid_read_data<7>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/Using_FPGA.A_N
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I
    SLICE_X28Y36.CIN     net (fanout=33)       0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I/O
    SLICE_X28Y36.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y37.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y38.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y39.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y39.AMUX    Tcina                 0.194   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X7Y25.D2       net (fanout=241)      4.886   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X7Y25.DMUX     Tilo                  0.313   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_div_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable1
    SLICE_X4Y33.SR       net (fanout=2)        0.758   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable
    SLICE_X4Y33.CLK      Tsrck                 0.444   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI
    -------------------------------------------------  ---------------------------
    Total                                     14.369ns (2.451ns logic, 11.918ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.374ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0 (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI (FF)
  Data Path Delay:      14.246ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.620 - 0.621)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0 to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y66.AMUX     Tshcko                0.461   microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/incr_cmd_bl_ir<3>
                                                       microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0
    SLICE_X9Y44.B1       net (fanout=6)        1.990   microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot<0>
    SLICE_X9Y44.BMUX     Tilo                  0.313   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii<11>
                                                       microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/s_rvalid_i1
    SLICE_X18Y38.A4      net (fanout=67)       2.197   microblaze_proc/axi_ddr_S_RVALID<0>
    SLICE_X18Y38.A       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode<1>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1
    SLICE_X28Y35.B4      net (fanout=11)       1.872   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle
    SLICE_X28Y35.COUT    Topcyb                0.375   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dcache_valid_read_data<7>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N1
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I
    SLICE_X28Y36.CIN     net (fanout=33)       0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I/O
    SLICE_X28Y36.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y37.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y38.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y39.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y39.AMUX    Tcina                 0.194   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X7Y25.D2       net (fanout=241)      4.886   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X7Y25.DMUX     Tilo                  0.313   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_div_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable1
    SLICE_X4Y33.SR       net (fanout=2)        0.758   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable
    SLICE_X4Y33.CLK      Tsrck                 0.444   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI
    -------------------------------------------------  ---------------------------
    Total                                     14.246ns (2.531ns logic, 11.715ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.050ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI (FF)
  Data Path Delay:      14.099ns (Levels of Logic = 8)
  Clock Path Skew:      0.176ns (0.620 - 0.444)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y48.BQ      Tcko                  0.447   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.of_pc<13>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay
    SLICE_X21Y35.A1      net (fanout=7)        2.256   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay
    SLICE_X21Y35.A       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr<27>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR11
    SLICE_X37Y42.B3      net (fanout=8)        2.015   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR1
    SLICE_X37Y42.B       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg<22>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11_1
    SLICE_X37Y42.C4      net (fanout=3)        0.309   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11
    SLICE_X37Y42.C       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg<22>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FSL_Stall1_F
    SLICE_X28Y36.D5      net (fanout=3)        1.279   microblaze_proc/microblaze_0/N484
    SLICE_X28Y36.COUT    Topcyd                0.260   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<1>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y37.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y38.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y39.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y39.AMUX    Tcina                 0.194   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X7Y25.D2       net (fanout=241)      4.886   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X7Y25.DMUX     Tilo                  0.313   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_div_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable1
    SLICE_X4Y33.SR       net (fanout=2)        0.758   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable
    SLICE_X4Y33.CLK      Tsrck                 0.444   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI
    -------------------------------------------------  ---------------------------
    Total                                     14.099ns (2.587ns logic, 11.512ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1 (SLICE_X5Y33.SR), 357 paths
--------------------------------------------------------------------------------
Delay (setup path):     14.453ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0 (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1 (FF)
  Data Path Delay:      14.325ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.620 - 0.621)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0 to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y66.AMUX     Tshcko                0.461   microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/incr_cmd_bl_ir<3>
                                                       microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0
    SLICE_X9Y44.B1       net (fanout=6)        1.990   microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot<0>
    SLICE_X9Y44.BMUX     Tilo                  0.313   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii<11>
                                                       microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/s_rvalid_i1
    SLICE_X18Y38.A4      net (fanout=67)       2.197   microblaze_proc/axi_ddr_S_RVALID<0>
    SLICE_X18Y38.A       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode<1>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1
    SLICE_X28Y35.C3      net (fanout=11)       2.075   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle
    SLICE_X28Y35.COUT    Topcyc                0.295   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dcache_valid_read_data<7>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/Using_FPGA.A_N
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I
    SLICE_X28Y36.CIN     net (fanout=33)       0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I/O
    SLICE_X28Y36.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y37.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y38.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y39.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y39.AMUX    Tcina                 0.194   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X7Y25.D2       net (fanout=241)      4.886   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X7Y25.DMUX     Tilo                  0.313   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_div_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable1
    SLICE_X5Y33.SR       net (fanout=2)        0.758   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable
    SLICE_X5Y33.CLK      Tsrck                 0.400   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1
    -------------------------------------------------  ---------------------------
    Total                                     14.325ns (2.407ns logic, 11.918ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.330ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0 (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1 (FF)
  Data Path Delay:      14.202ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.620 - 0.621)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0 to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y66.AMUX     Tshcko                0.461   microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/incr_cmd_bl_ir<3>
                                                       microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0
    SLICE_X9Y44.B1       net (fanout=6)        1.990   microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot<0>
    SLICE_X9Y44.BMUX     Tilo                  0.313   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii<11>
                                                       microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/s_rvalid_i1
    SLICE_X18Y38.A4      net (fanout=67)       2.197   microblaze_proc/axi_ddr_S_RVALID<0>
    SLICE_X18Y38.A       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode<1>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1
    SLICE_X28Y35.B4      net (fanout=11)       1.872   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle
    SLICE_X28Y35.COUT    Topcyb                0.375   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dcache_valid_read_data<7>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N1
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I
    SLICE_X28Y36.CIN     net (fanout=33)       0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I/O
    SLICE_X28Y36.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y37.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y38.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y39.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y39.AMUX    Tcina                 0.194   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X7Y25.D2       net (fanout=241)      4.886   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X7Y25.DMUX     Tilo                  0.313   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_div_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable1
    SLICE_X5Y33.SR       net (fanout=2)        0.758   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable
    SLICE_X5Y33.CLK      Tsrck                 0.400   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1
    -------------------------------------------------  ---------------------------
    Total                                     14.202ns (2.487ns logic, 11.715ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.006ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1 (FF)
  Data Path Delay:      14.055ns (Levels of Logic = 8)
  Clock Path Skew:      0.176ns (0.620 - 0.444)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y48.BQ      Tcko                  0.447   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.of_pc<13>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay
    SLICE_X21Y35.A1      net (fanout=7)        2.256   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay
    SLICE_X21Y35.A       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr<27>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR11
    SLICE_X37Y42.B3      net (fanout=8)        2.015   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR1
    SLICE_X37Y42.B       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg<22>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11_1
    SLICE_X37Y42.C4      net (fanout=3)        0.309   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11
    SLICE_X37Y42.C       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg<22>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FSL_Stall1_F
    SLICE_X28Y36.D5      net (fanout=3)        1.279   microblaze_proc/microblaze_0/N484
    SLICE_X28Y36.COUT    Topcyd                0.260   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<1>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y37.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y38.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y39.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y39.AMUX    Tcina                 0.194   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X7Y25.D2       net (fanout=241)      4.886   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X7Y25.DMUX     Tilo                  0.313   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_div_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable1
    SLICE_X5Y33.SR       net (fanout=2)        0.758   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable
    SLICE_X5Y33.CLK      Tsrck                 0.400   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1
    -------------------------------------------------  ---------------------------
    Total                                     14.055ns (2.543ns logic, 11.512ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S (SLICE_X4Y33.SR), 357 paths
--------------------------------------------------------------------------------
Delay (setup path):     14.407ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0 (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S (FF)
  Data Path Delay:      14.279ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.620 - 0.621)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0 to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y66.AMUX     Tshcko                0.461   microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/incr_cmd_bl_ir<3>
                                                       microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0
    SLICE_X9Y44.B1       net (fanout=6)        1.990   microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot<0>
    SLICE_X9Y44.BMUX     Tilo                  0.313   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii<11>
                                                       microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/s_rvalid_i1
    SLICE_X18Y38.A4      net (fanout=67)       2.197   microblaze_proc/axi_ddr_S_RVALID<0>
    SLICE_X18Y38.A       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode<1>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1
    SLICE_X28Y35.C3      net (fanout=11)       2.075   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle
    SLICE_X28Y35.COUT    Topcyc                0.295   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dcache_valid_read_data<7>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/Using_FPGA.A_N
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I
    SLICE_X28Y36.CIN     net (fanout=33)       0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I/O
    SLICE_X28Y36.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y37.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y38.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y39.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y39.AMUX    Tcina                 0.194   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X7Y25.D2       net (fanout=241)      4.886   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X7Y25.DMUX     Tilo                  0.313   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_div_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable1
    SLICE_X4Y33.SR       net (fanout=2)        0.758   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable
    SLICE_X4Y33.CLK      Tsrck                 0.354   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S
    -------------------------------------------------  ---------------------------
    Total                                     14.279ns (2.361ns logic, 11.918ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.284ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0 (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S (FF)
  Data Path Delay:      14.156ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.620 - 0.621)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0 to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y66.AMUX     Tshcko                0.461   microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/incr_cmd_bl_ir<3>
                                                       microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0
    SLICE_X9Y44.B1       net (fanout=6)        1.990   microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot<0>
    SLICE_X9Y44.BMUX     Tilo                  0.313   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii<11>
                                                       microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/s_rvalid_i1
    SLICE_X18Y38.A4      net (fanout=67)       2.197   microblaze_proc/axi_ddr_S_RVALID<0>
    SLICE_X18Y38.A       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode<1>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1
    SLICE_X28Y35.B4      net (fanout=11)       1.872   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle
    SLICE_X28Y35.COUT    Topcyb                0.375   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dcache_valid_read_data<7>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N1
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I
    SLICE_X28Y36.CIN     net (fanout=33)       0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I/O
    SLICE_X28Y36.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y37.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y38.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y39.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y39.AMUX    Tcina                 0.194   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X7Y25.D2       net (fanout=241)      4.886   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X7Y25.DMUX     Tilo                  0.313   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_div_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable1
    SLICE_X4Y33.SR       net (fanout=2)        0.758   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable
    SLICE_X4Y33.CLK      Tsrck                 0.354   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S
    -------------------------------------------------  ---------------------------
    Total                                     14.156ns (2.441ns logic, 11.715ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.960ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S (FF)
  Data Path Delay:      14.009ns (Levels of Logic = 8)
  Clock Path Skew:      0.176ns (0.620 - 0.444)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y48.BQ      Tcko                  0.447   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.of_pc<13>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay
    SLICE_X21Y35.A1      net (fanout=7)        2.256   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay
    SLICE_X21Y35.A       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr<27>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR11
    SLICE_X37Y42.B3      net (fanout=8)        2.015   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR1
    SLICE_X37Y42.B       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg<22>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11_1
    SLICE_X37Y42.C4      net (fanout=3)        0.309   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11
    SLICE_X37Y42.C       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg<22>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FSL_Stall1_F
    SLICE_X28Y36.D5      net (fanout=3)        1.279   microblaze_proc/microblaze_0/N484
    SLICE_X28Y36.COUT    Topcyd                0.260   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<1>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y37.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y38.COUT    Tbyp                  0.076   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X28Y39.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X28Y39.AMUX    Tcina                 0.194   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X7Y25.D2       net (fanout=241)      4.886   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X7Y25.DMUX     Tilo                  0.313   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_div_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable1
    SLICE_X4Y33.SR       net (fanout=2)        0.758   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable
    SLICE_X4Y33.CLK      Tsrck                 0.354   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S
    -------------------------------------------------  ---------------------------
    Total                                     14.009ns (2.497ns logic, 11.512ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_AXI_MB_FP_axi_intc_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_10 (SLICE_X24Y55.C6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.403ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_9 (FF)
  Destination:          microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_10 (FF)
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_9 to microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y55.DQ      Tcko                  0.198   microblaze_proc/axi_ddr_S_ARADDR<9>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_9
    SLICE_X24Y55.C6      net (fanout=1)        0.017   microblaze_proc/axi_ddr_S_ARADDR<9>
    SLICE_X24Y55.CLK     Tah         (-Th)    -0.190   microblaze_proc/axi_ddr_M_ARADDR<10>
                                                       microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/O<10>1
                                                       microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_10
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.388ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0 (SLICE_X3Y71.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.434ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0 (FF)
  Destination:          microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0 (FF)
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0 to microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y71.AQ       Tcko                  0.198   microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt<0>
                                                       microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0
    SLICE_X3Y71.A6       net (fanout=4)        0.021   microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt<0>
    SLICE_X3Y71.CLK      Tah         (-Th)    -0.215   microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt<0>
                                                       microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/Mcount_bit_cnt_xor<0>11_INV_0
                                                       microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.413ns logic, 0.021ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/i_can_fifo/addr_tmp_5 (SLICE_X9Y18.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.434ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/i_can_fifo/addr_tmp_5 (FF)
  Destination:          microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/i_can_fifo/addr_tmp_5 (FF)
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/i_can_fifo/addr_tmp_5 to microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/i_can_fifo/addr_tmp_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y18.DQ       Tcko                  0.198   microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/i_can_fifo/addr_tmp<5>
                                                       microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/i_can_fifo/addr_tmp_5
    SLICE_X9Y18.D6       net (fanout=2)        0.021   microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/i_can_fifo/addr_tmp<5>
    SLICE_X9Y18.CLK      Tah         (-Th)    -0.215   microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/i_can_fifo/addr_tmp<5>
                                                       microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/i_can_fifo/Mcount_addr_tmp_xor<5>11
                                                       microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/i_can_fifo/addr_tmp_5
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.413ns logic, 0.021ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0 (SLICE_X8Y46.D4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.586ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0 (FF)
  Data Path Delay:      2.581ns (Levels of Logic = 1)
  Clock Path Skew:      0.122ns (0.512 - 0.390)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y47.AQ      Tcko                  0.391   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X8Y46.D4       net (fanout=2)        1.870   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X8Y46.CLK      Tas                   0.320   microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0
                                                       microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET_rt
                                                       microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.581ns (0.711ns logic, 1.870ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0 (SLICE_X8Y46.D4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.394ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0 (FF)
  Data Path Delay:      1.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.147ns (0.295 - 0.148)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y47.AQ      Tcko                  0.198   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X8Y46.D4       net (fanout=2)        1.166   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X8Y46.CLK      Tah         (-Th)    -0.177   microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0
                                                       microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET_rt
                                                       microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.541ns (0.375ns logic, 1.166ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X32Y47.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.414ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      1.256ns (Levels of Logic = 0)
  Clock Path Skew:      -0.031ns (0.262 - 0.293)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y47.AQ      Tcko                  0.391   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X32Y47.SR      net (fanout=2)        0.537   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X32Y47.CLK     Tsrck                 0.328   microblaze_proc/microblaze_0_ilmb_LMB_Rst
                                                       microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (0.719ns logic, 0.537ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X32Y47.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.543ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      0.530ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.096 - 0.109)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y47.AQ      Tcko                  0.198   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X32Y47.SR      net (fanout=2)        0.313   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X32Y47.CLK     Tcksr       (-Th)    -0.019   microblaze_proc/microblaze_0_ilmb_LMB_Rst
                                                       microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.217ns logic, 0.313ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X32Y47.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.504ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      1.346ns (Levels of Logic = 0)
  Clock Path Skew:      -0.031ns (0.262 - 0.293)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y47.AQ      Tcko                  0.391   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X32Y47.SR      net (fanout=2)        0.537   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X32Y47.CLK     Tsrck                 0.418   microblaze_proc/microblaze_0_ilmb_LMB_Rst
                                                       microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.346ns (0.809ns logic, 0.537ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X32Y47.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.554ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      0.541ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.096 - 0.109)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y47.AQ      Tcko                  0.198   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X32Y47.SR      net (fanout=2)        0.313   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X32Y47.CLK     Tcksr       (-Th)    -0.030   microblaze_proc/microblaze_0_ilmb_LMB_Rst
                                                       microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.228ns logic, 0.313ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock in_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
in_clk         |   14.497|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 965530 paths, 0 nets, and 44738 connections

Design statistics:
No global statistics to report.

Analysis completed Mon Mar 18 16:26:35 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 329 MB



