#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue May 21 09:43:56 2024
# Process ID: 11062
# Current directory: /scratch/ex_hetero_vitis_soc_12fs24/src/platform/basic
# Command line: vivado
# Log file: /scratch/ex_hetero_vitis_soc_12fs24/src/platform/basic/vivado.log
# Journal file: /scratch/ex_hetero_vitis_soc_12fs24/src/platform/basic/vivado.jou
# Running On: tardis-a14, OS: Linux, CPU Frequency: 4599.912 MHz, CPU Physical cores: 8, Host memory: 33627 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /usr/pack/vitis-2022.1-zr/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /usr/pack/vitis-2022.1-zr/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /usr/pack/vitis-2022.1-zr/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /usr/pack/vitis-2022.1-zr/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /usr/pack/vitis-2022.1-zr/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /usr/pack/vitis-2022.1-zr/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_hw_platform ./design_1_wrapper.xsa
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/pack/vitis-2022.1-zr/Vivado/2022.1/data/ip'.
INFO: [Project 1-1727] Source BDs should be added before importing the top BD /scratch/ex_hetero_vitis_soc_12fs24/src/platform/basic/design_1_wrapper/hw_platform/prj/prj.srcs/sources_1/bd/design_1/design_1.bd with BDC
INFO: Project created:prj
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/ex_hetero_vitis_soc_12fs24/src/platform/basic/design_1_wrapper/hw_platform/ipcache'.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'design_1_processing_system7_0_0'; does not support IP Caching: Core does not have a synthesis view checksum
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'design_1_xlconcat_0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
Reading block design file </scratch/ex_hetero_vitis_soc_12fs24/src/platform/basic/design_1_wrapper/prj/prj.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_3
Successfully read diagram <design_1> from block design file </scratch/ex_hetero_vitis_soc_12fs24/src/platform/basic/design_1_wrapper/prj/prj.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 7734.891 ; gain = 0.000 ; free physical = 11882 ; free virtual = 63554
INFO: [Vivado 12-5431] Succesfully read Hardware Platform: ./design_1_wrapper.xsa
open_hw_platform: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 7734.891 ; gain = 88.285 ; free physical = 11878 ; free virtual = 63550
/scratch/ex_hetero_vitis_soc_12fs24/src/platform/basic/design_1_wrapper.xsa
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 21 09:52:16 2024...
