ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB338:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include <string.h>
  25:Core/Src/main.c **** #include <stdio.h>
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c ****  ADC_HandleTypeDef hadc1;
  44:Core/Src/main.c **** ADC_HandleTypeDef hadc2;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** UART_HandleTypeDef hlpuart1;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** TIM_HandleTypeDef htim6;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE BEGIN PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** int timer_lap = 0;
  53:Core/Src/main.c **** int flag_sensor = 0;
  54:Core/Src/main.c **** int flag_voltage = 0;
  55:Core/Src/main.c **** int flag_button = 0;
  56:Core/Src/main.c **** int flag_waiting_message = 0;
  57:Core/Src/main.c **** int flag_undervoltage = 0;
  58:Core/Src/main.c **** int flag_overvoltage = 0;
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END PV */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  63:Core/Src/main.c **** void SystemClock_Config(void);
  64:Core/Src/main.c **** static void MX_GPIO_Init(void);
  65:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void);
  66:Core/Src/main.c **** static void MX_ADC1_Init(void);
  67:Core/Src/main.c **** static void MX_TIM6_Init(void);
  68:Core/Src/main.c **** static void MX_ADC2_Init(void);
  69:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /* USER CODE END PFP */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  74:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  75:Core/Src/main.c **** enum state_machine {
  76:Core/Src/main.c ****     INIT_STATE,
  77:Core/Src/main.c ****     RUNNING_STATE,
  78:Core/Src/main.c ****     READING_STATE,
  79:Core/Src/main.c ****     WAITING_STATE,
  80:Core/Src/main.c ****     DANGER_STATE
  81:Core/Src/main.c **** } state;
  82:Core/Src/main.c **** /* USER CODE END 0 */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** /**
  85:Core/Src/main.c ****   * @brief  The application entry point.
  86:Core/Src/main.c ****   * @retval int
  87:Core/Src/main.c ****   */
  88:Core/Src/main.c **** int main(void)
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 3


  89:Core/Src/main.c **** {
  90:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  91:Core/Src/main.c ****   
  92:Core/Src/main.c ****   uint16_t raw;
  93:Core/Src/main.c ****   char msg[50];
  94:Core/Src/main.c ****   char danger_message[50];
  95:Core/Src/main.c ****   float raw_to_gauss;
  96:Core/Src/main.c ****   state = INIT_STATE;
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   uint16_t raw_voltage;
  99:Core/Src/main.c ****   float raw_voltage_volt;
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   uint8_t waiting_message[100] = "Board in waiting state - please press the emergency button\r\n";
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* USER CODE END 1 */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 108:Core/Src/main.c ****   HAL_Init();
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* USER CODE END Init */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* Configure the system clock */
 115:Core/Src/main.c ****   SystemClock_Config();
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /* USER CODE END SysInit */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /* Initialize all configured peripherals */
 122:Core/Src/main.c ****   MX_GPIO_Init();
 123:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 124:Core/Src/main.c ****   MX_ADC1_Init();
 125:Core/Src/main.c ****   MX_TIM6_Init();
 126:Core/Src/main.c ****   MX_ADC2_Init();
 127:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 128:Core/Src/main.c **** 
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   //Start timer
 131:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim6);
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   /* USER CODE END 2 */
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /* Infinite loop */
 136:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 137:Core/Src/main.c ****   while (1)
 138:Core/Src/main.c ****   { 
 139:Core/Src/main.c ****     
 140:Core/Src/main.c ****     switch (state)
 141:Core/Src/main.c ****     {
 142:Core/Src/main.c ****     case READING_STATE:
 143:Core/Src/main.c ****       //check if sensor is to be read
 144:Core/Src/main.c ****       if(flag_sensor == 1){
 145:Core/Src/main.c ****       
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 4


 146:Core/Src/main.c ****         HAL_ADC_Start(&hadc1);
 147:Core/Src/main.c ****         HAL_ADC_PollForConversion(&hadc1, 1); 
 148:Core/Src/main.c ****         raw = HAL_ADC_GetValue(&hadc1);
 149:Core/Src/main.c ****         raw_to_gauss = (((raw * 3.3)/ 4095) - 1.60)*1000/1.6; //TODO: change sensibility according 
 150:Core/Src/main.c ****         HAL_ADC_Stop(&hadc1);
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****         // Convert to string and print
 153:Core/Src/main.c ****         sprintf(msg, "(%lu) Hall sensor:  %4.2f [GS]\r\n", HAL_GetTick()/100, raw_to_gauss);
 154:Core/Src/main.c ****         HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), 10);
 155:Core/Src/main.c ****         flag_sensor = 0;
 156:Core/Src/main.c ****         }
 157:Core/Src/main.c ****         
 158:Core/Src/main.c ****       //check if voltage is to be read
 159:Core/Src/main.c ****       if(flag_voltage == 1){
 160:Core/Src/main.c ****         //read voltage
 161:Core/Src/main.c ****         HAL_ADC_Start(&hadc2);
 162:Core/Src/main.c ****         HAL_ADC_PollForConversion(&hadc2, 1); 
 163:Core/Src/main.c ****         raw_voltage = HAL_ADC_GetValue(&hadc2);
 164:Core/Src/main.c ****         raw_voltage_volt = (raw_voltage * 3.3) / 4095; //convert to volt
 165:Core/Src/main.c ****         HAL_ADC_Stop(&hadc2);
 166:Core/Src/main.c ****         
 167:Core/Src/main.c ****         if(raw_voltage_volt < 1.8){
 168:Core/Src/main.c ****           state = DANGER_STATE;
 169:Core/Src/main.c ****           flag_undervoltage = 1;
 170:Core/Src/main.c ****           HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_SET); //enable undervoltage led
 171:Core/Src/main.c ****           HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET); //disable overvoltage led
 172:Core/Src/main.c ****         } else if (raw_voltage_volt > 2.7){
 173:Core/Src/main.c ****           state = DANGER_STATE;
 174:Core/Src/main.c ****           flag_overvoltage = 1;
 175:Core/Src/main.c ****           HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET); //enable overvoltage led
 176:Core/Src/main.c ****           HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET); //disable undervoltage led
 177:Core/Src/main.c ****         } else {
 178:Core/Src/main.c ****           flag_undervoltage = 0;
 179:Core/Src/main.c ****           flag_overvoltage = 0;
 180:Core/Src/main.c ****           HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET); //disable undervoltage led
 181:Core/Src/main.c ****           HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET); //disable overvoltage led
 182:Core/Src/main.c ****         }
 183:Core/Src/main.c ****         flag_voltage = 0;
 184:Core/Src/main.c ****       }
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****       state = RUNNING_STATE;
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****       break;
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****     case RUNNING_STATE:
 191:Core/Src/main.c ****       break;
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****     case WAITING_STATE:
 194:Core/Src/main.c ****       if(flag_waiting_message == 1){
 195:Core/Src/main.c ****         HAL_UART_Transmit(&hlpuart1, (uint8_t*)waiting_message, sizeof(waiting_message), 10);
 196:Core/Src/main.c ****         flag_waiting_message = 0;
 197:Core/Src/main.c ****       }
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****       break;
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****     case DANGER_STATE:
 202:Core/Src/main.c ****         if (flag_undervoltage){
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 5


 203:Core/Src/main.c ****           sprintf(danger_message, "DANGER STATE: undervoltage\r\n"); //TODO: controllare che funzio
 204:Core/Src/main.c ****         } else if (flag_overvoltage){
 205:Core/Src/main.c ****           sprintf(danger_message, "DANGER STATE: overvoltage\r\n"); //TODO: controllare che funzion
 206:Core/Src/main.c ****         }
 207:Core/Src/main.c ****         HAL_UART_Transmit(&hlpuart1, (uint8_t*)danger_message, strlen(danger_message), 10); 
 208:Core/Src/main.c ****       break;
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****     default:
 211:Core/Src/main.c ****       break;
 212:Core/Src/main.c ****     }
 213:Core/Src/main.c ****       
 214:Core/Src/main.c ****     /* USER CODE END WHILE */
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 217:Core/Src/main.c ****   
 218:Core/Src/main.c **** 
 219:Core/Src/main.c ****     /* USER CODE END WHILE */
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 222:Core/Src/main.c ****   }
 223:Core/Src/main.c ****   /* USER CODE END 3 */
 224:Core/Src/main.c **** }
 225:Core/Src/main.c **** 
 226:Core/Src/main.c **** /**
 227:Core/Src/main.c ****   * @brief System Clock Configuration
 228:Core/Src/main.c ****   * @retval None
 229:Core/Src/main.c ****   */
 230:Core/Src/main.c **** void SystemClock_Config(void)
 231:Core/Src/main.c **** {
 232:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 233:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 236:Core/Src/main.c ****   */
 237:Core/Src/main.c ****   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 240:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 241:Core/Src/main.c ****   */
 242:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 243:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 244:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 245:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 246:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 247:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 248:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 85;
 249:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 250:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 251:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 252:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 253:Core/Src/main.c ****   {
 254:Core/Src/main.c ****     Error_Handler();
 255:Core/Src/main.c ****   }
 256:Core/Src/main.c **** 
 257:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 258:Core/Src/main.c ****   */
 259:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 6


 260:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 261:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 262:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 263:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 264:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 265:Core/Src/main.c **** 
 266:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 267:Core/Src/main.c ****   {
 268:Core/Src/main.c ****     Error_Handler();
 269:Core/Src/main.c ****   }
 270:Core/Src/main.c **** }
 271:Core/Src/main.c **** 
 272:Core/Src/main.c **** /**
 273:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 274:Core/Src/main.c ****   * @param None
 275:Core/Src/main.c ****   * @retval None
 276:Core/Src/main.c ****   */
 277:Core/Src/main.c **** static void MX_ADC1_Init(void)
 278:Core/Src/main.c **** {
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   ADC_MultiModeTypeDef multimode = {0};
 285:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 286:Core/Src/main.c **** 
 287:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 288:Core/Src/main.c **** 
 289:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 290:Core/Src/main.c **** 
 291:Core/Src/main.c ****   /** Common config
 292:Core/Src/main.c ****   */
 293:Core/Src/main.c ****   hadc1.Instance = ADC1;
 294:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 295:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 296:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 297:Core/Src/main.c ****   hadc1.Init.GainCompensation = 0;
 298:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 299:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 300:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 301:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 302:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 303:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 304:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 305:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 306:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 307:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 308:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 309:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 310:Core/Src/main.c ****   {
 311:Core/Src/main.c ****     Error_Handler();
 312:Core/Src/main.c ****   }
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****   /** Configure the ADC multi-mode
 315:Core/Src/main.c ****   */
 316:Core/Src/main.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 7


 317:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 318:Core/Src/main.c ****   {
 319:Core/Src/main.c ****     Error_Handler();
 320:Core/Src/main.c ****   }
 321:Core/Src/main.c **** 
 322:Core/Src/main.c ****   /** Configure Regular Channel
 323:Core/Src/main.c ****   */
 324:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 325:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 326:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 327:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 328:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 329:Core/Src/main.c ****   sConfig.Offset = 0;
 330:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 331:Core/Src/main.c ****   {
 332:Core/Src/main.c ****     Error_Handler();
 333:Core/Src/main.c ****   }
 334:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 335:Core/Src/main.c **** 
 336:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 337:Core/Src/main.c **** 
 338:Core/Src/main.c **** }
 339:Core/Src/main.c **** 
 340:Core/Src/main.c **** /**
 341:Core/Src/main.c ****   * @brief ADC2 Initialization Function
 342:Core/Src/main.c ****   * @param None
 343:Core/Src/main.c ****   * @retval None
 344:Core/Src/main.c ****   */
 345:Core/Src/main.c **** static void MX_ADC2_Init(void)
 346:Core/Src/main.c **** {
 347:Core/Src/main.c **** 
 348:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 0 */
 349:Core/Src/main.c **** 
 350:Core/Src/main.c ****   /* USER CODE END ADC2_Init 0 */
 351:Core/Src/main.c **** 
 352:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 353:Core/Src/main.c **** 
 354:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 1 */
 355:Core/Src/main.c **** 
 356:Core/Src/main.c ****   /* USER CODE END ADC2_Init 1 */
 357:Core/Src/main.c **** 
 358:Core/Src/main.c ****   /** Common config
 359:Core/Src/main.c ****   */
 360:Core/Src/main.c ****   hadc2.Instance = ADC2;
 361:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 362:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 363:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 364:Core/Src/main.c ****   hadc2.Init.GainCompensation = 0;
 365:Core/Src/main.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 366:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 367:Core/Src/main.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 368:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 369:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 1;
 370:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 371:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 372:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 373:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 8


 374:Core/Src/main.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 375:Core/Src/main.c ****   hadc2.Init.OversamplingMode = DISABLE;
 376:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 377:Core/Src/main.c ****   {
 378:Core/Src/main.c ****     Error_Handler();
 379:Core/Src/main.c ****   }
 380:Core/Src/main.c **** 
 381:Core/Src/main.c ****   /** Configure Regular Channel
 382:Core/Src/main.c ****   */
 383:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_2;
 384:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 385:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 386:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 387:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 388:Core/Src/main.c ****   sConfig.Offset = 0;
 389:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 390:Core/Src/main.c ****   {
 391:Core/Src/main.c ****     Error_Handler();
 392:Core/Src/main.c ****   }
 393:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 2 */
 394:Core/Src/main.c **** 
 395:Core/Src/main.c ****   /* USER CODE END ADC2_Init 2 */
 396:Core/Src/main.c **** 
 397:Core/Src/main.c **** }
 398:Core/Src/main.c **** 
 399:Core/Src/main.c **** /**
 400:Core/Src/main.c ****   * @brief LPUART1 Initialization Function
 401:Core/Src/main.c ****   * @param None
 402:Core/Src/main.c ****   * @retval None
 403:Core/Src/main.c ****   */
 404:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void)
 405:Core/Src/main.c **** {
 406:Core/Src/main.c **** 
 407:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 0 */
 408:Core/Src/main.c **** 
 409:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 0 */
 410:Core/Src/main.c **** 
 411:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 1 */
 412:Core/Src/main.c **** 
 413:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 1 */
 414:Core/Src/main.c ****   hlpuart1.Instance = LPUART1;
 415:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 416:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 417:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 418:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 419:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 420:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 421:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 422:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 423:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 424:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 425:Core/Src/main.c ****   {
 426:Core/Src/main.c ****     Error_Handler();
 427:Core/Src/main.c ****   }
 428:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 429:Core/Src/main.c ****   {
 430:Core/Src/main.c ****     Error_Handler();
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 9


 431:Core/Src/main.c ****   }
 432:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 433:Core/Src/main.c ****   {
 434:Core/Src/main.c ****     Error_Handler();
 435:Core/Src/main.c ****   }
 436:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 437:Core/Src/main.c ****   {
 438:Core/Src/main.c ****     Error_Handler();
 439:Core/Src/main.c ****   }
 440:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 2 */
 441:Core/Src/main.c **** 
 442:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 2 */
 443:Core/Src/main.c **** 
 444:Core/Src/main.c **** }
 445:Core/Src/main.c **** 
 446:Core/Src/main.c **** /**
 447:Core/Src/main.c ****   * @brief TIM6 Initialization Function
 448:Core/Src/main.c ****   * @param None
 449:Core/Src/main.c ****   * @retval None
 450:Core/Src/main.c ****   */
 451:Core/Src/main.c **** static void MX_TIM6_Init(void)
 452:Core/Src/main.c **** {
 453:Core/Src/main.c **** 
 454:Core/Src/main.c ****   /* USER CODE BEGIN TIM6_Init 0 */
 455:Core/Src/main.c **** 
 456:Core/Src/main.c ****   /* USER CODE END TIM6_Init 0 */
 457:Core/Src/main.c **** 
 458:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 459:Core/Src/main.c **** 
 460:Core/Src/main.c ****   /* USER CODE BEGIN TIM6_Init 1 */
 461:Core/Src/main.c **** 
 462:Core/Src/main.c ****   /* USER CODE END TIM6_Init 1 */
 463:Core/Src/main.c ****   htim6.Instance = TIM6;
 464:Core/Src/main.c ****   htim6.Init.Prescaler = 1000-1;
 465:Core/Src/main.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 466:Core/Src/main.c ****   htim6.Init.Period = 8499;
 467:Core/Src/main.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 468:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 469:Core/Src/main.c ****   {
 470:Core/Src/main.c ****     Error_Handler();
 471:Core/Src/main.c ****   }
 472:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 473:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 474:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 475:Core/Src/main.c ****   {
 476:Core/Src/main.c ****     Error_Handler();
 477:Core/Src/main.c ****   }
 478:Core/Src/main.c ****   /* USER CODE BEGIN TIM6_Init 2 */
 479:Core/Src/main.c **** 
 480:Core/Src/main.c ****   /* USER CODE END TIM6_Init 2 */
 481:Core/Src/main.c **** 
 482:Core/Src/main.c **** }
 483:Core/Src/main.c **** 
 484:Core/Src/main.c **** /**
 485:Core/Src/main.c ****   * @brief GPIO Initialization Function
 486:Core/Src/main.c ****   * @param None
 487:Core/Src/main.c ****   * @retval None
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 10


 488:Core/Src/main.c ****   */
 489:Core/Src/main.c **** static void MX_GPIO_Init(void)
 490:Core/Src/main.c **** {
  28              		.loc 1 490 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 70B5     		push	{r4, r5, r6, lr}
  33              		.cfi_def_cfa_offset 16
  34              		.cfi_offset 4, -16
  35              		.cfi_offset 5, -12
  36              		.cfi_offset 6, -8
  37              		.cfi_offset 14, -4
  38 0002 8AB0     		sub	sp, sp, #40
  39              		.cfi_def_cfa_offset 56
 491:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 491 3 view .LVU1
  41              		.loc 1 491 20 is_stmt 0 view .LVU2
  42 0004 0024     		movs	r4, #0
  43 0006 0594     		str	r4, [sp, #20]
  44 0008 0694     		str	r4, [sp, #24]
  45 000a 0794     		str	r4, [sp, #28]
  46 000c 0894     		str	r4, [sp, #32]
  47 000e 0994     		str	r4, [sp, #36]
 492:Core/Src/main.c **** 
 493:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 494:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  48              		.loc 1 494 3 is_stmt 1 view .LVU3
  49              	.LBB4:
  50              		.loc 1 494 3 view .LVU4
  51              		.loc 1 494 3 view .LVU5
  52 0010 2D4B     		ldr	r3, .L3
  53 0012 DA6C     		ldr	r2, [r3, #76]
  54 0014 42F00402 		orr	r2, r2, #4
  55 0018 DA64     		str	r2, [r3, #76]
  56              		.loc 1 494 3 view .LVU6
  57 001a DA6C     		ldr	r2, [r3, #76]
  58 001c 02F00402 		and	r2, r2, #4
  59 0020 0192     		str	r2, [sp, #4]
  60              		.loc 1 494 3 view .LVU7
  61 0022 019A     		ldr	r2, [sp, #4]
  62              	.LBE4:
  63              		.loc 1 494 3 view .LVU8
 495:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  64              		.loc 1 495 3 view .LVU9
  65              	.LBB5:
  66              		.loc 1 495 3 view .LVU10
  67              		.loc 1 495 3 view .LVU11
  68 0024 DA6C     		ldr	r2, [r3, #76]
  69 0026 42F02002 		orr	r2, r2, #32
  70 002a DA64     		str	r2, [r3, #76]
  71              		.loc 1 495 3 view .LVU12
  72 002c DA6C     		ldr	r2, [r3, #76]
  73 002e 02F02002 		and	r2, r2, #32
  74 0032 0292     		str	r2, [sp, #8]
  75              		.loc 1 495 3 view .LVU13
  76 0034 029A     		ldr	r2, [sp, #8]
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 11


  77              	.LBE5:
  78              		.loc 1 495 3 view .LVU14
 496:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  79              		.loc 1 496 3 view .LVU15
  80              	.LBB6:
  81              		.loc 1 496 3 view .LVU16
  82              		.loc 1 496 3 view .LVU17
  83 0036 DA6C     		ldr	r2, [r3, #76]
  84 0038 42F00102 		orr	r2, r2, #1
  85 003c DA64     		str	r2, [r3, #76]
  86              		.loc 1 496 3 view .LVU18
  87 003e DA6C     		ldr	r2, [r3, #76]
  88 0040 02F00102 		and	r2, r2, #1
  89 0044 0392     		str	r2, [sp, #12]
  90              		.loc 1 496 3 view .LVU19
  91 0046 039A     		ldr	r2, [sp, #12]
  92              	.LBE6:
  93              		.loc 1 496 3 view .LVU20
 497:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  94              		.loc 1 497 3 view .LVU21
  95              	.LBB7:
  96              		.loc 1 497 3 view .LVU22
  97              		.loc 1 497 3 view .LVU23
  98 0048 DA6C     		ldr	r2, [r3, #76]
  99 004a 42F00202 		orr	r2, r2, #2
 100 004e DA64     		str	r2, [r3, #76]
 101              		.loc 1 497 3 view .LVU24
 102 0050 DB6C     		ldr	r3, [r3, #76]
 103 0052 03F00203 		and	r3, r3, #2
 104 0056 0493     		str	r3, [sp, #16]
 105              		.loc 1 497 3 view .LVU25
 106 0058 049B     		ldr	r3, [sp, #16]
 107              	.LBE7:
 108              		.loc 1 497 3 view .LVU26
 498:Core/Src/main.c **** 
 499:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 500:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 109              		.loc 1 500 3 view .LVU27
 110 005a 2246     		mov	r2, r4
 111 005c 2021     		movs	r1, #32
 112 005e 4FF09040 		mov	r0, #1207959552
 113 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 114              	.LVL0:
 501:Core/Src/main.c **** 
 502:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 503:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10|LED_undervoltage_Pin|LED_overvoltage_Pin, GPIO_PIN_RESET);
 115              		.loc 1 503 3 view .LVU28
 116 0066 194D     		ldr	r5, .L3+4
 117 0068 2246     		mov	r2, r4
 118 006a 4FF4E051 		mov	r1, #7168
 119 006e 2846     		mov	r0, r5
 120 0070 FFF7FEFF 		bl	HAL_GPIO_WritePin
 121              	.LVL1:
 504:Core/Src/main.c **** 
 505:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 506:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 122              		.loc 1 506 3 view .LVU29
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 12


 123              		.loc 1 506 23 is_stmt 0 view .LVU30
 124 0074 4FF40053 		mov	r3, #8192
 125 0078 0593     		str	r3, [sp, #20]
 507:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 126              		.loc 1 507 3 is_stmt 1 view .LVU31
 127              		.loc 1 507 24 is_stmt 0 view .LVU32
 128 007a 4FF48813 		mov	r3, #1114112
 129 007e 0693     		str	r3, [sp, #24]
 508:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 130              		.loc 1 508 3 is_stmt 1 view .LVU33
 131              		.loc 1 508 24 is_stmt 0 view .LVU34
 132 0080 0794     		str	r4, [sp, #28]
 509:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 133              		.loc 1 509 3 is_stmt 1 view .LVU35
 134 0082 05A9     		add	r1, sp, #20
 135 0084 2846     		mov	r0, r5
 136 0086 FFF7FEFF 		bl	HAL_GPIO_Init
 137              	.LVL2:
 510:Core/Src/main.c **** 
 511:Core/Src/main.c ****   /*Configure GPIO pin : LD2_Pin */
 512:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 138              		.loc 1 512 3 view .LVU36
 139              		.loc 1 512 23 is_stmt 0 view .LVU37
 140 008a 2023     		movs	r3, #32
 141 008c 0593     		str	r3, [sp, #20]
 513:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 142              		.loc 1 513 3 is_stmt 1 view .LVU38
 143              		.loc 1 513 24 is_stmt 0 view .LVU39
 144 008e 0126     		movs	r6, #1
 145 0090 0696     		str	r6, [sp, #24]
 514:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 146              		.loc 1 514 3 is_stmt 1 view .LVU40
 147              		.loc 1 514 24 is_stmt 0 view .LVU41
 148 0092 0794     		str	r4, [sp, #28]
 515:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 149              		.loc 1 515 3 is_stmt 1 view .LVU42
 150              		.loc 1 515 25 is_stmt 0 view .LVU43
 151 0094 0894     		str	r4, [sp, #32]
 516:Core/Src/main.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 152              		.loc 1 516 3 is_stmt 1 view .LVU44
 153 0096 05A9     		add	r1, sp, #20
 154 0098 4FF09040 		mov	r0, #1207959552
 155 009c FFF7FEFF 		bl	HAL_GPIO_Init
 156              	.LVL3:
 517:Core/Src/main.c **** 
 518:Core/Src/main.c ****   /*Configure GPIO pins : PC10 LED_undervoltage_Pin LED_overvoltage_Pin */
 519:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_10|LED_undervoltage_Pin|LED_overvoltage_Pin;
 157              		.loc 1 519 3 view .LVU45
 158              		.loc 1 519 23 is_stmt 0 view .LVU46
 159 00a0 4FF4E053 		mov	r3, #7168
 160 00a4 0593     		str	r3, [sp, #20]
 520:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 161              		.loc 1 520 3 is_stmt 1 view .LVU47
 162              		.loc 1 520 24 is_stmt 0 view .LVU48
 163 00a6 0696     		str	r6, [sp, #24]
 521:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 164              		.loc 1 521 3 is_stmt 1 view .LVU49
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 13


 165              		.loc 1 521 24 is_stmt 0 view .LVU50
 166 00a8 0794     		str	r4, [sp, #28]
 522:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 167              		.loc 1 522 3 is_stmt 1 view .LVU51
 168              		.loc 1 522 25 is_stmt 0 view .LVU52
 169 00aa 0894     		str	r4, [sp, #32]
 523:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 170              		.loc 1 523 3 is_stmt 1 view .LVU53
 171 00ac 05A9     		add	r1, sp, #20
 172 00ae 2846     		mov	r0, r5
 173 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 174              	.LVL4:
 524:Core/Src/main.c **** 
 525:Core/Src/main.c ****   /* EXTI interrupt init*/
 526:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 175              		.loc 1 526 3 view .LVU54
 176 00b4 2246     		mov	r2, r4
 177 00b6 2146     		mov	r1, r4
 178 00b8 2820     		movs	r0, #40
 179 00ba FFF7FEFF 		bl	HAL_NVIC_SetPriority
 180              	.LVL5:
 527:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 181              		.loc 1 527 3 view .LVU55
 182 00be 2820     		movs	r0, #40
 183 00c0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 184              	.LVL6:
 528:Core/Src/main.c **** 
 529:Core/Src/main.c **** }
 185              		.loc 1 529 1 is_stmt 0 view .LVU56
 186 00c4 0AB0     		add	sp, sp, #40
 187              		.cfi_def_cfa_offset 16
 188              		@ sp needed
 189 00c6 70BD     		pop	{r4, r5, r6, pc}
 190              	.L4:
 191              		.align	2
 192              	.L3:
 193 00c8 00100240 		.word	1073876992
 194 00cc 00080048 		.word	1207961600
 195              		.cfi_endproc
 196              	.LFE338:
 198              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 199              		.align	1
 200              		.global	HAL_TIM_PeriodElapsedCallback
 201              		.syntax unified
 202              		.thumb
 203              		.thumb_func
 205              	HAL_TIM_PeriodElapsedCallback:
 206              	.LVL7:
 207              	.LFB339:
 530:Core/Src/main.c **** 
 531:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 532:Core/Src/main.c **** 
 533:Core/Src/main.c **** //function that is called every 50 ms
 534:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 535:Core/Src/main.c **** {
 208              		.loc 1 535 1 is_stmt 1 view -0
 209              		.cfi_startproc
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 14


 210              		@ args = 0, pretend = 0, frame = 0
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              		@ link register save eliminated.
 536:Core/Src/main.c ****   //toggle a pin for checking if the timer works
 537:Core/Src/main.c ****   // HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_10); 
 538:Core/Src/main.c ****   if (htim->Instance == TIM6){
 213              		.loc 1 538 3 view .LVU58
 214              		.loc 1 538 11 is_stmt 0 view .LVU59
 215 0000 0268     		ldr	r2, [r0]
 216              		.loc 1 538 6 view .LVU60
 217 0002 1E4B     		ldr	r3, .L10
 218 0004 9A42     		cmp	r2, r3
 219 0006 00D0     		beq	.L9
 220              	.L5:
 539:Core/Src/main.c ****     timer_lap += 1;
 540:Core/Src/main.c **** 
 541:Core/Src/main.c ****     if (((timer_lap % 4) == 0) && flag_button == 0){
 542:Core/Src/main.c ****       flag_sensor = 1; //flag for checking the sensor
 543:Core/Src/main.c ****       state = READING_STATE;
 544:Core/Src/main.c ****     }  else if (((timer_lap % 7) == 0) && flag_button == 0){
 545:Core/Src/main.c ****       flag_voltage = 1; //flag for checking the voltage
 546:Core/Src/main.c ****       state = READING_STATE;
 547:Core/Src/main.c ****     } else if (flag_button == 1 && ((timer_lap % 10) == 0)){
 548:Core/Src/main.c ****       flag_waiting_message = 1; //flag for sending the waiting message
 549:Core/Src/main.c ****     }
 550:Core/Src/main.c ****   }
 551:Core/Src/main.c **** }
 221              		.loc 1 551 1 view .LVU61
 222 0008 7047     		bx	lr
 223              	.L9:
 539:Core/Src/main.c ****     timer_lap += 1;
 224              		.loc 1 539 5 is_stmt 1 view .LVU62
 539:Core/Src/main.c ****     timer_lap += 1;
 225              		.loc 1 539 15 is_stmt 0 view .LVU63
 226 000a 1D4A     		ldr	r2, .L10+4
 227 000c 1368     		ldr	r3, [r2]
 228 000e 0133     		adds	r3, r3, #1
 229 0010 1360     		str	r3, [r2]
 541:Core/Src/main.c ****       flag_sensor = 1; //flag for checking the sensor
 230              		.loc 1 541 5 is_stmt 1 view .LVU64
 541:Core/Src/main.c ****       flag_sensor = 1; //flag for checking the sensor
 231              		.loc 1 541 8 is_stmt 0 view .LVU65
 232 0012 13F0030F 		tst	r3, #3
 233 0016 09D1     		bne	.L7
 541:Core/Src/main.c ****       flag_sensor = 1; //flag for checking the sensor
 234              		.loc 1 541 47 discriminator 1 view .LVU66
 235 0018 1A4A     		ldr	r2, .L10+8
 236 001a 1268     		ldr	r2, [r2]
 541:Core/Src/main.c ****       flag_sensor = 1; //flag for checking the sensor
 237              		.loc 1 541 32 discriminator 1 view .LVU67
 238 001c 32B9     		cbnz	r2, .L7
 542:Core/Src/main.c ****       state = READING_STATE;
 239              		.loc 1 542 7 is_stmt 1 view .LVU68
 542:Core/Src/main.c ****       state = READING_STATE;
 240              		.loc 1 542 19 is_stmt 0 view .LVU69
 241 001e 1A4B     		ldr	r3, .L10+12
 242 0020 0122     		movs	r2, #1
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 15


 243 0022 1A60     		str	r2, [r3]
 543:Core/Src/main.c ****     }  else if (((timer_lap % 7) == 0) && flag_button == 0){
 244              		.loc 1 543 7 is_stmt 1 view .LVU70
 543:Core/Src/main.c ****     }  else if (((timer_lap % 7) == 0) && flag_button == 0){
 245              		.loc 1 543 13 is_stmt 0 view .LVU71
 246 0024 194B     		ldr	r3, .L10+16
 247 0026 0222     		movs	r2, #2
 248 0028 1A70     		strb	r2, [r3]
 249 002a 7047     		bx	lr
 250              	.L7:
 544:Core/Src/main.c ****       flag_voltage = 1; //flag for checking the voltage
 251              		.loc 1 544 13 is_stmt 1 view .LVU72
 544:Core/Src/main.c ****       flag_voltage = 1; //flag for checking the voltage
 252              		.loc 1 544 29 is_stmt 0 view .LVU73
 253 002c 1849     		ldr	r1, .L10+20
 254 002e 81FB0321 		smull	r2, r1, r1, r3
 255 0032 1944     		add	r1, r1, r3
 256 0034 DA17     		asrs	r2, r3, #31
 257 0036 C2EBA102 		rsb	r2, r2, r1, asr #2
 258 003a C2EBC202 		rsb	r2, r2, r2, lsl #3
 544:Core/Src/main.c ****       flag_voltage = 1; //flag for checking the voltage
 259              		.loc 1 544 16 view .LVU74
 260 003e 9342     		cmp	r3, r2
 261 0040 09D1     		bne	.L8
 544:Core/Src/main.c ****       flag_voltage = 1; //flag for checking the voltage
 262              		.loc 1 544 55 discriminator 1 view .LVU75
 263 0042 104A     		ldr	r2, .L10+8
 264 0044 1268     		ldr	r2, [r2]
 544:Core/Src/main.c ****       flag_voltage = 1; //flag for checking the voltage
 265              		.loc 1 544 40 discriminator 1 view .LVU76
 266 0046 32B9     		cbnz	r2, .L8
 545:Core/Src/main.c ****       state = READING_STATE;
 267              		.loc 1 545 7 is_stmt 1 view .LVU77
 545:Core/Src/main.c ****       state = READING_STATE;
 268              		.loc 1 545 20 is_stmt 0 view .LVU78
 269 0048 124B     		ldr	r3, .L10+24
 270 004a 0122     		movs	r2, #1
 271 004c 1A60     		str	r2, [r3]
 546:Core/Src/main.c ****     } else if (flag_button == 1 && ((timer_lap % 10) == 0)){
 272              		.loc 1 546 7 is_stmt 1 view .LVU79
 546:Core/Src/main.c ****     } else if (flag_button == 1 && ((timer_lap % 10) == 0)){
 273              		.loc 1 546 13 is_stmt 0 view .LVU80
 274 004e 0F4B     		ldr	r3, .L10+16
 275 0050 0222     		movs	r2, #2
 276 0052 1A70     		strb	r2, [r3]
 277 0054 7047     		bx	lr
 278              	.L8:
 547:Core/Src/main.c ****       flag_waiting_message = 1; //flag for sending the waiting message
 279              		.loc 1 547 12 is_stmt 1 view .LVU81
 547:Core/Src/main.c ****       flag_waiting_message = 1; //flag for sending the waiting message
 280              		.loc 1 547 28 is_stmt 0 view .LVU82
 281 0056 0B4A     		ldr	r2, .L10+8
 282 0058 1268     		ldr	r2, [r2]
 547:Core/Src/main.c ****       flag_waiting_message = 1; //flag for sending the waiting message
 283              		.loc 1 547 15 view .LVU83
 284 005a 012A     		cmp	r2, #1
 285 005c D4D1     		bne	.L5
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 16


 547:Core/Src/main.c ****       flag_waiting_message = 1; //flag for sending the waiting message
 286              		.loc 1 547 48 discriminator 1 view .LVU84
 287 005e 0E49     		ldr	r1, .L10+28
 288 0060 81FB0321 		smull	r2, r1, r1, r3
 289 0064 DA17     		asrs	r2, r3, #31
 290 0066 C2EBA102 		rsb	r2, r2, r1, asr #2
 291 006a 02EB8202 		add	r2, r2, r2, lsl #2
 547:Core/Src/main.c ****       flag_waiting_message = 1; //flag for sending the waiting message
 292              		.loc 1 547 33 discriminator 1 view .LVU85
 293 006e B3EB420F 		cmp	r3, r2, lsl #1
 294 0072 C9D1     		bne	.L5
 548:Core/Src/main.c ****     }
 295              		.loc 1 548 7 is_stmt 1 view .LVU86
 548:Core/Src/main.c ****     }
 296              		.loc 1 548 28 is_stmt 0 view .LVU87
 297 0074 094B     		ldr	r3, .L10+32
 298 0076 0122     		movs	r2, #1
 299 0078 1A60     		str	r2, [r3]
 300              		.loc 1 551 1 view .LVU88
 301 007a C5E7     		b	.L5
 302              	.L11:
 303              		.align	2
 304              	.L10:
 305 007c 00100040 		.word	1073745920
 306 0080 00000000 		.word	.LANCHOR0
 307 0084 00000000 		.word	.LANCHOR1
 308 0088 00000000 		.word	.LANCHOR2
 309 008c 00000000 		.word	.LANCHOR3
 310 0090 93244992 		.word	-1840700269
 311 0094 00000000 		.word	.LANCHOR4
 312 0098 67666666 		.word	1717986919
 313 009c 00000000 		.word	.LANCHOR5
 314              		.cfi_endproc
 315              	.LFE339:
 317              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 318              		.align	1
 319              		.global	HAL_GPIO_EXTI_Callback
 320              		.syntax unified
 321              		.thumb
 322              		.thumb_func
 324              	HAL_GPIO_EXTI_Callback:
 325              	.LVL8:
 326              	.LFB340:
 552:Core/Src/main.c **** 
 553:Core/Src/main.c **** //button interrupt
 554:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 327              		.loc 1 554 47 is_stmt 1 view -0
 328              		.cfi_startproc
 329              		@ args = 0, pretend = 0, frame = 0
 330              		@ frame_needed = 0, uses_anonymous_args = 0
 555:Core/Src/main.c ****     if(GPIO_Pin == GPIO_PIN_13) {
 331              		.loc 1 555 5 view .LVU90
 332              		.loc 1 555 7 is_stmt 0 view .LVU91
 333 0000 B0F5005F 		cmp	r0, #8192
 334 0004 00D0     		beq	.L20
 335 0006 7047     		bx	lr
 336              	.L20:
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 17


 554:Core/Src/main.c ****     if(GPIO_Pin == GPIO_PIN_13) {
 337              		.loc 1 554 47 view .LVU92
 338 0008 08B5     		push	{r3, lr}
 339              		.cfi_def_cfa_offset 8
 340              		.cfi_offset 3, -8
 341              		.cfi_offset 14, -4
 556:Core/Src/main.c ****       HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); 
 342              		.loc 1 556 7 is_stmt 1 view .LVU93
 343 000a 2021     		movs	r1, #32
 344 000c 4FF09040 		mov	r0, #1207959552
 345              	.LVL9:
 346              		.loc 1 556 7 is_stmt 0 view .LVU94
 347 0010 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 348              	.LVL10:
 557:Core/Src/main.c ****       flag_button = !flag_button;
 349              		.loc 1 557 7 is_stmt 1 view .LVU95
 350              		.loc 1 557 21 is_stmt 0 view .LVU96
 351 0014 074A     		ldr	r2, .L21
 352 0016 1368     		ldr	r3, [r2]
 353 0018 B3FA83F3 		clz	r3, r3
 354 001c 5B09     		lsrs	r3, r3, #5
 355              		.loc 1 557 19 view .LVU97
 356 001e 1360     		str	r3, [r2]
 558:Core/Src/main.c ****       timer_lap = 0;
 357              		.loc 1 558 7 is_stmt 1 view .LVU98
 358              		.loc 1 558 17 is_stmt 0 view .LVU99
 359 0020 054A     		ldr	r2, .L21+4
 360 0022 0021     		movs	r1, #0
 361 0024 1160     		str	r1, [r2]
 559:Core/Src/main.c ****       state = flag_button ? WAITING_STATE : RUNNING_STATE;
 362              		.loc 1 559 7 is_stmt 1 view .LVU100
 363              		.loc 1 559 43 is_stmt 0 view .LVU101
 364 0026 1BB1     		cbz	r3, .L15
 365 0028 0322     		movs	r2, #3
 366              	.L14:
 367              		.loc 1 559 13 discriminator 4 view .LVU102
 368 002a 044B     		ldr	r3, .L21+8
 369 002c 1A70     		strb	r2, [r3]
 560:Core/Src/main.c ****     }
 561:Core/Src/main.c **** }
 370              		.loc 1 561 1 discriminator 4 view .LVU103
 371 002e 08BD     		pop	{r3, pc}
 372              	.L15:
 559:Core/Src/main.c ****       state = flag_button ? WAITING_STATE : RUNNING_STATE;
 373              		.loc 1 559 43 view .LVU104
 374 0030 0122     		movs	r2, #1
 375 0032 FAE7     		b	.L14
 376              	.L22:
 377              		.align	2
 378              	.L21:
 379 0034 00000000 		.word	.LANCHOR1
 380 0038 00000000 		.word	.LANCHOR0
 381 003c 00000000 		.word	.LANCHOR3
 382              		.cfi_endproc
 383              	.LFE340:
 385              		.section	.text.Error_Handler,"ax",%progbits
 386              		.align	1
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 18


 387              		.global	Error_Handler
 388              		.syntax unified
 389              		.thumb
 390              		.thumb_func
 392              	Error_Handler:
 393              	.LFB341:
 562:Core/Src/main.c **** 
 563:Core/Src/main.c **** /* USER CODE END 4 */
 564:Core/Src/main.c **** 
 565:Core/Src/main.c **** /**
 566:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 567:Core/Src/main.c ****   * @retval None
 568:Core/Src/main.c ****   */
 569:Core/Src/main.c **** void Error_Handler(void)
 570:Core/Src/main.c **** {
 394              		.loc 1 570 1 is_stmt 1 view -0
 395              		.cfi_startproc
 396              		@ Volatile: function does not return.
 397              		@ args = 0, pretend = 0, frame = 0
 398              		@ frame_needed = 0, uses_anonymous_args = 0
 399              		@ link register save eliminated.
 571:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 572:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 573:Core/Src/main.c ****   __disable_irq();
 400              		.loc 1 573 3 view .LVU106
 401              	.LBB8:
 402              	.LBI8:
 403              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 19


  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 20


  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 21


 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 22


 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 404              		.loc 2 207 27 view .LVU107
 405              	.LBB9:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 406              		.loc 2 209 3 view .LVU108
 407              		.syntax unified
 408              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 409 0000 72B6     		cpsid i
 410              	@ 0 "" 2
 411              		.thumb
 412              		.syntax unified
 413              	.L24:
 414              	.LBE9:
 415              	.LBE8:
 574:Core/Src/main.c ****   while (1)
 416              		.loc 1 574 3 discriminator 1 view .LVU109
 575:Core/Src/main.c ****   {
 576:Core/Src/main.c ****   }
 417              		.loc 1 576 3 discriminator 1 view .LVU110
 574:Core/Src/main.c ****   while (1)
 418              		.loc 1 574 9 discriminator 1 view .LVU111
 419 0002 FEE7     		b	.L24
 420              		.cfi_endproc
 421              	.LFE341:
 423              		.section	.text.MX_LPUART1_UART_Init,"ax",%progbits
 424              		.align	1
 425              		.syntax unified
 426              		.thumb
 427              		.thumb_func
 429              	MX_LPUART1_UART_Init:
 430              	.LFB336:
 405:Core/Src/main.c **** 
 431              		.loc 1 405 1 view -0
 432              		.cfi_startproc
 433              		@ args = 0, pretend = 0, frame = 0
 434              		@ frame_needed = 0, uses_anonymous_args = 0
 435 0000 08B5     		push	{r3, lr}
 436              		.cfi_def_cfa_offset 8
 437              		.cfi_offset 3, -8
 438              		.cfi_offset 14, -4
 414:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 439              		.loc 1 414 3 view .LVU113
 414:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 440              		.loc 1 414 21 is_stmt 0 view .LVU114
 441 0002 1548     		ldr	r0, .L35
 442 0004 154B     		ldr	r3, .L35+4
 443 0006 0360     		str	r3, [r0]
 415:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 444              		.loc 1 415 3 is_stmt 1 view .LVU115
 415:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 23


 445              		.loc 1 415 26 is_stmt 0 view .LVU116
 446 0008 4FF4E133 		mov	r3, #115200
 447 000c 4360     		str	r3, [r0, #4]
 416:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 448              		.loc 1 416 3 is_stmt 1 view .LVU117
 416:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 449              		.loc 1 416 28 is_stmt 0 view .LVU118
 450 000e 0023     		movs	r3, #0
 451 0010 8360     		str	r3, [r0, #8]
 417:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 452              		.loc 1 417 3 is_stmt 1 view .LVU119
 417:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 453              		.loc 1 417 26 is_stmt 0 view .LVU120
 454 0012 C360     		str	r3, [r0, #12]
 418:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 455              		.loc 1 418 3 is_stmt 1 view .LVU121
 418:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 456              		.loc 1 418 24 is_stmt 0 view .LVU122
 457 0014 0361     		str	r3, [r0, #16]
 419:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 458              		.loc 1 419 3 is_stmt 1 view .LVU123
 419:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 459              		.loc 1 419 22 is_stmt 0 view .LVU124
 460 0016 0C22     		movs	r2, #12
 461 0018 4261     		str	r2, [r0, #20]
 420:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 462              		.loc 1 420 3 is_stmt 1 view .LVU125
 420:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 463              		.loc 1 420 27 is_stmt 0 view .LVU126
 464 001a 8361     		str	r3, [r0, #24]
 421:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 465              		.loc 1 421 3 is_stmt 1 view .LVU127
 421:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 466              		.loc 1 421 32 is_stmt 0 view .LVU128
 467 001c 0362     		str	r3, [r0, #32]
 422:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 468              		.loc 1 422 3 is_stmt 1 view .LVU129
 422:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 469              		.loc 1 422 32 is_stmt 0 view .LVU130
 470 001e 4362     		str	r3, [r0, #36]
 423:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 471              		.loc 1 423 3 is_stmt 1 view .LVU131
 423:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 472              		.loc 1 423 40 is_stmt 0 view .LVU132
 473 0020 8362     		str	r3, [r0, #40]
 424:Core/Src/main.c ****   {
 474              		.loc 1 424 3 is_stmt 1 view .LVU133
 424:Core/Src/main.c ****   {
 475              		.loc 1 424 7 is_stmt 0 view .LVU134
 476 0022 FFF7FEFF 		bl	HAL_UART_Init
 477              	.LVL11:
 424:Core/Src/main.c ****   {
 478              		.loc 1 424 6 view .LVU135
 479 0026 70B9     		cbnz	r0, .L31
 428:Core/Src/main.c ****   {
 480              		.loc 1 428 3 is_stmt 1 view .LVU136
 428:Core/Src/main.c ****   {
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 24


 481              		.loc 1 428 7 is_stmt 0 view .LVU137
 482 0028 0021     		movs	r1, #0
 483 002a 0B48     		ldr	r0, .L35
 484 002c FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 485              	.LVL12:
 428:Core/Src/main.c ****   {
 486              		.loc 1 428 6 view .LVU138
 487 0030 58B9     		cbnz	r0, .L32
 432:Core/Src/main.c ****   {
 488              		.loc 1 432 3 is_stmt 1 view .LVU139
 432:Core/Src/main.c ****   {
 489              		.loc 1 432 7 is_stmt 0 view .LVU140
 490 0032 0021     		movs	r1, #0
 491 0034 0848     		ldr	r0, .L35
 492 0036 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 493              	.LVL13:
 432:Core/Src/main.c ****   {
 494              		.loc 1 432 6 view .LVU141
 495 003a 40B9     		cbnz	r0, .L33
 436:Core/Src/main.c ****   {
 496              		.loc 1 436 3 is_stmt 1 view .LVU142
 436:Core/Src/main.c ****   {
 497              		.loc 1 436 7 is_stmt 0 view .LVU143
 498 003c 0648     		ldr	r0, .L35
 499 003e FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 500              	.LVL14:
 436:Core/Src/main.c ****   {
 501              		.loc 1 436 6 view .LVU144
 502 0042 30B9     		cbnz	r0, .L34
 444:Core/Src/main.c **** 
 503              		.loc 1 444 1 view .LVU145
 504 0044 08BD     		pop	{r3, pc}
 505              	.L31:
 426:Core/Src/main.c ****   }
 506              		.loc 1 426 5 is_stmt 1 view .LVU146
 507 0046 FFF7FEFF 		bl	Error_Handler
 508              	.LVL15:
 509              	.L32:
 430:Core/Src/main.c ****   }
 510              		.loc 1 430 5 view .LVU147
 511 004a FFF7FEFF 		bl	Error_Handler
 512              	.LVL16:
 513              	.L33:
 434:Core/Src/main.c ****   }
 514              		.loc 1 434 5 view .LVU148
 515 004e FFF7FEFF 		bl	Error_Handler
 516              	.LVL17:
 517              	.L34:
 438:Core/Src/main.c ****   }
 518              		.loc 1 438 5 view .LVU149
 519 0052 FFF7FEFF 		bl	Error_Handler
 520              	.LVL18:
 521              	.L36:
 522 0056 00BF     		.align	2
 523              	.L35:
 524 0058 00000000 		.word	.LANCHOR6
 525 005c 00800040 		.word	1073774592
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 25


 526              		.cfi_endproc
 527              	.LFE336:
 529              		.section	.text.MX_ADC1_Init,"ax",%progbits
 530              		.align	1
 531              		.syntax unified
 532              		.thumb
 533              		.thumb_func
 535              	MX_ADC1_Init:
 536              	.LFB334:
 278:Core/Src/main.c **** 
 537              		.loc 1 278 1 view -0
 538              		.cfi_startproc
 539              		@ args = 0, pretend = 0, frame = 48
 540              		@ frame_needed = 0, uses_anonymous_args = 0
 541 0000 10B5     		push	{r4, lr}
 542              		.cfi_def_cfa_offset 8
 543              		.cfi_offset 4, -8
 544              		.cfi_offset 14, -4
 545 0002 8CB0     		sub	sp, sp, #48
 546              		.cfi_def_cfa_offset 56
 284:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 547              		.loc 1 284 3 view .LVU151
 284:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 548              		.loc 1 284 24 is_stmt 0 view .LVU152
 549 0004 0024     		movs	r4, #0
 550 0006 0994     		str	r4, [sp, #36]
 551 0008 0A94     		str	r4, [sp, #40]
 552 000a 0B94     		str	r4, [sp, #44]
 285:Core/Src/main.c **** 
 553              		.loc 1 285 3 is_stmt 1 view .LVU153
 285:Core/Src/main.c **** 
 554              		.loc 1 285 26 is_stmt 0 view .LVU154
 555 000c 2022     		movs	r2, #32
 556 000e 2146     		mov	r1, r4
 557 0010 01A8     		add	r0, sp, #4
 558 0012 FFF7FEFF 		bl	memset
 559              	.LVL19:
 293:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 560              		.loc 1 293 3 is_stmt 1 view .LVU155
 293:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 561              		.loc 1 293 18 is_stmt 0 view .LVU156
 562 0016 1E48     		ldr	r0, .L45
 563 0018 4FF0A043 		mov	r3, #1342177280
 564 001c 0360     		str	r3, [r0]
 294:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 565              		.loc 1 294 3 is_stmt 1 view .LVU157
 294:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 566              		.loc 1 294 29 is_stmt 0 view .LVU158
 567 001e 4FF44033 		mov	r3, #196608
 568 0022 4360     		str	r3, [r0, #4]
 295:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 569              		.loc 1 295 3 is_stmt 1 view .LVU159
 295:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 570              		.loc 1 295 25 is_stmt 0 view .LVU160
 571 0024 8460     		str	r4, [r0, #8]
 296:Core/Src/main.c ****   hadc1.Init.GainCompensation = 0;
 572              		.loc 1 296 3 is_stmt 1 view .LVU161
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 26


 296:Core/Src/main.c ****   hadc1.Init.GainCompensation = 0;
 573              		.loc 1 296 24 is_stmt 0 view .LVU162
 574 0026 C460     		str	r4, [r0, #12]
 297:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 575              		.loc 1 297 3 is_stmt 1 view .LVU163
 297:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 576              		.loc 1 297 31 is_stmt 0 view .LVU164
 577 0028 0461     		str	r4, [r0, #16]
 298:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 578              		.loc 1 298 3 is_stmt 1 view .LVU165
 298:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 579              		.loc 1 298 27 is_stmt 0 view .LVU166
 580 002a 4461     		str	r4, [r0, #20]
 299:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 581              		.loc 1 299 3 is_stmt 1 view .LVU167
 299:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 582              		.loc 1 299 27 is_stmt 0 view .LVU168
 583 002c 0423     		movs	r3, #4
 584 002e 8361     		str	r3, [r0, #24]
 300:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 585              		.loc 1 300 3 is_stmt 1 view .LVU169
 300:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 586              		.loc 1 300 31 is_stmt 0 view .LVU170
 587 0030 0477     		strb	r4, [r0, #28]
 301:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 588              		.loc 1 301 3 is_stmt 1 view .LVU171
 301:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 589              		.loc 1 301 33 is_stmt 0 view .LVU172
 590 0032 4477     		strb	r4, [r0, #29]
 302:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 591              		.loc 1 302 3 is_stmt 1 view .LVU173
 302:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 592              		.loc 1 302 30 is_stmt 0 view .LVU174
 593 0034 0123     		movs	r3, #1
 594 0036 0362     		str	r3, [r0, #32]
 303:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 595              		.loc 1 303 3 is_stmt 1 view .LVU175
 303:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 596              		.loc 1 303 36 is_stmt 0 view .LVU176
 597 0038 80F82440 		strb	r4, [r0, #36]
 304:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 598              		.loc 1 304 3 is_stmt 1 view .LVU177
 304:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 599              		.loc 1 304 31 is_stmt 0 view .LVU178
 600 003c C462     		str	r4, [r0, #44]
 305:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 601              		.loc 1 305 3 is_stmt 1 view .LVU179
 305:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 602              		.loc 1 305 35 is_stmt 0 view .LVU180
 603 003e 0463     		str	r4, [r0, #48]
 306:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 604              		.loc 1 306 3 is_stmt 1 view .LVU181
 306:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 605              		.loc 1 306 36 is_stmt 0 view .LVU182
 606 0040 80F83840 		strb	r4, [r0, #56]
 307:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 607              		.loc 1 307 3 is_stmt 1 view .LVU183
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 27


 307:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 608              		.loc 1 307 22 is_stmt 0 view .LVU184
 609 0044 C463     		str	r4, [r0, #60]
 308:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 610              		.loc 1 308 3 is_stmt 1 view .LVU185
 308:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 611              		.loc 1 308 31 is_stmt 0 view .LVU186
 612 0046 80F84040 		strb	r4, [r0, #64]
 309:Core/Src/main.c ****   {
 613              		.loc 1 309 3 is_stmt 1 view .LVU187
 309:Core/Src/main.c ****   {
 614              		.loc 1 309 7 is_stmt 0 view .LVU188
 615 004a FFF7FEFF 		bl	HAL_ADC_Init
 616              	.LVL20:
 309:Core/Src/main.c ****   {
 617              		.loc 1 309 6 view .LVU189
 618 004e C8B9     		cbnz	r0, .L42
 316:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 619              		.loc 1 316 3 is_stmt 1 view .LVU190
 316:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 620              		.loc 1 316 18 is_stmt 0 view .LVU191
 621 0050 0023     		movs	r3, #0
 622 0052 0993     		str	r3, [sp, #36]
 317:Core/Src/main.c ****   {
 623              		.loc 1 317 3 is_stmt 1 view .LVU192
 317:Core/Src/main.c ****   {
 624              		.loc 1 317 7 is_stmt 0 view .LVU193
 625 0054 09A9     		add	r1, sp, #36
 626 0056 0E48     		ldr	r0, .L45
 627 0058 FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 628              	.LVL21:
 317:Core/Src/main.c ****   {
 629              		.loc 1 317 6 view .LVU194
 630 005c A0B9     		cbnz	r0, .L43
 324:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 631              		.loc 1 324 3 is_stmt 1 view .LVU195
 324:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 632              		.loc 1 324 19 is_stmt 0 view .LVU196
 633 005e 0D4B     		ldr	r3, .L45+4
 634 0060 0193     		str	r3, [sp, #4]
 325:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 635              		.loc 1 325 3 is_stmt 1 view .LVU197
 325:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 636              		.loc 1 325 16 is_stmt 0 view .LVU198
 637 0062 0623     		movs	r3, #6
 638 0064 0293     		str	r3, [sp, #8]
 326:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 639              		.loc 1 326 3 is_stmt 1 view .LVU199
 326:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 640              		.loc 1 326 24 is_stmt 0 view .LVU200
 641 0066 0023     		movs	r3, #0
 642 0068 0393     		str	r3, [sp, #12]
 327:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 643              		.loc 1 327 3 is_stmt 1 view .LVU201
 327:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 644              		.loc 1 327 22 is_stmt 0 view .LVU202
 645 006a 7F22     		movs	r2, #127
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 28


 646 006c 0492     		str	r2, [sp, #16]
 328:Core/Src/main.c ****   sConfig.Offset = 0;
 647              		.loc 1 328 3 is_stmt 1 view .LVU203
 328:Core/Src/main.c ****   sConfig.Offset = 0;
 648              		.loc 1 328 24 is_stmt 0 view .LVU204
 649 006e 0422     		movs	r2, #4
 650 0070 0592     		str	r2, [sp, #20]
 329:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 651              		.loc 1 329 3 is_stmt 1 view .LVU205
 329:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 652              		.loc 1 329 18 is_stmt 0 view .LVU206
 653 0072 0693     		str	r3, [sp, #24]
 330:Core/Src/main.c ****   {
 654              		.loc 1 330 3 is_stmt 1 view .LVU207
 330:Core/Src/main.c ****   {
 655              		.loc 1 330 7 is_stmt 0 view .LVU208
 656 0074 0DEB0201 		add	r1, sp, r2
 657 0078 0548     		ldr	r0, .L45
 658 007a FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 659              	.LVL22:
 330:Core/Src/main.c ****   {
 660              		.loc 1 330 6 view .LVU209
 661 007e 28B9     		cbnz	r0, .L44
 338:Core/Src/main.c **** 
 662              		.loc 1 338 1 view .LVU210
 663 0080 0CB0     		add	sp, sp, #48
 664              		.cfi_remember_state
 665              		.cfi_def_cfa_offset 8
 666              		@ sp needed
 667 0082 10BD     		pop	{r4, pc}
 668              	.L42:
 669              		.cfi_restore_state
 311:Core/Src/main.c ****   }
 670              		.loc 1 311 5 is_stmt 1 view .LVU211
 671 0084 FFF7FEFF 		bl	Error_Handler
 672              	.LVL23:
 673              	.L43:
 319:Core/Src/main.c ****   }
 674              		.loc 1 319 5 view .LVU212
 675 0088 FFF7FEFF 		bl	Error_Handler
 676              	.LVL24:
 677              	.L44:
 332:Core/Src/main.c ****   }
 678              		.loc 1 332 5 view .LVU213
 679 008c FFF7FEFF 		bl	Error_Handler
 680              	.LVL25:
 681              	.L46:
 682              		.align	2
 683              	.L45:
 684 0090 00000000 		.word	.LANCHOR7
 685 0094 02003004 		.word	70254594
 686              		.cfi_endproc
 687              	.LFE334:
 689              		.section	.text.MX_TIM6_Init,"ax",%progbits
 690              		.align	1
 691              		.syntax unified
 692              		.thumb
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 29


 693              		.thumb_func
 695              	MX_TIM6_Init:
 696              	.LFB337:
 452:Core/Src/main.c **** 
 697              		.loc 1 452 1 view -0
 698              		.cfi_startproc
 699              		@ args = 0, pretend = 0, frame = 16
 700              		@ frame_needed = 0, uses_anonymous_args = 0
 701 0000 00B5     		push	{lr}
 702              		.cfi_def_cfa_offset 4
 703              		.cfi_offset 14, -4
 704 0002 85B0     		sub	sp, sp, #20
 705              		.cfi_def_cfa_offset 24
 458:Core/Src/main.c **** 
 706              		.loc 1 458 3 view .LVU215
 458:Core/Src/main.c **** 
 707              		.loc 1 458 27 is_stmt 0 view .LVU216
 708 0004 0023     		movs	r3, #0
 709 0006 0193     		str	r3, [sp, #4]
 710 0008 0293     		str	r3, [sp, #8]
 711 000a 0393     		str	r3, [sp, #12]
 463:Core/Src/main.c ****   htim6.Init.Prescaler = 1000-1;
 712              		.loc 1 463 3 is_stmt 1 view .LVU217
 463:Core/Src/main.c ****   htim6.Init.Prescaler = 1000-1;
 713              		.loc 1 463 18 is_stmt 0 view .LVU218
 714 000c 0E48     		ldr	r0, .L53
 715 000e 0F4A     		ldr	r2, .L53+4
 716 0010 0260     		str	r2, [r0]
 464:Core/Src/main.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 717              		.loc 1 464 3 is_stmt 1 view .LVU219
 464:Core/Src/main.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 718              		.loc 1 464 24 is_stmt 0 view .LVU220
 719 0012 40F2E732 		movw	r2, #999
 720 0016 4260     		str	r2, [r0, #4]
 465:Core/Src/main.c ****   htim6.Init.Period = 8499;
 721              		.loc 1 465 3 is_stmt 1 view .LVU221
 465:Core/Src/main.c ****   htim6.Init.Period = 8499;
 722              		.loc 1 465 26 is_stmt 0 view .LVU222
 723 0018 8360     		str	r3, [r0, #8]
 466:Core/Src/main.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 724              		.loc 1 466 3 is_stmt 1 view .LVU223
 466:Core/Src/main.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 725              		.loc 1 466 21 is_stmt 0 view .LVU224
 726 001a 42F23312 		movw	r2, #8499
 727 001e C260     		str	r2, [r0, #12]
 467:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 728              		.loc 1 467 3 is_stmt 1 view .LVU225
 467:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 729              		.loc 1 467 32 is_stmt 0 view .LVU226
 730 0020 8361     		str	r3, [r0, #24]
 468:Core/Src/main.c ****   {
 731              		.loc 1 468 3 is_stmt 1 view .LVU227
 468:Core/Src/main.c ****   {
 732              		.loc 1 468 7 is_stmt 0 view .LVU228
 733 0022 FFF7FEFF 		bl	HAL_TIM_Base_Init
 734              	.LVL26:
 468:Core/Src/main.c ****   {
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 30


 735              		.loc 1 468 6 view .LVU229
 736 0026 50B9     		cbnz	r0, .L51
 472:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 737              		.loc 1 472 3 is_stmt 1 view .LVU230
 472:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 738              		.loc 1 472 37 is_stmt 0 view .LVU231
 739 0028 0023     		movs	r3, #0
 740 002a 0193     		str	r3, [sp, #4]
 473:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 741              		.loc 1 473 3 is_stmt 1 view .LVU232
 473:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 742              		.loc 1 473 33 is_stmt 0 view .LVU233
 743 002c 0393     		str	r3, [sp, #12]
 474:Core/Src/main.c ****   {
 744              		.loc 1 474 3 is_stmt 1 view .LVU234
 474:Core/Src/main.c ****   {
 745              		.loc 1 474 7 is_stmt 0 view .LVU235
 746 002e 01A9     		add	r1, sp, #4
 747 0030 0548     		ldr	r0, .L53
 748 0032 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 749              	.LVL27:
 474:Core/Src/main.c ****   {
 750              		.loc 1 474 6 view .LVU236
 751 0036 20B9     		cbnz	r0, .L52
 482:Core/Src/main.c **** 
 752              		.loc 1 482 1 view .LVU237
 753 0038 05B0     		add	sp, sp, #20
 754              		.cfi_remember_state
 755              		.cfi_def_cfa_offset 4
 756              		@ sp needed
 757 003a 5DF804FB 		ldr	pc, [sp], #4
 758              	.L51:
 759              		.cfi_restore_state
 470:Core/Src/main.c ****   }
 760              		.loc 1 470 5 is_stmt 1 view .LVU238
 761 003e FFF7FEFF 		bl	Error_Handler
 762              	.LVL28:
 763              	.L52:
 476:Core/Src/main.c ****   }
 764              		.loc 1 476 5 view .LVU239
 765 0042 FFF7FEFF 		bl	Error_Handler
 766              	.LVL29:
 767              	.L54:
 768 0046 00BF     		.align	2
 769              	.L53:
 770 0048 00000000 		.word	.LANCHOR8
 771 004c 00100040 		.word	1073745920
 772              		.cfi_endproc
 773              	.LFE337:
 775              		.section	.text.MX_ADC2_Init,"ax",%progbits
 776              		.align	1
 777              		.syntax unified
 778              		.thumb
 779              		.thumb_func
 781              	MX_ADC2_Init:
 782              	.LFB335:
 346:Core/Src/main.c **** 
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 31


 783              		.loc 1 346 1 view -0
 784              		.cfi_startproc
 785              		@ args = 0, pretend = 0, frame = 32
 786              		@ frame_needed = 0, uses_anonymous_args = 0
 787 0000 00B5     		push	{lr}
 788              		.cfi_def_cfa_offset 4
 789              		.cfi_offset 14, -4
 790 0002 89B0     		sub	sp, sp, #36
 791              		.cfi_def_cfa_offset 40
 352:Core/Src/main.c **** 
 792              		.loc 1 352 3 view .LVU241
 352:Core/Src/main.c **** 
 793              		.loc 1 352 26 is_stmt 0 view .LVU242
 794 0004 2022     		movs	r2, #32
 795 0006 0021     		movs	r1, #0
 796 0008 6846     		mov	r0, sp
 797 000a FFF7FEFF 		bl	memset
 798              	.LVL30:
 360:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 799              		.loc 1 360 3 is_stmt 1 view .LVU243
 360:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800              		.loc 1 360 18 is_stmt 0 view .LVU244
 801 000e 1A48     		ldr	r0, .L61
 802 0010 1A4B     		ldr	r3, .L61+4
 803 0012 0360     		str	r3, [r0]
 361:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 804              		.loc 1 361 3 is_stmt 1 view .LVU245
 361:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 805              		.loc 1 361 29 is_stmt 0 view .LVU246
 806 0014 4FF44033 		mov	r3, #196608
 807 0018 4360     		str	r3, [r0, #4]
 362:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 808              		.loc 1 362 3 is_stmt 1 view .LVU247
 362:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 809              		.loc 1 362 25 is_stmt 0 view .LVU248
 810 001a 0023     		movs	r3, #0
 811 001c 8360     		str	r3, [r0, #8]
 363:Core/Src/main.c ****   hadc2.Init.GainCompensation = 0;
 812              		.loc 1 363 3 is_stmt 1 view .LVU249
 363:Core/Src/main.c ****   hadc2.Init.GainCompensation = 0;
 813              		.loc 1 363 24 is_stmt 0 view .LVU250
 814 001e C360     		str	r3, [r0, #12]
 364:Core/Src/main.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 815              		.loc 1 364 3 is_stmt 1 view .LVU251
 364:Core/Src/main.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 816              		.loc 1 364 31 is_stmt 0 view .LVU252
 817 0020 0361     		str	r3, [r0, #16]
 365:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 818              		.loc 1 365 3 is_stmt 1 view .LVU253
 365:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 819              		.loc 1 365 27 is_stmt 0 view .LVU254
 820 0022 4361     		str	r3, [r0, #20]
 366:Core/Src/main.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 821              		.loc 1 366 3 is_stmt 1 view .LVU255
 366:Core/Src/main.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 822              		.loc 1 366 27 is_stmt 0 view .LVU256
 823 0024 0422     		movs	r2, #4
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 32


 824 0026 8261     		str	r2, [r0, #24]
 367:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 825              		.loc 1 367 3 is_stmt 1 view .LVU257
 367:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 826              		.loc 1 367 31 is_stmt 0 view .LVU258
 827 0028 0377     		strb	r3, [r0, #28]
 368:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 1;
 828              		.loc 1 368 3 is_stmt 1 view .LVU259
 368:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 1;
 829              		.loc 1 368 33 is_stmt 0 view .LVU260
 830 002a 4377     		strb	r3, [r0, #29]
 369:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 831              		.loc 1 369 3 is_stmt 1 view .LVU261
 369:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 832              		.loc 1 369 30 is_stmt 0 view .LVU262
 833 002c 0122     		movs	r2, #1
 834 002e 0262     		str	r2, [r0, #32]
 370:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 835              		.loc 1 370 3 is_stmt 1 view .LVU263
 370:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 836              		.loc 1 370 36 is_stmt 0 view .LVU264
 837 0030 80F82430 		strb	r3, [r0, #36]
 371:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 838              		.loc 1 371 3 is_stmt 1 view .LVU265
 371:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 839              		.loc 1 371 31 is_stmt 0 view .LVU266
 840 0034 C362     		str	r3, [r0, #44]
 372:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 841              		.loc 1 372 3 is_stmt 1 view .LVU267
 372:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 842              		.loc 1 372 35 is_stmt 0 view .LVU268
 843 0036 0363     		str	r3, [r0, #48]
 373:Core/Src/main.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 844              		.loc 1 373 3 is_stmt 1 view .LVU269
 373:Core/Src/main.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 845              		.loc 1 373 36 is_stmt 0 view .LVU270
 846 0038 80F83830 		strb	r3, [r0, #56]
 374:Core/Src/main.c ****   hadc2.Init.OversamplingMode = DISABLE;
 847              		.loc 1 374 3 is_stmt 1 view .LVU271
 374:Core/Src/main.c ****   hadc2.Init.OversamplingMode = DISABLE;
 848              		.loc 1 374 22 is_stmt 0 view .LVU272
 849 003c C363     		str	r3, [r0, #60]
 375:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 850              		.loc 1 375 3 is_stmt 1 view .LVU273
 375:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 851              		.loc 1 375 31 is_stmt 0 view .LVU274
 852 003e 80F84030 		strb	r3, [r0, #64]
 376:Core/Src/main.c ****   {
 853              		.loc 1 376 3 is_stmt 1 view .LVU275
 376:Core/Src/main.c ****   {
 854              		.loc 1 376 7 is_stmt 0 view .LVU276
 855 0042 FFF7FEFF 		bl	HAL_ADC_Init
 856              	.LVL31:
 376:Core/Src/main.c ****   {
 857              		.loc 1 376 6 view .LVU277
 858 0046 90B9     		cbnz	r0, .L59
 383:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 33


 859              		.loc 1 383 3 is_stmt 1 view .LVU278
 383:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 860              		.loc 1 383 19 is_stmt 0 view .LVU279
 861 0048 0D4B     		ldr	r3, .L61+8
 862 004a 0093     		str	r3, [sp]
 384:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 863              		.loc 1 384 3 is_stmt 1 view .LVU280
 384:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 864              		.loc 1 384 16 is_stmt 0 view .LVU281
 865 004c 0623     		movs	r3, #6
 866 004e 0193     		str	r3, [sp, #4]
 385:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 867              		.loc 1 385 3 is_stmt 1 view .LVU282
 385:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 868              		.loc 1 385 24 is_stmt 0 view .LVU283
 869 0050 0023     		movs	r3, #0
 870 0052 0293     		str	r3, [sp, #8]
 386:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 871              		.loc 1 386 3 is_stmt 1 view .LVU284
 386:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 872              		.loc 1 386 22 is_stmt 0 view .LVU285
 873 0054 7F22     		movs	r2, #127
 874 0056 0392     		str	r2, [sp, #12]
 387:Core/Src/main.c ****   sConfig.Offset = 0;
 875              		.loc 1 387 3 is_stmt 1 view .LVU286
 387:Core/Src/main.c ****   sConfig.Offset = 0;
 876              		.loc 1 387 24 is_stmt 0 view .LVU287
 877 0058 0422     		movs	r2, #4
 878 005a 0492     		str	r2, [sp, #16]
 388:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 879              		.loc 1 388 3 is_stmt 1 view .LVU288
 388:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 880              		.loc 1 388 18 is_stmt 0 view .LVU289
 881 005c 0593     		str	r3, [sp, #20]
 389:Core/Src/main.c ****   {
 882              		.loc 1 389 3 is_stmt 1 view .LVU290
 389:Core/Src/main.c ****   {
 883              		.loc 1 389 7 is_stmt 0 view .LVU291
 884 005e 6946     		mov	r1, sp
 885 0060 0548     		ldr	r0, .L61
 886 0062 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 887              	.LVL32:
 389:Core/Src/main.c ****   {
 888              		.loc 1 389 6 view .LVU292
 889 0066 20B9     		cbnz	r0, .L60
 397:Core/Src/main.c **** 
 890              		.loc 1 397 1 view .LVU293
 891 0068 09B0     		add	sp, sp, #36
 892              		.cfi_remember_state
 893              		.cfi_def_cfa_offset 4
 894              		@ sp needed
 895 006a 5DF804FB 		ldr	pc, [sp], #4
 896              	.L59:
 897              		.cfi_restore_state
 378:Core/Src/main.c ****   }
 898              		.loc 1 378 5 is_stmt 1 view .LVU294
 899 006e FFF7FEFF 		bl	Error_Handler
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 34


 900              	.LVL33:
 901              	.L60:
 391:Core/Src/main.c ****   }
 902              		.loc 1 391 5 view .LVU295
 903 0072 FFF7FEFF 		bl	Error_Handler
 904              	.LVL34:
 905              	.L62:
 906 0076 00BF     		.align	2
 907              	.L61:
 908 0078 00000000 		.word	.LANCHOR9
 909 007c 00010050 		.word	1342177536
 910 0080 04006008 		.word	140509188
 911              		.cfi_endproc
 912              	.LFE335:
 914              		.section	.text.SystemClock_Config,"ax",%progbits
 915              		.align	1
 916              		.global	SystemClock_Config
 917              		.syntax unified
 918              		.thumb
 919              		.thumb_func
 921              	SystemClock_Config:
 922              	.LFB333:
 231:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 923              		.loc 1 231 1 view -0
 924              		.cfi_startproc
 925              		@ args = 0, pretend = 0, frame = 80
 926              		@ frame_needed = 0, uses_anonymous_args = 0
 927 0000 00B5     		push	{lr}
 928              		.cfi_def_cfa_offset 4
 929              		.cfi_offset 14, -4
 930 0002 95B0     		sub	sp, sp, #84
 931              		.cfi_def_cfa_offset 88
 232:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 932              		.loc 1 232 3 view .LVU297
 232:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 933              		.loc 1 232 22 is_stmt 0 view .LVU298
 934 0004 3822     		movs	r2, #56
 935 0006 0021     		movs	r1, #0
 936 0008 06A8     		add	r0, sp, #24
 937 000a FFF7FEFF 		bl	memset
 938              	.LVL35:
 233:Core/Src/main.c **** 
 939              		.loc 1 233 3 is_stmt 1 view .LVU299
 233:Core/Src/main.c **** 
 940              		.loc 1 233 22 is_stmt 0 view .LVU300
 941 000e 0020     		movs	r0, #0
 942 0010 0190     		str	r0, [sp, #4]
 943 0012 0290     		str	r0, [sp, #8]
 944 0014 0390     		str	r0, [sp, #12]
 945 0016 0490     		str	r0, [sp, #16]
 946 0018 0590     		str	r0, [sp, #20]
 237:Core/Src/main.c **** 
 947              		.loc 1 237 3 is_stmt 1 view .LVU301
 948 001a FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 949              	.LVL36:
 242:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 950              		.loc 1 242 3 view .LVU302
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 35


 242:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 951              		.loc 1 242 36 is_stmt 0 view .LVU303
 952 001e 0223     		movs	r3, #2
 953 0020 0693     		str	r3, [sp, #24]
 243:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 954              		.loc 1 243 3 is_stmt 1 view .LVU304
 243:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 955              		.loc 1 243 30 is_stmt 0 view .LVU305
 956 0022 4FF48072 		mov	r2, #256
 957 0026 0992     		str	r2, [sp, #36]
 244:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 958              		.loc 1 244 3 is_stmt 1 view .LVU306
 244:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 959              		.loc 1 244 41 is_stmt 0 view .LVU307
 960 0028 4022     		movs	r2, #64
 961 002a 0A92     		str	r2, [sp, #40]
 245:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 962              		.loc 1 245 3 is_stmt 1 view .LVU308
 245:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 963              		.loc 1 245 34 is_stmt 0 view .LVU309
 964 002c 0D93     		str	r3, [sp, #52]
 246:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 965              		.loc 1 246 3 is_stmt 1 view .LVU310
 246:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 966              		.loc 1 246 35 is_stmt 0 view .LVU311
 967 002e 0E93     		str	r3, [sp, #56]
 247:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 85;
 968              		.loc 1 247 3 is_stmt 1 view .LVU312
 247:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 85;
 969              		.loc 1 247 30 is_stmt 0 view .LVU313
 970 0030 0422     		movs	r2, #4
 971 0032 0F92     		str	r2, [sp, #60]
 248:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 972              		.loc 1 248 3 is_stmt 1 view .LVU314
 248:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 973              		.loc 1 248 30 is_stmt 0 view .LVU315
 974 0034 5522     		movs	r2, #85
 975 0036 1092     		str	r2, [sp, #64]
 249:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 976              		.loc 1 249 3 is_stmt 1 view .LVU316
 249:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 977              		.loc 1 249 30 is_stmt 0 view .LVU317
 978 0038 1193     		str	r3, [sp, #68]
 250:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 979              		.loc 1 250 3 is_stmt 1 view .LVU318
 250:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 980              		.loc 1 250 30 is_stmt 0 view .LVU319
 981 003a 1293     		str	r3, [sp, #72]
 251:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 982              		.loc 1 251 3 is_stmt 1 view .LVU320
 251:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 983              		.loc 1 251 30 is_stmt 0 view .LVU321
 984 003c 1393     		str	r3, [sp, #76]
 252:Core/Src/main.c ****   {
 985              		.loc 1 252 3 is_stmt 1 view .LVU322
 252:Core/Src/main.c ****   {
 986              		.loc 1 252 7 is_stmt 0 view .LVU323
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 36


 987 003e 06A8     		add	r0, sp, #24
 988 0040 FFF7FEFF 		bl	HAL_RCC_OscConfig
 989              	.LVL37:
 252:Core/Src/main.c ****   {
 990              		.loc 1 252 6 view .LVU324
 991 0044 90B9     		cbnz	r0, .L67
 259:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 992              		.loc 1 259 3 is_stmt 1 view .LVU325
 259:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 993              		.loc 1 259 31 is_stmt 0 view .LVU326
 994 0046 0F23     		movs	r3, #15
 995 0048 0193     		str	r3, [sp, #4]
 261:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 996              		.loc 1 261 3 is_stmt 1 view .LVU327
 261:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 997              		.loc 1 261 34 is_stmt 0 view .LVU328
 998 004a 0323     		movs	r3, #3
 999 004c 0293     		str	r3, [sp, #8]
 262:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1000              		.loc 1 262 3 is_stmt 1 view .LVU329
 262:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1001              		.loc 1 262 35 is_stmt 0 view .LVU330
 1002 004e 0023     		movs	r3, #0
 1003 0050 0393     		str	r3, [sp, #12]
 263:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 1004              		.loc 1 263 3 is_stmt 1 view .LVU331
 263:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 1005              		.loc 1 263 36 is_stmt 0 view .LVU332
 1006 0052 0493     		str	r3, [sp, #16]
 264:Core/Src/main.c **** 
 1007              		.loc 1 264 3 is_stmt 1 view .LVU333
 264:Core/Src/main.c **** 
 1008              		.loc 1 264 36 is_stmt 0 view .LVU334
 1009 0054 4FF4E063 		mov	r3, #1792
 1010 0058 0593     		str	r3, [sp, #20]
 266:Core/Src/main.c ****   {
 1011              		.loc 1 266 3 is_stmt 1 view .LVU335
 266:Core/Src/main.c ****   {
 1012              		.loc 1 266 7 is_stmt 0 view .LVU336
 1013 005a 0421     		movs	r1, #4
 1014 005c 0DEB0100 		add	r0, sp, r1
 1015 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1016              	.LVL38:
 266:Core/Src/main.c ****   {
 1017              		.loc 1 266 6 view .LVU337
 1018 0064 20B9     		cbnz	r0, .L68
 270:Core/Src/main.c **** 
 1019              		.loc 1 270 1 view .LVU338
 1020 0066 15B0     		add	sp, sp, #84
 1021              		.cfi_remember_state
 1022              		.cfi_def_cfa_offset 4
 1023              		@ sp needed
 1024 0068 5DF804FB 		ldr	pc, [sp], #4
 1025              	.L67:
 1026              		.cfi_restore_state
 254:Core/Src/main.c ****   }
 1027              		.loc 1 254 5 is_stmt 1 view .LVU339
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 37


 1028 006c FFF7FEFF 		bl	Error_Handler
 1029              	.LVL39:
 1030              	.L68:
 268:Core/Src/main.c ****   }
 1031              		.loc 1 268 5 view .LVU340
 1032 0070 FFF7FEFF 		bl	Error_Handler
 1033              	.LVL40:
 1034              		.cfi_endproc
 1035              	.LFE333:
 1037              		.global	__aeabi_i2d
 1038              		.global	__aeabi_dmul
 1039              		.global	__aeabi_ddiv
 1040              		.global	__aeabi_dsub
 1041              		.global	__aeabi_d2f
 1042              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 1043              		.align	2
 1044              	.LC1:
 1045 0000 28256C75 		.ascii	"(%lu) Hall sensor:  %4.2f [GS]\015\012\000"
 1045      29204861 
 1045      6C6C2073 
 1045      656E736F 
 1045      723A2020 
 1046              		.global	__aeabi_f2d
 1047              		.global	__aeabi_dcmplt
 1048              		.global	__aeabi_dcmpgt
 1049 0021 000000   		.align	2
 1050              	.LC2:
 1051 0024 44414E47 		.ascii	"DANGER STATE: undervoltage\015\012\000"
 1051      45522053 
 1051      54415445 
 1051      3A20756E 
 1051      64657276 
 1052 0041 000000   		.align	2
 1053              	.LC3:
 1054 0044 44414E47 		.ascii	"DANGER STATE: overvoltage\015\012\000"
 1054      45522053 
 1054      54415445 
 1054      3A206F76 
 1054      6572766F 
 1055              		.align	2
 1056              	.LC0:
 1057 0060 426F6172 		.ascii	"Board in waiting state - please press the emergency"
 1057      6420696E 
 1057      20776169 
 1057      74696E67 
 1057      20737461 
 1058 0093 20627574 		.ascii	" button\015\012\000"
 1058      746F6E0D 
 1058      0A00
 1059              		.section	.text.main,"ax",%progbits
 1060              		.align	1
 1061              		.global	main
 1062              		.syntax unified
 1063              		.thumb
 1064              		.thumb_func
 1066              	main:
 1067              	.LFB332:
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 38


  89:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1068              		.loc 1 89 1 view -0
 1069              		.cfi_startproc
 1070              		@ args = 0, pretend = 0, frame = 208
 1071              		@ frame_needed = 0, uses_anonymous_args = 0
 1072 0000 30B5     		push	{r4, r5, lr}
 1073              		.cfi_def_cfa_offset 12
 1074              		.cfi_offset 4, -12
 1075              		.cfi_offset 5, -8
 1076              		.cfi_offset 14, -4
 1077 0002 B7B0     		sub	sp, sp, #220
 1078              		.cfi_def_cfa_offset 232
  92:Core/Src/main.c ****   char msg[50];
 1079              		.loc 1 92 3 view .LVU342
  93:Core/Src/main.c ****   char danger_message[50];
 1080              		.loc 1 93 3 view .LVU343
  94:Core/Src/main.c ****   float raw_to_gauss;
 1081              		.loc 1 94 3 view .LVU344
  95:Core/Src/main.c ****   state = INIT_STATE;
 1082              		.loc 1 95 3 view .LVU345
  96:Core/Src/main.c **** 
 1083              		.loc 1 96 3 view .LVU346
  96:Core/Src/main.c **** 
 1084              		.loc 1 96 9 is_stmt 0 view .LVU347
 1085 0004 A24B     		ldr	r3, .L92+40
 1086 0006 0022     		movs	r2, #0
 1087 0008 1A70     		strb	r2, [r3]
  98:Core/Src/main.c ****   float raw_voltage_volt;
 1088              		.loc 1 98 3 is_stmt 1 view .LVU348
  99:Core/Src/main.c **** 
 1089              		.loc 1 99 3 view .LVU349
 101:Core/Src/main.c **** 
 1090              		.loc 1 101 3 view .LVU350
 101:Core/Src/main.c **** 
 1091              		.loc 1 101 11 is_stmt 0 view .LVU351
 1092 000a A24C     		ldr	r4, .L92+44
 1093 000c 0DF10C0C 		add	ip, sp, #12
 1094 0010 04F1300E 		add	lr, r4, #48
 1095              	.L70:
 1096 0014 6546     		mov	r5, ip
 1097 0016 2068     		ldr	r0, [r4]	@ unaligned
 1098 0018 6168     		ldr	r1, [r4, #4]	@ unaligned
 1099 001a A268     		ldr	r2, [r4, #8]	@ unaligned
 1100 001c E368     		ldr	r3, [r4, #12]	@ unaligned
 1101 001e 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 1102 0020 1034     		adds	r4, r4, #16
 1103 0022 AC46     		mov	ip, r5
 1104 0024 7445     		cmp	r4, lr
 1105 0026 F5D1     		bne	.L70
 1106 0028 2068     		ldr	r0, [r4]	@ unaligned
 1107 002a 6168     		ldr	r1, [r4, #4]	@ unaligned
 1108 002c A268     		ldr	r2, [r4, #8]	@ unaligned
 1109 002e ACE80700 		stmia	ip!, {r0, r1, r2}
 1110 0032 237B     		ldrb	r3, [r4, #12]	@ zero_extendqisi2
 1111 0034 8CF80030 		strb	r3, [ip]
 1112 0038 2722     		movs	r2, #39
 1113 003a 0021     		movs	r1, #0
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 39


 1114 003c 0DF14900 		add	r0, sp, #73
 1115 0040 FFF7FEFF 		bl	memset
 1116              	.LVL41:
 108:Core/Src/main.c **** 
 1117              		.loc 1 108 3 is_stmt 1 view .LVU352
 1118 0044 FFF7FEFF 		bl	HAL_Init
 1119              	.LVL42:
 115:Core/Src/main.c **** 
 1120              		.loc 1 115 3 view .LVU353
 1121 0048 FFF7FEFF 		bl	SystemClock_Config
 1122              	.LVL43:
 122:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 1123              		.loc 1 122 3 view .LVU354
 1124 004c FFF7FEFF 		bl	MX_GPIO_Init
 1125              	.LVL44:
 123:Core/Src/main.c ****   MX_ADC1_Init();
 1126              		.loc 1 123 3 view .LVU355
 1127 0050 FFF7FEFF 		bl	MX_LPUART1_UART_Init
 1128              	.LVL45:
 124:Core/Src/main.c ****   MX_TIM6_Init();
 1129              		.loc 1 124 3 view .LVU356
 1130 0054 FFF7FEFF 		bl	MX_ADC1_Init
 1131              	.LVL46:
 125:Core/Src/main.c ****   MX_ADC2_Init();
 1132              		.loc 1 125 3 view .LVU357
 1133 0058 FFF7FEFF 		bl	MX_TIM6_Init
 1134              	.LVL47:
 126:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1135              		.loc 1 126 3 view .LVU358
 1136 005c FFF7FEFF 		bl	MX_ADC2_Init
 1137              	.LVL48:
 131:Core/Src/main.c **** 
 1138              		.loc 1 131 3 view .LVU359
 1139 0060 8D48     		ldr	r0, .L92+48
 1140 0062 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1141              	.LVL49:
 1142 0066 73E0     		b	.L74
 1143              	.L90:
 146:Core/Src/main.c ****         HAL_ADC_PollForConversion(&hadc1, 1); 
 1144              		.loc 1 146 9 view .LVU360
 1145 0068 8C4C     		ldr	r4, .L92+52
 1146 006a 2046     		mov	r0, r4
 1147 006c FFF7FEFF 		bl	HAL_ADC_Start
 1148              	.LVL50:
 147:Core/Src/main.c ****         raw = HAL_ADC_GetValue(&hadc1);
 1149              		.loc 1 147 9 view .LVU361
 1150 0070 0121     		movs	r1, #1
 1151 0072 2046     		mov	r0, r4
 1152 0074 FFF7FEFF 		bl	HAL_ADC_PollForConversion
 1153              	.LVL51:
 148:Core/Src/main.c ****         raw_to_gauss = (((raw * 3.3)/ 4095) - 1.60)*1000/1.6; //TODO: change sensibility according 
 1154              		.loc 1 148 9 view .LVU362
 148:Core/Src/main.c ****         raw_to_gauss = (((raw * 3.3)/ 4095) - 1.60)*1000/1.6; //TODO: change sensibility according 
 1155              		.loc 1 148 15 is_stmt 0 view .LVU363
 1156 0078 2046     		mov	r0, r4
 1157 007a FFF7FEFF 		bl	HAL_ADC_GetValue
 1158              	.LVL52:
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 40


 149:Core/Src/main.c ****         HAL_ADC_Stop(&hadc1);
 1159              		.loc 1 149 9 is_stmt 1 view .LVU364
 149:Core/Src/main.c ****         HAL_ADC_Stop(&hadc1);
 1160              		.loc 1 149 31 is_stmt 0 view .LVU365
 1161 007e 80B2     		uxth	r0, r0
 149:Core/Src/main.c ****         HAL_ADC_Stop(&hadc1);
 1162              		.loc 1 149 31 view .LVU366
 1163 0080 FFF7FEFF 		bl	__aeabi_i2d
 1164              	.LVL53:
 149:Core/Src/main.c ****         HAL_ADC_Stop(&hadc1);
 1165              		.loc 1 149 31 view .LVU367
 1166 0084 78A3     		adr	r3, .L92
 1167 0086 D3E90023 		ldrd	r2, [r3]
 1168 008a FFF7FEFF 		bl	__aeabi_dmul
 1169              	.LVL54:
 149:Core/Src/main.c ****         HAL_ADC_Stop(&hadc1);
 1170              		.loc 1 149 37 view .LVU368
 1171 008e 78A3     		adr	r3, .L92+8
 1172 0090 D3E90023 		ldrd	r2, [r3]
 1173 0094 FFF7FEFF 		bl	__aeabi_ddiv
 1174              	.LVL55:
 149:Core/Src/main.c ****         HAL_ADC_Stop(&hadc1);
 1175              		.loc 1 149 45 view .LVU369
 1176 0098 77A3     		adr	r3, .L92+16
 1177 009a D3E90023 		ldrd	r2, [r3]
 1178 009e FFF7FEFF 		bl	__aeabi_dsub
 1179              	.LVL56:
 149:Core/Src/main.c ****         HAL_ADC_Stop(&hadc1);
 1180              		.loc 1 149 52 view .LVU370
 1181 00a2 0022     		movs	r2, #0
 1182 00a4 7E4B     		ldr	r3, .L92+56
 1183 00a6 FFF7FEFF 		bl	__aeabi_dmul
 1184              	.LVL57:
 149:Core/Src/main.c ****         HAL_ADC_Stop(&hadc1);
 1185              		.loc 1 149 57 view .LVU371
 1186 00aa 73A3     		adr	r3, .L92+16
 1187 00ac D3E90023 		ldrd	r2, [r3]
 1188 00b0 FFF7FEFF 		bl	__aeabi_ddiv
 1189              	.LVL58:
 149:Core/Src/main.c ****         HAL_ADC_Stop(&hadc1);
 1190              		.loc 1 149 22 view .LVU372
 1191 00b4 FFF7FEFF 		bl	__aeabi_d2f
 1192              	.LVL59:
 1193 00b8 0546     		mov	r5, r0	@ float
 1194              	.LVL60:
 150:Core/Src/main.c **** 
 1195              		.loc 1 150 9 is_stmt 1 view .LVU373
 1196 00ba 2046     		mov	r0, r4
 1197              	.LVL61:
 150:Core/Src/main.c **** 
 1198              		.loc 1 150 9 is_stmt 0 view .LVU374
 1199 00bc FFF7FEFF 		bl	HAL_ADC_Stop
 1200              	.LVL62:
 153:Core/Src/main.c ****         HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), 10);
 1201              		.loc 1 153 9 is_stmt 1 view .LVU375
 153:Core/Src/main.c ****         HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), 10);
 1202              		.loc 1 153 60 is_stmt 0 view .LVU376
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 41


 1203 00c0 FFF7FEFF 		bl	HAL_GetTick
 1204              	.LVL63:
 153:Core/Src/main.c ****         HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), 10);
 1205              		.loc 1 153 9 view .LVU377
 1206 00c4 774B     		ldr	r3, .L92+60
 1207 00c6 A3FB0034 		umull	r3, r4, r3, r0
 1208 00ca 6409     		lsrs	r4, r4, #5
 1209 00cc 2846     		mov	r0, r5	@ float
 1210 00ce FFF7FEFF 		bl	__aeabi_f2d
 1211              	.LVL64:
 1212 00d2 CDE90001 		strd	r0, [sp]
 1213 00d6 2246     		mov	r2, r4
 1214 00d8 7349     		ldr	r1, .L92+64
 1215 00da 29A8     		add	r0, sp, #164
 1216 00dc FFF7FEFF 		bl	sprintf
 1217              	.LVL65:
 154:Core/Src/main.c ****         flag_sensor = 0;
 1218              		.loc 1 154 9 is_stmt 1 view .LVU378
 154:Core/Src/main.c ****         flag_sensor = 0;
 1219              		.loc 1 154 53 is_stmt 0 view .LVU379
 1220 00e0 29A8     		add	r0, sp, #164
 1221 00e2 FFF7FEFF 		bl	strlen
 1222              	.LVL66:
 154:Core/Src/main.c ****         flag_sensor = 0;
 1223              		.loc 1 154 9 view .LVU380
 1224 00e6 0A23     		movs	r3, #10
 1225 00e8 82B2     		uxth	r2, r0
 1226 00ea 29A9     		add	r1, sp, #164
 1227 00ec 6F48     		ldr	r0, .L92+68
 1228 00ee FFF7FEFF 		bl	HAL_UART_Transmit
 1229              	.LVL67:
 155:Core/Src/main.c ****         }
 1230              		.loc 1 155 9 is_stmt 1 view .LVU381
 155:Core/Src/main.c ****         }
 1231              		.loc 1 155 21 is_stmt 0 view .LVU382
 1232 00f2 6F4B     		ldr	r3, .L92+72
 1233 00f4 0022     		movs	r2, #0
 1234 00f6 1A60     		str	r2, [r3]
 1235 00f8 37E0     		b	.L75
 1236              	.LVL68:
 1237              	.L91:
 168:Core/Src/main.c ****           flag_undervoltage = 1;
 1238              		.loc 1 168 11 is_stmt 1 view .LVU383
 168:Core/Src/main.c ****           flag_undervoltage = 1;
 1239              		.loc 1 168 17 is_stmt 0 view .LVU384
 1240 00fa 654B     		ldr	r3, .L92+40
 1241 00fc 0422     		movs	r2, #4
 1242 00fe 1A70     		strb	r2, [r3]
 169:Core/Src/main.c ****           HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_SET); //enable undervoltage led
 1243              		.loc 1 169 11 is_stmt 1 view .LVU385
 169:Core/Src/main.c ****           HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_SET); //enable undervoltage led
 1244              		.loc 1 169 29 is_stmt 0 view .LVU386
 1245 0100 0122     		movs	r2, #1
 1246 0102 6C4B     		ldr	r3, .L92+76
 1247 0104 1A60     		str	r2, [r3]
 170:Core/Src/main.c ****           HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET); //disable overvoltage led
 1248              		.loc 1 170 11 is_stmt 1 view .LVU387
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 42


 1249 0106 6C4C     		ldr	r4, .L92+80
 1250 0108 4FF40061 		mov	r1, #2048
 1251 010c 2046     		mov	r0, r4
 1252 010e FFF7FEFF 		bl	HAL_GPIO_WritePin
 1253              	.LVL69:
 171:Core/Src/main.c ****         } else if (raw_voltage_volt > 2.7){
 1254              		.loc 1 171 11 view .LVU388
 1255 0112 0022     		movs	r2, #0
 1256 0114 4FF48051 		mov	r1, #4096
 1257 0118 2046     		mov	r0, r4
 1258 011a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1259              	.LVL70:
 1260 011e 11E0     		b	.L79
 1261              	.L88:
 178:Core/Src/main.c ****           flag_overvoltage = 0;
 1262              		.loc 1 178 11 view .LVU389
 178:Core/Src/main.c ****           flag_overvoltage = 0;
 1263              		.loc 1 178 29 is_stmt 0 view .LVU390
 1264 0120 0024     		movs	r4, #0
 1265 0122 644B     		ldr	r3, .L92+76
 1266 0124 1C60     		str	r4, [r3]
 179:Core/Src/main.c ****           HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET); //disable undervoltage led
 1267              		.loc 1 179 11 is_stmt 1 view .LVU391
 179:Core/Src/main.c ****           HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET); //disable undervoltage led
 1268              		.loc 1 179 28 is_stmt 0 view .LVU392
 1269 0126 654B     		ldr	r3, .L92+84
 1270 0128 1C60     		str	r4, [r3]
 180:Core/Src/main.c ****           HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET); //disable overvoltage led
 1271              		.loc 1 180 11 is_stmt 1 view .LVU393
 1272 012a 634D     		ldr	r5, .L92+80
 1273 012c 2246     		mov	r2, r4
 1274 012e 4FF40061 		mov	r1, #2048
 1275 0132 2846     		mov	r0, r5
 1276 0134 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1277              	.LVL71:
 181:Core/Src/main.c ****         }
 1278              		.loc 1 181 11 view .LVU394
 1279 0138 2246     		mov	r2, r4
 1280 013a 4FF48051 		mov	r1, #4096
 1281 013e 2846     		mov	r0, r5
 1282 0140 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1283              	.LVL72:
 1284              	.L79:
 183:Core/Src/main.c ****       }
 1285              		.loc 1 183 9 view .LVU395
 183:Core/Src/main.c ****       }
 1286              		.loc 1 183 22 is_stmt 0 view .LVU396
 1287 0144 5E4B     		ldr	r3, .L92+88
 1288 0146 0022     		movs	r2, #0
 1289 0148 1A60     		str	r2, [r3]
 1290              	.L76:
 186:Core/Src/main.c **** 
 1291              		.loc 1 186 7 is_stmt 1 view .LVU397
 186:Core/Src/main.c **** 
 1292              		.loc 1 186 13 is_stmt 0 view .LVU398
 1293 014a 514B     		ldr	r3, .L92+40
 1294 014c 0122     		movs	r2, #1
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 43


 1295 014e 1A70     		strb	r2, [r3]
 188:Core/Src/main.c **** 
 1296              		.loc 1 188 7 is_stmt 1 view .LVU399
 1297              	.L74:
 137:Core/Src/main.c ****   { 
 1298              		.loc 1 137 3 view .LVU400
 140:Core/Src/main.c ****     {
 1299              		.loc 1 140 5 view .LVU401
 1300 0150 4F4B     		ldr	r3, .L92+40
 1301 0152 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1302 0154 032B     		cmp	r3, #3
 1303 0156 52D0     		beq	.L72
 1304 0158 042B     		cmp	r3, #4
 1305 015a 5ED0     		beq	.L73
 1306 015c 022B     		cmp	r3, #2
 1307 015e F7D1     		bne	.L74
 144:Core/Src/main.c ****       
 1308              		.loc 1 144 7 view .LVU402
 144:Core/Src/main.c ****       
 1309              		.loc 1 144 22 is_stmt 0 view .LVU403
 1310 0160 534B     		ldr	r3, .L92+72
 1311 0162 1B68     		ldr	r3, [r3]
 144:Core/Src/main.c ****       
 1312              		.loc 1 144 9 view .LVU404
 1313 0164 012B     		cmp	r3, #1
 1314 0166 3FF47FAF 		beq	.L90
 1315              	.L75:
 159:Core/Src/main.c ****         //read voltage
 1316              		.loc 1 159 7 is_stmt 1 view .LVU405
 159:Core/Src/main.c ****         //read voltage
 1317              		.loc 1 159 23 is_stmt 0 view .LVU406
 1318 016a 554B     		ldr	r3, .L92+88
 1319 016c 1B68     		ldr	r3, [r3]
 159:Core/Src/main.c ****         //read voltage
 1320              		.loc 1 159 9 view .LVU407
 1321 016e 012B     		cmp	r3, #1
 1322 0170 EBD1     		bne	.L76
 161:Core/Src/main.c ****         HAL_ADC_PollForConversion(&hadc2, 1); 
 1323              		.loc 1 161 9 is_stmt 1 view .LVU408
 1324 0172 544C     		ldr	r4, .L92+92
 1325 0174 2046     		mov	r0, r4
 1326 0176 FFF7FEFF 		bl	HAL_ADC_Start
 1327              	.LVL73:
 162:Core/Src/main.c ****         raw_voltage = HAL_ADC_GetValue(&hadc2);
 1328              		.loc 1 162 9 view .LVU409
 1329 017a 0121     		movs	r1, #1
 1330 017c 2046     		mov	r0, r4
 1331 017e FFF7FEFF 		bl	HAL_ADC_PollForConversion
 1332              	.LVL74:
 163:Core/Src/main.c ****         raw_voltage_volt = (raw_voltage * 3.3) / 4095; //convert to volt
 1333              		.loc 1 163 9 view .LVU410
 163:Core/Src/main.c ****         raw_voltage_volt = (raw_voltage * 3.3) / 4095; //convert to volt
 1334              		.loc 1 163 23 is_stmt 0 view .LVU411
 1335 0182 2046     		mov	r0, r4
 1336 0184 FFF7FEFF 		bl	HAL_ADC_GetValue
 1337              	.LVL75:
 164:Core/Src/main.c ****         HAL_ADC_Stop(&hadc2);
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 44


 1338              		.loc 1 164 9 is_stmt 1 view .LVU412
 164:Core/Src/main.c ****         HAL_ADC_Stop(&hadc2);
 1339              		.loc 1 164 41 is_stmt 0 view .LVU413
 1340 0188 80B2     		uxth	r0, r0
 164:Core/Src/main.c ****         HAL_ADC_Stop(&hadc2);
 1341              		.loc 1 164 41 view .LVU414
 1342 018a FFF7FEFF 		bl	__aeabi_i2d
 1343              	.LVL76:
 164:Core/Src/main.c ****         HAL_ADC_Stop(&hadc2);
 1344              		.loc 1 164 41 view .LVU415
 1345 018e 36A3     		adr	r3, .L92
 1346 0190 D3E90023 		ldrd	r2, [r3]
 1347 0194 FFF7FEFF 		bl	__aeabi_dmul
 1348              	.LVL77:
 164:Core/Src/main.c ****         HAL_ADC_Stop(&hadc2);
 1349              		.loc 1 164 48 view .LVU416
 1350 0198 35A3     		adr	r3, .L92+8
 1351 019a D3E90023 		ldrd	r2, [r3]
 1352 019e FFF7FEFF 		bl	__aeabi_ddiv
 1353              	.LVL78:
 164:Core/Src/main.c ****         HAL_ADC_Stop(&hadc2);
 1354              		.loc 1 164 26 view .LVU417
 1355 01a2 FFF7FEFF 		bl	__aeabi_d2f
 1356              	.LVL79:
 1357 01a6 0546     		mov	r5, r0	@ float
 1358              	.LVL80:
 165:Core/Src/main.c ****         
 1359              		.loc 1 165 9 is_stmt 1 view .LVU418
 1360 01a8 2046     		mov	r0, r4
 1361              	.LVL81:
 165:Core/Src/main.c ****         
 1362              		.loc 1 165 9 is_stmt 0 view .LVU419
 1363 01aa FFF7FEFF 		bl	HAL_ADC_Stop
 1364              	.LVL82:
 167:Core/Src/main.c ****           state = DANGER_STATE;
 1365              		.loc 1 167 9 is_stmt 1 view .LVU420
 167:Core/Src/main.c ****           state = DANGER_STATE;
 1366              		.loc 1 167 29 is_stmt 0 view .LVU421
 1367 01ae 2846     		mov	r0, r5	@ float
 1368 01b0 FFF7FEFF 		bl	__aeabi_f2d
 1369              	.LVL83:
 1370 01b4 0446     		mov	r4, r0
 1371 01b6 0D46     		mov	r5, r1
 1372              	.LVL84:
 167:Core/Src/main.c ****           state = DANGER_STATE;
 1373              		.loc 1 167 11 view .LVU422
 1374 01b8 31A3     		adr	r3, .L92+24
 1375 01ba D3E90023 		ldrd	r2, [r3]
 1376 01be FFF7FEFF 		bl	__aeabi_dcmplt
 1377              	.LVL85:
 1378 01c2 0028     		cmp	r0, #0
 1379 01c4 99D1     		bne	.L91
 172:Core/Src/main.c ****           state = DANGER_STATE;
 1380              		.loc 1 172 16 is_stmt 1 view .LVU423
 172:Core/Src/main.c ****           state = DANGER_STATE;
 1381              		.loc 1 172 19 is_stmt 0 view .LVU424
 1382 01c6 30A3     		adr	r3, .L92+32
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 45


 1383 01c8 D3E90023 		ldrd	r2, [r3]
 1384 01cc 2046     		mov	r0, r4
 1385 01ce 2946     		mov	r1, r5
 1386 01d0 FFF7FEFF 		bl	__aeabi_dcmpgt
 1387              	.LVL86:
 1388 01d4 0028     		cmp	r0, #0
 1389 01d6 A3D0     		beq	.L88
 173:Core/Src/main.c ****           flag_overvoltage = 1;
 1390              		.loc 1 173 11 is_stmt 1 view .LVU425
 173:Core/Src/main.c ****           flag_overvoltage = 1;
 1391              		.loc 1 173 17 is_stmt 0 view .LVU426
 1392 01d8 2D4B     		ldr	r3, .L92+40
 1393 01da 0422     		movs	r2, #4
 1394 01dc 1A70     		strb	r2, [r3]
 174:Core/Src/main.c ****           HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET); //enable overvoltage led
 1395              		.loc 1 174 11 is_stmt 1 view .LVU427
 174:Core/Src/main.c ****           HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET); //enable overvoltage led
 1396              		.loc 1 174 28 is_stmt 0 view .LVU428
 1397 01de 0122     		movs	r2, #1
 1398 01e0 364B     		ldr	r3, .L92+84
 1399 01e2 1A60     		str	r2, [r3]
 175:Core/Src/main.c ****           HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET); //disable undervoltage led
 1400              		.loc 1 175 11 is_stmt 1 view .LVU429
 1401 01e4 344C     		ldr	r4, .L92+80
 1402 01e6 4FF48051 		mov	r1, #4096
 1403 01ea 2046     		mov	r0, r4
 1404 01ec FFF7FEFF 		bl	HAL_GPIO_WritePin
 1405              	.LVL87:
 176:Core/Src/main.c ****         } else {
 1406              		.loc 1 176 11 view .LVU430
 1407 01f0 0022     		movs	r2, #0
 1408 01f2 4FF40061 		mov	r1, #2048
 1409 01f6 2046     		mov	r0, r4
 1410 01f8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1411              	.LVL88:
 1412 01fc A2E7     		b	.L79
 1413              	.L72:
 194:Core/Src/main.c ****         HAL_UART_Transmit(&hlpuart1, (uint8_t*)waiting_message, sizeof(waiting_message), 10);
 1414              		.loc 1 194 7 view .LVU431
 194:Core/Src/main.c ****         HAL_UART_Transmit(&hlpuart1, (uint8_t*)waiting_message, sizeof(waiting_message), 10);
 1415              		.loc 1 194 31 is_stmt 0 view .LVU432
 1416 01fe 324B     		ldr	r3, .L92+96
 1417 0200 1B68     		ldr	r3, [r3]
 194:Core/Src/main.c ****         HAL_UART_Transmit(&hlpuart1, (uint8_t*)waiting_message, sizeof(waiting_message), 10);
 1418              		.loc 1 194 9 view .LVU433
 1419 0202 012B     		cmp	r3, #1
 1420 0204 A4D1     		bne	.L74
 195:Core/Src/main.c ****         flag_waiting_message = 0;
 1421              		.loc 1 195 9 is_stmt 1 view .LVU434
 1422 0206 0A23     		movs	r3, #10
 1423 0208 6422     		movs	r2, #100
 1424 020a 03A9     		add	r1, sp, #12
 1425 020c 2748     		ldr	r0, .L92+68
 1426 020e FFF7FEFF 		bl	HAL_UART_Transmit
 1427              	.LVL89:
 196:Core/Src/main.c ****       }
 1428              		.loc 1 196 9 view .LVU435
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 46


 196:Core/Src/main.c ****       }
 1429              		.loc 1 196 30 is_stmt 0 view .LVU436
 1430 0212 2D4B     		ldr	r3, .L92+96
 1431 0214 0022     		movs	r2, #0
 1432 0216 1A60     		str	r2, [r3]
 1433 0218 9AE7     		b	.L74
 1434              	.L73:
 202:Core/Src/main.c ****           sprintf(danger_message, "DANGER STATE: undervoltage\r\n"); //TODO: controllare che funzio
 1435              		.loc 1 202 9 is_stmt 1 view .LVU437
 202:Core/Src/main.c ****           sprintf(danger_message, "DANGER STATE: undervoltage\r\n"); //TODO: controllare che funzio
 1436              		.loc 1 202 13 is_stmt 0 view .LVU438
 1437 021a 264B     		ldr	r3, .L92+76
 1438 021c 1B68     		ldr	r3, [r3]
 202:Core/Src/main.c ****           sprintf(danger_message, "DANGER STATE: undervoltage\r\n"); //TODO: controllare che funzio
 1439              		.loc 1 202 12 view .LVU439
 1440 021e ABB1     		cbz	r3, .L83
 203:Core/Src/main.c ****         } else if (flag_overvoltage){
 1441              		.loc 1 203 11 is_stmt 1 view .LVU440
 1442 0220 0DF1700C 		add	ip, sp, #112
 1443 0224 294C     		ldr	r4, .L92+100
 1444 0226 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 1445 0228 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 1446 022c 94E80F00 		ldm	r4, {r0, r1, r2, r3}
 1447 0230 ACE80700 		stmia	ip!, {r0, r1, r2}
 1448 0234 8CF80030 		strb	r3, [ip]
 1449              	.L84:
 207:Core/Src/main.c ****       break;
 1450              		.loc 1 207 9 view .LVU441
 207:Core/Src/main.c ****       break;
 1451              		.loc 1 207 64 is_stmt 0 view .LVU442
 1452 0238 1CA8     		add	r0, sp, #112
 1453 023a FFF7FEFF 		bl	strlen
 1454              	.LVL90:
 207:Core/Src/main.c ****       break;
 1455              		.loc 1 207 9 view .LVU443
 1456 023e 0A23     		movs	r3, #10
 1457 0240 82B2     		uxth	r2, r0
 1458 0242 1CA9     		add	r1, sp, #112
 1459 0244 1948     		ldr	r0, .L92+68
 1460 0246 FFF7FEFF 		bl	HAL_UART_Transmit
 1461              	.LVL91:
 208:Core/Src/main.c **** 
 1462              		.loc 1 208 7 is_stmt 1 view .LVU444
 1463 024a 81E7     		b	.L74
 1464              	.L83:
 204:Core/Src/main.c ****           sprintf(danger_message, "DANGER STATE: overvoltage\r\n"); //TODO: controllare che funzion
 1465              		.loc 1 204 16 view .LVU445
 204:Core/Src/main.c ****           sprintf(danger_message, "DANGER STATE: overvoltage\r\n"); //TODO: controllare che funzion
 1466              		.loc 1 204 20 is_stmt 0 view .LVU446
 1467 024c 1B4B     		ldr	r3, .L92+84
 1468 024e 1B68     		ldr	r3, [r3]
 204:Core/Src/main.c ****           sprintf(danger_message, "DANGER STATE: overvoltage\r\n"); //TODO: controllare che funzion
 1469              		.loc 1 204 19 view .LVU447
 1470 0250 002B     		cmp	r3, #0
 1471 0252 F1D0     		beq	.L84
 205:Core/Src/main.c ****         }
 1472              		.loc 1 205 11 is_stmt 1 view .LVU448
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 47


 1473 0254 1CAC     		add	r4, sp, #112
 1474 0256 1E4D     		ldr	r5, .L92+104
 1475 0258 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1476 025a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1477 025c 95E80700 		ldm	r5, {r0, r1, r2}
 1478 0260 84E80700 		stm	r4, {r0, r1, r2}
 1479 0264 E8E7     		b	.L84
 1480              	.L93:
 1481 0266 00BF     		.align	3
 1482              	.L92:
 1483 0268 66666666 		.word	1717986918
 1484 026c 66660A40 		.word	1074423398
 1485 0270 00000000 		.word	0
 1486 0274 00FEAF40 		.word	1085275648
 1487 0278 9A999999 		.word	-1717986918
 1488 027c 9999F93F 		.word	1073322393
 1489 0280 CDCCCCCC 		.word	-858993459
 1490 0284 CCCCFC3F 		.word	1073532108
 1491 0288 9A999999 		.word	-1717986918
 1492 028c 99990540 		.word	1074108825
 1493 0290 00000000 		.word	.LANCHOR3
 1494 0294 60000000 		.word	.LC0
 1495 0298 00000000 		.word	.LANCHOR8
 1496 029c 00000000 		.word	.LANCHOR7
 1497 02a0 00408F40 		.word	1083129856
 1498 02a4 1F85EB51 		.word	1374389535
 1499 02a8 00000000 		.word	.LC1
 1500 02ac 00000000 		.word	.LANCHOR6
 1501 02b0 00000000 		.word	.LANCHOR2
 1502 02b4 00000000 		.word	.LANCHOR10
 1503 02b8 00080048 		.word	1207961600
 1504 02bc 00000000 		.word	.LANCHOR11
 1505 02c0 00000000 		.word	.LANCHOR4
 1506 02c4 00000000 		.word	.LANCHOR9
 1507 02c8 00000000 		.word	.LANCHOR5
 1508 02cc 24000000 		.word	.LC2
 1509 02d0 44000000 		.word	.LC3
 1510              		.cfi_endproc
 1511              	.LFE332:
 1513              		.global	state
 1514              		.global	flag_overvoltage
 1515              		.global	flag_undervoltage
 1516              		.global	flag_waiting_message
 1517              		.global	flag_button
 1518              		.global	flag_voltage
 1519              		.global	flag_sensor
 1520              		.global	timer_lap
 1521              		.global	htim6
 1522              		.global	hlpuart1
 1523              		.global	hadc2
 1524              		.global	hadc1
 1525              		.section	.bss.flag_button,"aw",%nobits
 1526              		.align	2
 1527              		.set	.LANCHOR1,. + 0
 1530              	flag_button:
 1531 0000 00000000 		.space	4
 1532              		.section	.bss.flag_overvoltage,"aw",%nobits
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 48


 1533              		.align	2
 1534              		.set	.LANCHOR11,. + 0
 1537              	flag_overvoltage:
 1538 0000 00000000 		.space	4
 1539              		.section	.bss.flag_sensor,"aw",%nobits
 1540              		.align	2
 1541              		.set	.LANCHOR2,. + 0
 1544              	flag_sensor:
 1545 0000 00000000 		.space	4
 1546              		.section	.bss.flag_undervoltage,"aw",%nobits
 1547              		.align	2
 1548              		.set	.LANCHOR10,. + 0
 1551              	flag_undervoltage:
 1552 0000 00000000 		.space	4
 1553              		.section	.bss.flag_voltage,"aw",%nobits
 1554              		.align	2
 1555              		.set	.LANCHOR4,. + 0
 1558              	flag_voltage:
 1559 0000 00000000 		.space	4
 1560              		.section	.bss.flag_waiting_message,"aw",%nobits
 1561              		.align	2
 1562              		.set	.LANCHOR5,. + 0
 1565              	flag_waiting_message:
 1566 0000 00000000 		.space	4
 1567              		.section	.bss.hadc1,"aw",%nobits
 1568              		.align	2
 1569              		.set	.LANCHOR7,. + 0
 1572              	hadc1:
 1573 0000 00000000 		.space	108
 1573      00000000 
 1573      00000000 
 1573      00000000 
 1573      00000000 
 1574              		.section	.bss.hadc2,"aw",%nobits
 1575              		.align	2
 1576              		.set	.LANCHOR9,. + 0
 1579              	hadc2:
 1580 0000 00000000 		.space	108
 1580      00000000 
 1580      00000000 
 1580      00000000 
 1580      00000000 
 1581              		.section	.bss.hlpuart1,"aw",%nobits
 1582              		.align	2
 1583              		.set	.LANCHOR6,. + 0
 1586              	hlpuart1:
 1587 0000 00000000 		.space	144
 1587      00000000 
 1587      00000000 
 1587      00000000 
 1587      00000000 
 1588              		.section	.bss.htim6,"aw",%nobits
 1589              		.align	2
 1590              		.set	.LANCHOR8,. + 0
 1593              	htim6:
 1594 0000 00000000 		.space	76
 1594      00000000 
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 49


 1594      00000000 
 1594      00000000 
 1594      00000000 
 1595              		.section	.bss.state,"aw",%nobits
 1596              		.set	.LANCHOR3,. + 0
 1599              	state:
 1600 0000 00       		.space	1
 1601              		.section	.bss.timer_lap,"aw",%nobits
 1602              		.align	2
 1603              		.set	.LANCHOR0,. + 0
 1606              	timer_lap:
 1607 0000 00000000 		.space	4
 1608              		.text
 1609              	.Letext0:
 1610              		.file 3 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 1611              		.file 4 "/Users/riccardobenevelli/Library/Application Support/Code/User/globalStorage/bmd.stm32-fo
 1612              		.file 5 "/Users/riccardobenevelli/Library/Application Support/Code/User/globalStorage/bmd.stm32-fo
 1613              		.file 6 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 1614              		.file 7 "/Users/riccardobenevelli/Library/Application Support/Code/User/globalStorage/bmd.stm32-fo
 1615              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 1616              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc.h"
 1617              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 1618              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 1619              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc.h"
 1620              		.file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc_ex.h"
 1621              		.file 14 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 1622              		.file 15 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
 1623              		.file 16 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
 1624              		.file 17 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim_ex.h"
 1625              		.file 18 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart_ex.h"
 1626              		.file 19 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 1627              		.file 20 "/Users/riccardobenevelli/Library/Application Support/Code/User/globalStorage/bmd.stm32-f
 1628              		.file 21 "/Users/riccardobenevelli/Library/Application Support/Code/User/globalStorage/bmd.stm32-f
 1629              		.file 22 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 1630              		.file 23 "<built-in>"
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 50


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:20     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:193    .text.MX_GPIO_Init:00000000000000c8 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:199    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:205    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:305    .text.HAL_TIM_PeriodElapsedCallback:000000000000007c $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:318    .text.HAL_GPIO_EXTI_Callback:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:324    .text.HAL_GPIO_EXTI_Callback:0000000000000000 HAL_GPIO_EXTI_Callback
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:379    .text.HAL_GPIO_EXTI_Callback:0000000000000034 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:386    .text.Error_Handler:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:392    .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:424    .text.MX_LPUART1_UART_Init:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:429    .text.MX_LPUART1_UART_Init:0000000000000000 MX_LPUART1_UART_Init
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:524    .text.MX_LPUART1_UART_Init:0000000000000058 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:530    .text.MX_ADC1_Init:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:535    .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:684    .text.MX_ADC1_Init:0000000000000090 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:690    .text.MX_TIM6_Init:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:695    .text.MX_TIM6_Init:0000000000000000 MX_TIM6_Init
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:770    .text.MX_TIM6_Init:0000000000000048 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:776    .text.MX_ADC2_Init:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:781    .text.MX_ADC2_Init:0000000000000000 MX_ADC2_Init
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:908    .text.MX_ADC2_Init:0000000000000078 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:915    .text.SystemClock_Config:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:921    .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1043   .rodata.main.str1.4:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1060   .text.main:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1066   .text.main:0000000000000000 main
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1483   .text.main:0000000000000268 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1599   .bss.state:0000000000000000 state
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1537   .bss.flag_overvoltage:0000000000000000 flag_overvoltage
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1551   .bss.flag_undervoltage:0000000000000000 flag_undervoltage
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1565   .bss.flag_waiting_message:0000000000000000 flag_waiting_message
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1530   .bss.flag_button:0000000000000000 flag_button
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1558   .bss.flag_voltage:0000000000000000 flag_voltage
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1544   .bss.flag_sensor:0000000000000000 flag_sensor
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1606   .bss.timer_lap:0000000000000000 timer_lap
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1593   .bss.htim6:0000000000000000 htim6
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1586   .bss.hlpuart1:0000000000000000 hlpuart1
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1579   .bss.hadc2:0000000000000000 hadc2
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1572   .bss.hadc1:0000000000000000 hadc1
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1526   .bss.flag_button:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1533   .bss.flag_overvoltage:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1540   .bss.flag_sensor:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1547   .bss.flag_undervoltage:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1554   .bss.flag_voltage:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1561   .bss.flag_waiting_message:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1568   .bss.hadc1:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1575   .bss.hadc2:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1582   .bss.hlpuart1:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1589   .bss.htim6:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1600   .bss.state:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s:1602   .bss.timer_lap:0000000000000000 $d

UNDEFINED SYMBOLS
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//cc50bsPL.s 			page 51


HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_TogglePin
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
memset
HAL_ADC_Init
HAL_ADCEx_MultiModeConfigChannel
HAL_ADC_ConfigChannel
HAL_TIM_Base_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
__aeabi_i2d
__aeabi_dmul
__aeabi_ddiv
__aeabi_dsub
__aeabi_d2f
__aeabi_f2d
__aeabi_dcmplt
__aeabi_dcmpgt
HAL_Init
HAL_TIM_Base_Start_IT
HAL_ADC_Start
HAL_ADC_PollForConversion
HAL_ADC_GetValue
HAL_ADC_Stop
HAL_GetTick
sprintf
strlen
HAL_UART_Transmit
