{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726722182119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726722182120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 19 02:03:02 2024 " "Processing started: Thu Sep 19 02:03:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726722182120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726722182120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NeuralNetworkFPGA -c NeuralNetworkFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off NeuralNetworkFPGA -c NeuralNetworkFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726722182120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726722182740 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726722182740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuralnetworkfpga.v 4 4 " "Found 4 design units, including 4 entities, in source file neuralnetworkfpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_to_7seg " "Found entity 1: shiftreg_to_7seg" {  } { { "NeuralNetworkFPGA.v" "" { Text "D:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726722190224 ""} { "Info" "ISGN_ENTITY_NAME" "2 bin_to_7seg " "Found entity 2: bin_to_7seg" {  } { { "NeuralNetworkFPGA.v" "" { Text "D:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726722190224 ""} { "Info" "ISGN_ENTITY_NAME" "3 clock_counter " "Found entity 3: clock_counter" {  } { { "NeuralNetworkFPGA.v" "" { Text "D:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726722190224 ""} { "Info" "ISGN_ENTITY_NAME" "4 NeuralNetworkFPGA " "Found entity 4: NeuralNetworkFPGA" {  } { { "NeuralNetworkFPGA.v" "" { Text "D:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726722190224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726722190224 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NeuralNetworkFPGA " "Elaborating entity \"NeuralNetworkFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726722190295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_counter clock_counter:layercounter " "Elaborating entity \"clock_counter\" for hierarchy \"clock_counter:layercounter\"" {  } { { "NeuralNetworkFPGA.v" "layercounter" { Text "D:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726722190332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg_to_7seg shiftreg_to_7seg:s2s " "Elaborating entity \"shiftreg_to_7seg\" for hierarchy \"shiftreg_to_7seg:s2s\"" {  } { { "NeuralNetworkFPGA.v" "s2s" { Text "D:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726722190339 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "NeuralNetworkFPGA.v(8) " "Verilog HDL Case Statement information at NeuralNetworkFPGA.v(8): all case item expressions in this case statement are onehot" {  } { { "NeuralNetworkFPGA.v" "" { Text "D:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 8 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1726722190339 "|NeuralNetworkFPGA|shiftreg_to_7seg:s2s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_7seg bin_to_7seg:b2s " "Elaborating entity \"bin_to_7seg\" for hierarchy \"bin_to_7seg:b2s\"" {  } { { "NeuralNetworkFPGA.v" "b2s" { Text "D:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726722190344 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726722191095 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726722191801 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726722191801 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "D:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726722191870 "|NeuralNetworkFPGA|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "D:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726722191870 "|NeuralNetworkFPGA|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "D:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726722191870 "|NeuralNetworkFPGA|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "D:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726722191870 "|NeuralNetworkFPGA|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "D:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726722191870 "|NeuralNetworkFPGA|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "D:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726722191870 "|NeuralNetworkFPGA|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "D:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726722191870 "|NeuralNetworkFPGA|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "D:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726722191870 "|NeuralNetworkFPGA|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "D:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726722191870 "|NeuralNetworkFPGA|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "D:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726722191870 "|NeuralNetworkFPGA|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "D:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726722191870 "|NeuralNetworkFPGA|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "D:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726722191870 "|NeuralNetworkFPGA|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "D:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726722191870 "|NeuralNetworkFPGA|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "NeuralNetworkFPGA.v" "" { Text "D:/Development/FederatedEdgeComputing/FederatedLearningFPGA/NeuralNetworkFPGA.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726722191870 "|NeuralNetworkFPGA|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1726722191870 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726722191871 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726722191871 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726722191871 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726722191871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726722191892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 19 02:03:11 2024 " "Processing ended: Thu Sep 19 02:03:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726722191892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726722191892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726722191892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726722191892 ""}
