{ alf
 { macro_defs }
 { least_addr_unit 8 }
 little_endian
 { exports
  { frefs
   { fref 64 "a" }
  }
  { lrefs { lref 64 "main" } }
 }
 { imports
  { frefs
   { fref 64 "$null" }
   { fref 64 "$mem" }
  }
  { lrefs }
 }
 { decls
  { alloc 64 "a" 352 }
 }
 { inits
  { init { ref "a" { dec_unsigned 64 0 } } { dec_unsigned 32 0 } }
  { init { ref "a" { dec_unsigned 64 4 } } { dec_unsigned 32 0 } }
  { init { ref "a" { dec_unsigned 64 8 } } { dec_unsigned 32 0 } }
  { init { ref "a" { dec_unsigned 64 12 } } { dec_unsigned 32 0 } }
  { init { ref "a" { dec_unsigned 64 16 } } { dec_unsigned 32 0 } }
  { init { ref "a" { dec_unsigned 64 20 } } { dec_unsigned 32 0 } }
  { init { ref "a" { dec_unsigned 64 24 } } { dec_unsigned 32 0 } }
  { init { ref "a" { dec_unsigned 64 28 } } { dec_unsigned 32 0 } }
  { init { ref "a" { dec_unsigned 64 32 } } { dec_unsigned 32 0 } }
  { init { ref "a" { dec_unsigned 64 36 } } { dec_unsigned 32 0 } }
  { init { ref "a" { dec_unsigned 64 40 } } { dec_unsigned 32 0 } }
 }
 { funcs

  /* Definition of function main */
  { func
   { label 64 { lref 64 "main" } { dec_unsigned 64 0 } }
   { arg_decls }
   { scope
    { decls
     { alloc 64 "%tmp" 32 } /* Alloca'd memory */ 
     { alloc 64 "%i" 32 } /* Alloca'd memory */ 
     { alloc 64 "%j" 32 } /* Alloca'd memory */ 
     { alloc 64 "%temp" 32 } /* Alloca'd memory */ 
     { alloc 64 "%tmp2" 32 } /* Local Variable (Non-Inlinable Instruction) */ 
     { alloc 64 "%tmp5" 32 } /* Local Variable (Non-Inlinable Instruction) */ 
     { alloc 64 "%tmp7" 32 } /* Local Variable (Non-Inlinable Instruction) */ 
     { alloc 64 "%tmp10" 32 } /* Local Variable (Non-Inlinable Instruction) */ 
     { alloc 64 "%tmp11" 32 } /* Local Variable (Non-Inlinable Instruction) */ 
     { alloc 64 "%tmp15" 32 } /* Local Variable (Non-Inlinable Instruction) */ 
     { alloc 64 "%tmp18" 32 } /* Local Variable (Non-Inlinable Instruction) */ 
     { alloc 64 "%tmp21" 32 } /* Local Variable (Non-Inlinable Instruction) */ 
     { alloc 64 "%tmp22" 32 } /* Local Variable (Non-Inlinable Instruction) */ 
     { alloc 64 "%tmp26" 32 } /* Local Variable (Non-Inlinable Instruction) */ 
     { alloc 64 "%tmp27" 32 } /* Local Variable (Non-Inlinable Instruction) */ 
     { alloc 64 "%tmp30" 32 } /* Local Variable (Non-Inlinable Instruction) */ 
     { alloc 64 "%tmp31" 32 } /* Local Variable (Non-Inlinable Instruction) */ 
     { alloc 64 "%tmp35" 32 } /* Local Variable (Non-Inlinable Instruction) */ 
     { alloc 64 "%tmp38" 32 } /* Local Variable (Non-Inlinable Instruction) */ 
    }
    { inits }
    { stmts

     /* --------- BASIC BLOCK bb ---------- */
     { label 64 { lref 64 "main::bb" } { dec_unsigned 64 0 } }

     /* STATEMENT main::bb::4
      *   %tmp = alloca i32, align 4
      *   store i32 0, i32* %tmp */
     { store { addr 64 { fref 64 "%tmp" } { dec_unsigned 64 0 } } with { dec_unsigned 32 0 } }

     /* STATEMENT main::bb::8
      *   store i32 0, i32* getelementptr inbounds ([11 x i32]* @a, i32 0, i64 0), align 4, !dbg !24 */
     { label 64 { lref 64 "main::bb::8" } { dec_unsigned 64 0 } }
     { store { addr 64 { fref 64 "a" } { dec_unsigned 64 0 } } with { dec_unsigned 32 0 } }

     /* STATEMENT main::bb::9
      *   store i32 11, i32* getelementptr inbounds ([11 x i32]* @a, i32 0, i64 1), align 4, !dbg !25 */
     { label 64 { lref 64 "main::bb::9" } { dec_unsigned 64 0 } }
     { store { addr 64 { fref 64 "a" } { dec_unsigned 64 4 } } with { dec_unsigned 32 11 } }

     /* STATEMENT main::bb::10
      *   store i32 10, i32* getelementptr inbounds ([11 x i32]* @a, i32 0, i64 2), align 4, !dbg !26 */
     { label 64 { lref 64 "main::bb::10" } { dec_unsigned 64 0 } }
     { store { addr 64 { fref 64 "a" } { dec_unsigned 64 8 } } with { dec_unsigned 32 10 } }

     /* STATEMENT main::bb::11
      *   store i32 9, i32* getelementptr inbounds ([11 x i32]* @a, i32 0, i64 3), align 4, !dbg !27 */
     { label 64 { lref 64 "main::bb::11" } { dec_unsigned 64 0 } }
     { store { addr 64 { fref 64 "a" } { dec_unsigned 64 12 } } with { dec_unsigned 32 9 } }

     /* STATEMENT main::bb::12
      *   store i32 8, i32* getelementptr inbounds ([11 x i32]* @a, i32 0, i64 4), align 4, !dbg !28 */
     { label 64 { lref 64 "main::bb::12" } { dec_unsigned 64 0 } }
     { store { addr 64 { fref 64 "a" } { dec_unsigned 64 16 } } with { dec_unsigned 32 8 } }

     /* STATEMENT main::bb::13
      *   store i32 7, i32* getelementptr inbounds ([11 x i32]* @a, i32 0, i64 5), align 4, !dbg !29 */
     { label 64 { lref 64 "main::bb::13" } { dec_unsigned 64 0 } }
     { store { addr 64 { fref 64 "a" } { dec_unsigned 64 20 } } with { dec_unsigned 32 7 } }

     /* STATEMENT main::bb::14
      *   store i32 6, i32* getelementptr inbounds ([11 x i32]* @a, i32 0, i64 6), align 4, !dbg !30 */
     { label 64 { lref 64 "main::bb::14" } { dec_unsigned 64 0 } }
     { store { addr 64 { fref 64 "a" } { dec_unsigned 64 24 } } with { dec_unsigned 32 6 } }

     /* STATEMENT main::bb::15
      *   store i32 5, i32* getelementptr inbounds ([11 x i32]* @a, i32 0, i64 7), align 4, !dbg !31 */
     { label 64 { lref 64 "main::bb::15" } { dec_unsigned 64 0 } }
     { store { addr 64 { fref 64 "a" } { dec_unsigned 64 28 } } with { dec_unsigned 32 5 } }

     /* STATEMENT main::bb::16
      *   store i32 4, i32* getelementptr inbounds ([11 x i32]* @a, i32 0, i64 8), align 4, !dbg !32 */
     { label 64 { lref 64 "main::bb::16" } { dec_unsigned 64 0 } }
     { store { addr 64 { fref 64 "a" } { dec_unsigned 64 32 } } with { dec_unsigned 32 4 } }

     /* STATEMENT main::bb::17
      *   store i32 3, i32* getelementptr inbounds ([11 x i32]* @a, i32 0, i64 9), align 4, !dbg !33 */
     { label 64 { lref 64 "main::bb::17" } { dec_unsigned 64 0 } }
     { store { addr 64 { fref 64 "a" } { dec_unsigned 64 36 } } with { dec_unsigned 32 3 } }

     /* STATEMENT main::bb::18
      *   store i32 2, i32* getelementptr inbounds ([11 x i32]* @a, i32 0, i64 10), align 4, !dbg !34 */
     { label 64 { lref 64 "main::bb::18" } { dec_unsigned 64 0 } }
     { store { addr 64 { fref 64 "a" } { dec_unsigned 64 40 } } with { dec_unsigned 32 2 } }

     /* STATEMENT main::bb::19
      *   %i = alloca i32, align 4
      *   store i32 2, i32* %i, align 4, !dbg !35 */
     { label 64 { lref 64 "main::bb::19" } { dec_unsigned 64 0 } }
     { store { addr 64 { fref 64 "%i" } { dec_unsigned 64 0 } } with { dec_unsigned 32 2 } }

     /* STATEMENT main::bb::20
      *   br label %bb1, !dbg !36 */
     { label 64 { lref 64 "main::bb::20" } { dec_unsigned 64 0 } }
     { jump { label 64 { lref 64 "main::bb1" } { dec_unsigned 64 0 } } leaving 0 }

     /* --------- BASIC BLOCK bb1 ---------- */
     { label 64 { lref 64 "main::bb1" } { dec_unsigned 64 0 } }

     /* STATEMENT main::bb1::0
      *   %i = alloca i32, align 4
      *   %tmp2 = load i32* %i, align 4, !dbg !36 */
     { store { addr 64 { fref 64 "%tmp2" } { dec_unsigned 64 0 } } with { load 32 { addr 64 { fref 64 "%i" } { dec_unsigned 64 0 } } } }

     /* STATEMENT main::bb1::2
      *   %tmp3 = icmp sle i32 %tmp2, 10, !dbg !36
      *   br i1 %tmp3, label %bb4, label %bb40, !dbg !36 */
     { label 64 { lref 64 "main::bb1::2" } { dec_unsigned 64 0 } }
     { switch
      { s_le 32 { load 32 { addr 64 { fref 64 "%tmp2" } { dec_unsigned 64 0 } } } { dec_unsigned 32 10 } }
      { target { dec_signed 1 { minus 1 } } { label 64 { lref 64 "main::bb4" } { dec_unsigned 64 0 } } }
      { default { label 64 { lref 64 "main::bb40" } { dec_unsigned 64 0 } } }
     }

     /* --------- BASIC BLOCK bb4 ---------- */
     { label 64 { lref 64 "main::bb4" } { dec_unsigned 64 0 } }

     /* STATEMENT main::bb4::0
      *   %i = alloca i32, align 4
      *   %tmp5 = load i32* %i, align 4, !dbg !37 */
     { store { addr 64 { fref 64 "%tmp5" } { dec_unsigned 64 0 } } with { load 32 { addr 64 { fref 64 "%i" } { dec_unsigned 64 0 } } } }

     /* STATEMENT main::bb4::1
      *   %j = alloca i32, align 4
      *   store i32 %tmp5, i32* %j, align 4, !dbg !37 */
     { label 64 { lref 64 "main::bb4::1" } { dec_unsigned 64 0 } }
     { store { addr 64 { fref 64 "%j" } { dec_unsigned 64 0 } } with { load 32 { addr 64 { fref 64 "%tmp5" } { dec_unsigned 64 0 } } } }

     /* STATEMENT main::bb4::2
      *   br label %bb6, !dbg !39 */
     { label 64 { lref 64 "main::bb4::2" } { dec_unsigned 64 0 } }
     { jump { label 64 { lref 64 "main::bb6" } { dec_unsigned 64 0 } } leaving 0 }

     /* --------- BASIC BLOCK bb6 ---------- */
     { label 64 { lref 64 "main::bb6" } { dec_unsigned 64 0 } }

     /* STATEMENT main::bb6::0
      *   %j = alloca i32, align 4
      *   %tmp7 = load i32* %j, align 4, !dbg !39 */
     { store { addr 64 { fref 64 "%tmp7" } { dec_unsigned 64 0 } } with { load 32 { addr 64 { fref 64 "%j" } { dec_unsigned 64 0 } } } }

     /* STATEMENT main::bb6::3
      *   %tmp8 = sext i32 %tmp7 to i64, !dbg !39
      *   %tmp9 = getelementptr inbounds [11 x i32]* @a, i32 0, i64 %tmp8, !dbg !39
      *   %tmp10 = load i32* %tmp9, align 4, !dbg !39 */
     { label 64 { lref 64 "main::bb6::3" } { dec_unsigned 64 0 } }
     { store { addr 64 { fref 64 "%tmp10" } { dec_unsigned 64 0 } } with
      { load 32
       { add 64 { addr 64 { fref 64 "a" } { dec_unsigned 64 0 } }
        { select 128 0 63
         { u_mul 64 64
          { s_ext 32 64 { load 32 { addr 64 { fref 64 "%tmp7" } { dec_unsigned 64 0 } } } }
          { dec_unsigned 64 4 }
         }
        }
        { dec_unsigned 1 0 }
       }
      }
     }

     /* STATEMENT main::bb6::4
      *   %j = alloca i32, align 4
      *   %tmp11 = load i32* %j, align 4, !dbg !39 */
     { label 64 { lref 64 "main::bb6::4" } { dec_unsigned 64 0 } }
     { store { addr 64 { fref 64 "%tmp11" } { dec_unsigned 64 0 } } with { load 32 { addr 64 { fref 64 "%j" } { dec_unsigned 64 0 } } } }

     /* STATEMENT main::bb6::8
      *   %tmp12 = sub nsw i32 %tmp11, 1, !dbg !39
      *   %tmp13 = sext i32 %tmp12 to i64, !dbg !39
      *   %tmp14 = getelementptr inbounds [11 x i32]* @a, i32 0, i64 %tmp13, !dbg !39
      *   %tmp15 = load i32* %tmp14, align 4, !dbg !39 */
     { label 64 { lref 64 "main::bb6::8" } { dec_unsigned 64 0 } }
     { store { addr 64 { fref 64 "%tmp15" } { dec_unsigned 64 0 } } with
      { load 32
       { add 64 { addr 64 { fref 64 "a" } { dec_unsigned 64 0 } }
        { select 128 0 63
         { u_mul 64 64
          { s_ext 32 64
           { sub 32 { load 32 { addr 64 { fref 64 "%tmp11" } { dec_unsigned 64 0 } } } { dec_unsigned 32 1 } { dec_unsigned 1 1 } }
          }
          { dec_unsigned 64 4 }
         }
        }
        { dec_unsigned 1 0 }
       }
      }
     }

     /* STATEMENT main::bb6::10
      *   %tmp16 = icmp ult i32 %tmp10, %tmp15, !dbg !39
      *   br i1 %tmp16, label %bb17, label %bb37, !dbg !39 */
     { label 64 { lref 64 "main::bb6::10" } { dec_unsigned 64 0 } }
     { switch
      { u_lt 32 { load 32 { addr 64 { fref 64 "%tmp10" } { dec_unsigned 64 0 } } } { load 32 { addr 64 { fref 64 "%tmp15" } { dec_unsigned 64 0 } } } }
      { target { dec_signed 1 { minus 1 } } { label 64 { lref 64 "main::bb17" } { dec_unsigned 64 0 } } }
      { default { label 64 { lref 64 "main::bb37" } { dec_unsigned 64 0 } } }
     }

     /* --------- BASIC BLOCK bb17 ---------- */
     { label 64 { lref 64 "main::bb17" } { dec_unsigned 64 0 } }

     /* STATEMENT main::bb17::0
      *   %j = alloca i32, align 4
      *   %tmp18 = load i32* %j, align 4, !dbg !40 */
     { store { addr 64 { fref 64 "%tmp18" } { dec_unsigned 64 0 } } with { load 32 { addr 64 { fref 64 "%j" } { dec_unsigned 64 0 } } } }

     /* STATEMENT main::bb17::3
      *   %tmp19 = sext i32 %tmp18 to i64, !dbg !40
      *   %tmp20 = getelementptr inbounds [11 x i32]* @a, i32 0, i64 %tmp19, !dbg !40
      *   %tmp21 = load i32* %tmp20, align 4, !dbg !40 */
     { label 64 { lref 64 "main::bb17::3" } { dec_unsigned 64 0 } }
     { store { addr 64 { fref 64 "%tmp21" } { dec_unsigned 64 0 } } with
      { load 32
       { add 64 { addr 64 { fref 64 "a" } { dec_unsigned 64 0 } }
        { select 128 0 63
         { u_mul 64 64
          { s_ext 32 64 { load 32 { addr 64 { fref 64 "%tmp18" } { dec_unsigned 64 0 } } } }
          { dec_unsigned 64 4 }
         }
        }
        { dec_unsigned 1 0 }
       }
      }
     }

     /* STATEMENT main::bb17::4
      *   %temp = alloca i32, align 4
      *   store i32 %tmp21, i32* %temp, align 4, !dbg !40 */
     { label 64 { lref 64 "main::bb17::4" } { dec_unsigned 64 0 } }
     { store { addr 64 { fref 64 "%temp" } { dec_unsigned 64 0 } } with { load 32 { addr 64 { fref 64 "%tmp21" } { dec_unsigned 64 0 } } } }

     /* STATEMENT main::bb17::5
      *   %j = alloca i32, align 4
      *   %tmp22 = load i32* %j, align 4, !dbg !42 */
     { label 64 { lref 64 "main::bb17::5" } { dec_unsigned 64 0 } }
     { store { addr 64 { fref 64 "%tmp22" } { dec_unsigned 64 0 } } with { load 32 { addr 64 { fref 64 "%j" } { dec_unsigned 64 0 } } } }

     /* STATEMENT main::bb17::9
      *   %tmp23 = sub nsw i32 %tmp22, 1, !dbg !42
      *   %tmp24 = sext i32 %tmp23 to i64, !dbg !42
      *   %tmp25 = getelementptr inbounds [11 x i32]* @a, i32 0, i64 %tmp24, !dbg !42
      *   %tmp26 = load i32* %tmp25, align 4, !dbg !42 */
     { label 64 { lref 64 "main::bb17::9" } { dec_unsigned 64 0 } }
     { store { addr 64 { fref 64 "%tmp26" } { dec_unsigned 64 0 } } with
      { load 32
       { add 64 { addr 64 { fref 64 "a" } { dec_unsigned 64 0 } }
        { select 128 0 63
         { u_mul 64 64
          { s_ext 32 64
           { sub 32 { load 32 { addr 64 { fref 64 "%tmp22" } { dec_unsigned 64 0 } } } { dec_unsigned 32 1 } { dec_unsigned 1 1 } }
          }
          { dec_unsigned 64 4 }
         }
        }
        { dec_unsigned 1 0 }
       }
      }
     }

     /* STATEMENT main::bb17::10
      *   %j = alloca i32, align 4
      *   %tmp27 = load i32* %j, align 4, !dbg !42 */
     { label 64 { lref 64 "main::bb17::10" } { dec_unsigned 64 0 } }
     { store { addr 64 { fref 64 "%tmp27" } { dec_unsigned 64 0 } } with { load 32 { addr 64 { fref 64 "%j" } { dec_unsigned 64 0 } } } }

     /* STATEMENT main::bb17::13
      *   %tmp28 = sext i32 %tmp27 to i64, !dbg !42
      *   %tmp29 = getelementptr inbounds [11 x i32]* @a, i32 0, i64 %tmp28, !dbg !42
      *   store i32 %tmp26, i32* %tmp29, align 4, !dbg !42 */
     { label 64 { lref 64 "main::bb17::13" } { dec_unsigned 64 0 } }
     { store
      { add 64 { addr 64 { fref 64 "a" } { dec_unsigned 64 0 } }
       { select 128 0 63
        { u_mul 64 64
         { s_ext 32 64 { load 32 { addr 64 { fref 64 "%tmp27" } { dec_unsigned 64 0 } } } }
         { dec_unsigned 64 4 }
        }
       }
       { dec_unsigned 1 0 }
      }
      with
      { load 32 { addr 64 { fref 64 "%tmp26" } { dec_unsigned 64 0 } } }
     }

     /* STATEMENT main::bb17::14
      *   %temp = alloca i32, align 4
      *   %tmp30 = load i32* %temp, align 4, !dbg !43 */
     { label 64 { lref 64 "main::bb17::14" } { dec_unsigned 64 0 } }
     { store { addr 64 { fref 64 "%tmp30" } { dec_unsigned 64 0 } } with { load 32 { addr 64 { fref 64 "%temp" } { dec_unsigned 64 0 } } } }

     /* STATEMENT main::bb17::15
      *   %j = alloca i32, align 4
      *   %tmp31 = load i32* %j, align 4, !dbg !43 */
     { label 64 { lref 64 "main::bb17::15" } { dec_unsigned 64 0 } }
     { store { addr 64 { fref 64 "%tmp31" } { dec_unsigned 64 0 } } with { load 32 { addr 64 { fref 64 "%j" } { dec_unsigned 64 0 } } } }

     /* STATEMENT main::bb17::19
      *   %tmp32 = sub nsw i32 %tmp31, 1, !dbg !43
      *   %tmp33 = sext i32 %tmp32 to i64, !dbg !43
      *   %tmp34 = getelementptr inbounds [11 x i32]* @a, i32 0, i64 %tmp33, !dbg !43
      *   store i32 %tmp30, i32* %tmp34, align 4, !dbg !43 */
     { label 64 { lref 64 "main::bb17::19" } { dec_unsigned 64 0 } }
     { store
      { add 64 { addr 64 { fref 64 "a" } { dec_unsigned 64 0 } }
       { select 128 0 63
        { u_mul 64 64
         { s_ext 32 64
          { sub 32 { load 32 { addr 64 { fref 64 "%tmp31" } { dec_unsigned 64 0 } } } { dec_unsigned 32 1 } { dec_unsigned 1 1 } }
         }
         { dec_unsigned 64 4 }
        }
       }
       { dec_unsigned 1 0 }
      }
      with
      { load 32 { addr 64 { fref 64 "%tmp30" } { dec_unsigned 64 0 } } }
     }

     /* STATEMENT main::bb17::20
      *   %j = alloca i32, align 4
      *   %tmp35 = load i32* %j, align 4, !dbg !44 */
     { label 64 { lref 64 "main::bb17::20" } { dec_unsigned 64 0 } }
     { store { addr 64 { fref 64 "%tmp35" } { dec_unsigned 64 0 } } with { load 32 { addr 64 { fref 64 "%j" } { dec_unsigned 64 0 } } } }

     /* STATEMENT main::bb17::22
      *   %tmp36 = add nsw i32 %tmp35, -1, !dbg !44
      *   %j = alloca i32, align 4
      *   store i32 %tmp36, i32* %j, align 4, !dbg !44 */
     { label 64 { lref 64 "main::bb17::22" } { dec_unsigned 64 0 } }
     { store { addr 64 { fref 64 "%j" } { dec_unsigned 64 0 } } with
      { add 32 { load 32 { addr 64 { fref 64 "%tmp35" } { dec_unsigned 64 0 } } } { dec_signed 32 { minus 1 } } { dec_unsigned 1 0 } }
     }

     /* STATEMENT main::bb17::23
      *   br label %bb6, !dbg !45 */
     { label 64 { lref 64 "main::bb17::23" } { dec_unsigned 64 0 } }
     { jump { label 64 { lref 64 "main::bb6" } { dec_unsigned 64 0 } } leaving 0 }

     /* --------- BASIC BLOCK bb37 ---------- */
     { label 64 { lref 64 "main::bb37" } { dec_unsigned 64 0 } }

     /* STATEMENT main::bb37::0
      *   %i = alloca i32, align 4
      *   %tmp38 = load i32* %i, align 4, !dbg !46 */
     { store { addr 64 { fref 64 "%tmp38" } { dec_unsigned 64 0 } } with { load 32 { addr 64 { fref 64 "%i" } { dec_unsigned 64 0 } } } }

     /* STATEMENT main::bb37::2
      *   %tmp39 = add nsw i32 %tmp38, 1, !dbg !46
      *   %i = alloca i32, align 4
      *   store i32 %tmp39, i32* %i, align 4, !dbg !46 */
     { label 64 { lref 64 "main::bb37::2" } { dec_unsigned 64 0 } }
     { store { addr 64 { fref 64 "%i" } { dec_unsigned 64 0 } } with
      { add 32 { load 32 { addr 64 { fref 64 "%tmp38" } { dec_unsigned 64 0 } } } { dec_unsigned 32 1 } { dec_unsigned 1 0 } }
     }

     /* STATEMENT main::bb37::3
      *   br label %bb1, !dbg !47 */
     { label 64 { lref 64 "main::bb37::3" } { dec_unsigned 64 0 } }
     { jump { label 64 { lref 64 "main::bb1" } { dec_unsigned 64 0 } } leaving 0 }

     /* --------- BASIC BLOCK bb40 ---------- */
     { label 64 { lref 64 "main::bb40" } { dec_unsigned 64 0 } }

     /* STATEMENT main::bb40::0
      *   ret i32 1, !dbg !48 */
     { return { dec_unsigned 32 1 } }
    }
   }
  }
 }
}