INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/regfile/regfile.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/regfile/regfile.srcs/sim_1/new/regfile_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
