\acrodef{FPGA}{Field-programmable gate array}
\acrodef{CAD}{computer-aided design}
\acrodef{ASIC}{application-specific integrated circuit}
\acrodef{NRE}{non-recurring engineering}
\acrodef{HDL}{hardware description language}
\acrodef{VHDL}{VHSIC Hardware Description Language}
\acrodef{ROM}{Read-only Memory}
\acrodef{RAM}{Random-access Memory}
\acrodef{QIS}{Quartus II Integrated Synthesis}
\acrodef{DSP}{Digital Signal Processing}
\acrodef{LUT}{lookup table}
\acrodef{MPGA}{Mask-programmable Gate Array}
\acrodef{IC}{Integrated Circuit}
\acrodef{RTL}{Register Transfer Level}
\acrodef{VCD}{Value Change Dump}
\acrodef{BLE}{Basic Logic Element}
\acrodef{CMP}{Circuits Multi-Projets}
\acrodef{DFT}{Design for Testability}
\acrodef{LAB}{Logic Array Block}
\acrodef{ALM}{Adaptive Logic Module}
\acrodef{CLB}{Cluster-based Logic Block}
\acrodef{ITRS}{International Technology Roadmap for Semiconductors}
