<module name="RESTORE_CM1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_CLKSEL_CORE_RESTORE" acronym="CM_CLKSEL_CORE_RESTORE" offset="0x0" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_L4" width="1" begin="8" end="8" resetval="0" description="Selects L4 interconnect clock (L4_clk)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_L4_0" description="L4_CLK is L3_CLK divided by 1"/>
      <bitenum value="1" id="1" token="CLKSEL_L4_1" description="L4_CLK is L3_CLK divided by 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_L3" width="1" begin="4" end="4" resetval="0" description="Selects L3 interconnect clock (L3_clk)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_L3_0" description="L3_CLK is CORE_CLK divided by 1"/>
      <bitenum value="1" id="1" token="CLKSEL_L3_1" description="L3_CLK is CORE_CLK divided by 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_CORE" width="1" begin="0" end="0" resetval="0" description="Selects CORE_CLK configuration" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_CORE_0" description="CORE_CLK is CORE_X2_CLK divided by 1"/>
      <bitenum value="1" id="1" token="CLKSEL_CORE_1" description="CORE_CLK is CORE_X2_CLK divided by 2"/>
    </bitfield>
  </register>
  <register id="CM_DIV_M2_DPLL_CORE_RESTORE" acronym="CM_DIV_M2_DPLL_CORE_RESTORE" offset="0x4" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="ST_DPLL_CLKOUT" width="1" begin="9" end="9" resetval="0" description="DPLL CLKOUT status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ST_DPLL_CLKOUT_0_r" description="The clock output is enabled"/>
      <bitenum value="1" id="1" token="ST_DPLL_CLKOUT_1_r" description="The clock output is gated"/>
    </bitfield>
    <bitfield id="DPLL_CLKOUT_GATE_CTRL" width="1" begin="8" end="8" resetval="0" description="Control gating of DPLL CLKOUT" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_CLKOUT_GATE_CTRL_0" description="Automatically gate this clock when there is no dependency for it"/>
      <bitenum value="1" id="1" token="DPLL_CLKOUT_GATE_CTRL_1" description="Force this clock to stay enabled even if there is no request"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_CLKOUT_DIVCHACK" width="1" begin="5" end="5" resetval="0" description="Toggle on this status bit after changing DPLL_CLKOUT_DIV indicates that the change in divider value has taken effect" range="" rwaccess="R"/>
    <bitfield id="DPLL_CLKOUT_DIV" width="5" begin="4" end="0" resetval="0x01" description="DPLL post-divider factor, M2, for internal clock generation (1 to 31); Divide value from 1 to 31." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_CLKOUT_DIV_0" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_DIV_M3_DPLL_CORE_RESTORE" acronym="CM_DIV_M3_DPLL_CORE_RESTORE" offset="0x8" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="ST_DPLL_CLKOUTHIF" width="1" begin="9" end="9" resetval="0" description="DPLL CLKOUTHIF status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ST_DPLL_CLKOUTHIF_0_r" description="The clock output is enabled"/>
      <bitenum value="1" id="1" token="ST_DPLL_CLKOUTHIF_1_r" description="The clock output is gated"/>
    </bitfield>
    <bitfield id="DPLL_CLKOUTHIF_GATE_CTRL" width="1" begin="8" end="8" resetval="0" description="Control gating of DPLL CLKOUTHIF" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_CLKOUTHIF_GATE_CTRL_0" description="Automatically gate this clock when there is no dependency for it"/>
      <bitenum value="1" id="1" token="DPLL_CLKOUTHIF_GATE_CTRL_1" description="Force this clock to stay enabled even if there is no request"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_CLKOUTHIF_DIVCHACK" width="1" begin="5" end="5" resetval="0" description="Toggle on this status bit after changing DPLL_CLKOUTHIF_DIV indicates that the change in divider value has taken effect" range="" rwaccess="R"/>
    <bitfield id="DPLL_CLKOUTHIF_DIV" width="5" begin="4" end="0" resetval="0x01" description="DPLL post-divider factor, M3, for internal clock generation (1 to 31);Divide value from 1 to 31." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_CLKOUTHIF_DIV_0" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_DIV_M4_DPLL_CORE_RESTORE" acronym="CM_DIV_M4_DPLL_CORE_RESTORE" offset="0xC" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="HSDIVIDER_CLKOUT1_PWDN" width="1" begin="12" end="12" resetval="0" description="Direct power down control for HSDIVIDER M4 divider and CLKOUT1 output. Power down should be enabled only when clock is first gated." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HSDIVIDER_CLKOUT1_PWDN_0" description="Divider is powered up"/>
      <bitenum value="1" id="1" token="HSDIVIDER_CLKOUT1_PWDN_1" description="Divider is powered down"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ST_HSDIVIDER_CLKOUT1" width="1" begin="9" end="9" resetval="0" description="HSDIVIDER CLKOUT1 status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ST_HSDIVIDER_CLKOUT1_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="1" token="ST_HSDIVIDER_CLKOUT1_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="HSDIVIDER_CLKOUT1_GATE_CTRL" width="1" begin="8" end="8" resetval="0" description="Control gating of HSDIVIDER CLKOUT1" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HSDIVIDER_CLKOUT1_GATE_CTRL_0" description="Automatically gate this clock when there is no dependency for it"/>
      <bitenum value="1" id="1" token="HSDIVIDER_CLKOUT1_GATE_CTRL_1" description="Force this clock to stay enabled even if there is no request"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HSDIVIDER_CLKOUT1_DIVCHACK" width="1" begin="5" end="5" resetval="0" description="Toggle on this status bit after changing HSDIVIDER_CLKOUT1_DIV indicates that the change in divider value has taken effect" range="" rwaccess="R"/>
    <bitfield id="HSDIVIDER_CLKOUT1_DIV" width="5" begin="4" end="0" resetval="0x01" description="DPLL M4 post-divider factor (1 to 31)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HSDIVIDER_CLKOUT1_DIV_0" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_DIV_M5_DPLL_CORE_RESTORE" acronym="CM_DIV_M5_DPLL_CORE_RESTORE" offset="0x10" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="HSDIVIDER_CLKOUT2_PWDN" width="1" begin="12" end="12" resetval="0" description="Direct power down control for HSDIVIDER M5 divider and CLKOUT2 output. Power down should be enabled only when clock is first gated." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HSDIVIDER_CLKOUT2_PWDN_0" description="Divider is powered up"/>
      <bitenum value="1" id="1" token="HSDIVIDER_CLKOUT2_PWDN_1" description="Divider is powered down"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ST_HSDIVIDER_CLKOUT2" width="1" begin="9" end="9" resetval="0" description="HSDIVIDER CLKOUT2 status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ST_HSDIVIDER_CLKOUT2_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="1" token="ST_HSDIVIDER_CLKOUT2_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="HSDIVIDER_CLKOUT2_GATE_CTRL" width="1" begin="8" end="8" resetval="0" description="Control gating of HSDIVIDER CLKOUT2" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HSDIVIDER_CLKOUT2_GATE_CTRL_0" description="Automatically gate this clock when there is no dependency for it"/>
      <bitenum value="1" id="1" token="HSDIVIDER_CLKOUT2_GATE_CTRL_1" description="Force this clock to stay enabled even if there is no request"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HSDIVIDER_CLKOUT2_DIVCHACK" width="1" begin="5" end="5" resetval="0" description="Toggle on this status bit after changing HSDIVIDER_CLKOUT2_DIV indicates that the change in divider value has taken effect" range="" rwaccess="R"/>
    <bitfield id="HSDIVIDER_CLKOUT2_DIV" width="5" begin="4" end="0" resetval="0x01" description="DPLL M5 post-divider factor (1 to 31)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HSDIVIDER_CLKOUT2_DIV_0" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_DIV_M6_DPLL_CORE_RESTORE" acronym="CM_DIV_M6_DPLL_CORE_RESTORE" offset="0x14" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="HSDIVIDER_CLKOUT3_PWDN" width="1" begin="12" end="12" resetval="0" description="Direct power down control for HSDIVIDER M6 divider and CLKOUT3 output. Power down should be enabled only when clock is first gated." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HSDIVIDER_CLKOUT3_PWDN_0" description="Divider is powered up"/>
      <bitenum value="1" id="1" token="HSDIVIDER_CLKOUT3_PWDN_1" description="Divider is powered down"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ST_HSDIVIDER_CLKOUT3" width="1" begin="9" end="9" resetval="0" description="HSDIVIDER CLKOUT3 status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ST_HSDIVIDER_CLKOUT3_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="1" token="ST_HSDIVIDER_CLKOUT3_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="HSDIVIDER_CLKOUT3_GATE_CTRL" width="1" begin="8" end="8" resetval="0" description="Control gating of HSDIVIDER CLKOUT3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HSDIVIDER_CLKOUT3_GATE_CTRL_0" description="Automatically gate this clock when there is no dependency for it"/>
      <bitenum value="1" id="1" token="HSDIVIDER_CLKOUT3_GATE_CTRL_1" description="Force this clock to stay enabled even if there is no request"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HSDIVIDER_CLKOUT3_DIVCHACK" width="1" begin="5" end="5" resetval="0" description="Toggle on this status bit after changing HSDIVIDER_CLKOUT3_DIV indicates that the change in divider value has taken effect" range="" rwaccess="R"/>
    <bitfield id="HSDIVIDER_CLKOUT3_DIV" width="5" begin="4" end="0" resetval="0x01" description="DPLL M6 post-divider factor (1 to 31)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HSDIVIDER_CLKOUT3_DIV_0" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_DIV_M7_DPLL_CORE_RESTORE" acronym="CM_DIV_M7_DPLL_CORE_RESTORE" offset="0x18" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="HSDIVIDER_CLKOUT4_PWDN" width="1" begin="12" end="12" resetval="0" description="Direct power down control for HSDIVIDER M7 divider and CLKOUT4 output. Power down should be enabled only when clock is first gated." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HSDIVIDER_CLKOUT4_PWDN_0" description="Divider is powered up"/>
      <bitenum value="1" id="1" token="HSDIVIDER_CLKOUT4_PWDN_1" description="Divider is powered down"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ST_HSDIVIDER_CLKOUT4" width="1" begin="9" end="9" resetval="0" description="HSDIVIDER CLKOUT4 status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ST_HSDIVIDER_CLKOUT4_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="1" token="ST_HSDIVIDER_CLKOUT4_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="HSDIVIDER_CLKOUT4_GATE_CTRL" width="1" begin="8" end="8" resetval="0" description="Control gating of HSDIVIDER CLKOUT4" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HSDIVIDER_CLKOUT4_GATE_CTRL_0" description="Automatically gate this clock when there is no dependency for it"/>
      <bitenum value="1" id="1" token="HSDIVIDER_CLKOUT4_GATE_CTRL_1" description="Force this clock to stay enabled even if there is no request"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HSDIVIDER_CLKOUT4_DIVCHACK" width="1" begin="5" end="5" resetval="0" description="Toggle on this status bit after changing HSDIVIDER_CLKOUT4_DIV indicates that the change in divider value has taken effect" range="" rwaccess="R"/>
    <bitfield id="HSDIVIDER_CLKOUT4_DIV" width="5" begin="4" end="0" resetval="0x01" description="DPLL M7 post-divider factor (1 to 31)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HSDIVIDER_CLKOUT4_DIV_0" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_DPLL_CORE_RESTORE" acronym="CM_CLKSEL_DPLL_CORE_RESTORE" offset="0x1C" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_BYP_CLKSEL" width="1" begin="23" end="23" resetval="0" description="Allows control of the BYPASS clock of the PLL and the associated HSDIVIDER. Same as ULOWCLKEN on DPLL. In DPLL Locked mode, 0 - No impact 1 - No impact In DPLL Bypass mode, 0 - CLKINP is selected as the BYPASS clock for CLKOUT/CLKOUTX2 1 - CLKINPULOW is selected as the BYPASS clock for CLKOUT/CLKOUTX2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="22" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_CLKOUTHIF_CLKSEL" width="1" begin="20" end="20" resetval="0" description="Selects the source of the DPLL CLKOUTHIF clock. Same as CLKINPHIFSEL pin on the DPLL" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_CLKOUTHIF_CLKSEL_0" description="CLKOUTHIF is generated from the DPLL oscillator (DCO)"/>
      <bitenum value="1" id="1" token="DPLL_CLKOUTHIF_CLKSEL_1" description="CLKOUTHIF is generated from CLKINPHIF"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_MULT" width="11" begin="18" end="8" resetval="0x000" description="DPLL multiplier factor (2 to 2047). This register is automatically cleared to 0 when the DPLL_EN field in the *CLKMODE_DPLL* register is set to select MN bypass mode. (equal to input M of DPLL; M=2 to 2047 = DPLL multiplies by M)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_MULT_0" description="Reserved"/>
      <bitenum value="1" id="1" token="DPLL_MULT_1" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_DIV" width="7" begin="6" end="0" resetval="0x00" description="DPLL divider factor (0 to 127) (equal to input N of DPLL; actual division factor is N+1)." range="" rwaccess="RW"/>
  </register>
  <register id="CM_SSC_DELTAMSTEP_DPLL_CORE_RESTORE" acronym="CM_SSC_DELTAMSTEP_DPLL_CORE_RESTORE" offset="0x20" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode. [warm reset insensitive]">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="DELTAMSTEP" width="20" begin="19" end="0" resetval="0x00000" description="DeltaMStep is split into fractional and integer part. For Triangular Spread Spectrum: [19:18] for integer part, [17:0] for fractional part For Square Wave Spread Spectrum [19:14] for integer part, [13:0] for fractional part" range="" rwaccess="RW"/>
  </register>
  <register id="CM_SSC_MODFREQDIV_DPLL_CORE_RESTORE" acronym="CM_SSC_MODFREQDIV_DPLL_CORE_RESTORE" offset="0x24" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode. [warm reset insensitive]">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODFREQDIV_EXPONENT" width="3" begin="10" end="8" resetval="0x0" description="Set the Exponent component of MODFREQDIV factor" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="MODFREQDIV_MANTISSA" width="7" begin="6" end="0" resetval="0x00" description="Set the Mantissa component of MODFREQDIV factor" range="" rwaccess="RW"/>
  </register>
  <register id="CM_CLKMODE_DPLL_CORE_RESTORE" acronym="CM_CLKMODE_DPLL_CORE_RESTORE" offset="0x28" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_SSC_DOWNSPREAD" width="1" begin="14" end="14" resetval="0" description="Control if only low frequency spread is required" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_SSC_DOWNSPREAD_0" description="When SSC is enabled, clock frequency is spread on both sides of the programmed frequency"/>
      <bitenum value="1" id="1" token="DPLL_SSC_DOWNSPREAD_1" description="When SSC is enabled, clock frequency is spread only on the lower side of the programmed frequency"/>
    </bitfield>
    <bitfield id="DPLL_SSC_ACK" width="1" begin="13" end="13" resetval="0" description="Acknowledgement from the DPLL regarding start and stop of Spread Spectrum Clocking feature" range="" rwaccess="R">
      <bitenum value="0" id="0" token="DPLL_SSC_ACK_0_r" description="SSC has been turned off on PLL o/ps"/>
      <bitenum value="1" id="1" token="DPLL_SSC_ACK_1_r" description="SSC has been turned on on PLL o/ps"/>
    </bitfield>
    <bitfield id="DPLL_SSC_EN" width="1" begin="12" end="12" resetval="0" description="Enable or disable Spread Spectrum Clocking" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_SSC_EN_0" description="SSC disabled"/>
      <bitenum value="1" id="1" token="DPLL_SSC_EN_1" description="SSC enabled"/>
    </bitfield>
    <bitfield id="DPLL_REGM4XEN" width="1" begin="11" end="11" resetval="0" description="Enable the REGM4XEN mode of the DPLL. Please check the DPLL documentation to check when this mode can be enabled." range="" rwaccess="R">
      <bitenum value="0" id="0" token="DPLL_REGM4XEN_0_r" description="REGM4XEN mode of the DPLL is disabled"/>
    </bitfield>
    <bitfield id="DPLL_LPMODE_EN" width="1" begin="10" end="10" resetval="0" description="Set the DPLL in low-power mode. Check the DPLL documentation to see when this can be enabled." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_LPMODE_EN_0" description="Low-power mode of the DPLL is disabled"/>
      <bitenum value="1" id="1" token="DPLL_LPMODE_EN_1" description="Low-power mode of the DPLL is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="DPLL_DRIFTGUARD_EN" width="1" begin="8" end="8" resetval="0" description="This bit allows to enable or disable the automatic recalibration feature of the DPLL. The DPLL will automatically start a recalibration process upon assertion of the DPLL's RECAL flag if this bit is set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_DRIFTGUARD_EN_0" description="DRIFTGUARD feature is disabled"/>
      <bitenum value="1" id="1" token="DPLL_DRIFTGUARD_EN_1" description="DRIFTGUARD feature is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x00" description="" range="" rwaccess="RW"/>
    <bitfield id="DPLL_EN" width="3" begin="2" end="0" resetval="0x4" description="DPLL control. Upon Warm Reset, the PRCM DPLL control state machine updates this register to reflect MN bypass mode." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_EN_0" description="Reserved"/>
      <bitenum value="1" id="1" token="DPLL_EN_1" description="Reserved"/>
      <bitenum value="2" id="2" token="DPLL_EN_2" description="Reserved"/>
      <bitenum value="3" id="3" token="DPLL_EN_3" description="Reserved"/>
      <bitenum value="4" id="4" token="DPLL_EN_4" description="Put the DPLL in MN bypass mode. The DPLL_MULT register bits are reset to 0 automatically by putting the DPLL in this mode."/>
      <bitenum value="5" id="5" token="DPLL_EN_5" description="Put the DPLL in idle bypass low-power mode."/>
      <bitenum value="6" id="6" token="DPLL_EN_6" description="Put the DPLL in idle bypass fast-relock mode."/>
      <bitenum value="7" id="7" token="DPLL_EN_7" description="Enables the DPLL in lock mode"/>
    </bitfield>
  </register>
  <register id="CM_SHADOW_FREQ_CONFIG2_RESTORE" acronym="CM_SHADOW_FREQ_CONFIG2_RESTORE" offset="0x2C" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_CORE_M5_DIV" width="5" begin="7" end="3" resetval="0x04" description="Shadow register forCM_DIV_M5_DPLL_CORE.HSDIVIDER_CLKOUT2_DIV. The main register is automatically loaded with the shadow register value after GPMC IDLE if the CM_SHADOW_FREQ_CONFIG1.FREQ_UPDATE field is set to 1 and GPMC_FREQ_UPDATE is set to 1. Divide value from 1 to 31." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_CORE_M5_DIV_0" description="Reserved"/>
    </bitfield>
    <bitfield id="CLKSEL_L3" width="1" begin="2" end="2" resetval="0" description="Shadow register forCM_CLKSEL_CORE.CLKSEL_L3. The main register is automatically loaded with the shadow register value after GPMC IDLE if the CM_SHADOW_FREQ_CONFIG1.FREQ_UPDATE field is set to 1 and GPMC_FREQ_UPDATE is set to 1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_L3_0" description="L3_CLK is CORE_CLK divided by 1"/>
      <bitenum value="1" id="1" token="CLKSEL_L3_1" description="L3_CLK is CORE_CLK divided by 2"/>
    </bitfield>
    <bitfield id="CLKSEL_CORE" width="1" begin="1" end="1" resetval="0" description="Shadow register forCM_CLKSEL_CORE.CLKSEL_CORE. The main register is automatically loaded with the shadow register value after GPMC IDLE if the CM_SHADOW_FREQ_CONFIG1.FREQ_UPDATE field is set to 1 and GPMC_FREQ_UPDATE is set to 1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_CORE_0" description="CORE_CLK is CORE_X2_CLK divided by 1"/>
      <bitenum value="1" id="1" token="CLKSEL_CORE_1" description="CORE_CLK is CORE_X2_CLK divided by 2"/>
    </bitfield>
    <bitfield id="GPMC_FREQ_UPDATE" width="1" begin="0" end="0" resetval="0" description="Controls whether or not GPMC has to be put automatically into idle during the frequency change operation." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="GPMC_FREQ_UPDATE_0" description="GPMC is not put automatically into idle during frequency change operation."/>
      <bitenum value="1" id="1" token="GPMC_FREQ_UPDATE_1" description="GPMC is put automatically into idle during frequency change operation."/>
    </bitfield>
  </register>
  <register id="CM_SHADOW_FREQ_CONFIG1_RESTORE" acronym="CM_SHADOW_FREQ_CONFIG1_RESTORE" offset="0x30" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x10D" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_CORE_M2_DIV" width="5" begin="15" end="11" resetval="0x01" description="Shadow register forCM_DIV_M2_DPLL_CORE.DPLL_CLKOUT_DIV. The main register is automatically loaded with the shadow register value after EMIF IDLE if the FREQ_UPDATE field is set to 1. Divide value from 1 to 31." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_CORE_M2_DIV_0" description="Reserved"/>
    </bitfield>
    <bitfield id="DPLL_CORE_DPLL_EN" width="3" begin="10" end="8" resetval="0x5" description="Shadow register forCM_CLKMODE_DPLL_CORE.DPLL_EN. The main register is automatically loaded with the shadow register value after EMIF IDLE if the FREQ_UPDATE field is set to 1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_CORE_DPLL_EN_0" description="Reserved"/>
      <bitenum value="1" id="1" token="DPLL_CORE_DPLL_EN_1" description="Reserved"/>
      <bitenum value="2" id="2" token="DPLL_CORE_DPLL_EN_2" description="Reserved"/>
      <bitenum value="3" id="3" token="DPLL_CORE_DPLL_EN_3" description="Reserved"/>
      <bitenum value="4" id="4" token="DPLL_CORE_DPLL_EN_4" description="Put the DPLL in MN bypass mode. The DPLL_MULT register bits are reset to 0 automatically by putting the DPLL in this mode."/>
      <bitenum value="5" id="5" token="DPLL_CORE_DPLL_EN_5" description="Put the DPLL in idle bypass low-power mode."/>
      <bitenum value="6" id="6" token="DPLL_CORE_DPLL_EN_6" description="Put the DPLL in idle bypass fast-relock mode."/>
      <bitenum value="7" id="7" token="DPLL_CORE_DPLL_EN_7" description="Enables the DPLL in lock mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DLL_RESET" width="1" begin="3" end="3" resetval="1" description="Specify if DLL should be reset or not during the frequency change hardware sequence." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DLL_RESET_0" description="DLL is not reset during the frequency change hardware sequence"/>
      <bitenum value="1" id="1" token="DLL_RESET_1" description="DLL is reset automatically during the frequency change hardware sequence"/>
    </bitfield>
    <bitfield id="DLL_OVERRIDE" width="1" begin="2" end="2" resetval="1" description="Shadow register forCM_DLL_CTRL.DLL_OVERRIDE.The main register is automatically loaded with the shadow register value after EMIF IDLE if the FREQ_UPDATE field is set to 1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DLL_OVERRIDE_0" description="Lock and code outputs are not overriden"/>
      <bitenum value="1" id="1" token="DLL_OVERRIDE_1" description="Lock output is overriden to 1 and code output is overriden with a value coming from control module."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="FREQ_UPDATE" width="1" begin="0" end="0" resetval="0" description="Writing 1 indicates that a new configuration is available. It is automatically cleared by h/w after the configuration has been applied." range="" rwaccess="RW WSpecial"/>
  </register>
  <register id="CM_AUTOIDLE_DPLL_CORE_RESTORE" acronym="CM_AUTOIDLE_DPLL_CORE_RESTORE" offset="0x34" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_DCOCLKLDO_PWDN" width="1" begin="4" end="4" resetval="0" description="Allows powering down the DCOCLKLDO o/p of DPLL if all dividers in HSDIVIDER are powered down. PRCM takes care of reenabling this path for either restarting HSDIVIDER o/p or entering bypass mode." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPLL_DCOCLKLDO_PWDN_0" description="Keep DCOCLKLDO powered even when all dividers in HSDIVIDER are powered down."/>
      <bitenum value="1" id="1" token="DPLL_DCOCLKLDO_PWDN_1" description="Automatically power down DCOCLKLDO when all o/ps of HSDIVIDER are powered down."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="AUTO_DPLL_MODE" width="3" begin="2" end="0" resetval="0x0" description="DPLL automatic control." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AUTO_DPLL_MODE_0" description="DPLL auto control disabled"/>
      <bitenum value="1" id="1" token="AUTO_DPLL_MODE_1" description="The DPLL is automatically put in low-power stop mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="2" id="2" token="AUTO_DPLL_MODE_2" description="The DPLL is automatically put in fast-relock stop mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="3" id="3" token="AUTO_DPLL_MODE_3" description="Reserved"/>
      <bitenum value="4" id="4" token="AUTO_DPLL_MODE_4" description="Reserved"/>
      <bitenum value="5" id="5" token="AUTO_DPLL_MODE_5" description="The DPLL is automatically put in idle bypass low-power mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="6" id="6" token="AUTO_DPLL_MODE_6" description="The DPLL is automatically put in idle bypass fast-relock mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="7" id="7" token="AUTO_DPLL_MODE_7" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_MPU_CLKSTCTRL_RESTORE" acronym="CM_MPU_CLKSTCTRL_RESTORE" offset="0x38" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_MPU_DPLL_CLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the MPU_DPLL_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_MPU_DPLL_CLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_MPU_DPLL_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the MPU clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="1" token="CLKTRCTRL_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="3" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_CM1_PROFILING_CLKCTRL_RESTORE" acronym="CM_CM1_PROFILING_CLKCTRL_RESTORE" offset="0x3C" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode. [warm reset insensitive]">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status" range="" rwaccess="R">
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in Idle"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disabled by software. OCP configuration port is not accessible."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hadware along with CM1 and EMU domain. OCP configuration port is accessible only when EMU domain is on."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_DYN_DEP_PRESCAL_RESTORE" acronym="CM_DYN_DEP_PRESCAL_RESTORE" offset="0x40" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="PRESCAL" width="6" begin="5" end="0" resetval="0x20" description="Time unit is equal to (PRESCAL + 1) L4 clock cycles." range="" rwaccess="RW"/>
  </register>
</module>
