 from john gu uwa edu au john west subject re atari two six zero zero processors organization the university of western australia lines five four nntp posting host mackerel gu uwa edu au ifarqhar laurel ocs mq edu au ian farquhar writes in article squish endor uucp shishin yamada writes the atari two six zero zero used a six five zero two cpu just like their entire eight bit line four zero zero eight zero zero one two zero zero one four zero zero one four four zero one three zero xe six five xe computers as well as the five two zero zero game machine wrong it has a six five zero seven for those who would like to know the six five zero seven was a six five zero two without irq or nmi and with only one three address lines giving eight k memory space it had one custome chip not an asic in the sense that word is now understood the tia sometimes known as the six five two six although most other manufacturers list that as the cia complex interface adapter tia stands for television interface adapter and it handles sound paddles and the minimal video hardware the two six zero zero possessed didn t know about it being called the six five two six thats the cia found in the commodore six four i don t believe this chip existed when the two six zero zero was around the tia was mapped into the bottom one two eight bytes of page zero and shadowed in the bottom one two eight bytes of page one to get an image on the screen you had to wait until the raster line your picture started at load bitmaps for this line into the sprite registers tell them what x positions to take how many duplicates you wanted etc then do it all again for the next line this took all of the processor s time during the visible portion of the display there was also a standard six five three two ram i o timer riot plus a voltage regulator and if memory serves a five five five timer that s all the ram was mapped into the top one two eight bytes of page zero and shadowed in page one the six five zero two has a zero page addressing mode on most instructions that is both shorter and faster than the normal ones so it is important on a machine like this to have the scratchpad ram in page zero unfortunately it also wants its stack to be in page one the stack pointer is eight bits and the high byte of the address is hardwired to one the iot section was mapped into page two somewhere two eight bit i o registers can t remember if each bit could be independantly set to i or o like the six five two two and six five two six and one eight bit timer with a programmable prescaler i think this was some power of two there were no interrupts in the system so many games would set up the timer at some known time go away and do something else for a while then sit and wait for the timer to run down there was no logic in the box to do address decoding the riot had at least two chip select pins probably one active high one active low and i imagine the tia was much the same various address lines were fed directly to chip selects the six five zero seven likes to have rom right at the top of memory so the two six zero zero had to use roms with active high chip selects not exactly normal so some cartriges had a seven four zero four in them to convert this to the more usual active low chip select john west