{
  "design": {
    "design_info": {
      "boundary_crc": "0x35F66490A2985BD8",
      "device": "xc7z045ffg900-2",
      "name": "id_manipulator_tb_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_traffic_gen_0": "",
      "axi_bram_ctrl_0": "",
      "axi_bram_ctrl_0_bram": "",
      "AxiLiteIdManipulator_0": ""
    },
    "ports": {
      "clk": {
        "direction": "I"
      },
      "resetn": {
        "direction": "I"
      },
      "done": {
        "direction": "O"
      },
      "status": {
        "direction": "O",
        "left": "31",
        "right": "0"
      }
    },
    "components": {
      "axi_traffic_gen_0": {
        "vlnv": "xilinx.com:ip:axi_traffic_gen:3.0",
        "xci_name": "id_manipulator_tb_1_axi_traffic_gen_0_0",
        "xci_path": "ip\\id_manipulator_tb_1_axi_traffic_gen_0_0\\id_manipulator_tb_1_axi_traffic_gen_0_0.xci",
        "inst_hier_path": "axi_traffic_gen_0",
        "parameters": {
          "C_ATG_MODE": {
            "value": "AXI4-Lite"
          },
          "C_ATG_SYSINIT_MODES": {
            "value": "System_Test"
          },
          "C_ATG_SYSTEM_CMD_MAX_RETRY": {
            "value": "2147483647"
          },
          "C_ATG_SYSTEM_INIT_ADDR_MIF": {
            "value": "../../axi_traffic_gen_address.coe"
          },
          "C_ATG_SYSTEM_INIT_CTRL_MIF": {
            "value": "../../axi_traffic_gen_control.coe"
          },
          "C_ATG_SYSTEM_INIT_DATA_MIF": {
            "value": "../../axi_traffic_gen_data.coe"
          },
          "C_ATG_SYSTEM_INIT_MASK_MIF": {
            "value": "../../axi_traffic_gen_mask.coe"
          }
        },
        "addressing": {
          "address_spaces": {
            "Reg1": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "interface_ports": {
          "M_AXI_LITE_CH1": {
            "mode": "Master",
            "address_space_ref": "Reg1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "id_manipulator_tb_1_axi_bram_ctrl_0_0",
        "xci_path": "ip\\id_manipulator_tb_1_axi_bram_ctrl_0_0\\id_manipulator_tb_1_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_0_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "id_manipulator_tb_1_axi_bram_ctrl_0_bram_0",
        "xci_path": "ip\\id_manipulator_tb_1_axi_bram_ctrl_0_bram_0\\id_manipulator_tb_1_axi_bram_ctrl_0_bram_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0_bram"
      },
      "AxiLiteIdManipulator_0": {
        "vlnv": "xilinx.com:user:AxiLiteIdManipulator:0.1",
        "xci_name": "id_manipulator_tb_1_AxiLiteIdManipulator_0_0",
        "xci_path": "ip\\id_manipulator_tb_1_AxiLiteIdManipulator_0_0\\id_manipulator_tb_1_AxiLiteIdManipulator_0_0.xci",
        "inst_hier_path": "AxiLiteIdManipulator_0",
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        }
      }
    },
    "interface_nets": {
      "AxiLiteIdManipulator_0_M_AXI": {
        "interface_ports": [
          "axi_bram_ctrl_0/S_AXI",
          "AxiLiteIdManipulator_0/M_AXI"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0_bram/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "axi_traffic_gen_0_M_AXI_LITE_CH1": {
        "interface_ports": [
          "axi_traffic_gen_0/M_AXI_LITE_CH1",
          "AxiLiteIdManipulator_0/S_AXI"
        ]
      }
    },
    "nets": {
      "resetn_1": {
        "ports": [
          "resetn",
          "axi_traffic_gen_0/s_axi_aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "axi_traffic_gen_0/s_axi_aclk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "AxiLiteIdManipulator_0/axi_aclk"
        ]
      },
      "axi_traffic_gen_0_done": {
        "ports": [
          "axi_traffic_gen_0/done",
          "done"
        ]
      },
      "axi_traffic_gen_0_status": {
        "ports": [
          "axi_traffic_gen_0/status",
          "status"
        ]
      }
    },
    "addressing": {
      "/axi_traffic_gen_0": {
        "address_spaces": {
          "Reg1": {
            "segments": {
              "SEG_AxiLiteIdManipulator_0_S_AXI_reg": {
                "address_block": "/AxiLiteIdManipulator_0/S_AXI/S_AXI_reg",
                "offset": "0x00000000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/AxiLiteIdManipulator_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00000000",
                "range": "8K"
              }
            }
          }
        }
      }
    }
  }
}