# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CSE320_Marth_Lab1.ip_user_files/bd/design_2/ip/design_2_design_1_0_0/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" \
"../../../../CSE320_Marth_Lab1.ip_user_files/bd/design_2/ip/design_2_design_1_0_0/src/design_1_xup_and2_0_0/sim/design_1_xup_and2_0_0.v" \
"../../../../CSE320_Marth_Lab1.ip_user_files/bd/design_2/ip/design_2_design_1_0_0/src/design_1_xup_and2_1_0/sim/design_1_xup_and2_1_0.v" \
"../../../../CSE320_Marth_Lab1.ip_user_files/bd/design_2/ip/design_2_design_1_0_0/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" \
"../../../../CSE320_Marth_Lab1.ip_user_files/bd/design_2/ip/design_2_design_1_0_0/src/design_1_xup_xor2_0_0/sim/design_1_xup_xor2_0_0.v" \
"../../../../CSE320_Marth_Lab1.ip_user_files/bd/design_2/ip/design_2_design_1_0_0/src/design_1_xup_xor2_1_0/sim/design_1_xup_xor2_1_0.v" \
"../../../../CSE320_Marth_Lab1.ip_user_files/bd/design_2/ip/design_2_design_1_0_0/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" \
"../../../../CSE320_Marth_Lab1.ip_user_files/bd/design_2/ip/design_2_design_1_0_0/src/design_1_xup_or2_0_0/sim/design_1_xup_or2_0_0.v" \
"../../../../CSE320_Marth_Lab1.ip_user_files/bd/design_2/ipshared/515b/sim/design_1.v" \
"../../../../CSE320_Marth_Lab1.ip_user_files/bd/design_2/ip/design_2_design_1_0_0/sim/design_2_design_1_0_0.v" \
"../../../../CSE320_Marth_Lab1.ip_user_files/bd/design_2/ip/design_2_design_1_1_0/sim/design_2_design_1_1_0.v" \
"../../../../CSE320_Marth_Lab1.ip_user_files/bd/design_2/ip/design_2_design_1_1_1/sim/design_2_design_1_1_1.v" \
"../../../../CSE320_Marth_Lab1.ip_user_files/bd/design_2/ip/design_2_design_1_1_2/sim/design_2_design_1_1_2.v" \
"../../../../CSE320_Marth_Lab1.ip_user_files/bd/design_2/ip/design_2_xup_xor2_0_0/sim/design_2_xup_xor2_0_0.v" \
"../../../../CSE320_Marth_Lab1.ip_user_files/bd/design_2/ip/design_2_xup_xor2_0_1/sim/design_2_xup_xor2_0_1.v" \
"../../../../CSE320_Marth_Lab1.ip_user_files/bd/design_2/ip/design_2_xup_xor2_0_2/sim/design_2_xup_xor2_0_2.v" \
"../../../../CSE320_Marth_Lab1.ip_user_files/bd/design_2/ip/design_2_xup_xor2_0_3/sim/design_2_xup_xor2_0_3.v" \
"../../../../CSE320_Marth_Lab1.ip_user_files/bd/design_2/ip/design_2_xup_xor2_0_4/sim/design_2_xup_xor2_0_4.v" \
"../../../../CSE320_Marth_Lab1.ip_user_files/bd/design_2/sim/design_2.v" \
"../../../../CSE320_Marth_Lab1.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v" \
"../../../../fulladder4bit_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
