// Seed: 2213963796
module module_0 (
    output uwire id_0,
    output wand id_1,
    output uwire id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri id_5,
    input uwire id_6,
    output tri0 id_7,
    output tri1 id_8,
    input tri id_9,
    input tri1 id_10,
    output wand id_11,
    input supply1 id_12,
    input tri0 id_13,
    input tri1 id_14,
    output wor id_15,
    output wor id_16,
    input wire id_17,
    output wand id_18,
    output supply0 id_19
);
  wire id_21;
  wire id_22;
endmodule
module module_1 (
    output wand  id_0,
    input  tri1  id_1,
    output wand  id_2,
    output uwire id_3,
    input  wire  id_4,
    input  wand  id_5,
    input  tri0  id_6,
    input  wand  id_7,
    input  tri   id_8,
    input  tri0  id_9
);
  assign id_2 = id_8;
  module_0(
      id_2,
      id_2,
      id_2,
      id_9,
      id_5,
      id_6,
      id_7,
      id_2,
      id_2,
      id_1,
      id_1,
      id_3,
      id_6,
      id_1,
      id_9,
      id_3,
      id_3,
      id_6,
      id_2,
      id_2
  );
endmodule
