{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 15 18:48:16 2014 " "Info: Processing started: Sat Feb 15 18:48:16 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataPath.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DataPath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-RTL " "Info: Found design unit 1: DataPath-RTL" {  } { { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Info: Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Logic_Slice.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Logic_Slice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logic_Slice-RTL " "Info: Found design unit 1: Logic_Slice-RTL" {  } { { "Logic_Slice.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Logic_Slice.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Logic_Slice " "Info: Found entity 1: Logic_Slice" {  } { { "Logic_Slice.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Logic_Slice.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_Slice.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU_Slice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Slice-RTL " "Info: Found design unit 1: ALU_Slice-RTL" {  } { { "ALU_Slice.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/ALU_Slice.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Slice " "Info: Found entity 1: ALU_Slice" {  } { { "ALU_Slice.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/ALU_Slice.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Function_Unit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Function_Unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Function_Unit-RTL " "Info: Found design unit 1: Function_Unit-RTL" {  } { { "Function_Unit.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Function_Unit.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Function_Unit " "Info: Found entity 1: Function_Unit" {  } { { "Function_Unit.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Function_Unit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Info: Found design unit 1: ALU-RTL" {  } { { "ALU.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/ALU.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/ALU.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shifter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-RTL " "Info: Found design unit 1: shifter-RTL" {  } { { "Shifter.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Shifter.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Info: Found entity 1: Shifter" {  } { { "Shifter.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Shifter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RegisterFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-RTL " "Info: Found design unit 1: RegisterFile-RTL" {  } { { "RegisterFile.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/RegisterFile.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Info: Found entity 1: RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/RegisterFile.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Misc_functions.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file Misc_functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Misc_functions " "Info: Found design unit 1: Misc_functions" {  } { { "Misc_functions.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Misc_functions.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Misc_functions-body " "Info: Found design unit 2: Misc_functions-body" {  } { { "Misc_functions.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Misc_functions.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-RTL " "Info: Found design unit 1: RAM-RTL" {  } { { "RAM.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/RAM.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/RAM.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Info: Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:Registers " "Info: Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:Registers\"" {  } { { "DataPath.vhd" "Registers" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Function_Unit Function_Unit:Functions " "Info: Elaborating entity \"Function_Unit\" for hierarchy \"Function_Unit:Functions\"" {  } { { "DataPath.vhd" "Functions" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Function_Unit:Functions\|ALU:ALU_Inst " "Info: Elaborating entity \"ALU\" for hierarchy \"Function_Unit:Functions\|ALU:ALU_Inst\"" {  } { { "Function_Unit.vhd" "ALU_Inst" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Function_Unit.vhd" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logic_Slice Function_Unit:Functions\|ALU:ALU_Inst\|Logic_Slice:\\Logic_Generate:0:LS " "Info: Elaborating entity \"Logic_Slice\" for hierarchy \"Function_Unit:Functions\|ALU:ALU_Inst\|Logic_Slice:\\Logic_Generate:0:LS\"" {  } { { "ALU.vhd" "\\Logic_Generate:0:LS" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/ALU.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Slice Function_Unit:Functions\|ALU:ALU_Inst\|ALU_Slice:\\ALU_Generate:0:ALUS " "Info: Elaborating entity \"ALU_Slice\" for hierarchy \"Function_Unit:Functions\|ALU:ALU_Inst\|ALU_Slice:\\ALU_Generate:0:ALUS\"" {  } { { "ALU.vhd" "\\ALU_Generate:0:ALUS" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/ALU.vhd" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Function_Unit:Functions\|Shifter:Shift_Inst " "Info: Elaborating entity \"Shifter\" for hierarchy \"Function_Unit:Functions\|Shifter:Shift_Inst\"" {  } { { "Function_Unit.vhd" "Shift_Inst" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Function_Unit.vhd" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM " "Info: Elaborating entity \"RAM\" for hierarchy \"RAM:RAM\"" {  } { { "DataPath.vhd" "RAM" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:RAM\|RAM_rtl_0 " "Info: Inferred altsyncram megafunction from the following design logic: \"RAM:RAM\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Info: Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Info: Parameter WIDTH_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Info: Parameter WIDTHAD_A set to 11" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Info: Parameter NUMWORDS_A set to 2048" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Info: Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM\|altsyncram:RAM_rtl_0 " "Info: Elaborated megafunction instantiation \"RAM:RAM\|altsyncram:RAM_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM\|altsyncram:RAM_rtl_0 " "Info: Instantiated megafunction \"RAM:RAM\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Info: Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Info: Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Info: Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Info: Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5641.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5641.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5641 " "Info: Found entity 1: altsyncram_5641" {  } { { "db/altsyncram_5641.tdf" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/db/altsyncram_5641.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "501 " "Info: Implemented 501 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Info: Implemented 34 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "449 " "Info: Implemented 449 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "290 " "Info: Peak virtual memory: 290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 15 18:48:18 2014 " "Info: Processing ended: Sat Feb 15 18:48:18 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
