
dwm1000-tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089b8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000508  08008b58  08008b58  00018b58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009060  08009060  00020204  2**0
                  CONTENTS
  4 .ARM          00000008  08009060  08009060  00019060  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009068  08009068  00020204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009068  08009068  00019068  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800906c  0800906c  0001906c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  08009070  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000024c  20000204  08009274  00020204  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000450  08009274  00020450  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020234  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000dc83  00000000  00000000  00020277  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002922  00000000  00000000  0002defa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000df0  00000000  00000000  00030820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a6d  00000000  00000000  00031610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a64b  00000000  00000000  0003207d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000111ee  00000000  00000000  0004c6c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00091131  00000000  00000000  0005d8b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004b48  00000000  00000000  000ee9e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000f3530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000204 	.word	0x20000204
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008b40 	.word	0x08008b40

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000208 	.word	0x20000208
 80001dc:	08008b40 	.word	0x08008b40

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a6 	b.w	8000ffc <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9e08      	ldr	r6, [sp, #32]
 8000d3a:	460d      	mov	r5, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	460f      	mov	r7, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4694      	mov	ip, r2
 8000d48:	d965      	bls.n	8000e16 <__udivmoddi4+0xe2>
 8000d4a:	fab2 f382 	clz	r3, r2
 8000d4e:	b143      	cbz	r3, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d54:	f1c3 0220 	rsb	r2, r3, #32
 8000d58:	409f      	lsls	r7, r3
 8000d5a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d5e:	4317      	orrs	r7, r2
 8000d60:	409c      	lsls	r4, r3
 8000d62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d66:	fa1f f58c 	uxth.w	r5, ip
 8000d6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d6e:	0c22      	lsrs	r2, r4, #16
 8000d70:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d78:	fb01 f005 	mul.w	r0, r1, r5
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	d90a      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d80:	eb1c 0202 	adds.w	r2, ip, r2
 8000d84:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d88:	f080 811c 	bcs.w	8000fc4 <__udivmoddi4+0x290>
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	f240 8119 	bls.w	8000fc4 <__udivmoddi4+0x290>
 8000d92:	3902      	subs	r1, #2
 8000d94:	4462      	add	r2, ip
 8000d96:	1a12      	subs	r2, r2, r0
 8000d98:	b2a4      	uxth	r4, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000da6:	fb00 f505 	mul.w	r5, r0, r5
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	d90a      	bls.n	8000dc4 <__udivmoddi4+0x90>
 8000dae:	eb1c 0404 	adds.w	r4, ip, r4
 8000db2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db6:	f080 8107 	bcs.w	8000fc8 <__udivmoddi4+0x294>
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	f240 8104 	bls.w	8000fc8 <__udivmoddi4+0x294>
 8000dc0:	4464      	add	r4, ip
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11e      	cbz	r6, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40dc      	lsrs	r4, r3
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0xbc>
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f000 80ed 	beq.w	8000fbe <__udivmoddi4+0x28a>
 8000de4:	2100      	movs	r1, #0
 8000de6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dea:	4608      	mov	r0, r1
 8000dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df0:	fab3 f183 	clz	r1, r3
 8000df4:	2900      	cmp	r1, #0
 8000df6:	d149      	bne.n	8000e8c <__udivmoddi4+0x158>
 8000df8:	42ab      	cmp	r3, r5
 8000dfa:	d302      	bcc.n	8000e02 <__udivmoddi4+0xce>
 8000dfc:	4282      	cmp	r2, r0
 8000dfe:	f200 80f8 	bhi.w	8000ff2 <__udivmoddi4+0x2be>
 8000e02:	1a84      	subs	r4, r0, r2
 8000e04:	eb65 0203 	sbc.w	r2, r5, r3
 8000e08:	2001      	movs	r0, #1
 8000e0a:	4617      	mov	r7, r2
 8000e0c:	2e00      	cmp	r6, #0
 8000e0e:	d0e2      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	e9c6 4700 	strd	r4, r7, [r6]
 8000e14:	e7df      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e16:	b902      	cbnz	r2, 8000e1a <__udivmoddi4+0xe6>
 8000e18:	deff      	udf	#255	; 0xff
 8000e1a:	fab2 f382 	clz	r3, r2
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	f040 8090 	bne.w	8000f44 <__udivmoddi4+0x210>
 8000e24:	1a8a      	subs	r2, r1, r2
 8000e26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e2a:	fa1f fe8c 	uxth.w	lr, ip
 8000e2e:	2101      	movs	r1, #1
 8000e30:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e34:	fb07 2015 	mls	r0, r7, r5, r2
 8000e38:	0c22      	lsrs	r2, r4, #16
 8000e3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e3e:	fb0e f005 	mul.w	r0, lr, r5
 8000e42:	4290      	cmp	r0, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x124>
 8000e46:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0x122>
 8000e50:	4290      	cmp	r0, r2
 8000e52:	f200 80cb 	bhi.w	8000fec <__udivmoddi4+0x2b8>
 8000e56:	4645      	mov	r5, r8
 8000e58:	1a12      	subs	r2, r2, r0
 8000e5a:	b2a4      	uxth	r4, r4
 8000e5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e60:	fb07 2210 	mls	r2, r7, r0, r2
 8000e64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e68:	fb0e fe00 	mul.w	lr, lr, r0
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x14e>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x14c>
 8000e7a:	45a6      	cmp	lr, r4
 8000e7c:	f200 80bb 	bhi.w	8000ff6 <__udivmoddi4+0x2c2>
 8000e80:	4610      	mov	r0, r2
 8000e82:	eba4 040e 	sub.w	r4, r4, lr
 8000e86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e8a:	e79f      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e8c:	f1c1 0720 	rsb	r7, r1, #32
 8000e90:	408b      	lsls	r3, r1
 8000e92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e9a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e9e:	fa20 f307 	lsr.w	r3, r0, r7
 8000ea2:	40fd      	lsrs	r5, r7
 8000ea4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea8:	4323      	orrs	r3, r4
 8000eaa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eae:	fa1f fe8c 	uxth.w	lr, ip
 8000eb2:	fb09 5518 	mls	r5, r9, r8, r5
 8000eb6:	0c1c      	lsrs	r4, r3, #16
 8000eb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ebc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ec0:	42a5      	cmp	r5, r4
 8000ec2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eca:	d90b      	bls.n	8000ee4 <__udivmoddi4+0x1b0>
 8000ecc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ed4:	f080 8088 	bcs.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ed8:	42a5      	cmp	r5, r4
 8000eda:	f240 8085 	bls.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ede:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee2:	4464      	add	r4, ip
 8000ee4:	1b64      	subs	r4, r4, r5
 8000ee6:	b29d      	uxth	r5, r3
 8000ee8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eec:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ef4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	d908      	bls.n	8000f0e <__udivmoddi4+0x1da>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f04:	d26c      	bcs.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f06:	45a6      	cmp	lr, r4
 8000f08:	d96a      	bls.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f0a:	3b02      	subs	r3, #2
 8000f0c:	4464      	add	r4, ip
 8000f0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f12:	fba3 9502 	umull	r9, r5, r3, r2
 8000f16:	eba4 040e 	sub.w	r4, r4, lr
 8000f1a:	42ac      	cmp	r4, r5
 8000f1c:	46c8      	mov	r8, r9
 8000f1e:	46ae      	mov	lr, r5
 8000f20:	d356      	bcc.n	8000fd0 <__udivmoddi4+0x29c>
 8000f22:	d053      	beq.n	8000fcc <__udivmoddi4+0x298>
 8000f24:	b156      	cbz	r6, 8000f3c <__udivmoddi4+0x208>
 8000f26:	ebb0 0208 	subs.w	r2, r0, r8
 8000f2a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f2e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f32:	40ca      	lsrs	r2, r1
 8000f34:	40cc      	lsrs	r4, r1
 8000f36:	4317      	orrs	r7, r2
 8000f38:	e9c6 7400 	strd	r7, r4, [r6]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	2100      	movs	r1, #0
 8000f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f44:	f1c3 0120 	rsb	r1, r3, #32
 8000f48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f4c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f50:	fa25 f101 	lsr.w	r1, r5, r1
 8000f54:	409d      	lsls	r5, r3
 8000f56:	432a      	orrs	r2, r5
 8000f58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f5c:	fa1f fe8c 	uxth.w	lr, ip
 8000f60:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f64:	fb07 1510 	mls	r5, r7, r0, r1
 8000f68:	0c11      	lsrs	r1, r2, #16
 8000f6a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f6e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f72:	428d      	cmp	r5, r1
 8000f74:	fa04 f403 	lsl.w	r4, r4, r3
 8000f78:	d908      	bls.n	8000f8c <__udivmoddi4+0x258>
 8000f7a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f7e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f82:	d22f      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f84:	428d      	cmp	r5, r1
 8000f86:	d92d      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f88:	3802      	subs	r0, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	1b49      	subs	r1, r1, r5
 8000f8e:	b292      	uxth	r2, r2
 8000f90:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f94:	fb07 1115 	mls	r1, r7, r5, r1
 8000f98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f9c:	fb05 f10e 	mul.w	r1, r5, lr
 8000fa0:	4291      	cmp	r1, r2
 8000fa2:	d908      	bls.n	8000fb6 <__udivmoddi4+0x282>
 8000fa4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fa8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fac:	d216      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000fae:	4291      	cmp	r1, r2
 8000fb0:	d914      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000fb2:	3d02      	subs	r5, #2
 8000fb4:	4462      	add	r2, ip
 8000fb6:	1a52      	subs	r2, r2, r1
 8000fb8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fbc:	e738      	b.n	8000e30 <__udivmoddi4+0xfc>
 8000fbe:	4631      	mov	r1, r6
 8000fc0:	4630      	mov	r0, r6
 8000fc2:	e708      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000fc4:	4639      	mov	r1, r7
 8000fc6:	e6e6      	b.n	8000d96 <__udivmoddi4+0x62>
 8000fc8:	4610      	mov	r0, r2
 8000fca:	e6fb      	b.n	8000dc4 <__udivmoddi4+0x90>
 8000fcc:	4548      	cmp	r0, r9
 8000fce:	d2a9      	bcs.n	8000f24 <__udivmoddi4+0x1f0>
 8000fd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fd4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	e7a3      	b.n	8000f24 <__udivmoddi4+0x1f0>
 8000fdc:	4645      	mov	r5, r8
 8000fde:	e7ea      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000fe0:	462b      	mov	r3, r5
 8000fe2:	e794      	b.n	8000f0e <__udivmoddi4+0x1da>
 8000fe4:	4640      	mov	r0, r8
 8000fe6:	e7d1      	b.n	8000f8c <__udivmoddi4+0x258>
 8000fe8:	46d0      	mov	r8, sl
 8000fea:	e77b      	b.n	8000ee4 <__udivmoddi4+0x1b0>
 8000fec:	3d02      	subs	r5, #2
 8000fee:	4462      	add	r2, ip
 8000ff0:	e732      	b.n	8000e58 <__udivmoddi4+0x124>
 8000ff2:	4608      	mov	r0, r1
 8000ff4:	e70a      	b.n	8000e0c <__udivmoddi4+0xd8>
 8000ff6:	4464      	add	r4, ip
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	e742      	b.n	8000e82 <__udivmoddi4+0x14e>

08000ffc <__aeabi_idiv0>:
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <dwt_initialise>:
#define VBAT_ADDRESS   (0x08)
#define VTEMP_ADDRESS  (0x09)
#define XTRIM_ADDRESS  (0x1E)

int dwt_initialise(int config)
{
 8001000:	b590      	push	{r4, r7, lr}
 8001002:	b087      	sub	sp, #28
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
    uint16 otp_xtaltrim_and_rev = 0;
 8001008:	2300      	movs	r3, #0
 800100a:	82fb      	strh	r3, [r7, #22]
    uint32 ldo_tune = 0;
 800100c:	2300      	movs	r3, #0
 800100e:	613b      	str	r3, [r7, #16]

    pdw1000local->dblbuffon = 0; // - set to 0 - meaning double buffer mode is off by default
 8001010:	4b9f      	ldr	r3, [pc, #636]	; (8001290 <dwt_initialise+0x290>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	2200      	movs	r2, #0
 8001016:	751a      	strb	r2, [r3, #20]
    pdw1000local->wait4resp = 0; // - set to 0 - meaning wait for response not active
 8001018:	4b9d      	ldr	r3, [pc, #628]	; (8001290 <dwt_initialise+0x290>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	2200      	movs	r2, #0
 800101e:	755a      	strb	r2, [r3, #21]
    pdw1000local->sleep_mode = 0; // - set to 0 - meaning sleep mode has not been configured
 8001020:	4b9b      	ldr	r3, [pc, #620]	; (8001290 <dwt_initialise+0x290>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	2200      	movs	r2, #0
 8001026:	82da      	strh	r2, [r3, #22]

    pdw1000local->cbTxDone = NULL;
 8001028:	4b99      	ldr	r3, [pc, #612]	; (8001290 <dwt_initialise+0x290>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2200      	movs	r2, #0
 800102e:	629a      	str	r2, [r3, #40]	; 0x28
    pdw1000local->cbRxOk = NULL;
 8001030:	4b97      	ldr	r3, [pc, #604]	; (8001290 <dwt_initialise+0x290>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	2200      	movs	r2, #0
 8001036:	62da      	str	r2, [r3, #44]	; 0x2c
    pdw1000local->cbRxTo = NULL;
 8001038:	4b95      	ldr	r3, [pc, #596]	; (8001290 <dwt_initialise+0x290>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2200      	movs	r2, #0
 800103e:	631a      	str	r2, [r3, #48]	; 0x30
    pdw1000local->cbRxErr = NULL;
 8001040:	4b93      	ldr	r3, [pc, #588]	; (8001290 <dwt_initialise+0x290>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	2200      	movs	r2, #0
 8001046:	635a      	str	r2, [r3, #52]	; 0x34
#if DWT_API_ERROR_CHECK
    pdw1000local->otp_mask = config ; // Save the READ_OTP config mask
#endif

    // Read and validate device ID, return -1 if not recognised
    if (DWT_DEVICE_ID != dwt_readdevid()) // MP IC ONLY (i.e. DW1000) FOR THIS CODE
 8001048:	f000 f926 	bl	8001298 <dwt_readdevid>
 800104c:	4603      	mov	r3, r0
 800104e:	4a91      	ldr	r2, [pc, #580]	; (8001294 <dwt_initialise+0x294>)
 8001050:	4293      	cmp	r3, r2
 8001052:	d002      	beq.n	800105a <dwt_initialise+0x5a>
    {
        return DWT_ERROR ;
 8001054:	f04f 33ff 	mov.w	r3, #4294967295
 8001058:	e115      	b.n	8001286 <dwt_initialise+0x286>
    }

    if(!(DWT_DW_WAKE_UP & config)) // Don't reset the device if DWT_DW_WAKE_UP bit is set, e.g. when calling this API after wake up
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	f003 0302 	and.w	r3, r3, #2
 8001060:	2b00      	cmp	r3, #0
 8001062:	d101      	bne.n	8001068 <dwt_initialise+0x68>
    {
        dwt_softreset(); // Make sure the device is completely reset before starting initialisation
 8001064:	f000 fd64 	bl	8001b30 <dwt_softreset>
    }

    if(!((DWT_DW_WAKE_UP & config) && ((DWT_READ_OTP_TMP | DWT_READ_OTP_BAT | DWT_READ_OTP_LID | DWT_READ_OTP_PID | DWT_DW_WUP_RD_OTPREV)& config)))
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	f003 0302 	and.w	r3, r3, #2
 800106e:	2b00      	cmp	r3, #0
 8001070:	d004      	beq.n	800107c <dwt_initialise+0x7c>
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 8001078:	2b00      	cmp	r3, #0
 800107a:	d102      	bne.n	8001082 <dwt_initialise+0x82>
    {
        _dwt_enableclocks(FORCE_SYS_XTI); // NOTE: set system clock to XTI - this is necessary to make sure the values read by _dwt_otpread are reliable
 800107c:	2000      	movs	r0, #0
 800107e:	f000 fc63 	bl	8001948 <_dwt_enableclocks>
    }                                  // when not reading from OTP, clocks don't need to change.

    // Configure the CPLL lock detect
    dwt_write8bitoffsetreg(EXT_SYNC_ID, EC_CTRL_OFFSET, EC_CTRL_PLLLCK);
 8001082:	2204      	movs	r2, #4
 8001084:	2100      	movs	r1, #0
 8001086:	2024      	movs	r0, #36	; 0x24
 8001088:	f000 fba7 	bl	80017da <dwt_write8bitoffsetreg>

    // When DW1000 IC is initialised from power up, then the LDO value should be kicked from OTP, otherwise if this API is called after
    // DW1000 IC has been woken up (DWT_DW_WAKE_UP bit is set) this can be skipped as LDO would have already been automatically
    // kicked/loaded on wake up
    if(!(DWT_DW_WAKE_UP & config))
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	f003 0302 	and.w	r3, r3, #2
 8001092:	2b00      	cmp	r3, #0
 8001094:	d116      	bne.n	80010c4 <dwt_initialise+0xc4>
    {
        // Load LDO tune from OTP and kick it if there is a value actually programmed.
        ldo_tune = _dwt_otpread(LDOTUNE_ADDRESS);
 8001096:	2004      	movs	r0, #4
 8001098:	f000 fbf5 	bl	8001886 <_dwt_otpread>
 800109c:	6138      	str	r0, [r7, #16]
        if((ldo_tune & 0xFF) != 0)
 800109e:	693b      	ldr	r3, [r7, #16]
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d01f      	beq.n	80010e6 <dwt_initialise+0xe6>
        {
            // Kick LDO tune
            dwt_write8bitoffsetreg(OTP_IF_ID, OTP_SF, OTP_SF_LDO_KICK); // Set load LDO kick bit
 80010a6:	2202      	movs	r2, #2
 80010a8:	2112      	movs	r1, #18
 80010aa:	202d      	movs	r0, #45	; 0x2d
 80010ac:	f000 fb95 	bl	80017da <dwt_write8bitoffsetreg>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO; // LDO tune must be kicked at wake-up
 80010b0:	4b77      	ldr	r3, [pc, #476]	; (8001290 <dwt_initialise+0x290>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	8ada      	ldrh	r2, [r3, #22]
 80010b6:	4b76      	ldr	r3, [pc, #472]	; (8001290 <dwt_initialise+0x290>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80010be:	b292      	uxth	r2, r2
 80010c0:	82da      	strh	r2, [r3, #22]
 80010c2:	e010      	b.n	80010e6 <dwt_initialise+0xe6>
        }
    }
    else
    {   //if LDOTUNE reg contains value different from default it means it was kicked from OTP and thus set AON_WCFG_ONW_LLDO.
        if(dwt_read32bitoffsetreg(RF_CONF_ID, LDOTUNE) != LDOTUNE_DEFAULT)
 80010c4:	2130      	movs	r1, #48	; 0x30
 80010c6:	2028      	movs	r0, #40	; 0x28
 80010c8:	f000 fb43 	bl	8001752 <dwt_read32bitoffsetreg>
 80010cc:	4603      	mov	r3, r0
 80010ce:	f1b3 3f88 	cmp.w	r3, #2290649224	; 0x88888888
 80010d2:	d008      	beq.n	80010e6 <dwt_initialise+0xe6>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO;
 80010d4:	4b6e      	ldr	r3, [pc, #440]	; (8001290 <dwt_initialise+0x290>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	8ada      	ldrh	r2, [r3, #22]
 80010da:	4b6d      	ldr	r3, [pc, #436]	; (8001290 <dwt_initialise+0x290>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80010e2:	b292      	uxth	r2, r2
 80010e4:	82da      	strh	r2, [r3, #22]
    }

    if((!(DWT_DW_WAKE_UP & config)) || ((DWT_DW_WAKE_UP & config) && (DWT_DW_WUP_RD_OTPREV & config)))
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f003 0302 	and.w	r3, r3, #2
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d009      	beq.n	8001104 <dwt_initialise+0x104>
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	f003 0302 	and.w	r3, r3, #2
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d011      	beq.n	800111e <dwt_initialise+0x11e>
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	f003 0308 	and.w	r3, r3, #8
 8001100:	2b00      	cmp	r3, #0
 8001102:	d00c      	beq.n	800111e <dwt_initialise+0x11e>
    {
        // Read OTP revision number
        otp_xtaltrim_and_rev = _dwt_otpread(XTRIM_ADDRESS) & 0xffff;        // Read 32 bit value, XTAL trim val is in low octet-0 (5 bits)
 8001104:	201e      	movs	r0, #30
 8001106:	f000 fbbe 	bl	8001886 <_dwt_otpread>
 800110a:	4603      	mov	r3, r0
 800110c:	82fb      	strh	r3, [r7, #22]
        pdw1000local->otprev = (otp_xtaltrim_and_rev >> 8) & 0xff;          // OTP revision is the next byte
 800110e:	8afb      	ldrh	r3, [r7, #22]
 8001110:	0a1b      	lsrs	r3, r3, #8
 8001112:	b29a      	uxth	r2, r3
 8001114:	4b5e      	ldr	r3, [pc, #376]	; (8001290 <dwt_initialise+0x290>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	b2d2      	uxtb	r2, r2
 800111a:	72da      	strb	r2, [r3, #11]
 800111c:	e003      	b.n	8001126 <dwt_initialise+0x126>
    }
    else
        pdw1000local->otprev = 0; // If OTP valuse are not used, if this API is called after DW1000 IC has been woken up
 800111e:	4b5c      	ldr	r3, [pc, #368]	; (8001290 <dwt_initialise+0x290>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	2200      	movs	r2, #0
 8001124:	72da      	strb	r2, [r3, #11]
                                  // (DWT_DW_WAKE_UP bit is set), set otprev to 0

    if(!(DWT_DW_WAKE_UP & config))
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	f003 0302 	and.w	r3, r3, #2
 800112c:	2b00      	cmp	r3, #0
 800112e:	d10b      	bne.n	8001148 <dwt_initialise+0x148>
    {
        // XTAL trim value is set in OTP for DW1000 module and EVK/TREK boards but that might not be the case in a custom design
        if ((otp_xtaltrim_and_rev & 0x1F) == 0) // A value of 0 means that the crystal has not been trimmed
 8001130:	8afb      	ldrh	r3, [r7, #22]
 8001132:	f003 031f 	and.w	r3, r3, #31
 8001136:	2b00      	cmp	r3, #0
 8001138:	d101      	bne.n	800113e <dwt_initialise+0x13e>
        {
            otp_xtaltrim_and_rev = FS_XTALT_MIDRANGE ; // Set to mid-range if no calibration value inside
 800113a:	2310      	movs	r3, #16
 800113c:	82fb      	strh	r3, [r7, #22]
        }
        // Configure XTAL trim
        dwt_setxtaltrim((uint8)otp_xtaltrim_and_rev);
 800113e:	8afb      	ldrh	r3, [r7, #22]
 8001140:	b2db      	uxtb	r3, r3
 8001142:	4618      	mov	r0, r3
 8001144:	f000 fd1a 	bl	8001b7c <dwt_setxtaltrim>
    }

    if(DWT_READ_OTP_PID & config)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	f003 0310 	and.w	r3, r3, #16
 800114e:	2b00      	cmp	r3, #0
 8001150:	d007      	beq.n	8001162 <dwt_initialise+0x162>
    {
        // Load Part from OTP
        pdw1000local->partID = _dwt_otpread(PARTID_ADDRESS);
 8001152:	4b4f      	ldr	r3, [pc, #316]	; (8001290 <dwt_initialise+0x290>)
 8001154:	681c      	ldr	r4, [r3, #0]
 8001156:	2006      	movs	r0, #6
 8001158:	f000 fb95 	bl	8001886 <_dwt_otpread>
 800115c:	4603      	mov	r3, r0
 800115e:	6023      	str	r3, [r4, #0]
 8001160:	e003      	b.n	800116a <dwt_initialise+0x16a>
    }
    else
    {
        pdw1000local->partID = 0;
 8001162:	4b4b      	ldr	r3, [pc, #300]	; (8001290 <dwt_initialise+0x290>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	2200      	movs	r2, #0
 8001168:	601a      	str	r2, [r3, #0]
    }

    if(DWT_READ_OTP_LID & config)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	f003 0320 	and.w	r3, r3, #32
 8001170:	2b00      	cmp	r3, #0
 8001172:	d007      	beq.n	8001184 <dwt_initialise+0x184>
    {
        // Load Lot ID from OTP
        pdw1000local->lotID = _dwt_otpread(LOTID_ADDRESS);
 8001174:	4b46      	ldr	r3, [pc, #280]	; (8001290 <dwt_initialise+0x290>)
 8001176:	681c      	ldr	r4, [r3, #0]
 8001178:	2007      	movs	r0, #7
 800117a:	f000 fb84 	bl	8001886 <_dwt_otpread>
 800117e:	4603      	mov	r3, r0
 8001180:	6063      	str	r3, [r4, #4]
 8001182:	e003      	b.n	800118c <dwt_initialise+0x18c>
    }
    else
    {
        pdw1000local->lotID = 0;
 8001184:	4b42      	ldr	r3, [pc, #264]	; (8001290 <dwt_initialise+0x290>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	2200      	movs	r2, #0
 800118a:	605a      	str	r2, [r3, #4]
    }

    if(DWT_READ_OTP_BAT & config)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001192:	2b00      	cmp	r3, #0
 8001194:	d008      	beq.n	80011a8 <dwt_initialise+0x1a8>
    {
        // Load VBAT from OTP
        pdw1000local->vBatP = _dwt_otpread(VBAT_ADDRESS) & 0xff;
 8001196:	2008      	movs	r0, #8
 8001198:	f000 fb75 	bl	8001886 <_dwt_otpread>
 800119c:	4602      	mov	r2, r0
 800119e:	4b3c      	ldr	r3, [pc, #240]	; (8001290 <dwt_initialise+0x290>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	b2d2      	uxtb	r2, r2
 80011a4:	721a      	strb	r2, [r3, #8]
 80011a6:	e003      	b.n	80011b0 <dwt_initialise+0x1b0>
    }
    else
    {
        pdw1000local->vBatP = 0;
 80011a8:	4b39      	ldr	r3, [pc, #228]	; (8001290 <dwt_initialise+0x290>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2200      	movs	r2, #0
 80011ae:	721a      	strb	r2, [r3, #8]
    }

    if(DWT_READ_OTP_TMP & config)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d008      	beq.n	80011cc <dwt_initialise+0x1cc>
    {
        // Load TEMP from OTP
        pdw1000local->tempP = _dwt_otpread(VTEMP_ADDRESS) & 0xff;
 80011ba:	2009      	movs	r0, #9
 80011bc:	f000 fb63 	bl	8001886 <_dwt_otpread>
 80011c0:	4602      	mov	r2, r0
 80011c2:	4b33      	ldr	r3, [pc, #204]	; (8001290 <dwt_initialise+0x290>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	b2d2      	uxtb	r2, r2
 80011c8:	725a      	strb	r2, [r3, #9]
 80011ca:	e003      	b.n	80011d4 <dwt_initialise+0x1d4>
    }
    else
    {
        pdw1000local->tempP = 0;
 80011cc:	4b30      	ldr	r3, [pc, #192]	; (8001290 <dwt_initialise+0x290>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	2200      	movs	r2, #0
 80011d2:	725a      	strb	r2, [r3, #9]
    }

    // Load leading edge detect code (LDE/microcode)
    if(!(DWT_DW_WAKE_UP & config))
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	f003 0302 	and.w	r3, r3, #2
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d121      	bne.n	8001222 <dwt_initialise+0x222>
    {
        if(DWT_LOADUCODE & config)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	f003 0301 	and.w	r3, r3, #1
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d00b      	beq.n	8001200 <dwt_initialise+0x200>
        {
            _dwt_loaducodefromrom();
 80011e8:	f000 fb9a 	bl	8001920 <_dwt_loaducodefromrom>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE; // microcode must be loaded at wake-up if loaded on initialisation
 80011ec:	4b28      	ldr	r3, [pc, #160]	; (8001290 <dwt_initialise+0x290>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	8ada      	ldrh	r2, [r3, #22]
 80011f2:	4b27      	ldr	r3, [pc, #156]	; (8001290 <dwt_initialise+0x290>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80011fa:	b292      	uxth	r2, r2
 80011fc:	82da      	strh	r2, [r3, #22]
 80011fe:	e01e      	b.n	800123e <dwt_initialise+0x23e>
        }
        else // Should disable the LDERUN bit enable if LDE has not been loaded
        {
            uint16 rega = dwt_read16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1) ;
 8001200:	2105      	movs	r1, #5
 8001202:	2036      	movs	r0, #54	; 0x36
 8001204:	f000 facc 	bl	80017a0 <dwt_read16bitoffsetreg>
 8001208:	4603      	mov	r3, r0
 800120a:	81fb      	strh	r3, [r7, #14]
            rega &= 0xFDFF ; // Clear LDERUN bit
 800120c:	89fb      	ldrh	r3, [r7, #14]
 800120e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001212:	81fb      	strh	r3, [r7, #14]
            dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1, rega) ;
 8001214:	89fb      	ldrh	r3, [r7, #14]
 8001216:	461a      	mov	r2, r3
 8001218:	2105      	movs	r1, #5
 800121a:	2036      	movs	r0, #54	; 0x36
 800121c:	f000 faf0 	bl	8001800 <dwt_write16bitoffsetreg>
 8001220:	e00d      	b.n	800123e <dwt_initialise+0x23e>
        }
    }
    else //if DWT_DW_WUP_NO_UCODE is set then assume that the UCODE was loaded from ROM (i.e. DWT_LOADUCODE was set on power up),
    {     //thus set AON_WCFG_ONW_LLDE, otherwise don't set the AON_WCFG_ONW_LLDE bit in the sleep_mode configuration
        if((DWT_DW_WUP_NO_UCODE & config) == 0)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	f003 0304 	and.w	r3, r3, #4
 8001228:	2b00      	cmp	r3, #0
 800122a:	d108      	bne.n	800123e <dwt_initialise+0x23e>
        {
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE;
 800122c:	4b18      	ldr	r3, [pc, #96]	; (8001290 <dwt_initialise+0x290>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	8ada      	ldrh	r2, [r3, #22]
 8001232:	4b17      	ldr	r3, [pc, #92]	; (8001290 <dwt_initialise+0x290>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800123a:	b292      	uxth	r2, r2
 800123c:	82da      	strh	r2, [r3, #22]
        }
    }

    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
 800123e:	2001      	movs	r0, #1
 8001240:	f000 fb82 	bl	8001948 <_dwt_enableclocks>

    // The 3 bits in AON CFG1 register must be cleared to ensure proper operation of the DW1000 in DEEPSLEEP mode.
    dwt_write8bitoffsetreg(AON_ID, AON_CFG1_OFFSET, 0x00);
 8001244:	2200      	movs	r2, #0
 8001246:	210a      	movs	r1, #10
 8001248:	202c      	movs	r0, #44	; 0x2c
 800124a:	f000 fac6 	bl	80017da <dwt_write8bitoffsetreg>

    // Read system register / store local copy
    pdw1000local->sysCFGreg = dwt_read32bitreg(SYS_CFG_ID) ; // Read sysconfig register
 800124e:	4b10      	ldr	r3, [pc, #64]	; (8001290 <dwt_initialise+0x290>)
 8001250:	681c      	ldr	r4, [r3, #0]
 8001252:	2100      	movs	r1, #0
 8001254:	2004      	movs	r0, #4
 8001256:	f000 fa7c 	bl	8001752 <dwt_read32bitoffsetreg>
 800125a:	4603      	mov	r3, r0
 800125c:	6123      	str	r3, [r4, #16]
    pdw1000local->longFrames = (pdw1000local->sysCFGreg & SYS_CFG_PHR_MODE_11) >> SYS_CFG_PHR_MODE_SHFT ; //configure longFrames
 800125e:	4b0c      	ldr	r3, [pc, #48]	; (8001290 <dwt_initialise+0x290>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	691b      	ldr	r3, [r3, #16]
 8001264:	0c1b      	lsrs	r3, r3, #16
 8001266:	b2da      	uxtb	r2, r3
 8001268:	4b09      	ldr	r3, [pc, #36]	; (8001290 <dwt_initialise+0x290>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f002 0203 	and.w	r2, r2, #3
 8001270:	b2d2      	uxtb	r2, r2
 8001272:	729a      	strb	r2, [r3, #10]

    pdw1000local->txFCTRL = dwt_read32bitreg(TX_FCTRL_ID) ;
 8001274:	4b06      	ldr	r3, [pc, #24]	; (8001290 <dwt_initialise+0x290>)
 8001276:	681c      	ldr	r4, [r3, #0]
 8001278:	2100      	movs	r1, #0
 800127a:	2008      	movs	r0, #8
 800127c:	f000 fa69 	bl	8001752 <dwt_read32bitoffsetreg>
 8001280:	4603      	mov	r3, r0
 8001282:	60e3      	str	r3, [r4, #12]

    return DWT_SUCCESS ;
 8001284:	2300      	movs	r3, #0

} // end dwt_initialise()
 8001286:	4618      	mov	r0, r3
 8001288:	371c      	adds	r7, #28
 800128a:	46bd      	mov	sp, r7
 800128c:	bd90      	pop	{r4, r7, pc}
 800128e:	bf00      	nop
 8001290:	20000000 	.word	0x20000000
 8001294:	deca0130 	.word	0xdeca0130

08001298 <dwt_readdevid>:
 * output parameters
 *
 * returns the read value which for DW1000 is 0xDECA0130
 */
uint32 dwt_readdevid(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
    return dwt_read32bitoffsetreg(DEV_ID_ID,0);
 800129c:	2100      	movs	r1, #0
 800129e:	2000      	movs	r0, #0
 80012a0:	f000 fa57 	bl	8001752 <dwt_read32bitoffsetreg>
 80012a4:	4603      	mov	r3, r0
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	bd80      	pop	{r7, pc}
	...

080012ac <dwt_configure>:
 * output parameters
 *
 * no return value
 */
void dwt_configure(dwt_config_t *config)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b086      	sub	sp, #24
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
    uint8 nsSfd_result  = 0;
 80012b4:	2300      	movs	r3, #0
 80012b6:	75fb      	strb	r3, [r7, #23]
    uint8 useDWnsSFD = 0;
 80012b8:	2300      	movs	r3, #0
 80012ba:	75bb      	strb	r3, [r7, #22]
    uint8 chan = config->chan ;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	74fb      	strb	r3, [r7, #19]
    uint32 regval ;
    uint16 reg16 = lde_replicaCoeff[config->rxCode];
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	795b      	ldrb	r3, [r3, #5]
 80012c6:	461a      	mov	r2, r3
 80012c8:	4ba1      	ldr	r3, [pc, #644]	; (8001550 <dwt_configure+0x2a4>)
 80012ca:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80012ce:	82bb      	strh	r3, [r7, #20]
    uint8 prfIndex = config->prf - DWT_PRF_16M;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	785b      	ldrb	r3, [r3, #1]
 80012d4:	3b01      	subs	r3, #1
 80012d6:	74bb      	strb	r3, [r7, #18]
    uint8 bw = ((chan == 4) || (chan == 7)) ? 1 : 0 ; // Select wide or narrow band
 80012d8:	7cfb      	ldrb	r3, [r7, #19]
 80012da:	2b04      	cmp	r3, #4
 80012dc:	d002      	beq.n	80012e4 <dwt_configure+0x38>
 80012de:	7cfb      	ldrb	r3, [r7, #19]
 80012e0:	2b07      	cmp	r3, #7
 80012e2:	d101      	bne.n	80012e8 <dwt_configure+0x3c>
 80012e4:	2301      	movs	r3, #1
 80012e6:	e000      	b.n	80012ea <dwt_configure+0x3e>
 80012e8:	2300      	movs	r3, #0
 80012ea:	747b      	strb	r3, [r7, #17]
           || (config->txPreambLength == DWT_PLEN_2048) || (config->txPreambLength == DWT_PLEN_4096));
    assert((config->phrMode == DWT_PHRMODE_STD) || (config->phrMode == DWT_PHRMODE_EXT));
#endif

    // For 110 kbps we need a special setup
    if(DWT_BR_110K == config->dataRate)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	79db      	ldrb	r3, [r3, #7]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d10b      	bne.n	800130c <dwt_configure+0x60>
    {
        pdw1000local->sysCFGreg |= SYS_CFG_RXM110K ;
 80012f4:	4b97      	ldr	r3, [pc, #604]	; (8001554 <dwt_configure+0x2a8>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	691a      	ldr	r2, [r3, #16]
 80012fa:	4b96      	ldr	r3, [pc, #600]	; (8001554 <dwt_configure+0x2a8>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001302:	611a      	str	r2, [r3, #16]
        reg16 >>= 3; // lde_replicaCoeff must be divided by 8
 8001304:	8abb      	ldrh	r3, [r7, #20]
 8001306:	08db      	lsrs	r3, r3, #3
 8001308:	82bb      	strh	r3, [r7, #20]
 800130a:	e007      	b.n	800131c <dwt_configure+0x70>
    }
    else
    {
        pdw1000local->sysCFGreg &= (~SYS_CFG_RXM110K) ;
 800130c:	4b91      	ldr	r3, [pc, #580]	; (8001554 <dwt_configure+0x2a8>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	691a      	ldr	r2, [r3, #16]
 8001312:	4b90      	ldr	r3, [pc, #576]	; (8001554 <dwt_configure+0x2a8>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 800131a:	611a      	str	r2, [r3, #16]
    }

    pdw1000local->longFrames = config->phrMode ;
 800131c:	4b8d      	ldr	r3, [pc, #564]	; (8001554 <dwt_configure+0x2a8>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	687a      	ldr	r2, [r7, #4]
 8001322:	7a12      	ldrb	r2, [r2, #8]
 8001324:	729a      	strb	r2, [r3, #10]

    pdw1000local->sysCFGreg &= ~SYS_CFG_PHR_MODE_11;
 8001326:	4b8b      	ldr	r3, [pc, #556]	; (8001554 <dwt_configure+0x2a8>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	691a      	ldr	r2, [r3, #16]
 800132c:	4b89      	ldr	r3, [pc, #548]	; (8001554 <dwt_configure+0x2a8>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001334:	611a      	str	r2, [r3, #16]
    pdw1000local->sysCFGreg |= (SYS_CFG_PHR_MODE_11 & ((uint32)config->phrMode << SYS_CFG_PHR_MODE_SHFT));
 8001336:	4b87      	ldr	r3, [pc, #540]	; (8001554 <dwt_configure+0x2a8>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	6919      	ldr	r1, [r3, #16]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	7a1b      	ldrb	r3, [r3, #8]
 8001340:	041b      	lsls	r3, r3, #16
 8001342:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001346:	4b83      	ldr	r3, [pc, #524]	; (8001554 <dwt_configure+0x2a8>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	430a      	orrs	r2, r1
 800134c:	611a      	str	r2, [r3, #16]

    dwt_write32bitreg(SYS_CFG_ID,pdw1000local->sysCFGreg) ;
 800134e:	4b81      	ldr	r3, [pc, #516]	; (8001554 <dwt_configure+0x2a8>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	691b      	ldr	r3, [r3, #16]
 8001354:	461a      	mov	r2, r3
 8001356:	2100      	movs	r1, #0
 8001358:	2004      	movs	r0, #4
 800135a:	f000 fa6d 	bl	8001838 <dwt_write32bitoffsetreg>
    // Set the lde_replicaCoeff
    dwt_write16bitoffsetreg(LDE_IF_ID, LDE_REPC_OFFSET, reg16) ;
 800135e:	8abb      	ldrh	r3, [r7, #20]
 8001360:	461a      	mov	r2, r3
 8001362:	f642 0104 	movw	r1, #10244	; 0x2804
 8001366:	202e      	movs	r0, #46	; 0x2e
 8001368:	f000 fa4a 	bl	8001800 <dwt_write16bitoffsetreg>

    _dwt_configlde(prfIndex);
 800136c:	7cbb      	ldrb	r3, [r7, #18]
 800136e:	4618      	mov	r0, r3
 8001370:	f000 fab6 	bl	80018e0 <_dwt_configlde>

    // Configure PLL2/RF PLL block CFG/TUNE (for a given channel)
    dwt_write32bitoffsetreg(FS_CTRL_ID, FS_PLLCFG_OFFSET, fs_pll_cfg[chan_idx[chan]]);
 8001374:	7cfb      	ldrb	r3, [r7, #19]
 8001376:	4a78      	ldr	r2, [pc, #480]	; (8001558 <dwt_configure+0x2ac>)
 8001378:	5cd3      	ldrb	r3, [r2, r3]
 800137a:	461a      	mov	r2, r3
 800137c:	4b77      	ldr	r3, [pc, #476]	; (800155c <dwt_configure+0x2b0>)
 800137e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001382:	461a      	mov	r2, r3
 8001384:	2107      	movs	r1, #7
 8001386:	202b      	movs	r0, #43	; 0x2b
 8001388:	f000 fa56 	bl	8001838 <dwt_write32bitoffsetreg>
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_PLLTUNE_OFFSET, fs_pll_tune[chan_idx[chan]]);
 800138c:	7cfb      	ldrb	r3, [r7, #19]
 800138e:	4a72      	ldr	r2, [pc, #456]	; (8001558 <dwt_configure+0x2ac>)
 8001390:	5cd3      	ldrb	r3, [r2, r3]
 8001392:	461a      	mov	r2, r3
 8001394:	4b72      	ldr	r3, [pc, #456]	; (8001560 <dwt_configure+0x2b4>)
 8001396:	5c9b      	ldrb	r3, [r3, r2]
 8001398:	461a      	mov	r2, r3
 800139a:	210b      	movs	r1, #11
 800139c:	202b      	movs	r0, #43	; 0x2b
 800139e:	f000 fa1c 	bl	80017da <dwt_write8bitoffsetreg>

    // Configure RF RX blocks (for specified channel/bandwidth)
    dwt_write8bitoffsetreg(RF_CONF_ID, RF_RXCTRLH_OFFSET, rx_config[bw]);
 80013a2:	7c7b      	ldrb	r3, [r7, #17]
 80013a4:	4a6f      	ldr	r2, [pc, #444]	; (8001564 <dwt_configure+0x2b8>)
 80013a6:	5cd3      	ldrb	r3, [r2, r3]
 80013a8:	461a      	mov	r2, r3
 80013aa:	210b      	movs	r1, #11
 80013ac:	2028      	movs	r0, #40	; 0x28
 80013ae:	f000 fa14 	bl	80017da <dwt_write8bitoffsetreg>

    // Configure RF TX blocks (for specified channel and PRF)
    // Configure RF TX control
    dwt_write32bitoffsetreg(RF_CONF_ID, RF_TXCTRL_OFFSET, tx_config[chan_idx[chan]]);
 80013b2:	7cfb      	ldrb	r3, [r7, #19]
 80013b4:	4a68      	ldr	r2, [pc, #416]	; (8001558 <dwt_configure+0x2ac>)
 80013b6:	5cd3      	ldrb	r3, [r2, r3]
 80013b8:	461a      	mov	r2, r3
 80013ba:	4b6b      	ldr	r3, [pc, #428]	; (8001568 <dwt_configure+0x2bc>)
 80013bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013c0:	461a      	mov	r2, r3
 80013c2:	210c      	movs	r1, #12
 80013c4:	2028      	movs	r0, #40	; 0x28
 80013c6:	f000 fa37 	bl	8001838 <dwt_write32bitoffsetreg>

    // Configure the baseband parameters (for specified PRF, bit rate, PAC, and SFD settings)
    // DTUNE0
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE0b_OFFSET, sftsh[config->dataRate][config->nsSFD]);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	79db      	ldrb	r3, [r3, #7]
 80013ce:	4618      	mov	r0, r3
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	799b      	ldrb	r3, [r3, #6]
 80013d4:	4619      	mov	r1, r3
 80013d6:	4a65      	ldr	r2, [pc, #404]	; (800156c <dwt_configure+0x2c0>)
 80013d8:	0043      	lsls	r3, r0, #1
 80013da:	440b      	add	r3, r1
 80013dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013e0:	461a      	mov	r2, r3
 80013e2:	2102      	movs	r1, #2
 80013e4:	2027      	movs	r0, #39	; 0x27
 80013e6:	f000 fa0b 	bl	8001800 <dwt_write16bitoffsetreg>

    // DTUNE1
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1a_OFFSET, dtune1[prfIndex]);
 80013ea:	7cbb      	ldrb	r3, [r7, #18]
 80013ec:	4a60      	ldr	r2, [pc, #384]	; (8001570 <dwt_configure+0x2c4>)
 80013ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013f2:	461a      	mov	r2, r3
 80013f4:	2104      	movs	r1, #4
 80013f6:	2027      	movs	r0, #39	; 0x27
 80013f8:	f000 fa02 	bl	8001800 <dwt_write16bitoffsetreg>

    if(config->dataRate == DWT_BR_110K)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	79db      	ldrb	r3, [r3, #7]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d105      	bne.n	8001410 <dwt_configure+0x164>
    {
        dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_110K);
 8001404:	2264      	movs	r2, #100	; 0x64
 8001406:	2106      	movs	r1, #6
 8001408:	2027      	movs	r0, #39	; 0x27
 800140a:	f000 f9f9 	bl	8001800 <dwt_write16bitoffsetreg>
 800140e:	e018      	b.n	8001442 <dwt_configure+0x196>
    }
    else
    {
        if(config->txPreambLength == DWT_PLEN_64)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	789b      	ldrb	r3, [r3, #2]
 8001414:	2b04      	cmp	r3, #4
 8001416:	d10a      	bne.n	800142e <dwt_configure+0x182>
        {
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_6M8_PRE64);
 8001418:	2210      	movs	r2, #16
 800141a:	2106      	movs	r1, #6
 800141c:	2027      	movs	r0, #39	; 0x27
 800141e:	f000 f9ef 	bl	8001800 <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE64);
 8001422:	2210      	movs	r2, #16
 8001424:	2126      	movs	r1, #38	; 0x26
 8001426:	2027      	movs	r0, #39	; 0x27
 8001428:	f000 f9d7 	bl	80017da <dwt_write8bitoffsetreg>
 800142c:	e009      	b.n	8001442 <dwt_configure+0x196>
        }
        else
        {
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_850K_6M8);
 800142e:	2220      	movs	r2, #32
 8001430:	2106      	movs	r1, #6
 8001432:	2027      	movs	r0, #39	; 0x27
 8001434:	f000 f9e4 	bl	8001800 <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE128PLUS);
 8001438:	2228      	movs	r2, #40	; 0x28
 800143a:	2126      	movs	r1, #38	; 0x26
 800143c:	2027      	movs	r0, #39	; 0x27
 800143e:	f000 f9cc 	bl	80017da <dwt_write8bitoffsetreg>
        }
    }

    // DTUNE2
    dwt_write32bitoffsetreg(DRX_CONF_ID, DRX_TUNE2_OFFSET, digital_bb_config[prfIndex][config->rxPAC]);
 8001442:	7cbb      	ldrb	r3, [r7, #18]
 8001444:	687a      	ldr	r2, [r7, #4]
 8001446:	78d2      	ldrb	r2, [r2, #3]
 8001448:	4611      	mov	r1, r2
 800144a:	4a4a      	ldr	r2, [pc, #296]	; (8001574 <dwt_configure+0x2c8>)
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	440b      	add	r3, r1
 8001450:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001454:	461a      	mov	r2, r3
 8001456:	2108      	movs	r1, #8
 8001458:	2027      	movs	r0, #39	; 0x27
 800145a:	f000 f9ed 	bl	8001838 <dwt_write32bitoffsetreg>

    // DTUNE3 (SFD timeout)
    // Don't allow 0 - SFD timeout will always be enabled
    if(config->sfdTO == 0)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	895b      	ldrh	r3, [r3, #10]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d103      	bne.n	800146e <dwt_configure+0x1c2>
    {
        config->sfdTO = DWT_SFDTOC_DEF;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	f241 0241 	movw	r2, #4161	; 0x1041
 800146c:	815a      	strh	r2, [r3, #10]
    }
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_SFDTOC_OFFSET, config->sfdTO);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	895b      	ldrh	r3, [r3, #10]
 8001472:	461a      	mov	r2, r3
 8001474:	2120      	movs	r1, #32
 8001476:	2027      	movs	r0, #39	; 0x27
 8001478:	f000 f9c2 	bl	8001800 <dwt_write16bitoffsetreg>

    // Configure AGC parameters
    dwt_write32bitoffsetreg( AGC_CFG_STS_ID, 0xC, agc_config.lo32);
 800147c:	4b3e      	ldr	r3, [pc, #248]	; (8001578 <dwt_configure+0x2cc>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	461a      	mov	r2, r3
 8001482:	210c      	movs	r1, #12
 8001484:	2023      	movs	r0, #35	; 0x23
 8001486:	f000 f9d7 	bl	8001838 <dwt_write32bitoffsetreg>
    dwt_write16bitoffsetreg( AGC_CFG_STS_ID, 0x4, agc_config.target[prfIndex]);
 800148a:	7cbb      	ldrb	r3, [r7, #18]
 800148c:	4a3a      	ldr	r2, [pc, #232]	; (8001578 <dwt_configure+0x2cc>)
 800148e:	005b      	lsls	r3, r3, #1
 8001490:	4413      	add	r3, r2
 8001492:	889b      	ldrh	r3, [r3, #4]
 8001494:	461a      	mov	r2, r3
 8001496:	2104      	movs	r1, #4
 8001498:	2023      	movs	r0, #35	; 0x23
 800149a:	f000 f9b1 	bl	8001800 <dwt_write16bitoffsetreg>

    // Set (non-standard) user SFD for improved performance,
    if(config->nsSFD)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	799b      	ldrb	r3, [r3, #6]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d00d      	beq.n	80014c2 <dwt_configure+0x216>
    {
        // Write non standard (DW) SFD length
        dwt_write8bitoffsetreg(USR_SFD_ID, 0x00, dwnsSFDlen[config->dataRate]);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	79db      	ldrb	r3, [r3, #7]
 80014aa:	461a      	mov	r2, r3
 80014ac:	4b33      	ldr	r3, [pc, #204]	; (800157c <dwt_configure+0x2d0>)
 80014ae:	5c9b      	ldrb	r3, [r3, r2]
 80014b0:	461a      	mov	r2, r3
 80014b2:	2100      	movs	r1, #0
 80014b4:	2021      	movs	r0, #33	; 0x21
 80014b6:	f000 f990 	bl	80017da <dwt_write8bitoffsetreg>
        nsSfd_result = 3 ;
 80014ba:	2303      	movs	r3, #3
 80014bc:	75fb      	strb	r3, [r7, #23]
        useDWnsSFD = 1 ;
 80014be:	2301      	movs	r3, #1
 80014c0:	75bb      	strb	r3, [r7, #22]
    }
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 80014c2:	7cfb      	ldrb	r3, [r7, #19]
 80014c4:	f003 020f 	and.w	r2, r3, #15
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
 80014c8:	7cfb      	ldrb	r3, [r7, #19]
 80014ca:	011b      	lsls	r3, r3, #4
 80014cc:	b2db      	uxtb	r3, r3
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 80014ce:	431a      	orrs	r2, r3
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	785b      	ldrb	r3, [r3, #1]
 80014d4:	049b      	lsls	r3, r3, #18
 80014d6:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
 80014da:	431a      	orrs	r2, r3
              ((CHAN_CTRL_TNSSFD|CHAN_CTRL_RNSSFD) & ((uint32)nsSfd_result << CHAN_CTRL_TNSSFD_SHIFT)) | // nsSFD enable RX&TX
 80014dc:	7dfb      	ldrb	r3, [r7, #23]
 80014de:	051b      	lsls	r3, r3, #20
 80014e0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
 80014e4:	431a      	orrs	r2, r3
              (CHAN_CTRL_DWSFD & ((uint32)useDWnsSFD << CHAN_CTRL_DWSFD_SHIFT)) | // Use DW nsSFD
 80014e6:	7dbb      	ldrb	r3, [r7, #22]
 80014e8:	045b      	lsls	r3, r3, #17
 80014ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
              ((CHAN_CTRL_TNSSFD|CHAN_CTRL_RNSSFD) & ((uint32)nsSfd_result << CHAN_CTRL_TNSSFD_SHIFT)) | // nsSFD enable RX&TX
 80014ee:	431a      	orrs	r2, r3
              (CHAN_CTRL_TX_PCOD_MASK & ((uint32)config->txCode << CHAN_CTRL_TX_PCOD_SHIFT)) | // TX Preamble Code
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	791b      	ldrb	r3, [r3, #4]
 80014f4:	059b      	lsls	r3, r3, #22
 80014f6:	f003 63f8 	and.w	r3, r3, #130023424	; 0x7c00000
              (CHAN_CTRL_DWSFD & ((uint32)useDWnsSFD << CHAN_CTRL_DWSFD_SHIFT)) | // Use DW nsSFD
 80014fa:	431a      	orrs	r2, r3
              (CHAN_CTRL_RX_PCOD_MASK & ((uint32)config->rxCode << CHAN_CTRL_RX_PCOD_SHIFT)) ; // RX Preamble Code
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	795b      	ldrb	r3, [r3, #5]
 8001500:	06db      	lsls	r3, r3, #27
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 8001502:	4313      	orrs	r3, r2
 8001504:	60fb      	str	r3, [r7, #12]

    dwt_write32bitreg(CHAN_CTRL_ID,regval) ;
 8001506:	68fa      	ldr	r2, [r7, #12]
 8001508:	2100      	movs	r1, #0
 800150a:	201f      	movs	r0, #31
 800150c:	f000 f994 	bl	8001838 <dwt_write32bitoffsetreg>

    // Set up TX Preamble Size, PRF and Data Rate
    pdw1000local->txFCTRL = ((uint32)(config->txPreambLength | config->prf) << TX_FCTRL_TXPRF_SHFT) | ((uint32)config->dataRate << TX_FCTRL_TXBR_SHFT);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	789a      	ldrb	r2, [r3, #2]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	785b      	ldrb	r3, [r3, #1]
 8001518:	4313      	orrs	r3, r2
 800151a:	b2db      	uxtb	r3, r3
 800151c:	0419      	lsls	r1, r3, #16
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	79db      	ldrb	r3, [r3, #7]
 8001522:	035a      	lsls	r2, r3, #13
 8001524:	4b0b      	ldr	r3, [pc, #44]	; (8001554 <dwt_configure+0x2a8>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	430a      	orrs	r2, r1
 800152a:	60da      	str	r2, [r3, #12]
    dwt_write32bitreg(TX_FCTRL_ID, pdw1000local->txFCTRL);
 800152c:	4b09      	ldr	r3, [pc, #36]	; (8001554 <dwt_configure+0x2a8>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	68db      	ldr	r3, [r3, #12]
 8001532:	461a      	mov	r2, r3
 8001534:	2100      	movs	r1, #0
 8001536:	2008      	movs	r0, #8
 8001538:	f000 f97e 	bl	8001838 <dwt_write32bitoffsetreg>

    // The SFD transmit pattern is initialised by the DW1000 upon a user TX request, but (due to an IC issue) it is not done for an auto-ACK TX. The
    // SYS_CTRL write below works around this issue, by simultaneously initiating and aborting a transmission, which correctly initialises the SFD
    // after its configuration or reconfiguration.
    // This issue is not documented at the time of writing this code. It should be in next release of DW1000 User Manual (v2.09, from July 2016).
    dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, SYS_CTRL_TXSTRT | SYS_CTRL_TRXOFF); // Request TX start and TRX off at the same time
 800153c:	2242      	movs	r2, #66	; 0x42
 800153e:	2100      	movs	r1, #0
 8001540:	200d      	movs	r0, #13
 8001542:	f000 f94a 	bl	80017da <dwt_write8bitoffsetreg>
} // end dwt_configure()
 8001546:	bf00      	nop
 8001548:	3718      	adds	r7, #24
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	08008be8 	.word	0x08008be8
 8001554:	20000000 	.word	0x20000000
 8001558:	08008b68 	.word	0x08008b68
 800155c:	08008b88 	.word	0x08008b88
 8001560:	08008ba0 	.word	0x08008ba0
 8001564:	08008ba8 	.word	0x08008ba8
 8001568:	08008b70 	.word	0x08008b70
 800156c:	08008bb8 	.word	0x08008bb8
 8001570:	08008bc4 	.word	0x08008bc4
 8001574:	08008bc8 	.word	0x08008bc8
 8001578:	08008bac 	.word	0x08008bac
 800157c:	08008bb4 	.word	0x08008bb4

08001580 <dwt_writetxdata>:
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_writetxdata(uint16 txFrameLength, uint8 *txFrameBytes, uint16 txBufferOffset)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	4603      	mov	r3, r0
 8001588:	6039      	str	r1, [r7, #0]
 800158a:	80fb      	strh	r3, [r7, #6]
 800158c:	4613      	mov	r3, r2
 800158e:	80bb      	strh	r3, [r7, #4]
    assert(txFrameLength >= 2);
    assert((pdw1000local->longFrames && (txFrameLength <= 1023)) || (txFrameLength <= 127));
    assert((txBufferOffset + txFrameLength) <= 1024);
#endif

    if ((txBufferOffset + txFrameLength) <= 1024)
 8001590:	88ba      	ldrh	r2, [r7, #4]
 8001592:	88fb      	ldrh	r3, [r7, #6]
 8001594:	4413      	add	r3, r2
 8001596:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800159a:	dc09      	bgt.n	80015b0 <dwt_writetxdata+0x30>
    {
        // Write the data to the IC TX buffer, (-2 bytes for auto generated CRC)
        dwt_writetodevice( TX_BUFFER_ID, txBufferOffset, txFrameLength-2, txFrameBytes);
 800159c:	88fb      	ldrh	r3, [r7, #6]
 800159e:	3b02      	subs	r3, #2
 80015a0:	461a      	mov	r2, r3
 80015a2:	88b9      	ldrh	r1, [r7, #4]
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	2009      	movs	r0, #9
 80015a8:	f000 f828 	bl	80015fc <dwt_writetodevice>
        return DWT_SUCCESS;
 80015ac:	2300      	movs	r3, #0
 80015ae:	e001      	b.n	80015b4 <dwt_writetxdata+0x34>
    }
    else
    {
        return DWT_ERROR;
 80015b0:	f04f 33ff 	mov.w	r3, #4294967295
    }
} // end dwt_writetxdata()
 80015b4:	4618      	mov	r0, r3
 80015b6:	3708      	adds	r7, #8
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}

080015bc <dwt_writetxfctrl>:
 * output parameters
 *
 * no return value
 */
void dwt_writetxfctrl(uint16 txFrameLength, uint16 txBufferOffset, int ranging)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b084      	sub	sp, #16
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	4603      	mov	r3, r0
 80015c4:	603a      	str	r2, [r7, #0]
 80015c6:	80fb      	strh	r3, [r7, #6]
 80015c8:	460b      	mov	r3, r1
 80015ca:	80bb      	strh	r3, [r7, #4]
    assert((ranging == 0) || (ranging == 1))
#endif

    // Write the frame length to the TX frame control register
    // pdw1000local->txFCTRL has kept configured bit rate information
    uint32 reg32 = pdw1000local->txFCTRL | txFrameLength | ((uint32)txBufferOffset << TX_FCTRL_TXBOFFS_SHFT) | ((uint32)ranging << TX_FCTRL_TR_SHFT);
 80015cc:	4b0a      	ldr	r3, [pc, #40]	; (80015f8 <dwt_writetxfctrl+0x3c>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	68da      	ldr	r2, [r3, #12]
 80015d2:	88fb      	ldrh	r3, [r7, #6]
 80015d4:	431a      	orrs	r2, r3
 80015d6:	88bb      	ldrh	r3, [r7, #4]
 80015d8:	059b      	lsls	r3, r3, #22
 80015da:	431a      	orrs	r2, r3
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	03db      	lsls	r3, r3, #15
 80015e0:	4313      	orrs	r3, r2
 80015e2:	60fb      	str	r3, [r7, #12]
    dwt_write32bitreg(TX_FCTRL_ID, reg32);
 80015e4:	68fa      	ldr	r2, [r7, #12]
 80015e6:	2100      	movs	r1, #0
 80015e8:	2008      	movs	r0, #8
 80015ea:	f000 f925 	bl	8001838 <dwt_write32bitoffsetreg>
} // end dwt_writetxfctrl()
 80015ee:	bf00      	nop
 80015f0:	3710      	adds	r7, #16
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	20000000 	.word	0x20000000

080015fc <dwt_writetodevice>:
    uint16  recordNumber,
    uint16  index,
    uint32        length,
    const uint8   *buffer
)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b086      	sub	sp, #24
 8001600:	af00      	add	r7, sp, #0
 8001602:	60ba      	str	r2, [r7, #8]
 8001604:	607b      	str	r3, [r7, #4]
 8001606:	4603      	mov	r3, r0
 8001608:	81fb      	strh	r3, [r7, #14]
 800160a:	460b      	mov	r3, r1
 800160c:	81bb      	strh	r3, [r7, #12]
    uint8 header[3] ; // Buffer to compose header in
    int   cnt = 0; // Counter for length of header
 800160e:	2300      	movs	r3, #0
 8001610:	617b      	str	r3, [r7, #20]
#ifdef DWT_API_ERROR_CHECK
    assert(recordNumber <= 0x3F); // Record number is limited to 6-bits.
#endif

    // Write message header selecting WRITE operation and addresses as appropriate (this is one to three bytes long)
    if (index == 0) // For index of 0, no sub-index is required
 8001612:	89bb      	ldrh	r3, [r7, #12]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d10c      	bne.n	8001632 <dwt_writetodevice+0x36>
    {
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8001618:	89fb      	ldrh	r3, [r7, #14]
 800161a:	b2da      	uxtb	r2, r3
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	1c59      	adds	r1, r3, #1
 8001620:	6179      	str	r1, [r7, #20]
 8001622:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001626:	b2d2      	uxtb	r2, r2
 8001628:	3318      	adds	r3, #24
 800162a:	443b      	add	r3, r7
 800162c:	f803 2c08 	strb.w	r2, [r3, #-8]
 8001630:	e02f      	b.n	8001692 <dwt_writetodevice+0x96>
    else
    {
#ifdef DWT_API_ERROR_CHECK
        assert((index <= 0x7FFF) && ((index + length) <= 0x7FFF)); // Index and sub-addressable area are limited to 15-bits.
#endif
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8001632:	89fb      	ldrh	r3, [r7, #14]
 8001634:	b2da      	uxtb	r2, r3
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	1c59      	adds	r1, r3, #1
 800163a:	6179      	str	r1, [r7, #20]
 800163c:	f062 023f 	orn	r2, r2, #63	; 0x3f
 8001640:	b2d2      	uxtb	r2, r2
 8001642:	3318      	adds	r3, #24
 8001644:	443b      	add	r3, r7
 8001646:	f803 2c08 	strb.w	r2, [r3, #-8]

        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 800164a:	89bb      	ldrh	r3, [r7, #12]
 800164c:	2b7f      	cmp	r3, #127	; 0x7f
 800164e:	d809      	bhi.n	8001664 <dwt_writetodevice+0x68>
        {
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	1c5a      	adds	r2, r3, #1
 8001654:	617a      	str	r2, [r7, #20]
 8001656:	89ba      	ldrh	r2, [r7, #12]
 8001658:	b2d2      	uxtb	r2, r2
 800165a:	3318      	adds	r3, #24
 800165c:	443b      	add	r3, r7
 800165e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8001662:	e016      	b.n	8001692 <dwt_writetodevice+0x96>
        }
        else
        {
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 8001664:	89bb      	ldrh	r3, [r7, #12]
 8001666:	b2da      	uxtb	r2, r3
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	1c59      	adds	r1, r3, #1
 800166c:	6179      	str	r1, [r7, #20]
 800166e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001672:	b2d2      	uxtb	r2, r2
 8001674:	3318      	adds	r3, #24
 8001676:	443b      	add	r3, r7
 8001678:	f803 2c08 	strb.w	r2, [r3, #-8]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 800167c:	89bb      	ldrh	r3, [r7, #12]
 800167e:	09db      	lsrs	r3, r3, #7
 8001680:	b299      	uxth	r1, r3
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	1c5a      	adds	r2, r3, #1
 8001686:	617a      	str	r2, [r7, #20]
 8001688:	b2ca      	uxtb	r2, r1
 800168a:	3318      	adds	r3, #24
 800168c:	443b      	add	r3, r7
 800168e:	f803 2c08 	strb.w	r2, [r3, #-8]
        }
    }

    // Write it to the SPI
    writetospi(cnt,header,length,buffer);
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	b298      	uxth	r0, r3
 8001696:	f107 0110 	add.w	r1, r7, #16
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	68ba      	ldr	r2, [r7, #8]
 800169e:	f000 faaf 	bl	8001c00 <writetospi>
} // end dwt_writetodevice()
 80016a2:	bf00      	nop
 80016a4:	3718      	adds	r7, #24
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}

080016aa <dwt_readfromdevice>:
    uint16  recordNumber,
    uint16  index,
    uint32        length,
    uint8         *buffer
)
{
 80016aa:	b580      	push	{r7, lr}
 80016ac:	b086      	sub	sp, #24
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	60ba      	str	r2, [r7, #8]
 80016b2:	607b      	str	r3, [r7, #4]
 80016b4:	4603      	mov	r3, r0
 80016b6:	81fb      	strh	r3, [r7, #14]
 80016b8:	460b      	mov	r3, r1
 80016ba:	81bb      	strh	r3, [r7, #12]
    uint8 header[3] ; // Buffer to compose header in
    int   cnt = 0; // Counter for length of header
 80016bc:	2300      	movs	r3, #0
 80016be:	617b      	str	r3, [r7, #20]
#ifdef DWT_API_ERROR_CHECK
    assert(recordNumber <= 0x3F); // Record number is limited to 6-bits.
#endif

    // Write message header selecting READ operation and addresses as appropriate (this is one to three bytes long)
    if (index == 0) // For index of 0, no sub-index is required
 80016c0:	89bb      	ldrh	r3, [r7, #12]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d109      	bne.n	80016da <dwt_readfromdevice+0x30>
    {
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	1c5a      	adds	r2, r3, #1
 80016ca:	617a      	str	r2, [r7, #20]
 80016cc:	89fa      	ldrh	r2, [r7, #14]
 80016ce:	b2d2      	uxtb	r2, r2
 80016d0:	3318      	adds	r3, #24
 80016d2:	443b      	add	r3, r7
 80016d4:	f803 2c08 	strb.w	r2, [r3, #-8]
 80016d8:	e02f      	b.n	800173a <dwt_readfromdevice+0x90>
    else
    {
#ifdef DWT_API_ERROR_CHECK
        assert((index <= 0x7FFF) && ((index + length) <= 0x7FFF)); // Index and sub-addressable area are limited to 15-bits.
#endif
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 80016da:	89fb      	ldrh	r3, [r7, #14]
 80016dc:	b2da      	uxtb	r2, r3
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	1c59      	adds	r1, r3, #1
 80016e2:	6179      	str	r1, [r7, #20]
 80016e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80016e8:	b2d2      	uxtb	r2, r2
 80016ea:	3318      	adds	r3, #24
 80016ec:	443b      	add	r3, r7
 80016ee:	f803 2c08 	strb.w	r2, [r3, #-8]

        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 80016f2:	89bb      	ldrh	r3, [r7, #12]
 80016f4:	2b7f      	cmp	r3, #127	; 0x7f
 80016f6:	d809      	bhi.n	800170c <dwt_readfromdevice+0x62>
        {
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	1c5a      	adds	r2, r3, #1
 80016fc:	617a      	str	r2, [r7, #20]
 80016fe:	89ba      	ldrh	r2, [r7, #12]
 8001700:	b2d2      	uxtb	r2, r2
 8001702:	3318      	adds	r3, #24
 8001704:	443b      	add	r3, r7
 8001706:	f803 2c08 	strb.w	r2, [r3, #-8]
 800170a:	e016      	b.n	800173a <dwt_readfromdevice+0x90>
        }
        else
        {
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 800170c:	89bb      	ldrh	r3, [r7, #12]
 800170e:	b2da      	uxtb	r2, r3
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	1c59      	adds	r1, r3, #1
 8001714:	6179      	str	r1, [r7, #20]
 8001716:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800171a:	b2d2      	uxtb	r2, r2
 800171c:	3318      	adds	r3, #24
 800171e:	443b      	add	r3, r7
 8001720:	f803 2c08 	strb.w	r2, [r3, #-8]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 8001724:	89bb      	ldrh	r3, [r7, #12]
 8001726:	09db      	lsrs	r3, r3, #7
 8001728:	b299      	uxth	r1, r3
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	1c5a      	adds	r2, r3, #1
 800172e:	617a      	str	r2, [r7, #20]
 8001730:	b2ca      	uxtb	r2, r1
 8001732:	3318      	adds	r3, #24
 8001734:	443b      	add	r3, r7
 8001736:	f803 2c08 	strb.w	r2, [r3, #-8]
        }
    }

    // Do the read from the SPI
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	b298      	uxth	r0, r3
 800173e:	f107 0110 	add.w	r1, r7, #16
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	68ba      	ldr	r2, [r7, #8]
 8001746:	f000 fa8f 	bl	8001c68 <readfromspi>
} // end dwt_readfromdevice()
 800174a:	bf00      	nop
 800174c:	3718      	adds	r7, #24
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}

08001752 <dwt_read32bitoffsetreg>:
 * output parameters
 *
 * returns 32 bit register value
 */
uint32 dwt_read32bitoffsetreg(int regFileID, int regOffset)
{
 8001752:	b580      	push	{r7, lr}
 8001754:	b086      	sub	sp, #24
 8001756:	af00      	add	r7, sp, #0
 8001758:	6078      	str	r0, [r7, #4]
 800175a:	6039      	str	r1, [r7, #0]
    uint32  regval = 0 ;
 800175c:	2300      	movs	r3, #0
 800175e:	617b      	str	r3, [r7, #20]
    int     j ;
    uint8   buffer[4] ;

    dwt_readfromdevice(regFileID,regOffset,4,buffer); // Read 4 bytes (32-bits) register into buffer
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	b298      	uxth	r0, r3
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	b299      	uxth	r1, r3
 8001768:	f107 030c 	add.w	r3, r7, #12
 800176c:	2204      	movs	r2, #4
 800176e:	f7ff ff9c 	bl	80016aa <dwt_readfromdevice>

    for (j = 3 ; j >= 0 ; j --)
 8001772:	2303      	movs	r3, #3
 8001774:	613b      	str	r3, [r7, #16]
 8001776:	e00b      	b.n	8001790 <dwt_read32bitoffsetreg+0x3e>
    {
        regval = (regval << 8) + buffer[j] ;
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	021b      	lsls	r3, r3, #8
 800177c:	f107 010c 	add.w	r1, r7, #12
 8001780:	693a      	ldr	r2, [r7, #16]
 8001782:	440a      	add	r2, r1
 8001784:	7812      	ldrb	r2, [r2, #0]
 8001786:	4413      	add	r3, r2
 8001788:	617b      	str	r3, [r7, #20]
    for (j = 3 ; j >= 0 ; j --)
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	3b01      	subs	r3, #1
 800178e:	613b      	str	r3, [r7, #16]
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	2b00      	cmp	r3, #0
 8001794:	daf0      	bge.n	8001778 <dwt_read32bitoffsetreg+0x26>
    }
    return regval ;
 8001796:	697b      	ldr	r3, [r7, #20]

} // end dwt_read32bitoffsetreg()
 8001798:	4618      	mov	r0, r3
 800179a:	3718      	adds	r7, #24
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}

080017a0 <dwt_read16bitoffsetreg>:
 * output parameters
 *
 * returns 16 bit register value
 */
uint16 dwt_read16bitoffsetreg(int regFileID, int regOffset)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b084      	sub	sp, #16
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
    uint16  regval = 0 ;
 80017aa:	2300      	movs	r3, #0
 80017ac:	81fb      	strh	r3, [r7, #14]
    uint8   buffer[2] ;

    dwt_readfromdevice(regFileID,regOffset,2,buffer); // Read 2 bytes (16-bits) register into buffer
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	b298      	uxth	r0, r3
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	b299      	uxth	r1, r3
 80017b6:	f107 030c 	add.w	r3, r7, #12
 80017ba:	2202      	movs	r2, #2
 80017bc:	f7ff ff75 	bl	80016aa <dwt_readfromdevice>

    regval = ((uint16)buffer[1] << 8) + buffer[0] ;
 80017c0:	7b7b      	ldrb	r3, [r7, #13]
 80017c2:	b29b      	uxth	r3, r3
 80017c4:	021b      	lsls	r3, r3, #8
 80017c6:	b29a      	uxth	r2, r3
 80017c8:	7b3b      	ldrb	r3, [r7, #12]
 80017ca:	b29b      	uxth	r3, r3
 80017cc:	4413      	add	r3, r2
 80017ce:	81fb      	strh	r3, [r7, #14]
    return regval ;
 80017d0:	89fb      	ldrh	r3, [r7, #14]

} // end dwt_read16bitoffsetreg()
 80017d2:	4618      	mov	r0, r3
 80017d4:	3710      	adds	r7, #16
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}

080017da <dwt_write8bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write8bitoffsetreg(int regFileID, int regOffset, uint8 regval)
{
 80017da:	b580      	push	{r7, lr}
 80017dc:	b084      	sub	sp, #16
 80017de:	af00      	add	r7, sp, #0
 80017e0:	60f8      	str	r0, [r7, #12]
 80017e2:	60b9      	str	r1, [r7, #8]
 80017e4:	4613      	mov	r3, r2
 80017e6:	71fb      	strb	r3, [r7, #7]
    dwt_writetodevice(regFileID, regOffset, 1, &regval);
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	b298      	uxth	r0, r3
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	b299      	uxth	r1, r3
 80017f0:	1dfb      	adds	r3, r7, #7
 80017f2:	2201      	movs	r2, #1
 80017f4:	f7ff ff02 	bl	80015fc <dwt_writetodevice>
}
 80017f8:	bf00      	nop
 80017fa:	3710      	adds	r7, #16
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}

08001800 <dwt_write16bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write16bitoffsetreg(int regFileID, int regOffset, uint16 regval)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b086      	sub	sp, #24
 8001804:	af00      	add	r7, sp, #0
 8001806:	60f8      	str	r0, [r7, #12]
 8001808:	60b9      	str	r1, [r7, #8]
 800180a:	4613      	mov	r3, r2
 800180c:	80fb      	strh	r3, [r7, #6]
    uint8   buffer[2] ;

    buffer[0] = regval & 0xFF;
 800180e:	88fb      	ldrh	r3, [r7, #6]
 8001810:	b2db      	uxtb	r3, r3
 8001812:	753b      	strb	r3, [r7, #20]
    buffer[1] = regval >> 8 ;
 8001814:	88fb      	ldrh	r3, [r7, #6]
 8001816:	0a1b      	lsrs	r3, r3, #8
 8001818:	b29b      	uxth	r3, r3
 800181a:	b2db      	uxtb	r3, r3
 800181c:	757b      	strb	r3, [r7, #21]

    dwt_writetodevice(regFileID,regOffset,2,buffer);
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	b298      	uxth	r0, r3
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	b299      	uxth	r1, r3
 8001826:	f107 0314 	add.w	r3, r7, #20
 800182a:	2202      	movs	r2, #2
 800182c:	f7ff fee6 	bl	80015fc <dwt_writetodevice>
} // end dwt_write16bitoffsetreg()
 8001830:	bf00      	nop
 8001832:	3718      	adds	r7, #24
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}

08001838 <dwt_write32bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write32bitoffsetreg(int regFileID, int regOffset, uint32 regval)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b086      	sub	sp, #24
 800183c:	af00      	add	r7, sp, #0
 800183e:	60f8      	str	r0, [r7, #12]
 8001840:	60b9      	str	r1, [r7, #8]
 8001842:	607a      	str	r2, [r7, #4]
    int     j ;
    uint8   buffer[4] ;

    for ( j = 0 ; j < 4 ; j++ )
 8001844:	2300      	movs	r3, #0
 8001846:	617b      	str	r3, [r7, #20]
 8001848:	e00d      	b.n	8001866 <dwt_write32bitoffsetreg+0x2e>
    {
        buffer[j] = regval & 0xff ;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	b2d9      	uxtb	r1, r3
 800184e:	f107 0210 	add.w	r2, r7, #16
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	4413      	add	r3, r2
 8001856:	460a      	mov	r2, r1
 8001858:	701a      	strb	r2, [r3, #0]
        regval >>= 8 ;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	0a1b      	lsrs	r3, r3, #8
 800185e:	607b      	str	r3, [r7, #4]
    for ( j = 0 ; j < 4 ; j++ )
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	3301      	adds	r3, #1
 8001864:	617b      	str	r3, [r7, #20]
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	2b03      	cmp	r3, #3
 800186a:	ddee      	ble.n	800184a <dwt_write32bitoffsetreg+0x12>
    }

    dwt_writetodevice(regFileID,regOffset,4,buffer);
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	b298      	uxth	r0, r3
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	b299      	uxth	r1, r3
 8001874:	f107 0310 	add.w	r3, r7, #16
 8001878:	2204      	movs	r2, #4
 800187a:	f7ff febf 	bl	80015fc <dwt_writetodevice>
} // end dwt_write32bitoffsetreg()
 800187e:	bf00      	nop
 8001880:	3718      	adds	r7, #24
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}

08001886 <_dwt_otpread>:
 * output parameters
 *
 * returns the 32bit of read data
 */
uint32 _dwt_otpread(uint16 address)
{
 8001886:	b580      	push	{r7, lr}
 8001888:	b084      	sub	sp, #16
 800188a:	af00      	add	r7, sp, #0
 800188c:	4603      	mov	r3, r0
 800188e:	80fb      	strh	r3, [r7, #6]
    uint32 ret_data;

    // Write the address
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_ADDR, address);
 8001890:	88fb      	ldrh	r3, [r7, #6]
 8001892:	461a      	mov	r2, r3
 8001894:	2104      	movs	r1, #4
 8001896:	202d      	movs	r0, #45	; 0x2d
 8001898:	f7ff ffb2 	bl	8001800 <dwt_write16bitoffsetreg>

    // Perform OTP Read - Manual read mode has to be set
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_OTPREAD | OTP_CTRL_OTPRDEN);
 800189c:	2203      	movs	r2, #3
 800189e:	2106      	movs	r1, #6
 80018a0:	202d      	movs	r0, #45	; 0x2d
 80018a2:	f7ff ff9a 	bl	80017da <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, 0x00); // OTPREAD is self clearing but OTPRDEN is not
 80018a6:	2200      	movs	r2, #0
 80018a8:	2106      	movs	r1, #6
 80018aa:	202d      	movs	r0, #45	; 0x2d
 80018ac:	f7ff ff95 	bl	80017da <dwt_write8bitoffsetreg>

    // Read read data, available 40ns after rising edge of OTP_READ
    ret_data = dwt_read32bitoffsetreg(OTP_IF_ID, OTP_RDAT);
 80018b0:	210a      	movs	r1, #10
 80018b2:	202d      	movs	r0, #45	; 0x2d
 80018b4:	f7ff ff4d 	bl	8001752 <dwt_read32bitoffsetreg>
 80018b8:	60f8      	str	r0, [r7, #12]

    // Return the 32bit of read data
    return ret_data;
 80018ba:	68fb      	ldr	r3, [r7, #12]
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3710      	adds	r7, #16
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}

080018c4 <_dwt_aonarrayupload>:
 * output parameters
 *
 * no return value
 */
void _dwt_aonarrayupload(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, 0x00); // Clear the register
 80018c8:	2200      	movs	r2, #0
 80018ca:	2102      	movs	r1, #2
 80018cc:	202c      	movs	r0, #44	; 0x2c
 80018ce:	f7ff ff84 	bl	80017da <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, AON_CTRL_SAVE);
 80018d2:	2202      	movs	r2, #2
 80018d4:	2102      	movs	r1, #2
 80018d6:	202c      	movs	r0, #44	; 0x2c
 80018d8:	f7ff ff7f 	bl	80017da <dwt_write8bitoffsetreg>
}
 80018dc:	bf00      	nop
 80018de:	bd80      	pop	{r7, pc}

080018e0 <_dwt_configlde>:
 * output parameters
 *
 * no return value
 */
void _dwt_configlde(int prfIndex)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
    dwt_write8bitoffsetreg(LDE_IF_ID, LDE_CFG1_OFFSET, LDE_PARAM1); // 8-bit configuration register
 80018e8:	226d      	movs	r2, #109	; 0x6d
 80018ea:	f640 0106 	movw	r1, #2054	; 0x806
 80018ee:	202e      	movs	r0, #46	; 0x2e
 80018f0:	f7ff ff73 	bl	80017da <dwt_write8bitoffsetreg>

    if(prfIndex)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d007      	beq.n	800190a <_dwt_configlde+0x2a>
    {
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_64); // 16-bit LDE configuration tuning register
 80018fa:	f240 6207 	movw	r2, #1543	; 0x607
 80018fe:	f641 0106 	movw	r1, #6150	; 0x1806
 8001902:	202e      	movs	r0, #46	; 0x2e
 8001904:	f7ff ff7c 	bl	8001800 <dwt_write16bitoffsetreg>
    }
    else
    {
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
    }
}
 8001908:	e006      	b.n	8001918 <_dwt_configlde+0x38>
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
 800190a:	f241 6207 	movw	r2, #5639	; 0x1607
 800190e:	f641 0106 	movw	r1, #6150	; 0x1806
 8001912:	202e      	movs	r0, #46	; 0x2e
 8001914:	f7ff ff74 	bl	8001800 <dwt_write16bitoffsetreg>
}
 8001918:	bf00      	nop
 800191a:	3708      	adds	r7, #8
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}

08001920 <_dwt_loaducodefromrom>:
 * output parameters
 *
 * no return value
 */
void _dwt_loaducodefromrom(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
    // Set up clocks
    _dwt_enableclocks(FORCE_LDE);
 8001924:	200e      	movs	r0, #14
 8001926:	f000 f80f 	bl	8001948 <_dwt_enableclocks>

    // Kick off the LDE load
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_LDELOAD); // Set load LDE kick bit
 800192a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800192e:	2106      	movs	r1, #6
 8001930:	202d      	movs	r0, #45	; 0x2d
 8001932:	f7ff ff65 	bl	8001800 <dwt_write16bitoffsetreg>

    deca_sleep(1); // Allow time for code to upload (should take up to 120 us)
 8001936:	2001      	movs	r0, #1
 8001938:	f000 f956 	bl	8001be8 <deca_sleep>

    // Default clocks (ENABLE_ALL_SEQ)
    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
 800193c:	2001      	movs	r0, #1
 800193e:	f000 f803 	bl	8001948 <_dwt_enableclocks>
}
 8001942:	bf00      	nop
 8001944:	bd80      	pop	{r7, pc}
	...

08001948 <_dwt_enableclocks>:
 * output parameters none
 *
 * no return value
 */
void _dwt_enableclocks(int clocks)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
    uint8 reg[2];

    dwt_readfromdevice(PMSC_ID, PMSC_CTRL0_OFFSET, 2, reg);
 8001950:	f107 030c 	add.w	r3, r7, #12
 8001954:	2202      	movs	r2, #2
 8001956:	2100      	movs	r1, #0
 8001958:	2036      	movs	r0, #54	; 0x36
 800195a:	f7ff fea6 	bl	80016aa <dwt_readfromdevice>
    switch(clocks)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2b0e      	cmp	r3, #14
 8001962:	d876      	bhi.n	8001a52 <_dwt_enableclocks+0x10a>
 8001964:	a201      	add	r2, pc, #4	; (adr r2, 800196c <_dwt_enableclocks+0x24>)
 8001966:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800196a:	bf00      	nop
 800196c:	080019b9 	.word	0x080019b9
 8001970:	080019a9 	.word	0x080019a9
 8001974:	080019cf 	.word	0x080019cf
 8001978:	08001a53 	.word	0x08001a53
 800197c:	08001a53 	.word	0x08001a53
 8001980:	08001a53 	.word	0x08001a53
 8001984:	08001a53 	.word	0x08001a53
 8001988:	080019e5 	.word	0x080019e5
 800198c:	08001a05 	.word	0x08001a05
 8001990:	08001a53 	.word	0x08001a53
 8001994:	08001a53 	.word	0x08001a53
 8001998:	08001a1b 	.word	0x08001a1b
 800199c:	08001a27 	.word	0x08001a27
 80019a0:	08001a33 	.word	0x08001a33
 80019a4:	08001a49 	.word	0x08001a49
    {
        case ENABLE_ALL_SEQ:
        {
            reg[0] = 0x00 ;
 80019a8:	2300      	movs	r3, #0
 80019aa:	733b      	strb	r3, [r7, #12]
            reg[1] = reg[1] & 0xfe;
 80019ac:	7b7b      	ldrb	r3, [r7, #13]
 80019ae:	f023 0301 	bic.w	r3, r3, #1
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	737b      	strb	r3, [r7, #13]
        }
        break;
 80019b6:	e04d      	b.n	8001a54 <_dwt_enableclocks+0x10c>
        case FORCE_SYS_XTI:
        {
            // System and RX
            reg[0] = 0x01 | (reg[0] & 0xfc);
 80019b8:	7b3b      	ldrb	r3, [r7, #12]
 80019ba:	b25b      	sxtb	r3, r3
 80019bc:	f023 0303 	bic.w	r3, r3, #3
 80019c0:	b25b      	sxtb	r3, r3
 80019c2:	f043 0301 	orr.w	r3, r3, #1
 80019c6:	b25b      	sxtb	r3, r3
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	733b      	strb	r3, [r7, #12]
        }
        break;
 80019cc:	e042      	b.n	8001a54 <_dwt_enableclocks+0x10c>
        case FORCE_SYS_PLL:
        {
            // System
            reg[0] = 0x02 | (reg[0] & 0xfc);
 80019ce:	7b3b      	ldrb	r3, [r7, #12]
 80019d0:	b25b      	sxtb	r3, r3
 80019d2:	f023 0303 	bic.w	r3, r3, #3
 80019d6:	b25b      	sxtb	r3, r3
 80019d8:	f043 0302 	orr.w	r3, r3, #2
 80019dc:	b25b      	sxtb	r3, r3
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	733b      	strb	r3, [r7, #12]
        }
        break;
 80019e2:	e037      	b.n	8001a54 <_dwt_enableclocks+0x10c>
        case READ_ACC_ON:
        {
            reg[0] = 0x48 | (reg[0] & 0xb3);
 80019e4:	7b3b      	ldrb	r3, [r7, #12]
 80019e6:	b25b      	sxtb	r3, r3
 80019e8:	f023 034c 	bic.w	r3, r3, #76	; 0x4c
 80019ec:	b25b      	sxtb	r3, r3
 80019ee:	f043 0348 	orr.w	r3, r3, #72	; 0x48
 80019f2:	b25b      	sxtb	r3, r3
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	733b      	strb	r3, [r7, #12]
            reg[1] = 0x80 | reg[1];
 80019f8:	7b7b      	ldrb	r3, [r7, #13]
 80019fa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	737b      	strb	r3, [r7, #13]
        }
        break;
 8001a02:	e027      	b.n	8001a54 <_dwt_enableclocks+0x10c>
        case READ_ACC_OFF:
        {
            reg[0] = reg[0] & 0xb3;
 8001a04:	7b3b      	ldrb	r3, [r7, #12]
 8001a06:	f023 034c 	bic.w	r3, r3, #76	; 0x4c
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	733b      	strb	r3, [r7, #12]
            reg[1] = 0x7f & reg[1];
 8001a0e:	7b7b      	ldrb	r3, [r7, #13]
 8001a10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	737b      	strb	r3, [r7, #13]
        }
        break;
 8001a18:	e01c      	b.n	8001a54 <_dwt_enableclocks+0x10c>
        case FORCE_OTP_ON:
        {
            reg[1] = 0x02 | reg[1];
 8001a1a:	7b7b      	ldrb	r3, [r7, #13]
 8001a1c:	f043 0302 	orr.w	r3, r3, #2
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	737b      	strb	r3, [r7, #13]
        }
        break;
 8001a24:	e016      	b.n	8001a54 <_dwt_enableclocks+0x10c>
        case FORCE_OTP_OFF:
        {
            reg[1] = reg[1] & 0xfd;
 8001a26:	7b7b      	ldrb	r3, [r7, #13]
 8001a28:	f023 0302 	bic.w	r3, r3, #2
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	737b      	strb	r3, [r7, #13]
        }
        break;
 8001a30:	e010      	b.n	8001a54 <_dwt_enableclocks+0x10c>
        case FORCE_TX_PLL:
        {
            reg[0] = 0x20 | (reg[0] & 0xcf);
 8001a32:	7b3b      	ldrb	r3, [r7, #12]
 8001a34:	b25b      	sxtb	r3, r3
 8001a36:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001a3a:	b25b      	sxtb	r3, r3
 8001a3c:	f043 0320 	orr.w	r3, r3, #32
 8001a40:	b25b      	sxtb	r3, r3
 8001a42:	b2db      	uxtb	r3, r3
 8001a44:	733b      	strb	r3, [r7, #12]
        }
        break;
 8001a46:	e005      	b.n	8001a54 <_dwt_enableclocks+0x10c>
        case FORCE_LDE:
        {
            reg[0] = 0x01;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	733b      	strb	r3, [r7, #12]
            reg[1] = 0x03;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	737b      	strb	r3, [r7, #13]
        }
        break;
 8001a50:	e000      	b.n	8001a54 <_dwt_enableclocks+0x10c>
        default:
        break;
 8001a52:	bf00      	nop
    }


    // Need to write lower byte separately before setting the higher byte(s)
    dwt_writetodevice(PMSC_ID, PMSC_CTRL0_OFFSET, 1, &reg[0]);
 8001a54:	f107 030c 	add.w	r3, r7, #12
 8001a58:	2201      	movs	r2, #1
 8001a5a:	2100      	movs	r1, #0
 8001a5c:	2036      	movs	r0, #54	; 0x36
 8001a5e:	f7ff fdcd 	bl	80015fc <dwt_writetodevice>
    dwt_writetodevice(PMSC_ID, 0x1, 1, &reg[1]);
 8001a62:	f107 030c 	add.w	r3, r7, #12
 8001a66:	3301      	adds	r3, #1
 8001a68:	2201      	movs	r2, #1
 8001a6a:	2101      	movs	r1, #1
 8001a6c:	2036      	movs	r0, #54	; 0x36
 8001a6e:	f7ff fdc5 	bl	80015fc <dwt_writetodevice>

} // end _dwt_enableclocks()
 8001a72:	bf00      	nop
 8001a74:	3710      	adds	r7, #16
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop

08001a7c <_dwt_disablesequencing>:
 * output parameters none
 *
 * no return value
 */
void _dwt_disablesequencing(void) // Disable sequencing and go to state "INIT"
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
    _dwt_enableclocks(FORCE_SYS_XTI); // Set system clock to XTI
 8001a80:	2000      	movs	r0, #0
 8001a82:	f7ff ff61 	bl	8001948 <_dwt_enableclocks>

    dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET, PMSC_CTRL1_PKTSEQ_DISABLE); // Disable PMSC ctrl of RF and RX clk blocks
 8001a86:	2200      	movs	r2, #0
 8001a88:	2104      	movs	r1, #4
 8001a8a:	2036      	movs	r0, #54	; 0x36
 8001a8c:	f7ff feb8 	bl	8001800 <dwt_write16bitoffsetreg>
}
 8001a90:	bf00      	nop
 8001a92:	bd80      	pop	{r7, pc}

08001a94 <dwt_starttx>:
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed transmission will be cancelled if the delayed time has passed)
 */

int dwt_starttx(uint8 mode)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	71fb      	strb	r3, [r7, #7]
    int retval = DWT_SUCCESS ;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	60fb      	str	r3, [r7, #12]
    uint8 temp  = 0x00;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	72fb      	strb	r3, [r7, #11]
    uint16 checkTxOK = 0 ;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	813b      	strh	r3, [r7, #8]

    if(mode & DWT_RESPONSE_EXPECTED)
 8001aaa:	79fb      	ldrb	r3, [r7, #7]
 8001aac:	f003 0302 	and.w	r3, r3, #2
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d005      	beq.n	8001ac0 <dwt_starttx+0x2c>
    {
        temp = (uint8)SYS_CTRL_WAIT4RESP ; // Set wait4response bit
 8001ab4:	2380      	movs	r3, #128	; 0x80
 8001ab6:	72fb      	strb	r3, [r7, #11]
        pdw1000local->wait4resp = 1;
 8001ab8:	4b1c      	ldr	r3, [pc, #112]	; (8001b2c <dwt_starttx+0x98>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	2201      	movs	r2, #1
 8001abe:	755a      	strb	r2, [r3, #21]
    }

    if (mode & DWT_START_TX_DELAYED)
 8001ac0:	79fb      	ldrb	r3, [r7, #7]
 8001ac2:	f003 0301 	and.w	r3, r3, #1
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d020      	beq.n	8001b0c <dwt_starttx+0x78>
    {
        // Both SYS_CTRL_TXSTRT and SYS_CTRL_TXDLYS to correctly enable TX
        temp |= (uint8)(SYS_CTRL_TXDLYS | SYS_CTRL_TXSTRT) ;
 8001aca:	7afb      	ldrb	r3, [r7, #11]
 8001acc:	f043 0306 	orr.w	r3, r3, #6
 8001ad0:	72fb      	strb	r3, [r7, #11]
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 8001ad2:	7afb      	ldrb	r3, [r7, #11]
 8001ad4:	461a      	mov	r2, r3
 8001ad6:	2100      	movs	r1, #0
 8001ad8:	200d      	movs	r0, #13
 8001ada:	f7ff fe7e 	bl	80017da <dwt_write8bitoffsetreg>
        checkTxOK = dwt_read16bitoffsetreg(SYS_STATUS_ID, 3); // Read at offset 3 to get the upper 2 bytes out of 5
 8001ade:	2103      	movs	r1, #3
 8001ae0:	200f      	movs	r0, #15
 8001ae2:	f7ff fe5d 	bl	80017a0 <dwt_read16bitoffsetreg>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	813b      	strh	r3, [r7, #8]
        if ((checkTxOK & SYS_STATUS_TXERR) == 0) // Transmit Delayed Send set over Half a Period away or Power Up error (there is enough time to send but not to power up individual blocks).
 8001aea:	893b      	ldrh	r3, [r7, #8]
 8001aec:	f403 6381 	and.w	r3, r3, #1032	; 0x408
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d102      	bne.n	8001afa <dwt_starttx+0x66>
        {
            retval = DWT_SUCCESS ; // All okay
 8001af4:	2300      	movs	r3, #0
 8001af6:	60fb      	str	r3, [r7, #12]
 8001af8:	e012      	b.n	8001b20 <dwt_starttx+0x8c>
        }
        else
        {
            // If HPDWARN or TXPUTE are set this indicates that the TXDLYS was set too late for the specified DX_TIME.
            // remedial action is to cancel delayed send and report error
            dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, (uint8)SYS_CTRL_TRXOFF);
 8001afa:	2240      	movs	r2, #64	; 0x40
 8001afc:	2100      	movs	r1, #0
 8001afe:	200d      	movs	r0, #13
 8001b00:	f7ff fe6b 	bl	80017da <dwt_write8bitoffsetreg>
            retval = DWT_ERROR ; // Failed !
 8001b04:	f04f 33ff 	mov.w	r3, #4294967295
 8001b08:	60fb      	str	r3, [r7, #12]
 8001b0a:	e009      	b.n	8001b20 <dwt_starttx+0x8c>
        }
    }
    else
    {
        temp |= (uint8)SYS_CTRL_TXSTRT ;
 8001b0c:	7afb      	ldrb	r3, [r7, #11]
 8001b0e:	f043 0302 	orr.w	r3, r3, #2
 8001b12:	72fb      	strb	r3, [r7, #11]
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 8001b14:	7afb      	ldrb	r3, [r7, #11]
 8001b16:	461a      	mov	r2, r3
 8001b18:	2100      	movs	r1, #0
 8001b1a:	200d      	movs	r0, #13
 8001b1c:	f7ff fe5d 	bl	80017da <dwt_write8bitoffsetreg>
    }

    return retval;
 8001b20:	68fb      	ldr	r3, [r7, #12]

} // end dwt_starttx()
 8001b22:	4618      	mov	r0, r3
 8001b24:	3710      	adds	r7, #16
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	20000000 	.word	0x20000000

08001b30 <dwt_softreset>:
 * output parameters
 *
 * no return value
 */
void dwt_softreset(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
    _dwt_disablesequencing();
 8001b34:	f7ff ffa2 	bl	8001a7c <_dwt_disablesequencing>

    // Clear any AON auto download bits (as reset will trigger AON download)
    dwt_write16bitoffsetreg(AON_ID, AON_WCFG_OFFSET, 0x00);
 8001b38:	2200      	movs	r2, #0
 8001b3a:	2100      	movs	r1, #0
 8001b3c:	202c      	movs	r0, #44	; 0x2c
 8001b3e:	f7ff fe5f 	bl	8001800 <dwt_write16bitoffsetreg>
    // Clear the wake-up configuration
    dwt_write8bitoffsetreg(AON_ID, AON_CFG0_OFFSET, 0x00);
 8001b42:	2200      	movs	r2, #0
 8001b44:	2106      	movs	r1, #6
 8001b46:	202c      	movs	r0, #44	; 0x2c
 8001b48:	f7ff fe47 	bl	80017da <dwt_write8bitoffsetreg>
    // Upload the new configuration
    _dwt_aonarrayupload();
 8001b4c:	f7ff feba 	bl	80018c4 <_dwt_aonarrayupload>

    // Reset HIF, TX, RX and PMSC (set the reset bits)
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_ALL);
 8001b50:	2200      	movs	r2, #0
 8001b52:	2103      	movs	r1, #3
 8001b54:	2036      	movs	r0, #54	; 0x36
 8001b56:	f7ff fe40 	bl	80017da <dwt_write8bitoffsetreg>

    // DW1000 needs a 10us sleep to let clk PLL lock after reset - the PLL will automatically lock after the reset
    // Could also have polled the PLL lock flag, but then the SPI needs to be < 3MHz !! So a simple delay is easier
    deca_sleep(1);
 8001b5a:	2001      	movs	r0, #1
 8001b5c:	f000 f844 	bl	8001be8 <deca_sleep>

    // Clear the reset bits
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
 8001b60:	22f0      	movs	r2, #240	; 0xf0
 8001b62:	2103      	movs	r1, #3
 8001b64:	2036      	movs	r0, #54	; 0x36
 8001b66:	f7ff fe38 	bl	80017da <dwt_write8bitoffsetreg>

    pdw1000local->wait4resp = 0;
 8001b6a:	4b03      	ldr	r3, [pc, #12]	; (8001b78 <dwt_softreset+0x48>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	2200      	movs	r2, #0
 8001b70:	755a      	strb	r2, [r3, #21]
}
 8001b72:	bf00      	nop
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	20000000 	.word	0x20000000

08001b7c <dwt_setxtaltrim>:
 * output parameters
 *
 * no return value
 */
void dwt_setxtaltrim(uint8 value)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b084      	sub	sp, #16
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	4603      	mov	r3, r0
 8001b84:	71fb      	strb	r3, [r7, #7]
    // The 3 MSb in this 8-bit register must be kept to 0b011 to avoid any malfunction.
    uint8 reg_val = (3 << 5) | (value & FS_XTALT_MASK);
 8001b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b8a:	f003 031f 	and.w	r3, r3, #31
 8001b8e:	b25b      	sxtb	r3, r3
 8001b90:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001b94:	b25b      	sxtb	r3, r3
 8001b96:	73fb      	strb	r3, [r7, #15]
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_XTALT_OFFSET, reg_val);
 8001b98:	7bfb      	ldrb	r3, [r7, #15]
 8001b9a:	461a      	mov	r2, r3
 8001b9c:	210e      	movs	r1, #14
 8001b9e:	202b      	movs	r0, #43	; 0x2b
 8001ba0:	f7ff fe1b 	bl	80017da <dwt_write8bitoffsetreg>
}
 8001ba4:	bf00      	nop
 8001ba6:	3710      	adds	r7, #16
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}

08001bac <decamutexon>:
 * output parameters
 *
 * returns the state of the DW1000 interrupt
 */
decaIrqStatus_t decamutexon(void)           
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
	decaIrqStatus_t s = port_GetEXT_IRQStatus();
 8001bb2:	f000 f9b9 	bl	8001f28 <port_GetEXT_IRQStatus>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	607b      	str	r3, [r7, #4]

	if(s) {
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <decamutexon+0x18>
		port_DisableEXT_IRQ(); //disable the external interrupt line
 8001bc0:	f000 f9a4 	bl	8001f0c <port_DisableEXT_IRQ>
	}
	return s ;   // return state before disable, value is used to re-enable in decamutexoff call
 8001bc4:	687b      	ldr	r3, [r7, #4]
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3708      	adds	r7, #8
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}

08001bce <decamutexoff>:
 * output parameters
 *
 * returns the state of the DW1000 interrupt
 */
void decamutexoff(decaIrqStatus_t s)        // put a function here that re-enables the interrupt at the end of the critical section
{
 8001bce:	b580      	push	{r7, lr}
 8001bd0:	b082      	sub	sp, #8
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
	if(s) { //need to check the port state as we can't use level sensitive interrupt on the STM ARM
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <decamutexoff+0x12>
		port_EnableEXT_IRQ();
 8001bdc:	f000 f99d 	bl	8001f1a <port_EnableEXT_IRQ>
	}
}
 8001be0:	bf00      	nop
 8001be2:	3708      	adds	r7, #8
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}

08001be8 <deca_sleep>:
#include "sleep.h"
#include "port.h"

/* Wrapper function to be used by decadriver. Declared in deca_device_api.h */
__INLINE void deca_sleep(unsigned int time_ms)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
	Sleep(time_ms);
 8001bf0:	6878      	ldr	r0, [r7, #4]
 8001bf2:	f000 f8c5 	bl	8001d80 <Sleep>
}
 8001bf6:	bf00      	nop
 8001bf8:	3708      	adds	r7, #8
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
	...

08001c00 <writetospi>:
#pragma GCC optimize ("O3")
int writetospi(uint16_t headerLength,
               const    uint8_t *headerBuffer,
               uint32_t bodyLength,
               const    uint8_t *bodyBuffer)
{
 8001c00:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
 8001c04:	4683      	mov	fp, r0
 8001c06:	468a      	mov	sl, r1
 8001c08:	4690      	mov	r8, r2
 8001c0a:	4699      	mov	r9, r3
    decaIrqStatus_t  stat ;
    stat = decamutexon() ;
 8001c0c:	f7ff ffce 	bl	8001bac <decamutexon>

    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8001c10:	4d13      	ldr	r5, [pc, #76]	; (8001c60 <writetospi+0x60>)
    stat = decamutexon() ;
 8001c12:	4606      	mov	r6, r0
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8001c14:	4628      	mov	r0, r5
 8001c16:	f001 ff36 	bl	8003a86 <HAL_SPI_GetState>
 8001c1a:	2801      	cmp	r0, #1
 8001c1c:	4604      	mov	r4, r0
 8001c1e:	d1f9      	bne.n	8001c14 <writetospi+0x14>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_RESET); /**< Put chip select line low */
 8001c20:	4810      	ldr	r0, [pc, #64]	; (8001c64 <writetospi+0x64>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	2110      	movs	r1, #16
 8001c26:	f001 f8df 	bl	8002de8 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&headerBuffer[0], headerLength, HAL_MAX_DELAY);    /* Send header in polling mode */
 8001c2a:	465a      	mov	r2, fp
 8001c2c:	4651      	mov	r1, sl
 8001c2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c32:	480b      	ldr	r0, [pc, #44]	; (8001c60 <writetospi+0x60>)
 8001c34:	f001 fdeb 	bl	800380e <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, (uint8_t *)&bodyBuffer[0], bodyLength, HAL_MAX_DELAY);        /* Send data in polling mode */
 8001c38:	f04f 33ff 	mov.w	r3, #4294967295
 8001c3c:	4649      	mov	r1, r9
 8001c3e:	fa1f f288 	uxth.w	r2, r8
 8001c42:	4807      	ldr	r0, [pc, #28]	; (8001c60 <writetospi+0x60>)
 8001c44:	f001 fde3 	bl	800380e <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_SET); /**< Put chip select line high */
 8001c48:	4622      	mov	r2, r4
 8001c4a:	2110      	movs	r1, #16
 8001c4c:	4805      	ldr	r0, [pc, #20]	; (8001c64 <writetospi+0x64>)
 8001c4e:	f001 f8cb 	bl	8002de8 <HAL_GPIO_WritePin>

    decamutexoff(stat);
 8001c52:	4630      	mov	r0, r6
 8001c54:	f7ff ffbb 	bl	8001bce <decamutexoff>

    return 0;
} // end writetospi()
 8001c58:	2000      	movs	r0, #0
 8001c5a:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}
 8001c5e:	bf00      	nop
 8001c60:	200003b0 	.word	0x200003b0
 8001c64:	40020000 	.word	0x40020000

08001c68 <readfromspi>:
#pragma GCC optimize ("O3")
int readfromspi(uint16_t headerLength,
                const uint8_t *headerBuffer,
                uint32_t readlength,
                uint8_t *readBuffer)
{
 8001c68:	e92d 4778 	stmdb	sp!, {r3, r4, r5, r6, r8, r9, sl, lr}
 8001c6c:	4681      	mov	r9, r0
 8001c6e:	460c      	mov	r4, r1
 8001c70:	4690      	mov	r8, r2
 8001c72:	461d      	mov	r5, r3
    int i;
    decaIrqStatus_t  stat ;
    stat = decamutexon() ;
 8001c74:	f7ff ff9a 	bl	8001bac <decamutexon>

    /* Blocking: Check whether previous transfer has been finished */
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8001c78:	f8df a07c 	ldr.w	sl, [pc, #124]	; 8001cf8 <readfromspi+0x90>
    stat = decamutexon() ;
 8001c7c:	4606      	mov	r6, r0
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8001c7e:	4650      	mov	r0, sl
 8001c80:	f001 ff01 	bl	8003a86 <HAL_SPI_GetState>
 8001c84:	2801      	cmp	r0, #1
 8001c86:	d1fa      	bne.n	8001c7e <readfromspi+0x16>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_RESET); /**< Put chip select line low */
 8001c88:	481a      	ldr	r0, [pc, #104]	; (8001cf4 <readfromspi+0x8c>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	2110      	movs	r1, #16
 8001c8e:	f001 f8ab 	bl	8002de8 <HAL_GPIO_WritePin>

    /* Send header */
    for(i=0; i<headerLength; i++)
 8001c92:	f1b9 0f00 	cmp.w	r9, #0
 8001c96:	d00c      	beq.n	8001cb2 <readfromspi+0x4a>
    {
        HAL_SPI_Transmit(&hspi1, &headerBuffer[i], 1, HAL_MAX_DELAY); //No timeout
 8001c98:	f8df a05c 	ldr.w	sl, [pc, #92]	; 8001cf8 <readfromspi+0x90>
 8001c9c:	44a1      	add	r9, r4
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	4621      	mov	r1, r4
 8001ca2:	f04f 33ff 	mov.w	r3, #4294967295
    for(i=0; i<headerLength; i++)
 8001ca6:	4414      	add	r4, r2
        HAL_SPI_Transmit(&hspi1, &headerBuffer[i], 1, HAL_MAX_DELAY); //No timeout
 8001ca8:	4650      	mov	r0, sl
 8001caa:	f001 fdb0 	bl	800380e <HAL_SPI_Transmit>
    for(i=0; i<headerLength; i++)
 8001cae:	45a1      	cmp	r9, r4
 8001cb0:	d1f5      	bne.n	8001c9e <readfromspi+0x36>
    }

    /* for the data buffer use LL functions directly as the HAL SPI read function
     * has issue reading single bytes */
    while(readlength-- > 0)
 8001cb2:	f1b8 0f00 	cmp.w	r8, #0
 8001cb6:	d012      	beq.n	8001cde <readfromspi+0x76>
 8001cb8:	f8df c03c 	ldr.w	ip, [pc, #60]	; 8001cf8 <readfromspi+0x90>
 8001cbc:	eb05 0008 	add.w	r0, r5, r8
        /* Wait until TXE flag is set to send data */
        while(__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_TXE) == RESET)
        {
        }

        hspi1.Instance->DR = 0; /* set output to 0 (MOSI), this is necessary for
 8001cc0:	2400      	movs	r4, #0
        while(__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_TXE) == RESET)
 8001cc2:	f8dc 1000 	ldr.w	r1, [ip]
 8001cc6:	688a      	ldr	r2, [r1, #8]
 8001cc8:	0792      	lsls	r2, r2, #30
 8001cca:	d5fc      	bpl.n	8001cc6 <readfromspi+0x5e>
        hspi1.Instance->DR = 0; /* set output to 0 (MOSI), this is necessary for
 8001ccc:	60cc      	str	r4, [r1, #12]
        e.g. when waking up DW1000 from DEEPSLEEP via dwt_spicswakeup() function.
        */

        /* Wait until RXNE flag is set to read data */
        while(__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_RXNE) == RESET)
 8001cce:	688a      	ldr	r2, [r1, #8]
 8001cd0:	07d3      	lsls	r3, r2, #31
 8001cd2:	d5fc      	bpl.n	8001cce <readfromspi+0x66>
        {
        }

        (*readBuffer++) = hspi1.Instance->DR;  //copy data read form (MISO)
 8001cd4:	68cb      	ldr	r3, [r1, #12]
 8001cd6:	f805 3b01 	strb.w	r3, [r5], #1
    while(readlength-- > 0)
 8001cda:	4285      	cmp	r5, r0
 8001cdc:	d1f1      	bne.n	8001cc2 <readfromspi+0x5a>
    }

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_SET); /**< Put chip select line high */
 8001cde:	2201      	movs	r2, #1
 8001ce0:	2110      	movs	r1, #16
 8001ce2:	4804      	ldr	r0, [pc, #16]	; (8001cf4 <readfromspi+0x8c>)
 8001ce4:	f001 f880 	bl	8002de8 <HAL_GPIO_WritePin>

    decamutexoff(stat);
 8001ce8:	4630      	mov	r0, r6
 8001cea:	f7ff ff70 	bl	8001bce <decamutexoff>

    return 0;
} // end readfromspi()
 8001cee:	2000      	movs	r0, #0
 8001cf0:	e8bd 8778 	ldmia.w	sp!, {r3, r4, r5, r6, r8, r9, sl, pc}
 8001cf4:	40020000 	.word	0x40020000
 8001cf8:	200003b0 	.word	0x200003b0

08001cfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	4603      	mov	r3, r0
 8001d04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	db0b      	blt.n	8001d26 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d0e:	79fb      	ldrb	r3, [r7, #7]
 8001d10:	f003 021f 	and.w	r2, r3, #31
 8001d14:	4907      	ldr	r1, [pc, #28]	; (8001d34 <__NVIC_EnableIRQ+0x38>)
 8001d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d1a:	095b      	lsrs	r3, r3, #5
 8001d1c:	2001      	movs	r0, #1
 8001d1e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d26:	bf00      	nop
 8001d28:	370c      	adds	r7, #12
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	e000e100 	.word	0xe000e100

08001d38 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	4603      	mov	r3, r0
 8001d40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	db12      	blt.n	8001d70 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d4a:	79fb      	ldrb	r3, [r7, #7]
 8001d4c:	f003 021f 	and.w	r2, r3, #31
 8001d50:	490a      	ldr	r1, [pc, #40]	; (8001d7c <__NVIC_DisableIRQ+0x44>)
 8001d52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d56:	095b      	lsrs	r3, r3, #5
 8001d58:	2001      	movs	r0, #1
 8001d5a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d5e:	3320      	adds	r3, #32
 8001d60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001d64:	f3bf 8f4f 	dsb	sy
}
 8001d68:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001d6a:	f3bf 8f6f 	isb	sy
}
 8001d6e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001d70:	bf00      	nop
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr
 8001d7c:	e000e100 	.word	0xe000e100

08001d80 <Sleep>:

/* @fn    Sleep
 * @brief Sleep delay in ms using SysTick timer
 * */
__INLINE void Sleep(uint32_t x)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
    HAL_Delay(x);
 8001d88:	6878      	ldr	r0, [r7, #4]
 8001d8a:	f000 fd29 	bl	80027e0 <HAL_Delay>
}
 8001d8e:	bf00      	nop
 8001d90:	3708      	adds	r7, #8
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
	...

08001d98 <EXTI_GetITEnStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The "enable" state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITEnStatus(uint32_t x)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
    return ((NVIC->ISER[(((uint32_t)x) >> 5UL)] &\
 8001da0:	4a0b      	ldr	r2, [pc, #44]	; (8001dd0 <EXTI_GetITEnStatus+0x38>)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	095b      	lsrs	r3, r3, #5
 8001da6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
            (uint32_t)(1UL << (((uint32_t)x) & 0x1FUL)) ) == (uint32_t)RESET)?(RESET):(SET);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	f003 031f 	and.w	r3, r3, #31
 8001db0:	fa22 f303 	lsr.w	r3, r2, r3
 8001db4:	f003 0301 	and.w	r3, r3, #1
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	bf14      	ite	ne
 8001dbc:	2301      	movne	r3, #1
 8001dbe:	2300      	moveq	r3, #0
 8001dc0:	b2db      	uxtb	r3, r3
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	370c      	adds	r7, #12
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	e000e100 	.word	0xe000e100

08001dd4 <reset_DW1000>:
 *          In general it is output, but it also can be used to reset the digital
 *          part of DW1000 by driving this pin low.
 *          Note, the DW_RESET pin should not be driven high externally.
 * */
void reset_DW1000(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef    GPIO_InitStruct;

    // Enable GPIO used for DW1000 reset as open collector output
    GPIO_InitStruct.Pin = DW_RESET_Pin;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001dde:	2311      	movs	r3, #17
 8001de0:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de2:	2300      	movs	r3, #0
 8001de4:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 8001de6:	1d3b      	adds	r3, r7, #4
 8001de8:	4619      	mov	r1, r3
 8001dea:	480a      	ldr	r0, [pc, #40]	; (8001e14 <reset_DW1000+0x40>)
 8001dec:	f000 fe60 	bl	8002ab0 <HAL_GPIO_Init>

    //drive the RSTn pin low
    HAL_GPIO_WritePin(DW_RESET_GPIO_Port, DW_RESET_Pin, GPIO_PIN_RESET);
 8001df0:	2200      	movs	r2, #0
 8001df2:	2101      	movs	r1, #1
 8001df4:	4807      	ldr	r0, [pc, #28]	; (8001e14 <reset_DW1000+0x40>)
 8001df6:	f000 fff7 	bl	8002de8 <HAL_GPIO_WritePin>

    Sleep(1);
 8001dfa:	2001      	movs	r0, #1
 8001dfc:	f7ff ffc0 	bl	8001d80 <Sleep>

    //put the pin back to output open-drain (not active)
    setup_DW1000RSTnIRQ(0);
 8001e00:	2000      	movs	r0, #0
 8001e02:	f000 f809 	bl	8001e18 <setup_DW1000RSTnIRQ>



    Sleep(2);
 8001e06:	2002      	movs	r0, #2
 8001e08:	f7ff ffba 	bl	8001d80 <Sleep>
}
 8001e0c:	bf00      	nop
 8001e0e:	3718      	adds	r7, #24
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	40020000 	.word	0x40020000

08001e18 <setup_DW1000RSTnIRQ>:
 * @brief   setup the DW_RESET pin mode
 *          0 - output Open collector mode
 *          !0 - input mode with connected EXTI0 IRQ
 * */
void setup_DW1000RSTnIRQ(int enable)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b088      	sub	sp, #32
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct;

    if(enable)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d015      	beq.n	8001e52 <setup_DW1000RSTnIRQ+0x3a>
    {
        // Enable GPIO used as DECA RESET for interrupt
        GPIO_InitStruct.Pin = DW_RESET_Pin;
 8001e26:	2301      	movs	r3, #1
 8001e28:	60fb      	str	r3, [r7, #12]
        GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e2a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001e2e:	613b      	str	r3, [r7, #16]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e30:	2300      	movs	r3, #0
 8001e32:	617b      	str	r3, [r7, #20]
        HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 8001e34:	f107 030c 	add.w	r3, r7, #12
 8001e38:	4619      	mov	r1, r3
 8001e3a:	4813      	ldr	r0, [pc, #76]	; (8001e88 <setup_DW1000RSTnIRQ+0x70>)
 8001e3c:	f000 fe38 	bl	8002ab0 <HAL_GPIO_Init>

        HAL_NVIC_EnableIRQ(EXTI0_IRQn);     //pin #0 -> EXTI #0
 8001e40:	2006      	movs	r0, #6
 8001e42:	f000 fe0c 	bl	8002a5e <HAL_NVIC_EnableIRQ>
        HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8001e46:	2200      	movs	r2, #0
 8001e48:	2105      	movs	r1, #5
 8001e4a:	2006      	movs	r0, #6
 8001e4c:	f000 fdeb 	bl	8002a26 <HAL_NVIC_SetPriority>
        GPIO_InitStruct.Pull = GPIO_NOPULL;
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
        HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
        HAL_GPIO_WritePin(DW_RESET_GPIO_Port, DW_RESET_Pin, GPIO_PIN_SET);
    }
}
 8001e50:	e015      	b.n	8001e7e <setup_DW1000RSTnIRQ+0x66>
        HAL_NVIC_DisableIRQ(EXTI0_IRQn);    //pin #0 -> EXTI #0
 8001e52:	2006      	movs	r0, #6
 8001e54:	f000 fe11 	bl	8002a7a <HAL_NVIC_DisableIRQ>
        GPIO_InitStruct.Pin = DW_RESET_Pin;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	60fb      	str	r3, [r7, #12]
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001e5c:	2311      	movs	r3, #17
 8001e5e:	613b      	str	r3, [r7, #16]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e60:	2300      	movs	r3, #0
 8001e62:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e64:	2302      	movs	r3, #2
 8001e66:	61bb      	str	r3, [r7, #24]
        HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 8001e68:	f107 030c 	add.w	r3, r7, #12
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	4806      	ldr	r0, [pc, #24]	; (8001e88 <setup_DW1000RSTnIRQ+0x70>)
 8001e70:	f000 fe1e 	bl	8002ab0 <HAL_GPIO_Init>
        HAL_GPIO_WritePin(DW_RESET_GPIO_Port, DW_RESET_Pin, GPIO_PIN_SET);
 8001e74:	2201      	movs	r2, #1
 8001e76:	2101      	movs	r1, #1
 8001e78:	4803      	ldr	r0, [pc, #12]	; (8001e88 <setup_DW1000RSTnIRQ+0x70>)
 8001e7a:	f000 ffb5 	bl	8002de8 <HAL_GPIO_WritePin>
}
 8001e7e:	bf00      	nop
 8001e80:	3720      	adds	r7, #32
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	40020000 	.word	0x40020000

08001e8c <port_set_dw1000_slowrate>:
/* @fn      port_set_dw1000_slowrate
 * @brief   set 2.25MHz
 *          note: hspi1 is clocked from 72MHz
 * */
void port_set_dw1000_slowrate(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001e90:	4b03      	ldr	r3, [pc, #12]	; (8001ea0 <port_set_dw1000_slowrate+0x14>)
 8001e92:	2220      	movs	r2, #32
 8001e94:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(&hspi1);
 8001e96:	4802      	ldr	r0, [pc, #8]	; (8001ea0 <port_set_dw1000_slowrate+0x14>)
 8001e98:	f001 fc30 	bl	80036fc <HAL_SPI_Init>
}
 8001e9c:	bf00      	nop
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	200003b0 	.word	0x200003b0

08001ea4 <port_set_dw1000_fastrate>:
/* @fn      port_set_dw1000_fastrate
 * @brief   set 18MHz
 *          note: hspi1 is clocked from 72MHz
 * */
void port_set_dw1000_fastrate(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001ea8:	4b03      	ldr	r3, [pc, #12]	; (8001eb8 <port_set_dw1000_fastrate+0x14>)
 8001eaa:	2208      	movs	r2, #8
 8001eac:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(&hspi1);
 8001eae:	4802      	ldr	r0, [pc, #8]	; (8001eb8 <port_set_dw1000_fastrate+0x14>)
 8001eb0:	f001 fc24 	bl	80036fc <HAL_SPI_Init>
}
 8001eb4:	bf00      	nop
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	200003b0 	.word	0x200003b0

08001ebc <HAL_GPIO_EXTI_Callback>:
/* @fn      HAL_GPIO_EXTI_Callback
 * @brief   IRQ HAL call-back for all EXTI configured lines
 *          i.e. DW_RESET_Pin and DW_IRQn_Pin
 * */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == DW_RESET_Pin)
 8001ec6:	88fb      	ldrh	r3, [r7, #6]
 8001ec8:	2b01      	cmp	r3, #1
 8001eca:	d103      	bne.n	8001ed4 <HAL_GPIO_EXTI_Callback+0x18>
    {
        signalResetDone = 1;
 8001ecc:	4b06      	ldr	r3, [pc, #24]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x2c>)
 8001ece:	2201      	movs	r2, #1
 8001ed0:	601a      	str	r2, [r3, #0]
        process_deca_irq();
    }
    else
    {
    }
}
 8001ed2:	e004      	b.n	8001ede <HAL_GPIO_EXTI_Callback+0x22>
    else if (GPIO_Pin == DW_IRQ_Pin)
 8001ed4:	88fb      	ldrh	r3, [r7, #6]
 8001ed6:	2b20      	cmp	r3, #32
 8001ed8:	d101      	bne.n	8001ede <HAL_GPIO_EXTI_Callback+0x22>
        process_deca_irq();
 8001eda:	f000 f807 	bl	8001eec <process_deca_irq>
}
 8001ede:	bf00      	nop
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	20000258 	.word	0x20000258

08001eec <process_deca_irq>:
 * @brief   main call-back for processing of DW1000 IRQ
 *          it re-enters the IRQ routing and processes all events.
 *          After processing of all events, DW1000 will clear the IRQ line.
 * */
__INLINE void process_deca_irq(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
    while(port_CheckEXT_IRQ() != 0)
 8001ef0:	e002      	b.n	8001ef8 <process_deca_irq+0xc>
    {

        port_deca_isr();
 8001ef2:	4b05      	ldr	r3, [pc, #20]	; (8001f08 <process_deca_irq+0x1c>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4798      	blx	r3
    while(port_CheckEXT_IRQ() != 0)
 8001ef8:	f000 f81e 	bl	8001f38 <port_CheckEXT_IRQ>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d1f7      	bne.n	8001ef2 <process_deca_irq+0x6>

    } //while DW1000 IRQ line active
}
 8001f02:	bf00      	nop
 8001f04:	bf00      	nop
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	200003ac 	.word	0x200003ac

08001f0c <port_DisableEXT_IRQ>:
/* @fn      port_DisableEXT_IRQ
 * @brief   wrapper to disable DW_IRQ pin IRQ
 *          in current implementation it disables all IRQ from lines 5:9
 * */
__INLINE void port_DisableEXT_IRQ(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0
    NVIC_DisableIRQ(DECAIRQ_EXTI_IRQn);
 8001f10:	2017      	movs	r0, #23
 8001f12:	f7ff ff11 	bl	8001d38 <__NVIC_DisableIRQ>
}
 8001f16:	bf00      	nop
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <port_EnableEXT_IRQ>:
/* @fn      port_EnableEXT_IRQ
 * @brief   wrapper to enable DW_IRQ pin IRQ
 *          in current implementation it enables all IRQ from lines 5:9
 * */
__INLINE void port_EnableEXT_IRQ(void)
{
 8001f1a:	b580      	push	{r7, lr}
 8001f1c:	af00      	add	r7, sp, #0
    NVIC_EnableIRQ(DECAIRQ_EXTI_IRQn);
 8001f1e:	2017      	movs	r0, #23
 8001f20:	f7ff feec 	bl	8001cfc <__NVIC_EnableIRQ>
}
 8001f24:	bf00      	nop
 8001f26:	bd80      	pop	{r7, pc}

08001f28 <port_GetEXT_IRQStatus>:

/* @fn      port_GetEXT_IRQStatus
 * @brief   wrapper to read a DW_IRQ pin IRQ status
 * */
__INLINE uint32_t port_GetEXT_IRQStatus(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
    return EXTI_GetITEnStatus(DECAIRQ_EXTI_IRQn);
 8001f2c:	2017      	movs	r0, #23
 8001f2e:	f7ff ff33 	bl	8001d98 <EXTI_GetITEnStatus>
 8001f32:	4603      	mov	r3, r0
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	bd80      	pop	{r7, pc}

08001f38 <port_CheckEXT_IRQ>:

/* @fn      port_CheckEXT_IRQ
 * @brief   wrapper to read DW_IRQ input pin state
 * */
__INLINE uint32_t port_CheckEXT_IRQ(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(DW_IRQ_GPIO_Port, DW_IRQ_Pin);
 8001f3c:	2120      	movs	r1, #32
 8001f3e:	4803      	ldr	r0, [pc, #12]	; (8001f4c <port_CheckEXT_IRQ+0x14>)
 8001f40:	f000 ff3a 	bl	8002db8 <HAL_GPIO_ReadPin>
 8001f44:	4603      	mov	r3, r0
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	40020400 	.word	0x40020400

08001f50 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b08a      	sub	sp, #40	; 0x28
 8001f54:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f56:	f107 0314 	add.w	r3, r7, #20
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	601a      	str	r2, [r3, #0]
 8001f5e:	605a      	str	r2, [r3, #4]
 8001f60:	609a      	str	r2, [r3, #8]
 8001f62:	60da      	str	r2, [r3, #12]
 8001f64:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f66:	2300      	movs	r3, #0
 8001f68:	613b      	str	r3, [r7, #16]
 8001f6a:	4b45      	ldr	r3, [pc, #276]	; (8002080 <MX_GPIO_Init+0x130>)
 8001f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6e:	4a44      	ldr	r2, [pc, #272]	; (8002080 <MX_GPIO_Init+0x130>)
 8001f70:	f043 0304 	orr.w	r3, r3, #4
 8001f74:	6313      	str	r3, [r2, #48]	; 0x30
 8001f76:	4b42      	ldr	r3, [pc, #264]	; (8002080 <MX_GPIO_Init+0x130>)
 8001f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7a:	f003 0304 	and.w	r3, r3, #4
 8001f7e:	613b      	str	r3, [r7, #16]
 8001f80:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f82:	2300      	movs	r3, #0
 8001f84:	60fb      	str	r3, [r7, #12]
 8001f86:	4b3e      	ldr	r3, [pc, #248]	; (8002080 <MX_GPIO_Init+0x130>)
 8001f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8a:	4a3d      	ldr	r2, [pc, #244]	; (8002080 <MX_GPIO_Init+0x130>)
 8001f8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f90:	6313      	str	r3, [r2, #48]	; 0x30
 8001f92:	4b3b      	ldr	r3, [pc, #236]	; (8002080 <MX_GPIO_Init+0x130>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f9a:	60fb      	str	r3, [r7, #12]
 8001f9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	60bb      	str	r3, [r7, #8]
 8001fa2:	4b37      	ldr	r3, [pc, #220]	; (8002080 <MX_GPIO_Init+0x130>)
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa6:	4a36      	ldr	r2, [pc, #216]	; (8002080 <MX_GPIO_Init+0x130>)
 8001fa8:	f043 0301 	orr.w	r3, r3, #1
 8001fac:	6313      	str	r3, [r2, #48]	; 0x30
 8001fae:	4b34      	ldr	r3, [pc, #208]	; (8002080 <MX_GPIO_Init+0x130>)
 8001fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb2:	f003 0301 	and.w	r3, r3, #1
 8001fb6:	60bb      	str	r3, [r7, #8]
 8001fb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fba:	2300      	movs	r3, #0
 8001fbc:	607b      	str	r3, [r7, #4]
 8001fbe:	4b30      	ldr	r3, [pc, #192]	; (8002080 <MX_GPIO_Init+0x130>)
 8001fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc2:	4a2f      	ldr	r2, [pc, #188]	; (8002080 <MX_GPIO_Init+0x130>)
 8001fc4:	f043 0302 	orr.w	r3, r3, #2
 8001fc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fca:	4b2d      	ldr	r3, [pc, #180]	; (8002080 <MX_GPIO_Init+0x130>)
 8001fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fce:	f003 0302 	and.w	r3, r3, #2
 8001fd2:	607b      	str	r3, [r7, #4]
 8001fd4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_SET);
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	2110      	movs	r1, #16
 8001fda:	482a      	ldr	r0, [pc, #168]	; (8002084 <MX_GPIO_Init+0x134>)
 8001fdc:	f000 ff04 	bl	8002de8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DW_WKUP_GPIO_Port, DW_WKUP_Pin, GPIO_PIN_SET);
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	2101      	movs	r1, #1
 8001fe4:	4828      	ldr	r0, [pc, #160]	; (8002088 <MX_GPIO_Init+0x138>)
 8001fe6:	f000 feff 	bl	8002de8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DW_RESET_Pin;
 8001fea:	2301      	movs	r3, #1
 8001fec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001fee:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001ff2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 8001ff8:	f107 0314 	add.w	r3, r7, #20
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	4821      	ldr	r0, [pc, #132]	; (8002084 <MX_GPIO_Init+0x134>)
 8002000:	f000 fd56 	bl	8002ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DW_NSS_Pin;
 8002004:	2310      	movs	r3, #16
 8002006:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002008:	2301      	movs	r3, #1
 800200a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200c:	2300      	movs	r3, #0
 800200e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002010:	2300      	movs	r3, #0
 8002012:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DW_NSS_GPIO_Port, &GPIO_InitStruct);
 8002014:	f107 0314 	add.w	r3, r7, #20
 8002018:	4619      	mov	r1, r3
 800201a:	481a      	ldr	r0, [pc, #104]	; (8002084 <MX_GPIO_Init+0x134>)
 800201c:	f000 fd48 	bl	8002ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DW_WKUP_Pin;
 8002020:	2301      	movs	r3, #1
 8002022:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002024:	2311      	movs	r3, #17
 8002026:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002028:	2300      	movs	r3, #0
 800202a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800202c:	2300      	movs	r3, #0
 800202e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DW_WKUP_GPIO_Port, &GPIO_InitStruct);
 8002030:	f107 0314 	add.w	r3, r7, #20
 8002034:	4619      	mov	r1, r3
 8002036:	4814      	ldr	r0, [pc, #80]	; (8002088 <MX_GPIO_Init+0x138>)
 8002038:	f000 fd3a 	bl	8002ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DW_IRQ_Pin;
 800203c:	2320      	movs	r3, #32
 800203e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002040:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002044:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002046:	2300      	movs	r3, #0
 8002048:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DW_IRQ_GPIO_Port, &GPIO_InitStruct);
 800204a:	f107 0314 	add.w	r3, r7, #20
 800204e:	4619      	mov	r1, r3
 8002050:	480d      	ldr	r0, [pc, #52]	; (8002088 <MX_GPIO_Init+0x138>)
 8002052:	f000 fd2d 	bl	8002ab0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 3, 0);
 8002056:	2200      	movs	r2, #0
 8002058:	2103      	movs	r1, #3
 800205a:	2006      	movs	r0, #6
 800205c:	f000 fce3 	bl	8002a26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002060:	2006      	movs	r0, #6
 8002062:	f000 fcfc 	bl	8002a5e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 4, 0);
 8002066:	2200      	movs	r2, #0
 8002068:	2104      	movs	r1, #4
 800206a:	2017      	movs	r0, #23
 800206c:	f000 fcdb 	bl	8002a26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002070:	2017      	movs	r0, #23
 8002072:	f000 fcf4 	bl	8002a5e <HAL_NVIC_EnableIRQ>

}
 8002076:	bf00      	nop
 8002078:	3728      	adds	r7, #40	; 0x28
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	40023800 	.word	0x40023800
 8002084:	40020000 	.word	0x40020000
 8002088:	40020400 	.word	0x40020400

0800208c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002090:	f000 fb34 	bl	80026fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002094:	f000 f80e 	bl	80020b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002098:	f7ff ff5a 	bl	8001f50 <MX_GPIO_Init>
  MX_SPI1_Init();
 800209c:	f000 f882 	bl	80021a4 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80020a0:	f000 fa90 	bl	80025c4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  MX_NVIC_Init();
 80020a4:	f000 f864 	bl	8002170 <MX_NVIC_Init>
  setup_DW1000RSTnIRQ(0);
 80020a8:	2000      	movs	r0, #0
 80020aa:	f7ff feb5 	bl	8001e18 <setup_DW1000RSTnIRQ>
  dw_main();
 80020ae:	f000 fa2f 	bl	8002510 <dw_main>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80020b2:	e7fe      	b.n	80020b2 <main+0x26>

080020b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b094      	sub	sp, #80	; 0x50
 80020b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020ba:	f107 0320 	add.w	r3, r7, #32
 80020be:	2230      	movs	r2, #48	; 0x30
 80020c0:	2100      	movs	r1, #0
 80020c2:	4618      	mov	r0, r3
 80020c4:	f003 f903 	bl	80052ce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020c8:	f107 030c 	add.w	r3, r7, #12
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
 80020d0:	605a      	str	r2, [r3, #4]
 80020d2:	609a      	str	r2, [r3, #8]
 80020d4:	60da      	str	r2, [r3, #12]
 80020d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80020d8:	2300      	movs	r3, #0
 80020da:	60bb      	str	r3, [r7, #8]
 80020dc:	4b22      	ldr	r3, [pc, #136]	; (8002168 <SystemClock_Config+0xb4>)
 80020de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e0:	4a21      	ldr	r2, [pc, #132]	; (8002168 <SystemClock_Config+0xb4>)
 80020e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020e6:	6413      	str	r3, [r2, #64]	; 0x40
 80020e8:	4b1f      	ldr	r3, [pc, #124]	; (8002168 <SystemClock_Config+0xb4>)
 80020ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020f0:	60bb      	str	r3, [r7, #8]
 80020f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80020f4:	2300      	movs	r3, #0
 80020f6:	607b      	str	r3, [r7, #4]
 80020f8:	4b1c      	ldr	r3, [pc, #112]	; (800216c <SystemClock_Config+0xb8>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a1b      	ldr	r2, [pc, #108]	; (800216c <SystemClock_Config+0xb8>)
 80020fe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002102:	6013      	str	r3, [r2, #0]
 8002104:	4b19      	ldr	r3, [pc, #100]	; (800216c <SystemClock_Config+0xb8>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800210c:	607b      	str	r3, [r7, #4]
 800210e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002110:	2302      	movs	r3, #2
 8002112:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002114:	2301      	movs	r3, #1
 8002116:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002118:	2310      	movs	r3, #16
 800211a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800211c:	2300      	movs	r3, #0
 800211e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002120:	f107 0320 	add.w	r3, r7, #32
 8002124:	4618      	mov	r0, r3
 8002126:	f000 fe91 	bl	8002e4c <HAL_RCC_OscConfig>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d001      	beq.n	8002134 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8002130:	f000 f832 	bl	8002198 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002134:	230f      	movs	r3, #15
 8002136:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002138:	2300      	movs	r3, #0
 800213a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800213c:	2300      	movs	r3, #0
 800213e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002140:	2300      	movs	r3, #0
 8002142:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002144:	2300      	movs	r3, #0
 8002146:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002148:	f107 030c 	add.w	r3, r7, #12
 800214c:	2100      	movs	r1, #0
 800214e:	4618      	mov	r0, r3
 8002150:	f001 f8f4 	bl	800333c <HAL_RCC_ClockConfig>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800215a:	f000 f81d 	bl	8002198 <Error_Handler>
  }
}
 800215e:	bf00      	nop
 8002160:	3750      	adds	r7, #80	; 0x50
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	40023800 	.word	0x40023800
 800216c:	40007000 	.word	0x40007000

08002170 <MX_NVIC_Init>:

/* USER CODE BEGIN 4 */
/** NVIC Configuration
*/
static void MX_NVIC_Init(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
  /* EXTI0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI0_IRQn, 3, 0);
 8002174:	2200      	movs	r2, #0
 8002176:	2103      	movs	r1, #3
 8002178:	2006      	movs	r0, #6
 800217a:	f000 fc54 	bl	8002a26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800217e:	2006      	movs	r0, #6
 8002180:	f000 fc6d 	bl	8002a5e <HAL_NVIC_EnableIRQ>
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 4, 0);
 8002184:	2200      	movs	r2, #0
 8002186:	2104      	movs	r1, #4
 8002188:	2017      	movs	r0, #23
 800218a:	f000 fc4c 	bl	8002a26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800218e:	2017      	movs	r0, #23
 8002190:	f000 fc65 	bl	8002a5e <HAL_NVIC_EnableIRQ>
  /* OTG_FS_IRQn interrupt configuration */
//  HAL_NVIC_SetPriority(OTG_FS_IRQn, 7, 0);
//  HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
}
 8002194:	bf00      	nop
 8002196:	bd80      	pop	{r7, pc}

08002198 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800219c:	b672      	cpsid	i
}
 800219e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021a0:	e7fe      	b.n	80021a0 <Error_Handler+0x8>
	...

080021a4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80021a8:	4b17      	ldr	r3, [pc, #92]	; (8002208 <MX_SPI1_Init+0x64>)
 80021aa:	4a18      	ldr	r2, [pc, #96]	; (800220c <MX_SPI1_Init+0x68>)
 80021ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80021ae:	4b16      	ldr	r3, [pc, #88]	; (8002208 <MX_SPI1_Init+0x64>)
 80021b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80021b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80021b6:	4b14      	ldr	r3, [pc, #80]	; (8002208 <MX_SPI1_Init+0x64>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80021bc:	4b12      	ldr	r3, [pc, #72]	; (8002208 <MX_SPI1_Init+0x64>)
 80021be:	2200      	movs	r2, #0
 80021c0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80021c2:	4b11      	ldr	r3, [pc, #68]	; (8002208 <MX_SPI1_Init+0x64>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80021c8:	4b0f      	ldr	r3, [pc, #60]	; (8002208 <MX_SPI1_Init+0x64>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80021ce:	4b0e      	ldr	r3, [pc, #56]	; (8002208 <MX_SPI1_Init+0x64>)
 80021d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021d4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80021d6:	4b0c      	ldr	r3, [pc, #48]	; (8002208 <MX_SPI1_Init+0x64>)
 80021d8:	2220      	movs	r2, #32
 80021da:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80021dc:	4b0a      	ldr	r3, [pc, #40]	; (8002208 <MX_SPI1_Init+0x64>)
 80021de:	2200      	movs	r2, #0
 80021e0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80021e2:	4b09      	ldr	r3, [pc, #36]	; (8002208 <MX_SPI1_Init+0x64>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021e8:	4b07      	ldr	r3, [pc, #28]	; (8002208 <MX_SPI1_Init+0x64>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80021ee:	4b06      	ldr	r3, [pc, #24]	; (8002208 <MX_SPI1_Init+0x64>)
 80021f0:	220a      	movs	r2, #10
 80021f2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80021f4:	4804      	ldr	r0, [pc, #16]	; (8002208 <MX_SPI1_Init+0x64>)
 80021f6:	f001 fa81 	bl	80036fc <HAL_SPI_Init>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d001      	beq.n	8002204 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002200:	f7ff ffca 	bl	8002198 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002204:	bf00      	nop
 8002206:	bd80      	pop	{r7, pc}
 8002208:	200003b0 	.word	0x200003b0
 800220c:	40013000 	.word	0x40013000

08002210 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b08a      	sub	sp, #40	; 0x28
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002218:	f107 0314 	add.w	r3, r7, #20
 800221c:	2200      	movs	r2, #0
 800221e:	601a      	str	r2, [r3, #0]
 8002220:	605a      	str	r2, [r3, #4]
 8002222:	609a      	str	r2, [r3, #8]
 8002224:	60da      	str	r2, [r3, #12]
 8002226:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a19      	ldr	r2, [pc, #100]	; (8002294 <HAL_SPI_MspInit+0x84>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d12b      	bne.n	800228a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002232:	2300      	movs	r3, #0
 8002234:	613b      	str	r3, [r7, #16]
 8002236:	4b18      	ldr	r3, [pc, #96]	; (8002298 <HAL_SPI_MspInit+0x88>)
 8002238:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800223a:	4a17      	ldr	r2, [pc, #92]	; (8002298 <HAL_SPI_MspInit+0x88>)
 800223c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002240:	6453      	str	r3, [r2, #68]	; 0x44
 8002242:	4b15      	ldr	r3, [pc, #84]	; (8002298 <HAL_SPI_MspInit+0x88>)
 8002244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002246:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800224a:	613b      	str	r3, [r7, #16]
 800224c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800224e:	2300      	movs	r3, #0
 8002250:	60fb      	str	r3, [r7, #12]
 8002252:	4b11      	ldr	r3, [pc, #68]	; (8002298 <HAL_SPI_MspInit+0x88>)
 8002254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002256:	4a10      	ldr	r2, [pc, #64]	; (8002298 <HAL_SPI_MspInit+0x88>)
 8002258:	f043 0301 	orr.w	r3, r3, #1
 800225c:	6313      	str	r3, [r2, #48]	; 0x30
 800225e:	4b0e      	ldr	r3, [pc, #56]	; (8002298 <HAL_SPI_MspInit+0x88>)
 8002260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002262:	f003 0301 	and.w	r3, r3, #1
 8002266:	60fb      	str	r3, [r7, #12]
 8002268:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800226a:	23e0      	movs	r3, #224	; 0xe0
 800226c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800226e:	2302      	movs	r3, #2
 8002270:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002272:	2300      	movs	r3, #0
 8002274:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002276:	2303      	movs	r3, #3
 8002278:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800227a:	2305      	movs	r3, #5
 800227c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800227e:	f107 0314 	add.w	r3, r7, #20
 8002282:	4619      	mov	r1, r3
 8002284:	4805      	ldr	r0, [pc, #20]	; (800229c <HAL_SPI_MspInit+0x8c>)
 8002286:	f000 fc13 	bl	8002ab0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800228a:	bf00      	nop
 800228c:	3728      	adds	r7, #40	; 0x28
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	40013000 	.word	0x40013000
 8002298:	40023800 	.word	0x40023800
 800229c:	40020000 	.word	0x40020000

080022a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022a6:	2300      	movs	r3, #0
 80022a8:	607b      	str	r3, [r7, #4]
 80022aa:	4b10      	ldr	r3, [pc, #64]	; (80022ec <HAL_MspInit+0x4c>)
 80022ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ae:	4a0f      	ldr	r2, [pc, #60]	; (80022ec <HAL_MspInit+0x4c>)
 80022b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022b4:	6453      	str	r3, [r2, #68]	; 0x44
 80022b6:	4b0d      	ldr	r3, [pc, #52]	; (80022ec <HAL_MspInit+0x4c>)
 80022b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022be:	607b      	str	r3, [r7, #4]
 80022c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022c2:	2300      	movs	r3, #0
 80022c4:	603b      	str	r3, [r7, #0]
 80022c6:	4b09      	ldr	r3, [pc, #36]	; (80022ec <HAL_MspInit+0x4c>)
 80022c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ca:	4a08      	ldr	r2, [pc, #32]	; (80022ec <HAL_MspInit+0x4c>)
 80022cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022d0:	6413      	str	r3, [r2, #64]	; 0x40
 80022d2:	4b06      	ldr	r3, [pc, #24]	; (80022ec <HAL_MspInit+0x4c>)
 80022d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022da:	603b      	str	r3, [r7, #0]
 80022dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022de:	bf00      	nop
 80022e0:	370c      	adds	r7, #12
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	40023800 	.word	0x40023800

080022f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80022f4:	e7fe      	b.n	80022f4 <NMI_Handler+0x4>

080022f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022f6:	b480      	push	{r7}
 80022f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022fa:	e7fe      	b.n	80022fa <HardFault_Handler+0x4>

080022fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002300:	e7fe      	b.n	8002300 <MemManage_Handler+0x4>

08002302 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002302:	b480      	push	{r7}
 8002304:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002306:	e7fe      	b.n	8002306 <BusFault_Handler+0x4>

08002308 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800230c:	e7fe      	b.n	800230c <UsageFault_Handler+0x4>

0800230e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800230e:	b480      	push	{r7}
 8002310:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002312:	bf00      	nop
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr

0800231c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002320:	bf00      	nop
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr

0800232a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800232a:	b480      	push	{r7}
 800232c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800232e:	bf00      	nop
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr

08002338 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800233c:	f000 fa30 	bl	80027a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002340:	bf00      	nop
 8002342:	bd80      	pop	{r7, pc}

08002344 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DW_RESET_Pin);
 8002348:	2001      	movs	r0, #1
 800234a:	f000 fd67 	bl	8002e1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800234e:	bf00      	nop
 8002350:	bd80      	pop	{r7, pc}

08002352 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002352:	b580      	push	{r7, lr}
 8002354:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DW_IRQ_Pin);
 8002356:	2020      	movs	r0, #32
 8002358:	f000 fd60 	bl	8002e1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800235c:	bf00      	nop
 800235e:	bd80      	pop	{r7, pc}

08002360 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  return 1;
 8002364:	2301      	movs	r3, #1
}
 8002366:	4618      	mov	r0, r3
 8002368:	46bd      	mov	sp, r7
 800236a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236e:	4770      	bx	lr

08002370 <_kill>:

int _kill(int pid, int sig)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800237a:	f002 fffb 	bl	8005374 <__errno>
 800237e:	4603      	mov	r3, r0
 8002380:	2216      	movs	r2, #22
 8002382:	601a      	str	r2, [r3, #0]
  return -1;
 8002384:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002388:	4618      	mov	r0, r3
 800238a:	3708      	adds	r7, #8
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}

08002390 <_exit>:

void _exit (int status)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002398:	f04f 31ff 	mov.w	r1, #4294967295
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f7ff ffe7 	bl	8002370 <_kill>
  while (1) {}    /* Make sure we hang here */
 80023a2:	e7fe      	b.n	80023a2 <_exit+0x12>

080023a4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b086      	sub	sp, #24
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	60f8      	str	r0, [r7, #12]
 80023ac:	60b9      	str	r1, [r7, #8]
 80023ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023b0:	2300      	movs	r3, #0
 80023b2:	617b      	str	r3, [r7, #20]
 80023b4:	e00a      	b.n	80023cc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80023b6:	f3af 8000 	nop.w
 80023ba:	4601      	mov	r1, r0
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	1c5a      	adds	r2, r3, #1
 80023c0:	60ba      	str	r2, [r7, #8]
 80023c2:	b2ca      	uxtb	r2, r1
 80023c4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	3301      	adds	r3, #1
 80023ca:	617b      	str	r3, [r7, #20]
 80023cc:	697a      	ldr	r2, [r7, #20]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	dbf0      	blt.n	80023b6 <_read+0x12>
  }

  return len;
 80023d4:	687b      	ldr	r3, [r7, #4]
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3718      	adds	r7, #24
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}

080023de <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80023de:	b580      	push	{r7, lr}
 80023e0:	b086      	sub	sp, #24
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	60f8      	str	r0, [r7, #12]
 80023e6:	60b9      	str	r1, [r7, #8]
 80023e8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023ea:	2300      	movs	r3, #0
 80023ec:	617b      	str	r3, [r7, #20]
 80023ee:	e009      	b.n	8002404 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	1c5a      	adds	r2, r3, #1
 80023f4:	60ba      	str	r2, [r7, #8]
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	4618      	mov	r0, r3
 80023fa:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	3301      	adds	r3, #1
 8002402:	617b      	str	r3, [r7, #20]
 8002404:	697a      	ldr	r2, [r7, #20]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	429a      	cmp	r2, r3
 800240a:	dbf1      	blt.n	80023f0 <_write+0x12>
  }
  return len;
 800240c:	687b      	ldr	r3, [r7, #4]
}
 800240e:	4618      	mov	r0, r3
 8002410:	3718      	adds	r7, #24
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}

08002416 <_close>:

int _close(int file)
{
 8002416:	b480      	push	{r7}
 8002418:	b083      	sub	sp, #12
 800241a:	af00      	add	r7, sp, #0
 800241c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800241e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002422:	4618      	mov	r0, r3
 8002424:	370c      	adds	r7, #12
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr

0800242e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800242e:	b480      	push	{r7}
 8002430:	b083      	sub	sp, #12
 8002432:	af00      	add	r7, sp, #0
 8002434:	6078      	str	r0, [r7, #4]
 8002436:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800243e:	605a      	str	r2, [r3, #4]
  return 0;
 8002440:	2300      	movs	r3, #0
}
 8002442:	4618      	mov	r0, r3
 8002444:	370c      	adds	r7, #12
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr

0800244e <_isatty>:

int _isatty(int file)
{
 800244e:	b480      	push	{r7}
 8002450:	b083      	sub	sp, #12
 8002452:	af00      	add	r7, sp, #0
 8002454:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002456:	2301      	movs	r3, #1
}
 8002458:	4618      	mov	r0, r3
 800245a:	370c      	adds	r7, #12
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr

08002464 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002464:	b480      	push	{r7}
 8002466:	b085      	sub	sp, #20
 8002468:	af00      	add	r7, sp, #0
 800246a:	60f8      	str	r0, [r7, #12]
 800246c:	60b9      	str	r1, [r7, #8]
 800246e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002470:	2300      	movs	r3, #0
}
 8002472:	4618      	mov	r0, r3
 8002474:	3714      	adds	r7, #20
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
	...

08002480 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b086      	sub	sp, #24
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002488:	4a14      	ldr	r2, [pc, #80]	; (80024dc <_sbrk+0x5c>)
 800248a:	4b15      	ldr	r3, [pc, #84]	; (80024e0 <_sbrk+0x60>)
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002494:	4b13      	ldr	r3, [pc, #76]	; (80024e4 <_sbrk+0x64>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d102      	bne.n	80024a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800249c:	4b11      	ldr	r3, [pc, #68]	; (80024e4 <_sbrk+0x64>)
 800249e:	4a12      	ldr	r2, [pc, #72]	; (80024e8 <_sbrk+0x68>)
 80024a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024a2:	4b10      	ldr	r3, [pc, #64]	; (80024e4 <_sbrk+0x64>)
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	4413      	add	r3, r2
 80024aa:	693a      	ldr	r2, [r7, #16]
 80024ac:	429a      	cmp	r2, r3
 80024ae:	d207      	bcs.n	80024c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024b0:	f002 ff60 	bl	8005374 <__errno>
 80024b4:	4603      	mov	r3, r0
 80024b6:	220c      	movs	r2, #12
 80024b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024ba:	f04f 33ff 	mov.w	r3, #4294967295
 80024be:	e009      	b.n	80024d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024c0:	4b08      	ldr	r3, [pc, #32]	; (80024e4 <_sbrk+0x64>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024c6:	4b07      	ldr	r3, [pc, #28]	; (80024e4 <_sbrk+0x64>)
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	4413      	add	r3, r2
 80024ce:	4a05      	ldr	r2, [pc, #20]	; (80024e4 <_sbrk+0x64>)
 80024d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024d2:	68fb      	ldr	r3, [r7, #12]
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	3718      	adds	r7, #24
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	20020000 	.word	0x20020000
 80024e0:	00000400 	.word	0x00000400
 80024e4:	2000025c 	.word	0x2000025c
 80024e8:	20000450 	.word	0x20000450

080024ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024f0:	4b06      	ldr	r3, [pc, #24]	; (800250c <SystemInit+0x20>)
 80024f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024f6:	4a05      	ldr	r2, [pc, #20]	; (800250c <SystemInit+0x20>)
 80024f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80024fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002500:	bf00      	nop
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr
 800250a:	bf00      	nop
 800250c:	e000ed00 	.word	0xe000ed00

08002510 <dw_main>:

/**
 * Application entry point.
 */
int dw_main(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	af00      	add	r7, sp, #0
    /* Display application name on LCD. */
//    lcd_display_str(APP_NAME);
	HAL_UART_Transmit(&huart2, app_name, sizeof(app_name), HAL_MAX_DELAY);
 8002514:	f04f 33ff 	mov.w	r3, #4294967295
 8002518:	2210      	movs	r2, #16
 800251a:	4925      	ldr	r1, [pc, #148]	; (80025b0 <dw_main+0xa0>)
 800251c:	4825      	ldr	r0, [pc, #148]	; (80025b4 <dw_main+0xa4>)
 800251e:	f001 fbd8 	bl	8003cd2 <HAL_UART_Transmit>
    /* Reset and initialise DW1000. See NOTE 2 below.
     * For initialisation, DW1000 clocks must be temporarily set to crystal speed. After initialisation SPI rate can be increased for optimum
     * performance. */
    reset_DW1000(); /* Target specific drive of RSTn line into DW1000 low for a period. */
 8002522:	f7ff fc57 	bl	8001dd4 <reset_DW1000>
    port_set_dw1000_slowrate();
 8002526:	f7ff fcb1 	bl	8001e8c <port_set_dw1000_slowrate>
    if (dwt_initialise(DWT_LOADNONE) == DWT_ERROR)
 800252a:	2000      	movs	r0, #0
 800252c:	f7fe fd68 	bl	8001000 <dwt_initialise>
 8002530:	4603      	mov	r3, r0
 8002532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002536:	d107      	bne.n	8002548 <dw_main+0x38>
    {
    	HAL_UART_Transmit(&huart2, "INIT FAILED!!!\n", 15, HAL_MAX_DELAY);
 8002538:	f04f 33ff 	mov.w	r3, #4294967295
 800253c:	220f      	movs	r2, #15
 800253e:	491e      	ldr	r1, [pc, #120]	; (80025b8 <dw_main+0xa8>)
 8002540:	481c      	ldr	r0, [pc, #112]	; (80025b4 <dw_main+0xa4>)
 8002542:	f001 fbc6 	bl	8003cd2 <HAL_UART_Transmit>
        while (1)
 8002546:	e7fe      	b.n	8002546 <dw_main+0x36>
        { };
    }
    port_set_dw1000_fastrate();
 8002548:	f7ff fcac 	bl	8001ea4 <port_set_dw1000_fastrate>

    /* Configure DW1000. See NOTE 3 below. */
    dwt_configure(&config);
 800254c:	481b      	ldr	r0, [pc, #108]	; (80025bc <dw_main+0xac>)
 800254e:	f7fe fead 	bl	80012ac <dwt_configure>

    /* Loop forever sending frames periodically. */
    while(1)
    {
        /* Write frame data to DW1000 and prepare transmission. See NOTE 4 below.*/
        dwt_writetxdata(sizeof(tx_msg), tx_msg, 0); /* Zero offset in TX buffer. */
 8002552:	2200      	movs	r2, #0
 8002554:	491a      	ldr	r1, [pc, #104]	; (80025c0 <dw_main+0xb0>)
 8002556:	200d      	movs	r0, #13
 8002558:	f7ff f812 	bl	8001580 <dwt_writetxdata>
        dwt_writetxfctrl(sizeof(tx_msg), 0, 0); /* Zero offset in TX buffer, no ranging. */
 800255c:	2200      	movs	r2, #0
 800255e:	2100      	movs	r1, #0
 8002560:	200d      	movs	r0, #13
 8002562:	f7ff f82b 	bl	80015bc <dwt_writetxfctrl>

        /* Start transmission. */
        dwt_starttx(DWT_START_TX_IMMEDIATE);
 8002566:	2000      	movs	r0, #0
 8002568:	f7ff fa94 	bl	8001a94 <dwt_starttx>
        HAL_UART_Transmit(&huart2, tx_msg, sizeof(tx_msg), HAL_MAX_DELAY);
 800256c:	f04f 33ff 	mov.w	r3, #4294967295
 8002570:	220d      	movs	r2, #13
 8002572:	4913      	ldr	r1, [pc, #76]	; (80025c0 <dw_main+0xb0>)
 8002574:	480f      	ldr	r0, [pc, #60]	; (80025b4 <dw_main+0xa4>)
 8002576:	f001 fbac 	bl	8003cd2 <HAL_UART_Transmit>
        /* Poll DW1000 until TX frame sent event set. See NOTE 5 below.
         * STATUS register is 5 bytes long but, as the event we are looking at is in the first byte of the register, we can use this simplest API
         * function to access it.*/
        while (!(dwt_read32bitreg(SYS_STATUS_ID) & SYS_STATUS_TXFRS))
 800257a:	bf00      	nop
 800257c:	2100      	movs	r1, #0
 800257e:	200f      	movs	r0, #15
 8002580:	f7ff f8e7 	bl	8001752 <dwt_read32bitoffsetreg>
 8002584:	4603      	mov	r3, r0
 8002586:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800258a:	2b00      	cmp	r3, #0
 800258c:	d0f6      	beq.n	800257c <dw_main+0x6c>
        { };

        /* Clear TX frame sent event. */
        dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_TXFRS);
 800258e:	2280      	movs	r2, #128	; 0x80
 8002590:	2100      	movs	r1, #0
 8002592:	200f      	movs	r0, #15
 8002594:	f7ff f950 	bl	8001838 <dwt_write32bitoffsetreg>

        /* Execute a delay between transmissions. */
        Sleep(TX_DELAY_MS);
 8002598:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800259c:	f7ff fbf0 	bl	8001d80 <Sleep>

        /* Increment the blink frame sequence number (modulo 256). */
        tx_msg[BLINK_FRAME_SN_IDX]++;
 80025a0:	4b07      	ldr	r3, [pc, #28]	; (80025c0 <dw_main+0xb0>)
 80025a2:	785b      	ldrb	r3, [r3, #1]
 80025a4:	3301      	adds	r3, #1
 80025a6:	b2da      	uxtb	r2, r3
 80025a8:	4b05      	ldr	r3, [pc, #20]	; (80025c0 <dw_main+0xb0>)
 80025aa:	705a      	strb	r2, [r3, #1]
        dwt_writetxdata(sizeof(tx_msg), tx_msg, 0); /* Zero offset in TX buffer. */
 80025ac:	e7d1      	b.n	8002552 <dw_main+0x42>
 80025ae:	bf00      	nop
 80025b0:	20000008 	.word	0x20000008
 80025b4:	20000408 	.word	0x20000408
 80025b8:	08008b58 	.word	0x08008b58
 80025bc:	20000018 	.word	0x20000018
 80025c0:	20000024 	.word	0x20000024

080025c4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80025c8:	4b11      	ldr	r3, [pc, #68]	; (8002610 <MX_USART2_UART_Init+0x4c>)
 80025ca:	4a12      	ldr	r2, [pc, #72]	; (8002614 <MX_USART2_UART_Init+0x50>)
 80025cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80025ce:	4b10      	ldr	r3, [pc, #64]	; (8002610 <MX_USART2_UART_Init+0x4c>)
 80025d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80025d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80025d6:	4b0e      	ldr	r3, [pc, #56]	; (8002610 <MX_USART2_UART_Init+0x4c>)
 80025d8:	2200      	movs	r2, #0
 80025da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80025dc:	4b0c      	ldr	r3, [pc, #48]	; (8002610 <MX_USART2_UART_Init+0x4c>)
 80025de:	2200      	movs	r2, #0
 80025e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80025e2:	4b0b      	ldr	r3, [pc, #44]	; (8002610 <MX_USART2_UART_Init+0x4c>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80025e8:	4b09      	ldr	r3, [pc, #36]	; (8002610 <MX_USART2_UART_Init+0x4c>)
 80025ea:	220c      	movs	r2, #12
 80025ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025ee:	4b08      	ldr	r3, [pc, #32]	; (8002610 <MX_USART2_UART_Init+0x4c>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80025f4:	4b06      	ldr	r3, [pc, #24]	; (8002610 <MX_USART2_UART_Init+0x4c>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80025fa:	4805      	ldr	r0, [pc, #20]	; (8002610 <MX_USART2_UART_Init+0x4c>)
 80025fc:	f001 fb1c 	bl	8003c38 <HAL_UART_Init>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002606:	f7ff fdc7 	bl	8002198 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800260a:	bf00      	nop
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	20000408 	.word	0x20000408
 8002614:	40004400 	.word	0x40004400

08002618 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b08a      	sub	sp, #40	; 0x28
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002620:	f107 0314 	add.w	r3, r7, #20
 8002624:	2200      	movs	r2, #0
 8002626:	601a      	str	r2, [r3, #0]
 8002628:	605a      	str	r2, [r3, #4]
 800262a:	609a      	str	r2, [r3, #8]
 800262c:	60da      	str	r2, [r3, #12]
 800262e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a19      	ldr	r2, [pc, #100]	; (800269c <HAL_UART_MspInit+0x84>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d12b      	bne.n	8002692 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800263a:	2300      	movs	r3, #0
 800263c:	613b      	str	r3, [r7, #16]
 800263e:	4b18      	ldr	r3, [pc, #96]	; (80026a0 <HAL_UART_MspInit+0x88>)
 8002640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002642:	4a17      	ldr	r2, [pc, #92]	; (80026a0 <HAL_UART_MspInit+0x88>)
 8002644:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002648:	6413      	str	r3, [r2, #64]	; 0x40
 800264a:	4b15      	ldr	r3, [pc, #84]	; (80026a0 <HAL_UART_MspInit+0x88>)
 800264c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800264e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002652:	613b      	str	r3, [r7, #16]
 8002654:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002656:	2300      	movs	r3, #0
 8002658:	60fb      	str	r3, [r7, #12]
 800265a:	4b11      	ldr	r3, [pc, #68]	; (80026a0 <HAL_UART_MspInit+0x88>)
 800265c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265e:	4a10      	ldr	r2, [pc, #64]	; (80026a0 <HAL_UART_MspInit+0x88>)
 8002660:	f043 0301 	orr.w	r3, r3, #1
 8002664:	6313      	str	r3, [r2, #48]	; 0x30
 8002666:	4b0e      	ldr	r3, [pc, #56]	; (80026a0 <HAL_UART_MspInit+0x88>)
 8002668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266a:	f003 0301 	and.w	r3, r3, #1
 800266e:	60fb      	str	r3, [r7, #12]
 8002670:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002672:	230c      	movs	r3, #12
 8002674:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002676:	2302      	movs	r3, #2
 8002678:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267a:	2300      	movs	r3, #0
 800267c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800267e:	2303      	movs	r3, #3
 8002680:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002682:	2307      	movs	r3, #7
 8002684:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002686:	f107 0314 	add.w	r3, r7, #20
 800268a:	4619      	mov	r1, r3
 800268c:	4805      	ldr	r0, [pc, #20]	; (80026a4 <HAL_UART_MspInit+0x8c>)
 800268e:	f000 fa0f 	bl	8002ab0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002692:	bf00      	nop
 8002694:	3728      	adds	r7, #40	; 0x28
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	40004400 	.word	0x40004400
 80026a0:	40023800 	.word	0x40023800
 80026a4:	40020000 	.word	0x40020000

080026a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80026a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026e0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80026ac:	480d      	ldr	r0, [pc, #52]	; (80026e4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80026ae:	490e      	ldr	r1, [pc, #56]	; (80026e8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80026b0:	4a0e      	ldr	r2, [pc, #56]	; (80026ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80026b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026b4:	e002      	b.n	80026bc <LoopCopyDataInit>

080026b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026ba:	3304      	adds	r3, #4

080026bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026c0:	d3f9      	bcc.n	80026b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026c2:	4a0b      	ldr	r2, [pc, #44]	; (80026f0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80026c4:	4c0b      	ldr	r4, [pc, #44]	; (80026f4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80026c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026c8:	e001      	b.n	80026ce <LoopFillZerobss>

080026ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026cc:	3204      	adds	r2, #4

080026ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026d0:	d3fb      	bcc.n	80026ca <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80026d2:	f7ff ff0b 	bl	80024ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026d6:	f002 fe53 	bl	8005380 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026da:	f7ff fcd7 	bl	800208c <main>
  bx  lr    
 80026de:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80026e0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80026e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026e8:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 80026ec:	08009070 	.word	0x08009070
  ldr r2, =_sbss
 80026f0:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 80026f4:	20000450 	.word	0x20000450

080026f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026f8:	e7fe      	b.n	80026f8 <ADC_IRQHandler>
	...

080026fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002700:	4b0e      	ldr	r3, [pc, #56]	; (800273c <HAL_Init+0x40>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a0d      	ldr	r2, [pc, #52]	; (800273c <HAL_Init+0x40>)
 8002706:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800270a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800270c:	4b0b      	ldr	r3, [pc, #44]	; (800273c <HAL_Init+0x40>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a0a      	ldr	r2, [pc, #40]	; (800273c <HAL_Init+0x40>)
 8002712:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002716:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002718:	4b08      	ldr	r3, [pc, #32]	; (800273c <HAL_Init+0x40>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a07      	ldr	r2, [pc, #28]	; (800273c <HAL_Init+0x40>)
 800271e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002722:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002724:	2003      	movs	r0, #3
 8002726:	f000 f973 	bl	8002a10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800272a:	200f      	movs	r0, #15
 800272c:	f000 f808 	bl	8002740 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002730:	f7ff fdb6 	bl	80022a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002734:	2300      	movs	r3, #0
}
 8002736:	4618      	mov	r0, r3
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	40023c00 	.word	0x40023c00

08002740 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002748:	4b12      	ldr	r3, [pc, #72]	; (8002794 <HAL_InitTick+0x54>)
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	4b12      	ldr	r3, [pc, #72]	; (8002798 <HAL_InitTick+0x58>)
 800274e:	781b      	ldrb	r3, [r3, #0]
 8002750:	4619      	mov	r1, r3
 8002752:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002756:	fbb3 f3f1 	udiv	r3, r3, r1
 800275a:	fbb2 f3f3 	udiv	r3, r2, r3
 800275e:	4618      	mov	r0, r3
 8002760:	f000 f999 	bl	8002a96 <HAL_SYSTICK_Config>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d001      	beq.n	800276e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e00e      	b.n	800278c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2b0f      	cmp	r3, #15
 8002772:	d80a      	bhi.n	800278a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002774:	2200      	movs	r2, #0
 8002776:	6879      	ldr	r1, [r7, #4]
 8002778:	f04f 30ff 	mov.w	r0, #4294967295
 800277c:	f000 f953 	bl	8002a26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002780:	4a06      	ldr	r2, [pc, #24]	; (800279c <HAL_InitTick+0x5c>)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002786:	2300      	movs	r3, #0
 8002788:	e000      	b.n	800278c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
}
 800278c:	4618      	mov	r0, r3
 800278e:	3708      	adds	r7, #8
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}
 8002794:	20000004 	.word	0x20000004
 8002798:	20000038 	.word	0x20000038
 800279c:	20000034 	.word	0x20000034

080027a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027a4:	4b06      	ldr	r3, [pc, #24]	; (80027c0 <HAL_IncTick+0x20>)
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	461a      	mov	r2, r3
 80027aa:	4b06      	ldr	r3, [pc, #24]	; (80027c4 <HAL_IncTick+0x24>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4413      	add	r3, r2
 80027b0:	4a04      	ldr	r2, [pc, #16]	; (80027c4 <HAL_IncTick+0x24>)
 80027b2:	6013      	str	r3, [r2, #0]
}
 80027b4:	bf00      	nop
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	20000038 	.word	0x20000038
 80027c4:	2000044c 	.word	0x2000044c

080027c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027c8:	b480      	push	{r7}
 80027ca:	af00      	add	r7, sp, #0
  return uwTick;
 80027cc:	4b03      	ldr	r3, [pc, #12]	; (80027dc <HAL_GetTick+0x14>)
 80027ce:	681b      	ldr	r3, [r3, #0]
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop
 80027dc:	2000044c 	.word	0x2000044c

080027e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b084      	sub	sp, #16
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027e8:	f7ff ffee 	bl	80027c8 <HAL_GetTick>
 80027ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027f8:	d005      	beq.n	8002806 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027fa:	4b0a      	ldr	r3, [pc, #40]	; (8002824 <HAL_Delay+0x44>)
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	461a      	mov	r2, r3
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	4413      	add	r3, r2
 8002804:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002806:	bf00      	nop
 8002808:	f7ff ffde 	bl	80027c8 <HAL_GetTick>
 800280c:	4602      	mov	r2, r0
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	1ad3      	subs	r3, r2, r3
 8002812:	68fa      	ldr	r2, [r7, #12]
 8002814:	429a      	cmp	r2, r3
 8002816:	d8f7      	bhi.n	8002808 <HAL_Delay+0x28>
  {
  }
}
 8002818:	bf00      	nop
 800281a:	bf00      	nop
 800281c:	3710      	adds	r7, #16
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	20000038 	.word	0x20000038

08002828 <__NVIC_SetPriorityGrouping>:
{
 8002828:	b480      	push	{r7}
 800282a:	b085      	sub	sp, #20
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	f003 0307 	and.w	r3, r3, #7
 8002836:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002838:	4b0c      	ldr	r3, [pc, #48]	; (800286c <__NVIC_SetPriorityGrouping+0x44>)
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800283e:	68ba      	ldr	r2, [r7, #8]
 8002840:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002844:	4013      	ands	r3, r2
 8002846:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002850:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002854:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002858:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800285a:	4a04      	ldr	r2, [pc, #16]	; (800286c <__NVIC_SetPriorityGrouping+0x44>)
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	60d3      	str	r3, [r2, #12]
}
 8002860:	bf00      	nop
 8002862:	3714      	adds	r7, #20
 8002864:	46bd      	mov	sp, r7
 8002866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286a:	4770      	bx	lr
 800286c:	e000ed00 	.word	0xe000ed00

08002870 <__NVIC_GetPriorityGrouping>:
{
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002874:	4b04      	ldr	r3, [pc, #16]	; (8002888 <__NVIC_GetPriorityGrouping+0x18>)
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	0a1b      	lsrs	r3, r3, #8
 800287a:	f003 0307 	and.w	r3, r3, #7
}
 800287e:	4618      	mov	r0, r3
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr
 8002888:	e000ed00 	.word	0xe000ed00

0800288c <__NVIC_EnableIRQ>:
{
 800288c:	b480      	push	{r7}
 800288e:	b083      	sub	sp, #12
 8002890:	af00      	add	r7, sp, #0
 8002892:	4603      	mov	r3, r0
 8002894:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800289a:	2b00      	cmp	r3, #0
 800289c:	db0b      	blt.n	80028b6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800289e:	79fb      	ldrb	r3, [r7, #7]
 80028a0:	f003 021f 	and.w	r2, r3, #31
 80028a4:	4907      	ldr	r1, [pc, #28]	; (80028c4 <__NVIC_EnableIRQ+0x38>)
 80028a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028aa:	095b      	lsrs	r3, r3, #5
 80028ac:	2001      	movs	r0, #1
 80028ae:	fa00 f202 	lsl.w	r2, r0, r2
 80028b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80028b6:	bf00      	nop
 80028b8:	370c      	adds	r7, #12
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr
 80028c2:	bf00      	nop
 80028c4:	e000e100 	.word	0xe000e100

080028c8 <__NVIC_DisableIRQ>:
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	4603      	mov	r3, r0
 80028d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	db12      	blt.n	8002900 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028da:	79fb      	ldrb	r3, [r7, #7]
 80028dc:	f003 021f 	and.w	r2, r3, #31
 80028e0:	490a      	ldr	r1, [pc, #40]	; (800290c <__NVIC_DisableIRQ+0x44>)
 80028e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e6:	095b      	lsrs	r3, r3, #5
 80028e8:	2001      	movs	r0, #1
 80028ea:	fa00 f202 	lsl.w	r2, r0, r2
 80028ee:	3320      	adds	r3, #32
 80028f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80028f4:	f3bf 8f4f 	dsb	sy
}
 80028f8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80028fa:	f3bf 8f6f 	isb	sy
}
 80028fe:	bf00      	nop
}
 8002900:	bf00      	nop
 8002902:	370c      	adds	r7, #12
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr
 800290c:	e000e100 	.word	0xe000e100

08002910 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002910:	b480      	push	{r7}
 8002912:	b083      	sub	sp, #12
 8002914:	af00      	add	r7, sp, #0
 8002916:	4603      	mov	r3, r0
 8002918:	6039      	str	r1, [r7, #0]
 800291a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800291c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002920:	2b00      	cmp	r3, #0
 8002922:	db0a      	blt.n	800293a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	b2da      	uxtb	r2, r3
 8002928:	490c      	ldr	r1, [pc, #48]	; (800295c <__NVIC_SetPriority+0x4c>)
 800292a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800292e:	0112      	lsls	r2, r2, #4
 8002930:	b2d2      	uxtb	r2, r2
 8002932:	440b      	add	r3, r1
 8002934:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002938:	e00a      	b.n	8002950 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	b2da      	uxtb	r2, r3
 800293e:	4908      	ldr	r1, [pc, #32]	; (8002960 <__NVIC_SetPriority+0x50>)
 8002940:	79fb      	ldrb	r3, [r7, #7]
 8002942:	f003 030f 	and.w	r3, r3, #15
 8002946:	3b04      	subs	r3, #4
 8002948:	0112      	lsls	r2, r2, #4
 800294a:	b2d2      	uxtb	r2, r2
 800294c:	440b      	add	r3, r1
 800294e:	761a      	strb	r2, [r3, #24]
}
 8002950:	bf00      	nop
 8002952:	370c      	adds	r7, #12
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr
 800295c:	e000e100 	.word	0xe000e100
 8002960:	e000ed00 	.word	0xe000ed00

08002964 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002964:	b480      	push	{r7}
 8002966:	b089      	sub	sp, #36	; 0x24
 8002968:	af00      	add	r7, sp, #0
 800296a:	60f8      	str	r0, [r7, #12]
 800296c:	60b9      	str	r1, [r7, #8]
 800296e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	f003 0307 	and.w	r3, r3, #7
 8002976:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	f1c3 0307 	rsb	r3, r3, #7
 800297e:	2b04      	cmp	r3, #4
 8002980:	bf28      	it	cs
 8002982:	2304      	movcs	r3, #4
 8002984:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002986:	69fb      	ldr	r3, [r7, #28]
 8002988:	3304      	adds	r3, #4
 800298a:	2b06      	cmp	r3, #6
 800298c:	d902      	bls.n	8002994 <NVIC_EncodePriority+0x30>
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	3b03      	subs	r3, #3
 8002992:	e000      	b.n	8002996 <NVIC_EncodePriority+0x32>
 8002994:	2300      	movs	r3, #0
 8002996:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002998:	f04f 32ff 	mov.w	r2, #4294967295
 800299c:	69bb      	ldr	r3, [r7, #24]
 800299e:	fa02 f303 	lsl.w	r3, r2, r3
 80029a2:	43da      	mvns	r2, r3
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	401a      	ands	r2, r3
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029ac:	f04f 31ff 	mov.w	r1, #4294967295
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	fa01 f303 	lsl.w	r3, r1, r3
 80029b6:	43d9      	mvns	r1, r3
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029bc:	4313      	orrs	r3, r2
         );
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3724      	adds	r7, #36	; 0x24
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr
	...

080029cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	3b01      	subs	r3, #1
 80029d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029dc:	d301      	bcc.n	80029e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029de:	2301      	movs	r3, #1
 80029e0:	e00f      	b.n	8002a02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029e2:	4a0a      	ldr	r2, [pc, #40]	; (8002a0c <SysTick_Config+0x40>)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	3b01      	subs	r3, #1
 80029e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029ea:	210f      	movs	r1, #15
 80029ec:	f04f 30ff 	mov.w	r0, #4294967295
 80029f0:	f7ff ff8e 	bl	8002910 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029f4:	4b05      	ldr	r3, [pc, #20]	; (8002a0c <SysTick_Config+0x40>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029fa:	4b04      	ldr	r3, [pc, #16]	; (8002a0c <SysTick_Config+0x40>)
 80029fc:	2207      	movs	r2, #7
 80029fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a00:	2300      	movs	r3, #0
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3708      	adds	r7, #8
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	e000e010 	.word	0xe000e010

08002a10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a18:	6878      	ldr	r0, [r7, #4]
 8002a1a:	f7ff ff05 	bl	8002828 <__NVIC_SetPriorityGrouping>
}
 8002a1e:	bf00      	nop
 8002a20:	3708      	adds	r7, #8
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}

08002a26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a26:	b580      	push	{r7, lr}
 8002a28:	b086      	sub	sp, #24
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	60b9      	str	r1, [r7, #8]
 8002a30:	607a      	str	r2, [r7, #4]
 8002a32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a34:	2300      	movs	r3, #0
 8002a36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a38:	f7ff ff1a 	bl	8002870 <__NVIC_GetPriorityGrouping>
 8002a3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	68b9      	ldr	r1, [r7, #8]
 8002a42:	6978      	ldr	r0, [r7, #20]
 8002a44:	f7ff ff8e 	bl	8002964 <NVIC_EncodePriority>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a4e:	4611      	mov	r1, r2
 8002a50:	4618      	mov	r0, r3
 8002a52:	f7ff ff5d 	bl	8002910 <__NVIC_SetPriority>
}
 8002a56:	bf00      	nop
 8002a58:	3718      	adds	r7, #24
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}

08002a5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a5e:	b580      	push	{r7, lr}
 8002a60:	b082      	sub	sp, #8
 8002a62:	af00      	add	r7, sp, #0
 8002a64:	4603      	mov	r3, r0
 8002a66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7ff ff0d 	bl	800288c <__NVIC_EnableIRQ>
}
 8002a72:	bf00      	nop
 8002a74:	3708      	adds	r7, #8
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}

08002a7a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002a7a:	b580      	push	{r7, lr}
 8002a7c:	b082      	sub	sp, #8
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	4603      	mov	r3, r0
 8002a82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002a84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f7ff ff1d 	bl	80028c8 <__NVIC_DisableIRQ>
}
 8002a8e:	bf00      	nop
 8002a90:	3708      	adds	r7, #8
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a96:	b580      	push	{r7, lr}
 8002a98:	b082      	sub	sp, #8
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f7ff ff94 	bl	80029cc <SysTick_Config>
 8002aa4:	4603      	mov	r3, r0
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	3708      	adds	r7, #8
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}
	...

08002ab0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b089      	sub	sp, #36	; 0x24
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
 8002ab8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002aba:	2300      	movs	r3, #0
 8002abc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	61fb      	str	r3, [r7, #28]
 8002aca:	e159      	b.n	8002d80 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002acc:	2201      	movs	r2, #1
 8002ace:	69fb      	ldr	r3, [r7, #28]
 8002ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	697a      	ldr	r2, [r7, #20]
 8002adc:	4013      	ands	r3, r2
 8002ade:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ae0:	693a      	ldr	r2, [r7, #16]
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	f040 8148 	bne.w	8002d7a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	f003 0303 	and.w	r3, r3, #3
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d005      	beq.n	8002b02 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d130      	bne.n	8002b64 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	005b      	lsls	r3, r3, #1
 8002b0c:	2203      	movs	r2, #3
 8002b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b12:	43db      	mvns	r3, r3
 8002b14:	69ba      	ldr	r2, [r7, #24]
 8002b16:	4013      	ands	r3, r2
 8002b18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	68da      	ldr	r2, [r3, #12]
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	005b      	lsls	r3, r3, #1
 8002b22:	fa02 f303 	lsl.w	r3, r2, r3
 8002b26:	69ba      	ldr	r2, [r7, #24]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	69ba      	ldr	r2, [r7, #24]
 8002b30:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b38:	2201      	movs	r2, #1
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b40:	43db      	mvns	r3, r3
 8002b42:	69ba      	ldr	r2, [r7, #24]
 8002b44:	4013      	ands	r3, r2
 8002b46:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	091b      	lsrs	r3, r3, #4
 8002b4e:	f003 0201 	and.w	r2, r3, #1
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	fa02 f303 	lsl.w	r3, r2, r3
 8002b58:	69ba      	ldr	r2, [r7, #24]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	69ba      	ldr	r2, [r7, #24]
 8002b62:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f003 0303 	and.w	r3, r3, #3
 8002b6c:	2b03      	cmp	r3, #3
 8002b6e:	d017      	beq.n	8002ba0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	005b      	lsls	r3, r3, #1
 8002b7a:	2203      	movs	r2, #3
 8002b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b80:	43db      	mvns	r3, r3
 8002b82:	69ba      	ldr	r2, [r7, #24]
 8002b84:	4013      	ands	r3, r2
 8002b86:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	689a      	ldr	r2, [r3, #8]
 8002b8c:	69fb      	ldr	r3, [r7, #28]
 8002b8e:	005b      	lsls	r3, r3, #1
 8002b90:	fa02 f303 	lsl.w	r3, r2, r3
 8002b94:	69ba      	ldr	r2, [r7, #24]
 8002b96:	4313      	orrs	r3, r2
 8002b98:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	69ba      	ldr	r2, [r7, #24]
 8002b9e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f003 0303 	and.w	r3, r3, #3
 8002ba8:	2b02      	cmp	r3, #2
 8002baa:	d123      	bne.n	8002bf4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	08da      	lsrs	r2, r3, #3
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	3208      	adds	r2, #8
 8002bb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	f003 0307 	and.w	r3, r3, #7
 8002bc0:	009b      	lsls	r3, r3, #2
 8002bc2:	220f      	movs	r2, #15
 8002bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc8:	43db      	mvns	r3, r3
 8002bca:	69ba      	ldr	r2, [r7, #24]
 8002bcc:	4013      	ands	r3, r2
 8002bce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	691a      	ldr	r2, [r3, #16]
 8002bd4:	69fb      	ldr	r3, [r7, #28]
 8002bd6:	f003 0307 	and.w	r3, r3, #7
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002be0:	69ba      	ldr	r2, [r7, #24]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	08da      	lsrs	r2, r3, #3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	3208      	adds	r2, #8
 8002bee:	69b9      	ldr	r1, [r7, #24]
 8002bf0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	005b      	lsls	r3, r3, #1
 8002bfe:	2203      	movs	r2, #3
 8002c00:	fa02 f303 	lsl.w	r3, r2, r3
 8002c04:	43db      	mvns	r3, r3
 8002c06:	69ba      	ldr	r2, [r7, #24]
 8002c08:	4013      	ands	r3, r2
 8002c0a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f003 0203 	and.w	r2, r3, #3
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	005b      	lsls	r3, r3, #1
 8002c18:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1c:	69ba      	ldr	r2, [r7, #24]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	69ba      	ldr	r2, [r7, #24]
 8002c26:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	f000 80a2 	beq.w	8002d7a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c36:	2300      	movs	r3, #0
 8002c38:	60fb      	str	r3, [r7, #12]
 8002c3a:	4b57      	ldr	r3, [pc, #348]	; (8002d98 <HAL_GPIO_Init+0x2e8>)
 8002c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c3e:	4a56      	ldr	r2, [pc, #344]	; (8002d98 <HAL_GPIO_Init+0x2e8>)
 8002c40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c44:	6453      	str	r3, [r2, #68]	; 0x44
 8002c46:	4b54      	ldr	r3, [pc, #336]	; (8002d98 <HAL_GPIO_Init+0x2e8>)
 8002c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c4e:	60fb      	str	r3, [r7, #12]
 8002c50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c52:	4a52      	ldr	r2, [pc, #328]	; (8002d9c <HAL_GPIO_Init+0x2ec>)
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	089b      	lsrs	r3, r3, #2
 8002c58:	3302      	adds	r3, #2
 8002c5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c60:	69fb      	ldr	r3, [r7, #28]
 8002c62:	f003 0303 	and.w	r3, r3, #3
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	220f      	movs	r2, #15
 8002c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6e:	43db      	mvns	r3, r3
 8002c70:	69ba      	ldr	r2, [r7, #24]
 8002c72:	4013      	ands	r3, r2
 8002c74:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4a49      	ldr	r2, [pc, #292]	; (8002da0 <HAL_GPIO_Init+0x2f0>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d019      	beq.n	8002cb2 <HAL_GPIO_Init+0x202>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	4a48      	ldr	r2, [pc, #288]	; (8002da4 <HAL_GPIO_Init+0x2f4>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d013      	beq.n	8002cae <HAL_GPIO_Init+0x1fe>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	4a47      	ldr	r2, [pc, #284]	; (8002da8 <HAL_GPIO_Init+0x2f8>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d00d      	beq.n	8002caa <HAL_GPIO_Init+0x1fa>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	4a46      	ldr	r2, [pc, #280]	; (8002dac <HAL_GPIO_Init+0x2fc>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d007      	beq.n	8002ca6 <HAL_GPIO_Init+0x1f6>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	4a45      	ldr	r2, [pc, #276]	; (8002db0 <HAL_GPIO_Init+0x300>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d101      	bne.n	8002ca2 <HAL_GPIO_Init+0x1f2>
 8002c9e:	2304      	movs	r3, #4
 8002ca0:	e008      	b.n	8002cb4 <HAL_GPIO_Init+0x204>
 8002ca2:	2307      	movs	r3, #7
 8002ca4:	e006      	b.n	8002cb4 <HAL_GPIO_Init+0x204>
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	e004      	b.n	8002cb4 <HAL_GPIO_Init+0x204>
 8002caa:	2302      	movs	r3, #2
 8002cac:	e002      	b.n	8002cb4 <HAL_GPIO_Init+0x204>
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e000      	b.n	8002cb4 <HAL_GPIO_Init+0x204>
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	69fa      	ldr	r2, [r7, #28]
 8002cb6:	f002 0203 	and.w	r2, r2, #3
 8002cba:	0092      	lsls	r2, r2, #2
 8002cbc:	4093      	lsls	r3, r2
 8002cbe:	69ba      	ldr	r2, [r7, #24]
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002cc4:	4935      	ldr	r1, [pc, #212]	; (8002d9c <HAL_GPIO_Init+0x2ec>)
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	089b      	lsrs	r3, r3, #2
 8002cca:	3302      	adds	r3, #2
 8002ccc:	69ba      	ldr	r2, [r7, #24]
 8002cce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cd2:	4b38      	ldr	r3, [pc, #224]	; (8002db4 <HAL_GPIO_Init+0x304>)
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	43db      	mvns	r3, r3
 8002cdc:	69ba      	ldr	r2, [r7, #24]
 8002cde:	4013      	ands	r3, r2
 8002ce0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d003      	beq.n	8002cf6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002cee:	69ba      	ldr	r2, [r7, #24]
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002cf6:	4a2f      	ldr	r2, [pc, #188]	; (8002db4 <HAL_GPIO_Init+0x304>)
 8002cf8:	69bb      	ldr	r3, [r7, #24]
 8002cfa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002cfc:	4b2d      	ldr	r3, [pc, #180]	; (8002db4 <HAL_GPIO_Init+0x304>)
 8002cfe:	68db      	ldr	r3, [r3, #12]
 8002d00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	43db      	mvns	r3, r3
 8002d06:	69ba      	ldr	r2, [r7, #24]
 8002d08:	4013      	ands	r3, r2
 8002d0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d003      	beq.n	8002d20 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002d18:	69ba      	ldr	r2, [r7, #24]
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d20:	4a24      	ldr	r2, [pc, #144]	; (8002db4 <HAL_GPIO_Init+0x304>)
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d26:	4b23      	ldr	r3, [pc, #140]	; (8002db4 <HAL_GPIO_Init+0x304>)
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	43db      	mvns	r3, r3
 8002d30:	69ba      	ldr	r2, [r7, #24]
 8002d32:	4013      	ands	r3, r2
 8002d34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d003      	beq.n	8002d4a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002d42:	69ba      	ldr	r2, [r7, #24]
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	4313      	orrs	r3, r2
 8002d48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d4a:	4a1a      	ldr	r2, [pc, #104]	; (8002db4 <HAL_GPIO_Init+0x304>)
 8002d4c:	69bb      	ldr	r3, [r7, #24]
 8002d4e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d50:	4b18      	ldr	r3, [pc, #96]	; (8002db4 <HAL_GPIO_Init+0x304>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	43db      	mvns	r3, r3
 8002d5a:	69ba      	ldr	r2, [r7, #24]
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d003      	beq.n	8002d74 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002d6c:	69ba      	ldr	r2, [r7, #24]
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	4313      	orrs	r3, r2
 8002d72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d74:	4a0f      	ldr	r2, [pc, #60]	; (8002db4 <HAL_GPIO_Init+0x304>)
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	3301      	adds	r3, #1
 8002d7e:	61fb      	str	r3, [r7, #28]
 8002d80:	69fb      	ldr	r3, [r7, #28]
 8002d82:	2b0f      	cmp	r3, #15
 8002d84:	f67f aea2 	bls.w	8002acc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d88:	bf00      	nop
 8002d8a:	bf00      	nop
 8002d8c:	3724      	adds	r7, #36	; 0x24
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr
 8002d96:	bf00      	nop
 8002d98:	40023800 	.word	0x40023800
 8002d9c:	40013800 	.word	0x40013800
 8002da0:	40020000 	.word	0x40020000
 8002da4:	40020400 	.word	0x40020400
 8002da8:	40020800 	.word	0x40020800
 8002dac:	40020c00 	.word	0x40020c00
 8002db0:	40021000 	.word	0x40021000
 8002db4:	40013c00 	.word	0x40013c00

08002db8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b085      	sub	sp, #20
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
 8002dc0:	460b      	mov	r3, r1
 8002dc2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	691a      	ldr	r2, [r3, #16]
 8002dc8:	887b      	ldrh	r3, [r7, #2]
 8002dca:	4013      	ands	r3, r2
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d002      	beq.n	8002dd6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	73fb      	strb	r3, [r7, #15]
 8002dd4:	e001      	b.n	8002dda <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002dda:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3714      	adds	r7, #20
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr

08002de8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
 8002df0:	460b      	mov	r3, r1
 8002df2:	807b      	strh	r3, [r7, #2]
 8002df4:	4613      	mov	r3, r2
 8002df6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002df8:	787b      	ldrb	r3, [r7, #1]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d003      	beq.n	8002e06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002dfe:	887a      	ldrh	r2, [r7, #2]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e04:	e003      	b.n	8002e0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e06:	887b      	ldrh	r3, [r7, #2]
 8002e08:	041a      	lsls	r2, r3, #16
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	619a      	str	r2, [r3, #24]
}
 8002e0e:	bf00      	nop
 8002e10:	370c      	adds	r7, #12
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
	...

08002e1c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	4603      	mov	r3, r0
 8002e24:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002e26:	4b08      	ldr	r3, [pc, #32]	; (8002e48 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e28:	695a      	ldr	r2, [r3, #20]
 8002e2a:	88fb      	ldrh	r3, [r7, #6]
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d006      	beq.n	8002e40 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002e32:	4a05      	ldr	r2, [pc, #20]	; (8002e48 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e34:	88fb      	ldrh	r3, [r7, #6]
 8002e36:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002e38:	88fb      	ldrh	r3, [r7, #6]
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f7ff f83e 	bl	8001ebc <HAL_GPIO_EXTI_Callback>
  }
}
 8002e40:	bf00      	nop
 8002e42:	3708      	adds	r7, #8
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	40013c00 	.word	0x40013c00

08002e4c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b086      	sub	sp, #24
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d101      	bne.n	8002e5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e267      	b.n	800332e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 0301 	and.w	r3, r3, #1
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d075      	beq.n	8002f56 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002e6a:	4b88      	ldr	r3, [pc, #544]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	f003 030c 	and.w	r3, r3, #12
 8002e72:	2b04      	cmp	r3, #4
 8002e74:	d00c      	beq.n	8002e90 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e76:	4b85      	ldr	r3, [pc, #532]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002e7e:	2b08      	cmp	r3, #8
 8002e80:	d112      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e82:	4b82      	ldr	r3, [pc, #520]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e8a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e8e:	d10b      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e90:	4b7e      	ldr	r3, [pc, #504]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d05b      	beq.n	8002f54 <HAL_RCC_OscConfig+0x108>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d157      	bne.n	8002f54 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e242      	b.n	800332e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002eb0:	d106      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x74>
 8002eb2:	4b76      	ldr	r3, [pc, #472]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a75      	ldr	r2, [pc, #468]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8002eb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ebc:	6013      	str	r3, [r2, #0]
 8002ebe:	e01d      	b.n	8002efc <HAL_RCC_OscConfig+0xb0>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ec8:	d10c      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x98>
 8002eca:	4b70      	ldr	r3, [pc, #448]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a6f      	ldr	r2, [pc, #444]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8002ed0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ed4:	6013      	str	r3, [r2, #0]
 8002ed6:	4b6d      	ldr	r3, [pc, #436]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a6c      	ldr	r2, [pc, #432]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8002edc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ee0:	6013      	str	r3, [r2, #0]
 8002ee2:	e00b      	b.n	8002efc <HAL_RCC_OscConfig+0xb0>
 8002ee4:	4b69      	ldr	r3, [pc, #420]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a68      	ldr	r2, [pc, #416]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8002eea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002eee:	6013      	str	r3, [r2, #0]
 8002ef0:	4b66      	ldr	r3, [pc, #408]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a65      	ldr	r2, [pc, #404]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8002ef6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002efa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d013      	beq.n	8002f2c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f04:	f7ff fc60 	bl	80027c8 <HAL_GetTick>
 8002f08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f0a:	e008      	b.n	8002f1e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f0c:	f7ff fc5c 	bl	80027c8 <HAL_GetTick>
 8002f10:	4602      	mov	r2, r0
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	1ad3      	subs	r3, r2, r3
 8002f16:	2b64      	cmp	r3, #100	; 0x64
 8002f18:	d901      	bls.n	8002f1e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f1a:	2303      	movs	r3, #3
 8002f1c:	e207      	b.n	800332e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f1e:	4b5b      	ldr	r3, [pc, #364]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d0f0      	beq.n	8002f0c <HAL_RCC_OscConfig+0xc0>
 8002f2a:	e014      	b.n	8002f56 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f2c:	f7ff fc4c 	bl	80027c8 <HAL_GetTick>
 8002f30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f32:	e008      	b.n	8002f46 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f34:	f7ff fc48 	bl	80027c8 <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	2b64      	cmp	r3, #100	; 0x64
 8002f40:	d901      	bls.n	8002f46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e1f3      	b.n	800332e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f46:	4b51      	ldr	r3, [pc, #324]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d1f0      	bne.n	8002f34 <HAL_RCC_OscConfig+0xe8>
 8002f52:	e000      	b.n	8002f56 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 0302 	and.w	r3, r3, #2
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d063      	beq.n	800302a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002f62:	4b4a      	ldr	r3, [pc, #296]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	f003 030c 	and.w	r3, r3, #12
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d00b      	beq.n	8002f86 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f6e:	4b47      	ldr	r3, [pc, #284]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002f76:	2b08      	cmp	r3, #8
 8002f78:	d11c      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f7a:	4b44      	ldr	r3, [pc, #272]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d116      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f86:	4b41      	ldr	r3, [pc, #260]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 0302 	and.w	r3, r3, #2
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d005      	beq.n	8002f9e <HAL_RCC_OscConfig+0x152>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	68db      	ldr	r3, [r3, #12]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d001      	beq.n	8002f9e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e1c7      	b.n	800332e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f9e:	4b3b      	ldr	r3, [pc, #236]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	691b      	ldr	r3, [r3, #16]
 8002faa:	00db      	lsls	r3, r3, #3
 8002fac:	4937      	ldr	r1, [pc, #220]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fb2:	e03a      	b.n	800302a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	68db      	ldr	r3, [r3, #12]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d020      	beq.n	8002ffe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fbc:	4b34      	ldr	r3, [pc, #208]	; (8003090 <HAL_RCC_OscConfig+0x244>)
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fc2:	f7ff fc01 	bl	80027c8 <HAL_GetTick>
 8002fc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fc8:	e008      	b.n	8002fdc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002fca:	f7ff fbfd 	bl	80027c8 <HAL_GetTick>
 8002fce:	4602      	mov	r2, r0
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	1ad3      	subs	r3, r2, r3
 8002fd4:	2b02      	cmp	r3, #2
 8002fd6:	d901      	bls.n	8002fdc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002fd8:	2303      	movs	r3, #3
 8002fda:	e1a8      	b.n	800332e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fdc:	4b2b      	ldr	r3, [pc, #172]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0302 	and.w	r3, r3, #2
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d0f0      	beq.n	8002fca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fe8:	4b28      	ldr	r3, [pc, #160]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	691b      	ldr	r3, [r3, #16]
 8002ff4:	00db      	lsls	r3, r3, #3
 8002ff6:	4925      	ldr	r1, [pc, #148]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	600b      	str	r3, [r1, #0]
 8002ffc:	e015      	b.n	800302a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ffe:	4b24      	ldr	r3, [pc, #144]	; (8003090 <HAL_RCC_OscConfig+0x244>)
 8003000:	2200      	movs	r2, #0
 8003002:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003004:	f7ff fbe0 	bl	80027c8 <HAL_GetTick>
 8003008:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800300a:	e008      	b.n	800301e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800300c:	f7ff fbdc 	bl	80027c8 <HAL_GetTick>
 8003010:	4602      	mov	r2, r0
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	2b02      	cmp	r3, #2
 8003018:	d901      	bls.n	800301e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800301a:	2303      	movs	r3, #3
 800301c:	e187      	b.n	800332e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800301e:	4b1b      	ldr	r3, [pc, #108]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0302 	and.w	r3, r3, #2
 8003026:	2b00      	cmp	r3, #0
 8003028:	d1f0      	bne.n	800300c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 0308 	and.w	r3, r3, #8
 8003032:	2b00      	cmp	r3, #0
 8003034:	d036      	beq.n	80030a4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	695b      	ldr	r3, [r3, #20]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d016      	beq.n	800306c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800303e:	4b15      	ldr	r3, [pc, #84]	; (8003094 <HAL_RCC_OscConfig+0x248>)
 8003040:	2201      	movs	r2, #1
 8003042:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003044:	f7ff fbc0 	bl	80027c8 <HAL_GetTick>
 8003048:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800304a:	e008      	b.n	800305e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800304c:	f7ff fbbc 	bl	80027c8 <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	2b02      	cmp	r3, #2
 8003058:	d901      	bls.n	800305e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e167      	b.n	800332e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800305e:	4b0b      	ldr	r3, [pc, #44]	; (800308c <HAL_RCC_OscConfig+0x240>)
 8003060:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003062:	f003 0302 	and.w	r3, r3, #2
 8003066:	2b00      	cmp	r3, #0
 8003068:	d0f0      	beq.n	800304c <HAL_RCC_OscConfig+0x200>
 800306a:	e01b      	b.n	80030a4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800306c:	4b09      	ldr	r3, [pc, #36]	; (8003094 <HAL_RCC_OscConfig+0x248>)
 800306e:	2200      	movs	r2, #0
 8003070:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003072:	f7ff fba9 	bl	80027c8 <HAL_GetTick>
 8003076:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003078:	e00e      	b.n	8003098 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800307a:	f7ff fba5 	bl	80027c8 <HAL_GetTick>
 800307e:	4602      	mov	r2, r0
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	1ad3      	subs	r3, r2, r3
 8003084:	2b02      	cmp	r3, #2
 8003086:	d907      	bls.n	8003098 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003088:	2303      	movs	r3, #3
 800308a:	e150      	b.n	800332e <HAL_RCC_OscConfig+0x4e2>
 800308c:	40023800 	.word	0x40023800
 8003090:	42470000 	.word	0x42470000
 8003094:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003098:	4b88      	ldr	r3, [pc, #544]	; (80032bc <HAL_RCC_OscConfig+0x470>)
 800309a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800309c:	f003 0302 	and.w	r3, r3, #2
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d1ea      	bne.n	800307a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f003 0304 	and.w	r3, r3, #4
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	f000 8097 	beq.w	80031e0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030b2:	2300      	movs	r3, #0
 80030b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030b6:	4b81      	ldr	r3, [pc, #516]	; (80032bc <HAL_RCC_OscConfig+0x470>)
 80030b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d10f      	bne.n	80030e2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030c2:	2300      	movs	r3, #0
 80030c4:	60bb      	str	r3, [r7, #8]
 80030c6:	4b7d      	ldr	r3, [pc, #500]	; (80032bc <HAL_RCC_OscConfig+0x470>)
 80030c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ca:	4a7c      	ldr	r2, [pc, #496]	; (80032bc <HAL_RCC_OscConfig+0x470>)
 80030cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030d0:	6413      	str	r3, [r2, #64]	; 0x40
 80030d2:	4b7a      	ldr	r3, [pc, #488]	; (80032bc <HAL_RCC_OscConfig+0x470>)
 80030d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030da:	60bb      	str	r3, [r7, #8]
 80030dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030de:	2301      	movs	r3, #1
 80030e0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030e2:	4b77      	ldr	r3, [pc, #476]	; (80032c0 <HAL_RCC_OscConfig+0x474>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d118      	bne.n	8003120 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030ee:	4b74      	ldr	r3, [pc, #464]	; (80032c0 <HAL_RCC_OscConfig+0x474>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a73      	ldr	r2, [pc, #460]	; (80032c0 <HAL_RCC_OscConfig+0x474>)
 80030f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030fa:	f7ff fb65 	bl	80027c8 <HAL_GetTick>
 80030fe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003100:	e008      	b.n	8003114 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003102:	f7ff fb61 	bl	80027c8 <HAL_GetTick>
 8003106:	4602      	mov	r2, r0
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	1ad3      	subs	r3, r2, r3
 800310c:	2b02      	cmp	r3, #2
 800310e:	d901      	bls.n	8003114 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003110:	2303      	movs	r3, #3
 8003112:	e10c      	b.n	800332e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003114:	4b6a      	ldr	r3, [pc, #424]	; (80032c0 <HAL_RCC_OscConfig+0x474>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800311c:	2b00      	cmp	r3, #0
 800311e:	d0f0      	beq.n	8003102 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	2b01      	cmp	r3, #1
 8003126:	d106      	bne.n	8003136 <HAL_RCC_OscConfig+0x2ea>
 8003128:	4b64      	ldr	r3, [pc, #400]	; (80032bc <HAL_RCC_OscConfig+0x470>)
 800312a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800312c:	4a63      	ldr	r2, [pc, #396]	; (80032bc <HAL_RCC_OscConfig+0x470>)
 800312e:	f043 0301 	orr.w	r3, r3, #1
 8003132:	6713      	str	r3, [r2, #112]	; 0x70
 8003134:	e01c      	b.n	8003170 <HAL_RCC_OscConfig+0x324>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	2b05      	cmp	r3, #5
 800313c:	d10c      	bne.n	8003158 <HAL_RCC_OscConfig+0x30c>
 800313e:	4b5f      	ldr	r3, [pc, #380]	; (80032bc <HAL_RCC_OscConfig+0x470>)
 8003140:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003142:	4a5e      	ldr	r2, [pc, #376]	; (80032bc <HAL_RCC_OscConfig+0x470>)
 8003144:	f043 0304 	orr.w	r3, r3, #4
 8003148:	6713      	str	r3, [r2, #112]	; 0x70
 800314a:	4b5c      	ldr	r3, [pc, #368]	; (80032bc <HAL_RCC_OscConfig+0x470>)
 800314c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800314e:	4a5b      	ldr	r2, [pc, #364]	; (80032bc <HAL_RCC_OscConfig+0x470>)
 8003150:	f043 0301 	orr.w	r3, r3, #1
 8003154:	6713      	str	r3, [r2, #112]	; 0x70
 8003156:	e00b      	b.n	8003170 <HAL_RCC_OscConfig+0x324>
 8003158:	4b58      	ldr	r3, [pc, #352]	; (80032bc <HAL_RCC_OscConfig+0x470>)
 800315a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800315c:	4a57      	ldr	r2, [pc, #348]	; (80032bc <HAL_RCC_OscConfig+0x470>)
 800315e:	f023 0301 	bic.w	r3, r3, #1
 8003162:	6713      	str	r3, [r2, #112]	; 0x70
 8003164:	4b55      	ldr	r3, [pc, #340]	; (80032bc <HAL_RCC_OscConfig+0x470>)
 8003166:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003168:	4a54      	ldr	r2, [pc, #336]	; (80032bc <HAL_RCC_OscConfig+0x470>)
 800316a:	f023 0304 	bic.w	r3, r3, #4
 800316e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d015      	beq.n	80031a4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003178:	f7ff fb26 	bl	80027c8 <HAL_GetTick>
 800317c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800317e:	e00a      	b.n	8003196 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003180:	f7ff fb22 	bl	80027c8 <HAL_GetTick>
 8003184:	4602      	mov	r2, r0
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	f241 3288 	movw	r2, #5000	; 0x1388
 800318e:	4293      	cmp	r3, r2
 8003190:	d901      	bls.n	8003196 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003192:	2303      	movs	r3, #3
 8003194:	e0cb      	b.n	800332e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003196:	4b49      	ldr	r3, [pc, #292]	; (80032bc <HAL_RCC_OscConfig+0x470>)
 8003198:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800319a:	f003 0302 	and.w	r3, r3, #2
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d0ee      	beq.n	8003180 <HAL_RCC_OscConfig+0x334>
 80031a2:	e014      	b.n	80031ce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031a4:	f7ff fb10 	bl	80027c8 <HAL_GetTick>
 80031a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031aa:	e00a      	b.n	80031c2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031ac:	f7ff fb0c 	bl	80027c8 <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d901      	bls.n	80031c2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80031be:	2303      	movs	r3, #3
 80031c0:	e0b5      	b.n	800332e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031c2:	4b3e      	ldr	r3, [pc, #248]	; (80032bc <HAL_RCC_OscConfig+0x470>)
 80031c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031c6:	f003 0302 	and.w	r3, r3, #2
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d1ee      	bne.n	80031ac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031ce:	7dfb      	ldrb	r3, [r7, #23]
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d105      	bne.n	80031e0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031d4:	4b39      	ldr	r3, [pc, #228]	; (80032bc <HAL_RCC_OscConfig+0x470>)
 80031d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d8:	4a38      	ldr	r2, [pc, #224]	; (80032bc <HAL_RCC_OscConfig+0x470>)
 80031da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031de:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	699b      	ldr	r3, [r3, #24]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	f000 80a1 	beq.w	800332c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80031ea:	4b34      	ldr	r3, [pc, #208]	; (80032bc <HAL_RCC_OscConfig+0x470>)
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f003 030c 	and.w	r3, r3, #12
 80031f2:	2b08      	cmp	r3, #8
 80031f4:	d05c      	beq.n	80032b0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	699b      	ldr	r3, [r3, #24]
 80031fa:	2b02      	cmp	r3, #2
 80031fc:	d141      	bne.n	8003282 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031fe:	4b31      	ldr	r3, [pc, #196]	; (80032c4 <HAL_RCC_OscConfig+0x478>)
 8003200:	2200      	movs	r2, #0
 8003202:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003204:	f7ff fae0 	bl	80027c8 <HAL_GetTick>
 8003208:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800320a:	e008      	b.n	800321e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800320c:	f7ff fadc 	bl	80027c8 <HAL_GetTick>
 8003210:	4602      	mov	r2, r0
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	2b02      	cmp	r3, #2
 8003218:	d901      	bls.n	800321e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800321a:	2303      	movs	r3, #3
 800321c:	e087      	b.n	800332e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800321e:	4b27      	ldr	r3, [pc, #156]	; (80032bc <HAL_RCC_OscConfig+0x470>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003226:	2b00      	cmp	r3, #0
 8003228:	d1f0      	bne.n	800320c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	69da      	ldr	r2, [r3, #28]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6a1b      	ldr	r3, [r3, #32]
 8003232:	431a      	orrs	r2, r3
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003238:	019b      	lsls	r3, r3, #6
 800323a:	431a      	orrs	r2, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003240:	085b      	lsrs	r3, r3, #1
 8003242:	3b01      	subs	r3, #1
 8003244:	041b      	lsls	r3, r3, #16
 8003246:	431a      	orrs	r2, r3
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800324c:	061b      	lsls	r3, r3, #24
 800324e:	491b      	ldr	r1, [pc, #108]	; (80032bc <HAL_RCC_OscConfig+0x470>)
 8003250:	4313      	orrs	r3, r2
 8003252:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003254:	4b1b      	ldr	r3, [pc, #108]	; (80032c4 <HAL_RCC_OscConfig+0x478>)
 8003256:	2201      	movs	r2, #1
 8003258:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800325a:	f7ff fab5 	bl	80027c8 <HAL_GetTick>
 800325e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003260:	e008      	b.n	8003274 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003262:	f7ff fab1 	bl	80027c8 <HAL_GetTick>
 8003266:	4602      	mov	r2, r0
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	1ad3      	subs	r3, r2, r3
 800326c:	2b02      	cmp	r3, #2
 800326e:	d901      	bls.n	8003274 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003270:	2303      	movs	r3, #3
 8003272:	e05c      	b.n	800332e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003274:	4b11      	ldr	r3, [pc, #68]	; (80032bc <HAL_RCC_OscConfig+0x470>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800327c:	2b00      	cmp	r3, #0
 800327e:	d0f0      	beq.n	8003262 <HAL_RCC_OscConfig+0x416>
 8003280:	e054      	b.n	800332c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003282:	4b10      	ldr	r3, [pc, #64]	; (80032c4 <HAL_RCC_OscConfig+0x478>)
 8003284:	2200      	movs	r2, #0
 8003286:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003288:	f7ff fa9e 	bl	80027c8 <HAL_GetTick>
 800328c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800328e:	e008      	b.n	80032a2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003290:	f7ff fa9a 	bl	80027c8 <HAL_GetTick>
 8003294:	4602      	mov	r2, r0
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	2b02      	cmp	r3, #2
 800329c:	d901      	bls.n	80032a2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800329e:	2303      	movs	r3, #3
 80032a0:	e045      	b.n	800332e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032a2:	4b06      	ldr	r3, [pc, #24]	; (80032bc <HAL_RCC_OscConfig+0x470>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d1f0      	bne.n	8003290 <HAL_RCC_OscConfig+0x444>
 80032ae:	e03d      	b.n	800332c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	699b      	ldr	r3, [r3, #24]
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d107      	bne.n	80032c8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e038      	b.n	800332e <HAL_RCC_OscConfig+0x4e2>
 80032bc:	40023800 	.word	0x40023800
 80032c0:	40007000 	.word	0x40007000
 80032c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80032c8:	4b1b      	ldr	r3, [pc, #108]	; (8003338 <HAL_RCC_OscConfig+0x4ec>)
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	699b      	ldr	r3, [r3, #24]
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d028      	beq.n	8003328 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d121      	bne.n	8003328 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032ee:	429a      	cmp	r2, r3
 80032f0:	d11a      	bne.n	8003328 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032f2:	68fa      	ldr	r2, [r7, #12]
 80032f4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80032f8:	4013      	ands	r3, r2
 80032fa:	687a      	ldr	r2, [r7, #4]
 80032fc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80032fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003300:	4293      	cmp	r3, r2
 8003302:	d111      	bne.n	8003328 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800330e:	085b      	lsrs	r3, r3, #1
 8003310:	3b01      	subs	r3, #1
 8003312:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003314:	429a      	cmp	r2, r3
 8003316:	d107      	bne.n	8003328 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003322:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003324:	429a      	cmp	r2, r3
 8003326:	d001      	beq.n	800332c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	e000      	b.n	800332e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800332c:	2300      	movs	r3, #0
}
 800332e:	4618      	mov	r0, r3
 8003330:	3718      	adds	r7, #24
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	40023800 	.word	0x40023800

0800333c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b084      	sub	sp, #16
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
 8003344:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d101      	bne.n	8003350 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	e0cc      	b.n	80034ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003350:	4b68      	ldr	r3, [pc, #416]	; (80034f4 <HAL_RCC_ClockConfig+0x1b8>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0307 	and.w	r3, r3, #7
 8003358:	683a      	ldr	r2, [r7, #0]
 800335a:	429a      	cmp	r2, r3
 800335c:	d90c      	bls.n	8003378 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800335e:	4b65      	ldr	r3, [pc, #404]	; (80034f4 <HAL_RCC_ClockConfig+0x1b8>)
 8003360:	683a      	ldr	r2, [r7, #0]
 8003362:	b2d2      	uxtb	r2, r2
 8003364:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003366:	4b63      	ldr	r3, [pc, #396]	; (80034f4 <HAL_RCC_ClockConfig+0x1b8>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f003 0307 	and.w	r3, r3, #7
 800336e:	683a      	ldr	r2, [r7, #0]
 8003370:	429a      	cmp	r2, r3
 8003372:	d001      	beq.n	8003378 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	e0b8      	b.n	80034ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 0302 	and.w	r3, r3, #2
 8003380:	2b00      	cmp	r3, #0
 8003382:	d020      	beq.n	80033c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 0304 	and.w	r3, r3, #4
 800338c:	2b00      	cmp	r3, #0
 800338e:	d005      	beq.n	800339c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003390:	4b59      	ldr	r3, [pc, #356]	; (80034f8 <HAL_RCC_ClockConfig+0x1bc>)
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	4a58      	ldr	r2, [pc, #352]	; (80034f8 <HAL_RCC_ClockConfig+0x1bc>)
 8003396:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800339a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f003 0308 	and.w	r3, r3, #8
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d005      	beq.n	80033b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033a8:	4b53      	ldr	r3, [pc, #332]	; (80034f8 <HAL_RCC_ClockConfig+0x1bc>)
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	4a52      	ldr	r2, [pc, #328]	; (80034f8 <HAL_RCC_ClockConfig+0x1bc>)
 80033ae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80033b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033b4:	4b50      	ldr	r3, [pc, #320]	; (80034f8 <HAL_RCC_ClockConfig+0x1bc>)
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	494d      	ldr	r1, [pc, #308]	; (80034f8 <HAL_RCC_ClockConfig+0x1bc>)
 80033c2:	4313      	orrs	r3, r2
 80033c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f003 0301 	and.w	r3, r3, #1
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d044      	beq.n	800345c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d107      	bne.n	80033ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033da:	4b47      	ldr	r3, [pc, #284]	; (80034f8 <HAL_RCC_ClockConfig+0x1bc>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d119      	bne.n	800341a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	e07f      	b.n	80034ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	2b02      	cmp	r3, #2
 80033f0:	d003      	beq.n	80033fa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033f6:	2b03      	cmp	r3, #3
 80033f8:	d107      	bne.n	800340a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033fa:	4b3f      	ldr	r3, [pc, #252]	; (80034f8 <HAL_RCC_ClockConfig+0x1bc>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003402:	2b00      	cmp	r3, #0
 8003404:	d109      	bne.n	800341a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e06f      	b.n	80034ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800340a:	4b3b      	ldr	r3, [pc, #236]	; (80034f8 <HAL_RCC_ClockConfig+0x1bc>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f003 0302 	and.w	r3, r3, #2
 8003412:	2b00      	cmp	r3, #0
 8003414:	d101      	bne.n	800341a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e067      	b.n	80034ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800341a:	4b37      	ldr	r3, [pc, #220]	; (80034f8 <HAL_RCC_ClockConfig+0x1bc>)
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	f023 0203 	bic.w	r2, r3, #3
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	4934      	ldr	r1, [pc, #208]	; (80034f8 <HAL_RCC_ClockConfig+0x1bc>)
 8003428:	4313      	orrs	r3, r2
 800342a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800342c:	f7ff f9cc 	bl	80027c8 <HAL_GetTick>
 8003430:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003432:	e00a      	b.n	800344a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003434:	f7ff f9c8 	bl	80027c8 <HAL_GetTick>
 8003438:	4602      	mov	r2, r0
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003442:	4293      	cmp	r3, r2
 8003444:	d901      	bls.n	800344a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003446:	2303      	movs	r3, #3
 8003448:	e04f      	b.n	80034ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800344a:	4b2b      	ldr	r3, [pc, #172]	; (80034f8 <HAL_RCC_ClockConfig+0x1bc>)
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	f003 020c 	and.w	r2, r3, #12
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	429a      	cmp	r2, r3
 800345a:	d1eb      	bne.n	8003434 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800345c:	4b25      	ldr	r3, [pc, #148]	; (80034f4 <HAL_RCC_ClockConfig+0x1b8>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 0307 	and.w	r3, r3, #7
 8003464:	683a      	ldr	r2, [r7, #0]
 8003466:	429a      	cmp	r2, r3
 8003468:	d20c      	bcs.n	8003484 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800346a:	4b22      	ldr	r3, [pc, #136]	; (80034f4 <HAL_RCC_ClockConfig+0x1b8>)
 800346c:	683a      	ldr	r2, [r7, #0]
 800346e:	b2d2      	uxtb	r2, r2
 8003470:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003472:	4b20      	ldr	r3, [pc, #128]	; (80034f4 <HAL_RCC_ClockConfig+0x1b8>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 0307 	and.w	r3, r3, #7
 800347a:	683a      	ldr	r2, [r7, #0]
 800347c:	429a      	cmp	r2, r3
 800347e:	d001      	beq.n	8003484 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e032      	b.n	80034ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0304 	and.w	r3, r3, #4
 800348c:	2b00      	cmp	r3, #0
 800348e:	d008      	beq.n	80034a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003490:	4b19      	ldr	r3, [pc, #100]	; (80034f8 <HAL_RCC_ClockConfig+0x1bc>)
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	68db      	ldr	r3, [r3, #12]
 800349c:	4916      	ldr	r1, [pc, #88]	; (80034f8 <HAL_RCC_ClockConfig+0x1bc>)
 800349e:	4313      	orrs	r3, r2
 80034a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 0308 	and.w	r3, r3, #8
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d009      	beq.n	80034c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034ae:	4b12      	ldr	r3, [pc, #72]	; (80034f8 <HAL_RCC_ClockConfig+0x1bc>)
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	691b      	ldr	r3, [r3, #16]
 80034ba:	00db      	lsls	r3, r3, #3
 80034bc:	490e      	ldr	r1, [pc, #56]	; (80034f8 <HAL_RCC_ClockConfig+0x1bc>)
 80034be:	4313      	orrs	r3, r2
 80034c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80034c2:	f000 f821 	bl	8003508 <HAL_RCC_GetSysClockFreq>
 80034c6:	4602      	mov	r2, r0
 80034c8:	4b0b      	ldr	r3, [pc, #44]	; (80034f8 <HAL_RCC_ClockConfig+0x1bc>)
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	091b      	lsrs	r3, r3, #4
 80034ce:	f003 030f 	and.w	r3, r3, #15
 80034d2:	490a      	ldr	r1, [pc, #40]	; (80034fc <HAL_RCC_ClockConfig+0x1c0>)
 80034d4:	5ccb      	ldrb	r3, [r1, r3]
 80034d6:	fa22 f303 	lsr.w	r3, r2, r3
 80034da:	4a09      	ldr	r2, [pc, #36]	; (8003500 <HAL_RCC_ClockConfig+0x1c4>)
 80034dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80034de:	4b09      	ldr	r3, [pc, #36]	; (8003504 <HAL_RCC_ClockConfig+0x1c8>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4618      	mov	r0, r3
 80034e4:	f7ff f92c 	bl	8002740 <HAL_InitTick>

  return HAL_OK;
 80034e8:	2300      	movs	r3, #0
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3710      	adds	r7, #16
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	40023c00 	.word	0x40023c00
 80034f8:	40023800 	.word	0x40023800
 80034fc:	08008c1c 	.word	0x08008c1c
 8003500:	20000004 	.word	0x20000004
 8003504:	20000034 	.word	0x20000034

08003508 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003508:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800350c:	b090      	sub	sp, #64	; 0x40
 800350e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003510:	2300      	movs	r3, #0
 8003512:	637b      	str	r3, [r7, #52]	; 0x34
 8003514:	2300      	movs	r3, #0
 8003516:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003518:	2300      	movs	r3, #0
 800351a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800351c:	2300      	movs	r3, #0
 800351e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003520:	4b59      	ldr	r3, [pc, #356]	; (8003688 <HAL_RCC_GetSysClockFreq+0x180>)
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	f003 030c 	and.w	r3, r3, #12
 8003528:	2b08      	cmp	r3, #8
 800352a:	d00d      	beq.n	8003548 <HAL_RCC_GetSysClockFreq+0x40>
 800352c:	2b08      	cmp	r3, #8
 800352e:	f200 80a1 	bhi.w	8003674 <HAL_RCC_GetSysClockFreq+0x16c>
 8003532:	2b00      	cmp	r3, #0
 8003534:	d002      	beq.n	800353c <HAL_RCC_GetSysClockFreq+0x34>
 8003536:	2b04      	cmp	r3, #4
 8003538:	d003      	beq.n	8003542 <HAL_RCC_GetSysClockFreq+0x3a>
 800353a:	e09b      	b.n	8003674 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800353c:	4b53      	ldr	r3, [pc, #332]	; (800368c <HAL_RCC_GetSysClockFreq+0x184>)
 800353e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003540:	e09b      	b.n	800367a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003542:	4b53      	ldr	r3, [pc, #332]	; (8003690 <HAL_RCC_GetSysClockFreq+0x188>)
 8003544:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003546:	e098      	b.n	800367a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003548:	4b4f      	ldr	r3, [pc, #316]	; (8003688 <HAL_RCC_GetSysClockFreq+0x180>)
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003550:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003552:	4b4d      	ldr	r3, [pc, #308]	; (8003688 <HAL_RCC_GetSysClockFreq+0x180>)
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d028      	beq.n	80035b0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800355e:	4b4a      	ldr	r3, [pc, #296]	; (8003688 <HAL_RCC_GetSysClockFreq+0x180>)
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	099b      	lsrs	r3, r3, #6
 8003564:	2200      	movs	r2, #0
 8003566:	623b      	str	r3, [r7, #32]
 8003568:	627a      	str	r2, [r7, #36]	; 0x24
 800356a:	6a3b      	ldr	r3, [r7, #32]
 800356c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003570:	2100      	movs	r1, #0
 8003572:	4b47      	ldr	r3, [pc, #284]	; (8003690 <HAL_RCC_GetSysClockFreq+0x188>)
 8003574:	fb03 f201 	mul.w	r2, r3, r1
 8003578:	2300      	movs	r3, #0
 800357a:	fb00 f303 	mul.w	r3, r0, r3
 800357e:	4413      	add	r3, r2
 8003580:	4a43      	ldr	r2, [pc, #268]	; (8003690 <HAL_RCC_GetSysClockFreq+0x188>)
 8003582:	fba0 1202 	umull	r1, r2, r0, r2
 8003586:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003588:	460a      	mov	r2, r1
 800358a:	62ba      	str	r2, [r7, #40]	; 0x28
 800358c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800358e:	4413      	add	r3, r2
 8003590:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003592:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003594:	2200      	movs	r2, #0
 8003596:	61bb      	str	r3, [r7, #24]
 8003598:	61fa      	str	r2, [r7, #28]
 800359a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800359e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80035a2:	f7fd fb79 	bl	8000c98 <__aeabi_uldivmod>
 80035a6:	4602      	mov	r2, r0
 80035a8:	460b      	mov	r3, r1
 80035aa:	4613      	mov	r3, r2
 80035ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80035ae:	e053      	b.n	8003658 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035b0:	4b35      	ldr	r3, [pc, #212]	; (8003688 <HAL_RCC_GetSysClockFreq+0x180>)
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	099b      	lsrs	r3, r3, #6
 80035b6:	2200      	movs	r2, #0
 80035b8:	613b      	str	r3, [r7, #16]
 80035ba:	617a      	str	r2, [r7, #20]
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80035c2:	f04f 0b00 	mov.w	fp, #0
 80035c6:	4652      	mov	r2, sl
 80035c8:	465b      	mov	r3, fp
 80035ca:	f04f 0000 	mov.w	r0, #0
 80035ce:	f04f 0100 	mov.w	r1, #0
 80035d2:	0159      	lsls	r1, r3, #5
 80035d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035d8:	0150      	lsls	r0, r2, #5
 80035da:	4602      	mov	r2, r0
 80035dc:	460b      	mov	r3, r1
 80035de:	ebb2 080a 	subs.w	r8, r2, sl
 80035e2:	eb63 090b 	sbc.w	r9, r3, fp
 80035e6:	f04f 0200 	mov.w	r2, #0
 80035ea:	f04f 0300 	mov.w	r3, #0
 80035ee:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80035f2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80035f6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80035fa:	ebb2 0408 	subs.w	r4, r2, r8
 80035fe:	eb63 0509 	sbc.w	r5, r3, r9
 8003602:	f04f 0200 	mov.w	r2, #0
 8003606:	f04f 0300 	mov.w	r3, #0
 800360a:	00eb      	lsls	r3, r5, #3
 800360c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003610:	00e2      	lsls	r2, r4, #3
 8003612:	4614      	mov	r4, r2
 8003614:	461d      	mov	r5, r3
 8003616:	eb14 030a 	adds.w	r3, r4, sl
 800361a:	603b      	str	r3, [r7, #0]
 800361c:	eb45 030b 	adc.w	r3, r5, fp
 8003620:	607b      	str	r3, [r7, #4]
 8003622:	f04f 0200 	mov.w	r2, #0
 8003626:	f04f 0300 	mov.w	r3, #0
 800362a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800362e:	4629      	mov	r1, r5
 8003630:	028b      	lsls	r3, r1, #10
 8003632:	4621      	mov	r1, r4
 8003634:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003638:	4621      	mov	r1, r4
 800363a:	028a      	lsls	r2, r1, #10
 800363c:	4610      	mov	r0, r2
 800363e:	4619      	mov	r1, r3
 8003640:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003642:	2200      	movs	r2, #0
 8003644:	60bb      	str	r3, [r7, #8]
 8003646:	60fa      	str	r2, [r7, #12]
 8003648:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800364c:	f7fd fb24 	bl	8000c98 <__aeabi_uldivmod>
 8003650:	4602      	mov	r2, r0
 8003652:	460b      	mov	r3, r1
 8003654:	4613      	mov	r3, r2
 8003656:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003658:	4b0b      	ldr	r3, [pc, #44]	; (8003688 <HAL_RCC_GetSysClockFreq+0x180>)
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	0c1b      	lsrs	r3, r3, #16
 800365e:	f003 0303 	and.w	r3, r3, #3
 8003662:	3301      	adds	r3, #1
 8003664:	005b      	lsls	r3, r3, #1
 8003666:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003668:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800366a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800366c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003670:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003672:	e002      	b.n	800367a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003674:	4b05      	ldr	r3, [pc, #20]	; (800368c <HAL_RCC_GetSysClockFreq+0x184>)
 8003676:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003678:	bf00      	nop
    }
  }
  return sysclockfreq;
 800367a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800367c:	4618      	mov	r0, r3
 800367e:	3740      	adds	r7, #64	; 0x40
 8003680:	46bd      	mov	sp, r7
 8003682:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003686:	bf00      	nop
 8003688:	40023800 	.word	0x40023800
 800368c:	00f42400 	.word	0x00f42400
 8003690:	017d7840 	.word	0x017d7840

08003694 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003694:	b480      	push	{r7}
 8003696:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003698:	4b03      	ldr	r3, [pc, #12]	; (80036a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800369a:	681b      	ldr	r3, [r3, #0]
}
 800369c:	4618      	mov	r0, r3
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr
 80036a6:	bf00      	nop
 80036a8:	20000004 	.word	0x20000004

080036ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80036b0:	f7ff fff0 	bl	8003694 <HAL_RCC_GetHCLKFreq>
 80036b4:	4602      	mov	r2, r0
 80036b6:	4b05      	ldr	r3, [pc, #20]	; (80036cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	0a9b      	lsrs	r3, r3, #10
 80036bc:	f003 0307 	and.w	r3, r3, #7
 80036c0:	4903      	ldr	r1, [pc, #12]	; (80036d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036c2:	5ccb      	ldrb	r3, [r1, r3]
 80036c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	40023800 	.word	0x40023800
 80036d0:	08008c2c 	.word	0x08008c2c

080036d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80036d8:	f7ff ffdc 	bl	8003694 <HAL_RCC_GetHCLKFreq>
 80036dc:	4602      	mov	r2, r0
 80036de:	4b05      	ldr	r3, [pc, #20]	; (80036f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	0b5b      	lsrs	r3, r3, #13
 80036e4:	f003 0307 	and.w	r3, r3, #7
 80036e8:	4903      	ldr	r1, [pc, #12]	; (80036f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80036ea:	5ccb      	ldrb	r3, [r1, r3]
 80036ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	bd80      	pop	{r7, pc}
 80036f4:	40023800 	.word	0x40023800
 80036f8:	08008c2c 	.word	0x08008c2c

080036fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b082      	sub	sp, #8
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d101      	bne.n	800370e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	e07b      	b.n	8003806 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003712:	2b00      	cmp	r3, #0
 8003714:	d108      	bne.n	8003728 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800371e:	d009      	beq.n	8003734 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	61da      	str	r2, [r3, #28]
 8003726:	e005      	b.n	8003734 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2200      	movs	r2, #0
 800372c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2200      	movs	r2, #0
 8003738:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003740:	b2db      	uxtb	r3, r3
 8003742:	2b00      	cmp	r3, #0
 8003744:	d106      	bne.n	8003754 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f7fe fd5e 	bl	8002210 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2202      	movs	r2, #2
 8003758:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800376a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	689b      	ldr	r3, [r3, #8]
 8003778:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800377c:	431a      	orrs	r2, r3
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	68db      	ldr	r3, [r3, #12]
 8003782:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003786:	431a      	orrs	r2, r3
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	691b      	ldr	r3, [r3, #16]
 800378c:	f003 0302 	and.w	r3, r3, #2
 8003790:	431a      	orrs	r2, r3
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	695b      	ldr	r3, [r3, #20]
 8003796:	f003 0301 	and.w	r3, r3, #1
 800379a:	431a      	orrs	r2, r3
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	699b      	ldr	r3, [r3, #24]
 80037a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037a4:	431a      	orrs	r2, r3
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	69db      	ldr	r3, [r3, #28]
 80037aa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80037ae:	431a      	orrs	r2, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6a1b      	ldr	r3, [r3, #32]
 80037b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037b8:	ea42 0103 	orr.w	r1, r2, r3
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037c0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	430a      	orrs	r2, r1
 80037ca:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	699b      	ldr	r3, [r3, #24]
 80037d0:	0c1b      	lsrs	r3, r3, #16
 80037d2:	f003 0104 	and.w	r1, r3, #4
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037da:	f003 0210 	and.w	r2, r3, #16
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	430a      	orrs	r2, r1
 80037e4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	69da      	ldr	r2, [r3, #28]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037f4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2200      	movs	r2, #0
 80037fa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2201      	movs	r2, #1
 8003800:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003804:	2300      	movs	r3, #0
}
 8003806:	4618      	mov	r0, r3
 8003808:	3708      	adds	r7, #8
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}

0800380e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800380e:	b580      	push	{r7, lr}
 8003810:	b088      	sub	sp, #32
 8003812:	af00      	add	r7, sp, #0
 8003814:	60f8      	str	r0, [r7, #12]
 8003816:	60b9      	str	r1, [r7, #8]
 8003818:	603b      	str	r3, [r7, #0]
 800381a:	4613      	mov	r3, r2
 800381c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800381e:	2300      	movs	r3, #0
 8003820:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003828:	2b01      	cmp	r3, #1
 800382a:	d101      	bne.n	8003830 <HAL_SPI_Transmit+0x22>
 800382c:	2302      	movs	r3, #2
 800382e:	e126      	b.n	8003a7e <HAL_SPI_Transmit+0x270>
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2201      	movs	r2, #1
 8003834:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003838:	f7fe ffc6 	bl	80027c8 <HAL_GetTick>
 800383c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800383e:	88fb      	ldrh	r3, [r7, #6]
 8003840:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003848:	b2db      	uxtb	r3, r3
 800384a:	2b01      	cmp	r3, #1
 800384c:	d002      	beq.n	8003854 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800384e:	2302      	movs	r3, #2
 8003850:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003852:	e10b      	b.n	8003a6c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d002      	beq.n	8003860 <HAL_SPI_Transmit+0x52>
 800385a:	88fb      	ldrh	r3, [r7, #6]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d102      	bne.n	8003866 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003864:	e102      	b.n	8003a6c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2203      	movs	r2, #3
 800386a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2200      	movs	r2, #0
 8003872:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	68ba      	ldr	r2, [r7, #8]
 8003878:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	88fa      	ldrh	r2, [r7, #6]
 800387e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	88fa      	ldrh	r2, [r7, #6]
 8003884:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2200      	movs	r2, #0
 800388a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	2200      	movs	r2, #0
 8003890:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	2200      	movs	r2, #0
 8003896:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2200      	movs	r2, #0
 800389c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2200      	movs	r2, #0
 80038a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038ac:	d10f      	bne.n	80038ce <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	681a      	ldr	r2, [r3, #0]
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038bc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80038cc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038d8:	2b40      	cmp	r3, #64	; 0x40
 80038da:	d007      	beq.n	80038ec <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80038ea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80038f4:	d14b      	bne.n	800398e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d002      	beq.n	8003904 <HAL_SPI_Transmit+0xf6>
 80038fe:	8afb      	ldrh	r3, [r7, #22]
 8003900:	2b01      	cmp	r3, #1
 8003902:	d13e      	bne.n	8003982 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003908:	881a      	ldrh	r2, [r3, #0]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003914:	1c9a      	adds	r2, r3, #2
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800391e:	b29b      	uxth	r3, r3
 8003920:	3b01      	subs	r3, #1
 8003922:	b29a      	uxth	r2, r3
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003928:	e02b      	b.n	8003982 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	f003 0302 	and.w	r3, r3, #2
 8003934:	2b02      	cmp	r3, #2
 8003936:	d112      	bne.n	800395e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800393c:	881a      	ldrh	r2, [r3, #0]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003948:	1c9a      	adds	r2, r3, #2
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003952:	b29b      	uxth	r3, r3
 8003954:	3b01      	subs	r3, #1
 8003956:	b29a      	uxth	r2, r3
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	86da      	strh	r2, [r3, #54]	; 0x36
 800395c:	e011      	b.n	8003982 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800395e:	f7fe ff33 	bl	80027c8 <HAL_GetTick>
 8003962:	4602      	mov	r2, r0
 8003964:	69bb      	ldr	r3, [r7, #24]
 8003966:	1ad3      	subs	r3, r2, r3
 8003968:	683a      	ldr	r2, [r7, #0]
 800396a:	429a      	cmp	r2, r3
 800396c:	d803      	bhi.n	8003976 <HAL_SPI_Transmit+0x168>
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003974:	d102      	bne.n	800397c <HAL_SPI_Transmit+0x16e>
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d102      	bne.n	8003982 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800397c:	2303      	movs	r3, #3
 800397e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003980:	e074      	b.n	8003a6c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003986:	b29b      	uxth	r3, r3
 8003988:	2b00      	cmp	r3, #0
 800398a:	d1ce      	bne.n	800392a <HAL_SPI_Transmit+0x11c>
 800398c:	e04c      	b.n	8003a28 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d002      	beq.n	800399c <HAL_SPI_Transmit+0x18e>
 8003996:	8afb      	ldrh	r3, [r7, #22]
 8003998:	2b01      	cmp	r3, #1
 800399a:	d140      	bne.n	8003a1e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	330c      	adds	r3, #12
 80039a6:	7812      	ldrb	r2, [r2, #0]
 80039a8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ae:	1c5a      	adds	r2, r3, #1
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039b8:	b29b      	uxth	r3, r3
 80039ba:	3b01      	subs	r3, #1
 80039bc:	b29a      	uxth	r2, r3
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80039c2:	e02c      	b.n	8003a1e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	f003 0302 	and.w	r3, r3, #2
 80039ce:	2b02      	cmp	r3, #2
 80039d0:	d113      	bne.n	80039fa <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	330c      	adds	r3, #12
 80039dc:	7812      	ldrb	r2, [r2, #0]
 80039de:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e4:	1c5a      	adds	r2, r3, #1
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039ee:	b29b      	uxth	r3, r3
 80039f0:	3b01      	subs	r3, #1
 80039f2:	b29a      	uxth	r2, r3
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	86da      	strh	r2, [r3, #54]	; 0x36
 80039f8:	e011      	b.n	8003a1e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80039fa:	f7fe fee5 	bl	80027c8 <HAL_GetTick>
 80039fe:	4602      	mov	r2, r0
 8003a00:	69bb      	ldr	r3, [r7, #24]
 8003a02:	1ad3      	subs	r3, r2, r3
 8003a04:	683a      	ldr	r2, [r7, #0]
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d803      	bhi.n	8003a12 <HAL_SPI_Transmit+0x204>
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a10:	d102      	bne.n	8003a18 <HAL_SPI_Transmit+0x20a>
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d102      	bne.n	8003a1e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003a18:	2303      	movs	r3, #3
 8003a1a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003a1c:	e026      	b.n	8003a6c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d1cd      	bne.n	80039c4 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003a28:	69ba      	ldr	r2, [r7, #24]
 8003a2a:	6839      	ldr	r1, [r7, #0]
 8003a2c:	68f8      	ldr	r0, [r7, #12]
 8003a2e:	f000 f8c1 	bl	8003bb4 <SPI_EndRxTxTransaction>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d002      	beq.n	8003a3e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2220      	movs	r2, #32
 8003a3c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d10a      	bne.n	8003a5c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003a46:	2300      	movs	r3, #0
 8003a48:	613b      	str	r3, [r7, #16]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	613b      	str	r3, [r7, #16]
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	613b      	str	r3, [r7, #16]
 8003a5a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d002      	beq.n	8003a6a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	77fb      	strb	r3, [r7, #31]
 8003a68:	e000      	b.n	8003a6c <HAL_SPI_Transmit+0x25e>
  }

error:
 8003a6a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2200      	movs	r2, #0
 8003a78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003a7c:	7ffb      	ldrb	r3, [r7, #31]
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	3720      	adds	r7, #32
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}

08003a86 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8003a86:	b480      	push	{r7}
 8003a88:	b083      	sub	sp, #12
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003a94:	b2db      	uxtb	r3, r3
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	370c      	adds	r7, #12
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr
	...

08003aa4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b088      	sub	sp, #32
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	60f8      	str	r0, [r7, #12]
 8003aac:	60b9      	str	r1, [r7, #8]
 8003aae:	603b      	str	r3, [r7, #0]
 8003ab0:	4613      	mov	r3, r2
 8003ab2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003ab4:	f7fe fe88 	bl	80027c8 <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003abc:	1a9b      	subs	r3, r3, r2
 8003abe:	683a      	ldr	r2, [r7, #0]
 8003ac0:	4413      	add	r3, r2
 8003ac2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003ac4:	f7fe fe80 	bl	80027c8 <HAL_GetTick>
 8003ac8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003aca:	4b39      	ldr	r3, [pc, #228]	; (8003bb0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	015b      	lsls	r3, r3, #5
 8003ad0:	0d1b      	lsrs	r3, r3, #20
 8003ad2:	69fa      	ldr	r2, [r7, #28]
 8003ad4:	fb02 f303 	mul.w	r3, r2, r3
 8003ad8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003ada:	e054      	b.n	8003b86 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ae2:	d050      	beq.n	8003b86 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003ae4:	f7fe fe70 	bl	80027c8 <HAL_GetTick>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	69bb      	ldr	r3, [r7, #24]
 8003aec:	1ad3      	subs	r3, r2, r3
 8003aee:	69fa      	ldr	r2, [r7, #28]
 8003af0:	429a      	cmp	r2, r3
 8003af2:	d902      	bls.n	8003afa <SPI_WaitFlagStateUntilTimeout+0x56>
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d13d      	bne.n	8003b76 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	685a      	ldr	r2, [r3, #4]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003b08:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b12:	d111      	bne.n	8003b38 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b1c:	d004      	beq.n	8003b28 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b26:	d107      	bne.n	8003b38 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b36:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b3c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b40:	d10f      	bne.n	8003b62 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003b50:	601a      	str	r2, [r3, #0]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681a      	ldr	r2, [r3, #0]
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b60:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2201      	movs	r2, #1
 8003b66:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003b72:	2303      	movs	r3, #3
 8003b74:	e017      	b.n	8003ba6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d101      	bne.n	8003b80 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	3b01      	subs	r3, #1
 8003b84:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	689a      	ldr	r2, [r3, #8]
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	4013      	ands	r3, r2
 8003b90:	68ba      	ldr	r2, [r7, #8]
 8003b92:	429a      	cmp	r2, r3
 8003b94:	bf0c      	ite	eq
 8003b96:	2301      	moveq	r3, #1
 8003b98:	2300      	movne	r3, #0
 8003b9a:	b2db      	uxtb	r3, r3
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	79fb      	ldrb	r3, [r7, #7]
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d19b      	bne.n	8003adc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003ba4:	2300      	movs	r3, #0
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3720      	adds	r7, #32
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	20000004 	.word	0x20000004

08003bb4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b088      	sub	sp, #32
 8003bb8:	af02      	add	r7, sp, #8
 8003bba:	60f8      	str	r0, [r7, #12]
 8003bbc:	60b9      	str	r1, [r7, #8]
 8003bbe:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003bc0:	4b1b      	ldr	r3, [pc, #108]	; (8003c30 <SPI_EndRxTxTransaction+0x7c>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a1b      	ldr	r2, [pc, #108]	; (8003c34 <SPI_EndRxTxTransaction+0x80>)
 8003bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8003bca:	0d5b      	lsrs	r3, r3, #21
 8003bcc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003bd0:	fb02 f303 	mul.w	r3, r2, r3
 8003bd4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003bde:	d112      	bne.n	8003c06 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	9300      	str	r3, [sp, #0]
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	2200      	movs	r2, #0
 8003be8:	2180      	movs	r1, #128	; 0x80
 8003bea:	68f8      	ldr	r0, [r7, #12]
 8003bec:	f7ff ff5a 	bl	8003aa4 <SPI_WaitFlagStateUntilTimeout>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d016      	beq.n	8003c24 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bfa:	f043 0220 	orr.w	r2, r3, #32
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003c02:	2303      	movs	r3, #3
 8003c04:	e00f      	b.n	8003c26 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d00a      	beq.n	8003c22 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	3b01      	subs	r3, #1
 8003c10:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c1c:	2b80      	cmp	r3, #128	; 0x80
 8003c1e:	d0f2      	beq.n	8003c06 <SPI_EndRxTxTransaction+0x52>
 8003c20:	e000      	b.n	8003c24 <SPI_EndRxTxTransaction+0x70>
        break;
 8003c22:	bf00      	nop
  }

  return HAL_OK;
 8003c24:	2300      	movs	r3, #0
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3718      	adds	r7, #24
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	bf00      	nop
 8003c30:	20000004 	.word	0x20000004
 8003c34:	165e9f81 	.word	0x165e9f81

08003c38 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b082      	sub	sp, #8
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d101      	bne.n	8003c4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e03f      	b.n	8003cca <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d106      	bne.n	8003c64 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f7fe fcda 	bl	8002618 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2224      	movs	r2, #36	; 0x24
 8003c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	68da      	ldr	r2, [r3, #12]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c7a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c7c:	6878      	ldr	r0, [r7, #4]
 8003c7e:	f000 f929 	bl	8003ed4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	691a      	ldr	r2, [r3, #16]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003c90:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	695a      	ldr	r2, [r3, #20]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003ca0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68da      	ldr	r2, [r3, #12]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003cb0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2220      	movs	r2, #32
 8003cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2220      	movs	r2, #32
 8003cc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003cc8:	2300      	movs	r3, #0
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3708      	adds	r7, #8
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}

08003cd2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cd2:	b580      	push	{r7, lr}
 8003cd4:	b08a      	sub	sp, #40	; 0x28
 8003cd6:	af02      	add	r7, sp, #8
 8003cd8:	60f8      	str	r0, [r7, #12]
 8003cda:	60b9      	str	r1, [r7, #8]
 8003cdc:	603b      	str	r3, [r7, #0]
 8003cde:	4613      	mov	r3, r2
 8003ce0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cec:	b2db      	uxtb	r3, r3
 8003cee:	2b20      	cmp	r3, #32
 8003cf0:	d17c      	bne.n	8003dec <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d002      	beq.n	8003cfe <HAL_UART_Transmit+0x2c>
 8003cf8:	88fb      	ldrh	r3, [r7, #6]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d101      	bne.n	8003d02 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e075      	b.n	8003dee <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d101      	bne.n	8003d10 <HAL_UART_Transmit+0x3e>
 8003d0c:	2302      	movs	r3, #2
 8003d0e:	e06e      	b.n	8003dee <HAL_UART_Transmit+0x11c>
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2201      	movs	r2, #1
 8003d14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2221      	movs	r2, #33	; 0x21
 8003d22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d26:	f7fe fd4f 	bl	80027c8 <HAL_GetTick>
 8003d2a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	88fa      	ldrh	r2, [r7, #6]
 8003d30:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	88fa      	ldrh	r2, [r7, #6]
 8003d36:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d40:	d108      	bne.n	8003d54 <HAL_UART_Transmit+0x82>
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	691b      	ldr	r3, [r3, #16]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d104      	bne.n	8003d54 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	61bb      	str	r3, [r7, #24]
 8003d52:	e003      	b.n	8003d5c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003d64:	e02a      	b.n	8003dbc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	9300      	str	r3, [sp, #0]
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	2180      	movs	r1, #128	; 0x80
 8003d70:	68f8      	ldr	r0, [r7, #12]
 8003d72:	f000 f840 	bl	8003df6 <UART_WaitOnFlagUntilTimeout>
 8003d76:	4603      	mov	r3, r0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d001      	beq.n	8003d80 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003d7c:	2303      	movs	r3, #3
 8003d7e:	e036      	b.n	8003dee <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003d80:	69fb      	ldr	r3, [r7, #28]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d10b      	bne.n	8003d9e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d86:	69bb      	ldr	r3, [r7, #24]
 8003d88:	881b      	ldrh	r3, [r3, #0]
 8003d8a:	461a      	mov	r2, r3
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d94:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003d96:	69bb      	ldr	r3, [r7, #24]
 8003d98:	3302      	adds	r3, #2
 8003d9a:	61bb      	str	r3, [r7, #24]
 8003d9c:	e007      	b.n	8003dae <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d9e:	69fb      	ldr	r3, [r7, #28]
 8003da0:	781a      	ldrb	r2, [r3, #0]
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003da8:	69fb      	ldr	r3, [r7, #28]
 8003daa:	3301      	adds	r3, #1
 8003dac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003db2:	b29b      	uxth	r3, r3
 8003db4:	3b01      	subs	r3, #1
 8003db6:	b29a      	uxth	r2, r3
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003dc0:	b29b      	uxth	r3, r3
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d1cf      	bne.n	8003d66 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	9300      	str	r3, [sp, #0]
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	2140      	movs	r1, #64	; 0x40
 8003dd0:	68f8      	ldr	r0, [r7, #12]
 8003dd2:	f000 f810 	bl	8003df6 <UART_WaitOnFlagUntilTimeout>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d001      	beq.n	8003de0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	e006      	b.n	8003dee <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2220      	movs	r2, #32
 8003de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003de8:	2300      	movs	r3, #0
 8003dea:	e000      	b.n	8003dee <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003dec:	2302      	movs	r3, #2
  }
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3720      	adds	r7, #32
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}

08003df6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003df6:	b580      	push	{r7, lr}
 8003df8:	b090      	sub	sp, #64	; 0x40
 8003dfa:	af00      	add	r7, sp, #0
 8003dfc:	60f8      	str	r0, [r7, #12]
 8003dfe:	60b9      	str	r1, [r7, #8]
 8003e00:	603b      	str	r3, [r7, #0]
 8003e02:	4613      	mov	r3, r2
 8003e04:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e06:	e050      	b.n	8003eaa <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e0e:	d04c      	beq.n	8003eaa <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003e10:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d007      	beq.n	8003e26 <UART_WaitOnFlagUntilTimeout+0x30>
 8003e16:	f7fe fcd7 	bl	80027c8 <HAL_GetTick>
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	1ad3      	subs	r3, r2, r3
 8003e20:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d241      	bcs.n	8003eaa <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	330c      	adds	r3, #12
 8003e2c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e30:	e853 3f00 	ldrex	r3, [r3]
 8003e34:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e38:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003e3c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	330c      	adds	r3, #12
 8003e44:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003e46:	637a      	str	r2, [r7, #52]	; 0x34
 8003e48:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e4a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003e4c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003e4e:	e841 2300 	strex	r3, r2, [r1]
 8003e52:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003e54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d1e5      	bne.n	8003e26 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	3314      	adds	r3, #20
 8003e60:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	e853 3f00 	ldrex	r3, [r3]
 8003e68:	613b      	str	r3, [r7, #16]
   return(result);
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	f023 0301 	bic.w	r3, r3, #1
 8003e70:	63bb      	str	r3, [r7, #56]	; 0x38
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	3314      	adds	r3, #20
 8003e78:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003e7a:	623a      	str	r2, [r7, #32]
 8003e7c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e7e:	69f9      	ldr	r1, [r7, #28]
 8003e80:	6a3a      	ldr	r2, [r7, #32]
 8003e82:	e841 2300 	strex	r3, r2, [r1]
 8003e86:	61bb      	str	r3, [r7, #24]
   return(result);
 8003e88:	69bb      	ldr	r3, [r7, #24]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d1e5      	bne.n	8003e5a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2220      	movs	r2, #32
 8003e92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2220      	movs	r2, #32
 8003e9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003ea6:	2303      	movs	r3, #3
 8003ea8:	e00f      	b.n	8003eca <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	4013      	ands	r3, r2
 8003eb4:	68ba      	ldr	r2, [r7, #8]
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	bf0c      	ite	eq
 8003eba:	2301      	moveq	r3, #1
 8003ebc:	2300      	movne	r3, #0
 8003ebe:	b2db      	uxtb	r3, r3
 8003ec0:	461a      	mov	r2, r3
 8003ec2:	79fb      	ldrb	r3, [r7, #7]
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d09f      	beq.n	8003e08 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003ec8:	2300      	movs	r3, #0
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3740      	adds	r7, #64	; 0x40
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
	...

08003ed4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ed4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ed8:	b0c0      	sub	sp, #256	; 0x100
 8003eda:	af00      	add	r7, sp, #0
 8003edc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ee0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	691b      	ldr	r3, [r3, #16]
 8003ee8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ef0:	68d9      	ldr	r1, [r3, #12]
 8003ef2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	ea40 0301 	orr.w	r3, r0, r1
 8003efc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003efe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f02:	689a      	ldr	r2, [r3, #8]
 8003f04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f08:	691b      	ldr	r3, [r3, #16]
 8003f0a:	431a      	orrs	r2, r3
 8003f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f10:	695b      	ldr	r3, [r3, #20]
 8003f12:	431a      	orrs	r2, r3
 8003f14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f18:	69db      	ldr	r3, [r3, #28]
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003f2c:	f021 010c 	bic.w	r1, r1, #12
 8003f30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003f3a:	430b      	orrs	r3, r1
 8003f3c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003f3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003f4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f4e:	6999      	ldr	r1, [r3, #24]
 8003f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	ea40 0301 	orr.w	r3, r0, r1
 8003f5a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	4b8f      	ldr	r3, [pc, #572]	; (80041a0 <UART_SetConfig+0x2cc>)
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d005      	beq.n	8003f74 <UART_SetConfig+0xa0>
 8003f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	4b8d      	ldr	r3, [pc, #564]	; (80041a4 <UART_SetConfig+0x2d0>)
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d104      	bne.n	8003f7e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003f74:	f7ff fbae 	bl	80036d4 <HAL_RCC_GetPCLK2Freq>
 8003f78:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003f7c:	e003      	b.n	8003f86 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003f7e:	f7ff fb95 	bl	80036ac <HAL_RCC_GetPCLK1Freq>
 8003f82:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f8a:	69db      	ldr	r3, [r3, #28]
 8003f8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f90:	f040 810c 	bne.w	80041ac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003f94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003f9e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003fa2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003fa6:	4622      	mov	r2, r4
 8003fa8:	462b      	mov	r3, r5
 8003faa:	1891      	adds	r1, r2, r2
 8003fac:	65b9      	str	r1, [r7, #88]	; 0x58
 8003fae:	415b      	adcs	r3, r3
 8003fb0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003fb2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003fb6:	4621      	mov	r1, r4
 8003fb8:	eb12 0801 	adds.w	r8, r2, r1
 8003fbc:	4629      	mov	r1, r5
 8003fbe:	eb43 0901 	adc.w	r9, r3, r1
 8003fc2:	f04f 0200 	mov.w	r2, #0
 8003fc6:	f04f 0300 	mov.w	r3, #0
 8003fca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003fce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003fd2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003fd6:	4690      	mov	r8, r2
 8003fd8:	4699      	mov	r9, r3
 8003fda:	4623      	mov	r3, r4
 8003fdc:	eb18 0303 	adds.w	r3, r8, r3
 8003fe0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003fe4:	462b      	mov	r3, r5
 8003fe6:	eb49 0303 	adc.w	r3, r9, r3
 8003fea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003fee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003ffa:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003ffe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004002:	460b      	mov	r3, r1
 8004004:	18db      	adds	r3, r3, r3
 8004006:	653b      	str	r3, [r7, #80]	; 0x50
 8004008:	4613      	mov	r3, r2
 800400a:	eb42 0303 	adc.w	r3, r2, r3
 800400e:	657b      	str	r3, [r7, #84]	; 0x54
 8004010:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004014:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004018:	f7fc fe3e 	bl	8000c98 <__aeabi_uldivmod>
 800401c:	4602      	mov	r2, r0
 800401e:	460b      	mov	r3, r1
 8004020:	4b61      	ldr	r3, [pc, #388]	; (80041a8 <UART_SetConfig+0x2d4>)
 8004022:	fba3 2302 	umull	r2, r3, r3, r2
 8004026:	095b      	lsrs	r3, r3, #5
 8004028:	011c      	lsls	r4, r3, #4
 800402a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800402e:	2200      	movs	r2, #0
 8004030:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004034:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004038:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800403c:	4642      	mov	r2, r8
 800403e:	464b      	mov	r3, r9
 8004040:	1891      	adds	r1, r2, r2
 8004042:	64b9      	str	r1, [r7, #72]	; 0x48
 8004044:	415b      	adcs	r3, r3
 8004046:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004048:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800404c:	4641      	mov	r1, r8
 800404e:	eb12 0a01 	adds.w	sl, r2, r1
 8004052:	4649      	mov	r1, r9
 8004054:	eb43 0b01 	adc.w	fp, r3, r1
 8004058:	f04f 0200 	mov.w	r2, #0
 800405c:	f04f 0300 	mov.w	r3, #0
 8004060:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004064:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004068:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800406c:	4692      	mov	sl, r2
 800406e:	469b      	mov	fp, r3
 8004070:	4643      	mov	r3, r8
 8004072:	eb1a 0303 	adds.w	r3, sl, r3
 8004076:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800407a:	464b      	mov	r3, r9
 800407c:	eb4b 0303 	adc.w	r3, fp, r3
 8004080:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	2200      	movs	r2, #0
 800408c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004090:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004094:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004098:	460b      	mov	r3, r1
 800409a:	18db      	adds	r3, r3, r3
 800409c:	643b      	str	r3, [r7, #64]	; 0x40
 800409e:	4613      	mov	r3, r2
 80040a0:	eb42 0303 	adc.w	r3, r2, r3
 80040a4:	647b      	str	r3, [r7, #68]	; 0x44
 80040a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80040aa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80040ae:	f7fc fdf3 	bl	8000c98 <__aeabi_uldivmod>
 80040b2:	4602      	mov	r2, r0
 80040b4:	460b      	mov	r3, r1
 80040b6:	4611      	mov	r1, r2
 80040b8:	4b3b      	ldr	r3, [pc, #236]	; (80041a8 <UART_SetConfig+0x2d4>)
 80040ba:	fba3 2301 	umull	r2, r3, r3, r1
 80040be:	095b      	lsrs	r3, r3, #5
 80040c0:	2264      	movs	r2, #100	; 0x64
 80040c2:	fb02 f303 	mul.w	r3, r2, r3
 80040c6:	1acb      	subs	r3, r1, r3
 80040c8:	00db      	lsls	r3, r3, #3
 80040ca:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80040ce:	4b36      	ldr	r3, [pc, #216]	; (80041a8 <UART_SetConfig+0x2d4>)
 80040d0:	fba3 2302 	umull	r2, r3, r3, r2
 80040d4:	095b      	lsrs	r3, r3, #5
 80040d6:	005b      	lsls	r3, r3, #1
 80040d8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80040dc:	441c      	add	r4, r3
 80040de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80040e2:	2200      	movs	r2, #0
 80040e4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80040e8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80040ec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80040f0:	4642      	mov	r2, r8
 80040f2:	464b      	mov	r3, r9
 80040f4:	1891      	adds	r1, r2, r2
 80040f6:	63b9      	str	r1, [r7, #56]	; 0x38
 80040f8:	415b      	adcs	r3, r3
 80040fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80040fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004100:	4641      	mov	r1, r8
 8004102:	1851      	adds	r1, r2, r1
 8004104:	6339      	str	r1, [r7, #48]	; 0x30
 8004106:	4649      	mov	r1, r9
 8004108:	414b      	adcs	r3, r1
 800410a:	637b      	str	r3, [r7, #52]	; 0x34
 800410c:	f04f 0200 	mov.w	r2, #0
 8004110:	f04f 0300 	mov.w	r3, #0
 8004114:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004118:	4659      	mov	r1, fp
 800411a:	00cb      	lsls	r3, r1, #3
 800411c:	4651      	mov	r1, sl
 800411e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004122:	4651      	mov	r1, sl
 8004124:	00ca      	lsls	r2, r1, #3
 8004126:	4610      	mov	r0, r2
 8004128:	4619      	mov	r1, r3
 800412a:	4603      	mov	r3, r0
 800412c:	4642      	mov	r2, r8
 800412e:	189b      	adds	r3, r3, r2
 8004130:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004134:	464b      	mov	r3, r9
 8004136:	460a      	mov	r2, r1
 8004138:	eb42 0303 	adc.w	r3, r2, r3
 800413c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004140:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	2200      	movs	r2, #0
 8004148:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800414c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004150:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004154:	460b      	mov	r3, r1
 8004156:	18db      	adds	r3, r3, r3
 8004158:	62bb      	str	r3, [r7, #40]	; 0x28
 800415a:	4613      	mov	r3, r2
 800415c:	eb42 0303 	adc.w	r3, r2, r3
 8004160:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004162:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004166:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800416a:	f7fc fd95 	bl	8000c98 <__aeabi_uldivmod>
 800416e:	4602      	mov	r2, r0
 8004170:	460b      	mov	r3, r1
 8004172:	4b0d      	ldr	r3, [pc, #52]	; (80041a8 <UART_SetConfig+0x2d4>)
 8004174:	fba3 1302 	umull	r1, r3, r3, r2
 8004178:	095b      	lsrs	r3, r3, #5
 800417a:	2164      	movs	r1, #100	; 0x64
 800417c:	fb01 f303 	mul.w	r3, r1, r3
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	00db      	lsls	r3, r3, #3
 8004184:	3332      	adds	r3, #50	; 0x32
 8004186:	4a08      	ldr	r2, [pc, #32]	; (80041a8 <UART_SetConfig+0x2d4>)
 8004188:	fba2 2303 	umull	r2, r3, r2, r3
 800418c:	095b      	lsrs	r3, r3, #5
 800418e:	f003 0207 	and.w	r2, r3, #7
 8004192:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4422      	add	r2, r4
 800419a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800419c:	e106      	b.n	80043ac <UART_SetConfig+0x4d8>
 800419e:	bf00      	nop
 80041a0:	40011000 	.word	0x40011000
 80041a4:	40011400 	.word	0x40011400
 80041a8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80041ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80041b0:	2200      	movs	r2, #0
 80041b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80041b6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80041ba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80041be:	4642      	mov	r2, r8
 80041c0:	464b      	mov	r3, r9
 80041c2:	1891      	adds	r1, r2, r2
 80041c4:	6239      	str	r1, [r7, #32]
 80041c6:	415b      	adcs	r3, r3
 80041c8:	627b      	str	r3, [r7, #36]	; 0x24
 80041ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80041ce:	4641      	mov	r1, r8
 80041d0:	1854      	adds	r4, r2, r1
 80041d2:	4649      	mov	r1, r9
 80041d4:	eb43 0501 	adc.w	r5, r3, r1
 80041d8:	f04f 0200 	mov.w	r2, #0
 80041dc:	f04f 0300 	mov.w	r3, #0
 80041e0:	00eb      	lsls	r3, r5, #3
 80041e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041e6:	00e2      	lsls	r2, r4, #3
 80041e8:	4614      	mov	r4, r2
 80041ea:	461d      	mov	r5, r3
 80041ec:	4643      	mov	r3, r8
 80041ee:	18e3      	adds	r3, r4, r3
 80041f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80041f4:	464b      	mov	r3, r9
 80041f6:	eb45 0303 	adc.w	r3, r5, r3
 80041fa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80041fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	2200      	movs	r2, #0
 8004206:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800420a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800420e:	f04f 0200 	mov.w	r2, #0
 8004212:	f04f 0300 	mov.w	r3, #0
 8004216:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800421a:	4629      	mov	r1, r5
 800421c:	008b      	lsls	r3, r1, #2
 800421e:	4621      	mov	r1, r4
 8004220:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004224:	4621      	mov	r1, r4
 8004226:	008a      	lsls	r2, r1, #2
 8004228:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800422c:	f7fc fd34 	bl	8000c98 <__aeabi_uldivmod>
 8004230:	4602      	mov	r2, r0
 8004232:	460b      	mov	r3, r1
 8004234:	4b60      	ldr	r3, [pc, #384]	; (80043b8 <UART_SetConfig+0x4e4>)
 8004236:	fba3 2302 	umull	r2, r3, r3, r2
 800423a:	095b      	lsrs	r3, r3, #5
 800423c:	011c      	lsls	r4, r3, #4
 800423e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004242:	2200      	movs	r2, #0
 8004244:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004248:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800424c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004250:	4642      	mov	r2, r8
 8004252:	464b      	mov	r3, r9
 8004254:	1891      	adds	r1, r2, r2
 8004256:	61b9      	str	r1, [r7, #24]
 8004258:	415b      	adcs	r3, r3
 800425a:	61fb      	str	r3, [r7, #28]
 800425c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004260:	4641      	mov	r1, r8
 8004262:	1851      	adds	r1, r2, r1
 8004264:	6139      	str	r1, [r7, #16]
 8004266:	4649      	mov	r1, r9
 8004268:	414b      	adcs	r3, r1
 800426a:	617b      	str	r3, [r7, #20]
 800426c:	f04f 0200 	mov.w	r2, #0
 8004270:	f04f 0300 	mov.w	r3, #0
 8004274:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004278:	4659      	mov	r1, fp
 800427a:	00cb      	lsls	r3, r1, #3
 800427c:	4651      	mov	r1, sl
 800427e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004282:	4651      	mov	r1, sl
 8004284:	00ca      	lsls	r2, r1, #3
 8004286:	4610      	mov	r0, r2
 8004288:	4619      	mov	r1, r3
 800428a:	4603      	mov	r3, r0
 800428c:	4642      	mov	r2, r8
 800428e:	189b      	adds	r3, r3, r2
 8004290:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004294:	464b      	mov	r3, r9
 8004296:	460a      	mov	r2, r1
 8004298:	eb42 0303 	adc.w	r3, r2, r3
 800429c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80042a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	67bb      	str	r3, [r7, #120]	; 0x78
 80042aa:	67fa      	str	r2, [r7, #124]	; 0x7c
 80042ac:	f04f 0200 	mov.w	r2, #0
 80042b0:	f04f 0300 	mov.w	r3, #0
 80042b4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80042b8:	4649      	mov	r1, r9
 80042ba:	008b      	lsls	r3, r1, #2
 80042bc:	4641      	mov	r1, r8
 80042be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042c2:	4641      	mov	r1, r8
 80042c4:	008a      	lsls	r2, r1, #2
 80042c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80042ca:	f7fc fce5 	bl	8000c98 <__aeabi_uldivmod>
 80042ce:	4602      	mov	r2, r0
 80042d0:	460b      	mov	r3, r1
 80042d2:	4611      	mov	r1, r2
 80042d4:	4b38      	ldr	r3, [pc, #224]	; (80043b8 <UART_SetConfig+0x4e4>)
 80042d6:	fba3 2301 	umull	r2, r3, r3, r1
 80042da:	095b      	lsrs	r3, r3, #5
 80042dc:	2264      	movs	r2, #100	; 0x64
 80042de:	fb02 f303 	mul.w	r3, r2, r3
 80042e2:	1acb      	subs	r3, r1, r3
 80042e4:	011b      	lsls	r3, r3, #4
 80042e6:	3332      	adds	r3, #50	; 0x32
 80042e8:	4a33      	ldr	r2, [pc, #204]	; (80043b8 <UART_SetConfig+0x4e4>)
 80042ea:	fba2 2303 	umull	r2, r3, r2, r3
 80042ee:	095b      	lsrs	r3, r3, #5
 80042f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80042f4:	441c      	add	r4, r3
 80042f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80042fa:	2200      	movs	r2, #0
 80042fc:	673b      	str	r3, [r7, #112]	; 0x70
 80042fe:	677a      	str	r2, [r7, #116]	; 0x74
 8004300:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004304:	4642      	mov	r2, r8
 8004306:	464b      	mov	r3, r9
 8004308:	1891      	adds	r1, r2, r2
 800430a:	60b9      	str	r1, [r7, #8]
 800430c:	415b      	adcs	r3, r3
 800430e:	60fb      	str	r3, [r7, #12]
 8004310:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004314:	4641      	mov	r1, r8
 8004316:	1851      	adds	r1, r2, r1
 8004318:	6039      	str	r1, [r7, #0]
 800431a:	4649      	mov	r1, r9
 800431c:	414b      	adcs	r3, r1
 800431e:	607b      	str	r3, [r7, #4]
 8004320:	f04f 0200 	mov.w	r2, #0
 8004324:	f04f 0300 	mov.w	r3, #0
 8004328:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800432c:	4659      	mov	r1, fp
 800432e:	00cb      	lsls	r3, r1, #3
 8004330:	4651      	mov	r1, sl
 8004332:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004336:	4651      	mov	r1, sl
 8004338:	00ca      	lsls	r2, r1, #3
 800433a:	4610      	mov	r0, r2
 800433c:	4619      	mov	r1, r3
 800433e:	4603      	mov	r3, r0
 8004340:	4642      	mov	r2, r8
 8004342:	189b      	adds	r3, r3, r2
 8004344:	66bb      	str	r3, [r7, #104]	; 0x68
 8004346:	464b      	mov	r3, r9
 8004348:	460a      	mov	r2, r1
 800434a:	eb42 0303 	adc.w	r3, r2, r3
 800434e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	2200      	movs	r2, #0
 8004358:	663b      	str	r3, [r7, #96]	; 0x60
 800435a:	667a      	str	r2, [r7, #100]	; 0x64
 800435c:	f04f 0200 	mov.w	r2, #0
 8004360:	f04f 0300 	mov.w	r3, #0
 8004364:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004368:	4649      	mov	r1, r9
 800436a:	008b      	lsls	r3, r1, #2
 800436c:	4641      	mov	r1, r8
 800436e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004372:	4641      	mov	r1, r8
 8004374:	008a      	lsls	r2, r1, #2
 8004376:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800437a:	f7fc fc8d 	bl	8000c98 <__aeabi_uldivmod>
 800437e:	4602      	mov	r2, r0
 8004380:	460b      	mov	r3, r1
 8004382:	4b0d      	ldr	r3, [pc, #52]	; (80043b8 <UART_SetConfig+0x4e4>)
 8004384:	fba3 1302 	umull	r1, r3, r3, r2
 8004388:	095b      	lsrs	r3, r3, #5
 800438a:	2164      	movs	r1, #100	; 0x64
 800438c:	fb01 f303 	mul.w	r3, r1, r3
 8004390:	1ad3      	subs	r3, r2, r3
 8004392:	011b      	lsls	r3, r3, #4
 8004394:	3332      	adds	r3, #50	; 0x32
 8004396:	4a08      	ldr	r2, [pc, #32]	; (80043b8 <UART_SetConfig+0x4e4>)
 8004398:	fba2 2303 	umull	r2, r3, r2, r3
 800439c:	095b      	lsrs	r3, r3, #5
 800439e:	f003 020f 	and.w	r2, r3, #15
 80043a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4422      	add	r2, r4
 80043aa:	609a      	str	r2, [r3, #8]
}
 80043ac:	bf00      	nop
 80043ae:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80043b2:	46bd      	mov	sp, r7
 80043b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043b8:	51eb851f 	.word	0x51eb851f

080043bc <__cvt>:
 80043bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80043c0:	ec55 4b10 	vmov	r4, r5, d0
 80043c4:	2d00      	cmp	r5, #0
 80043c6:	460e      	mov	r6, r1
 80043c8:	4619      	mov	r1, r3
 80043ca:	462b      	mov	r3, r5
 80043cc:	bfbb      	ittet	lt
 80043ce:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80043d2:	461d      	movlt	r5, r3
 80043d4:	2300      	movge	r3, #0
 80043d6:	232d      	movlt	r3, #45	; 0x2d
 80043d8:	700b      	strb	r3, [r1, #0]
 80043da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80043dc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80043e0:	4691      	mov	r9, r2
 80043e2:	f023 0820 	bic.w	r8, r3, #32
 80043e6:	bfbc      	itt	lt
 80043e8:	4622      	movlt	r2, r4
 80043ea:	4614      	movlt	r4, r2
 80043ec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80043f0:	d005      	beq.n	80043fe <__cvt+0x42>
 80043f2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80043f6:	d100      	bne.n	80043fa <__cvt+0x3e>
 80043f8:	3601      	adds	r6, #1
 80043fa:	2102      	movs	r1, #2
 80043fc:	e000      	b.n	8004400 <__cvt+0x44>
 80043fe:	2103      	movs	r1, #3
 8004400:	ab03      	add	r3, sp, #12
 8004402:	9301      	str	r3, [sp, #4]
 8004404:	ab02      	add	r3, sp, #8
 8004406:	9300      	str	r3, [sp, #0]
 8004408:	ec45 4b10 	vmov	d0, r4, r5
 800440c:	4653      	mov	r3, sl
 800440e:	4632      	mov	r2, r6
 8004410:	f001 f86a 	bl	80054e8 <_dtoa_r>
 8004414:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004418:	4607      	mov	r7, r0
 800441a:	d102      	bne.n	8004422 <__cvt+0x66>
 800441c:	f019 0f01 	tst.w	r9, #1
 8004420:	d022      	beq.n	8004468 <__cvt+0xac>
 8004422:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004426:	eb07 0906 	add.w	r9, r7, r6
 800442a:	d110      	bne.n	800444e <__cvt+0x92>
 800442c:	783b      	ldrb	r3, [r7, #0]
 800442e:	2b30      	cmp	r3, #48	; 0x30
 8004430:	d10a      	bne.n	8004448 <__cvt+0x8c>
 8004432:	2200      	movs	r2, #0
 8004434:	2300      	movs	r3, #0
 8004436:	4620      	mov	r0, r4
 8004438:	4629      	mov	r1, r5
 800443a:	f7fc fb4d 	bl	8000ad8 <__aeabi_dcmpeq>
 800443e:	b918      	cbnz	r0, 8004448 <__cvt+0x8c>
 8004440:	f1c6 0601 	rsb	r6, r6, #1
 8004444:	f8ca 6000 	str.w	r6, [sl]
 8004448:	f8da 3000 	ldr.w	r3, [sl]
 800444c:	4499      	add	r9, r3
 800444e:	2200      	movs	r2, #0
 8004450:	2300      	movs	r3, #0
 8004452:	4620      	mov	r0, r4
 8004454:	4629      	mov	r1, r5
 8004456:	f7fc fb3f 	bl	8000ad8 <__aeabi_dcmpeq>
 800445a:	b108      	cbz	r0, 8004460 <__cvt+0xa4>
 800445c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004460:	2230      	movs	r2, #48	; 0x30
 8004462:	9b03      	ldr	r3, [sp, #12]
 8004464:	454b      	cmp	r3, r9
 8004466:	d307      	bcc.n	8004478 <__cvt+0xbc>
 8004468:	9b03      	ldr	r3, [sp, #12]
 800446a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800446c:	1bdb      	subs	r3, r3, r7
 800446e:	4638      	mov	r0, r7
 8004470:	6013      	str	r3, [r2, #0]
 8004472:	b004      	add	sp, #16
 8004474:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004478:	1c59      	adds	r1, r3, #1
 800447a:	9103      	str	r1, [sp, #12]
 800447c:	701a      	strb	r2, [r3, #0]
 800447e:	e7f0      	b.n	8004462 <__cvt+0xa6>

08004480 <__exponent>:
 8004480:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004482:	4603      	mov	r3, r0
 8004484:	2900      	cmp	r1, #0
 8004486:	bfb8      	it	lt
 8004488:	4249      	neglt	r1, r1
 800448a:	f803 2b02 	strb.w	r2, [r3], #2
 800448e:	bfb4      	ite	lt
 8004490:	222d      	movlt	r2, #45	; 0x2d
 8004492:	222b      	movge	r2, #43	; 0x2b
 8004494:	2909      	cmp	r1, #9
 8004496:	7042      	strb	r2, [r0, #1]
 8004498:	dd2a      	ble.n	80044f0 <__exponent+0x70>
 800449a:	f10d 0207 	add.w	r2, sp, #7
 800449e:	4617      	mov	r7, r2
 80044a0:	260a      	movs	r6, #10
 80044a2:	4694      	mov	ip, r2
 80044a4:	fb91 f5f6 	sdiv	r5, r1, r6
 80044a8:	fb06 1415 	mls	r4, r6, r5, r1
 80044ac:	3430      	adds	r4, #48	; 0x30
 80044ae:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80044b2:	460c      	mov	r4, r1
 80044b4:	2c63      	cmp	r4, #99	; 0x63
 80044b6:	f102 32ff 	add.w	r2, r2, #4294967295
 80044ba:	4629      	mov	r1, r5
 80044bc:	dcf1      	bgt.n	80044a2 <__exponent+0x22>
 80044be:	3130      	adds	r1, #48	; 0x30
 80044c0:	f1ac 0402 	sub.w	r4, ip, #2
 80044c4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80044c8:	1c41      	adds	r1, r0, #1
 80044ca:	4622      	mov	r2, r4
 80044cc:	42ba      	cmp	r2, r7
 80044ce:	d30a      	bcc.n	80044e6 <__exponent+0x66>
 80044d0:	f10d 0209 	add.w	r2, sp, #9
 80044d4:	eba2 020c 	sub.w	r2, r2, ip
 80044d8:	42bc      	cmp	r4, r7
 80044da:	bf88      	it	hi
 80044dc:	2200      	movhi	r2, #0
 80044de:	4413      	add	r3, r2
 80044e0:	1a18      	subs	r0, r3, r0
 80044e2:	b003      	add	sp, #12
 80044e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044e6:	f812 5b01 	ldrb.w	r5, [r2], #1
 80044ea:	f801 5f01 	strb.w	r5, [r1, #1]!
 80044ee:	e7ed      	b.n	80044cc <__exponent+0x4c>
 80044f0:	2330      	movs	r3, #48	; 0x30
 80044f2:	3130      	adds	r1, #48	; 0x30
 80044f4:	7083      	strb	r3, [r0, #2]
 80044f6:	70c1      	strb	r1, [r0, #3]
 80044f8:	1d03      	adds	r3, r0, #4
 80044fa:	e7f1      	b.n	80044e0 <__exponent+0x60>

080044fc <_printf_float>:
 80044fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004500:	ed2d 8b02 	vpush	{d8}
 8004504:	b08d      	sub	sp, #52	; 0x34
 8004506:	460c      	mov	r4, r1
 8004508:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800450c:	4616      	mov	r6, r2
 800450e:	461f      	mov	r7, r3
 8004510:	4605      	mov	r5, r0
 8004512:	f000 fee5 	bl	80052e0 <_localeconv_r>
 8004516:	f8d0 a000 	ldr.w	sl, [r0]
 800451a:	4650      	mov	r0, sl
 800451c:	f7fb feb0 	bl	8000280 <strlen>
 8004520:	2300      	movs	r3, #0
 8004522:	930a      	str	r3, [sp, #40]	; 0x28
 8004524:	6823      	ldr	r3, [r4, #0]
 8004526:	9305      	str	r3, [sp, #20]
 8004528:	f8d8 3000 	ldr.w	r3, [r8]
 800452c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004530:	3307      	adds	r3, #7
 8004532:	f023 0307 	bic.w	r3, r3, #7
 8004536:	f103 0208 	add.w	r2, r3, #8
 800453a:	f8c8 2000 	str.w	r2, [r8]
 800453e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004542:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004546:	9307      	str	r3, [sp, #28]
 8004548:	f8cd 8018 	str.w	r8, [sp, #24]
 800454c:	ee08 0a10 	vmov	s16, r0
 8004550:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8004554:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004558:	4b9e      	ldr	r3, [pc, #632]	; (80047d4 <_printf_float+0x2d8>)
 800455a:	f04f 32ff 	mov.w	r2, #4294967295
 800455e:	f7fc faed 	bl	8000b3c <__aeabi_dcmpun>
 8004562:	bb88      	cbnz	r0, 80045c8 <_printf_float+0xcc>
 8004564:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004568:	4b9a      	ldr	r3, [pc, #616]	; (80047d4 <_printf_float+0x2d8>)
 800456a:	f04f 32ff 	mov.w	r2, #4294967295
 800456e:	f7fc fac7 	bl	8000b00 <__aeabi_dcmple>
 8004572:	bb48      	cbnz	r0, 80045c8 <_printf_float+0xcc>
 8004574:	2200      	movs	r2, #0
 8004576:	2300      	movs	r3, #0
 8004578:	4640      	mov	r0, r8
 800457a:	4649      	mov	r1, r9
 800457c:	f7fc fab6 	bl	8000aec <__aeabi_dcmplt>
 8004580:	b110      	cbz	r0, 8004588 <_printf_float+0x8c>
 8004582:	232d      	movs	r3, #45	; 0x2d
 8004584:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004588:	4a93      	ldr	r2, [pc, #588]	; (80047d8 <_printf_float+0x2dc>)
 800458a:	4b94      	ldr	r3, [pc, #592]	; (80047dc <_printf_float+0x2e0>)
 800458c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004590:	bf94      	ite	ls
 8004592:	4690      	movls	r8, r2
 8004594:	4698      	movhi	r8, r3
 8004596:	2303      	movs	r3, #3
 8004598:	6123      	str	r3, [r4, #16]
 800459a:	9b05      	ldr	r3, [sp, #20]
 800459c:	f023 0304 	bic.w	r3, r3, #4
 80045a0:	6023      	str	r3, [r4, #0]
 80045a2:	f04f 0900 	mov.w	r9, #0
 80045a6:	9700      	str	r7, [sp, #0]
 80045a8:	4633      	mov	r3, r6
 80045aa:	aa0b      	add	r2, sp, #44	; 0x2c
 80045ac:	4621      	mov	r1, r4
 80045ae:	4628      	mov	r0, r5
 80045b0:	f000 f9da 	bl	8004968 <_printf_common>
 80045b4:	3001      	adds	r0, #1
 80045b6:	f040 8090 	bne.w	80046da <_printf_float+0x1de>
 80045ba:	f04f 30ff 	mov.w	r0, #4294967295
 80045be:	b00d      	add	sp, #52	; 0x34
 80045c0:	ecbd 8b02 	vpop	{d8}
 80045c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045c8:	4642      	mov	r2, r8
 80045ca:	464b      	mov	r3, r9
 80045cc:	4640      	mov	r0, r8
 80045ce:	4649      	mov	r1, r9
 80045d0:	f7fc fab4 	bl	8000b3c <__aeabi_dcmpun>
 80045d4:	b140      	cbz	r0, 80045e8 <_printf_float+0xec>
 80045d6:	464b      	mov	r3, r9
 80045d8:	2b00      	cmp	r3, #0
 80045da:	bfbc      	itt	lt
 80045dc:	232d      	movlt	r3, #45	; 0x2d
 80045de:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80045e2:	4a7f      	ldr	r2, [pc, #508]	; (80047e0 <_printf_float+0x2e4>)
 80045e4:	4b7f      	ldr	r3, [pc, #508]	; (80047e4 <_printf_float+0x2e8>)
 80045e6:	e7d1      	b.n	800458c <_printf_float+0x90>
 80045e8:	6863      	ldr	r3, [r4, #4]
 80045ea:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80045ee:	9206      	str	r2, [sp, #24]
 80045f0:	1c5a      	adds	r2, r3, #1
 80045f2:	d13f      	bne.n	8004674 <_printf_float+0x178>
 80045f4:	2306      	movs	r3, #6
 80045f6:	6063      	str	r3, [r4, #4]
 80045f8:	9b05      	ldr	r3, [sp, #20]
 80045fa:	6861      	ldr	r1, [r4, #4]
 80045fc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004600:	2300      	movs	r3, #0
 8004602:	9303      	str	r3, [sp, #12]
 8004604:	ab0a      	add	r3, sp, #40	; 0x28
 8004606:	e9cd b301 	strd	fp, r3, [sp, #4]
 800460a:	ab09      	add	r3, sp, #36	; 0x24
 800460c:	ec49 8b10 	vmov	d0, r8, r9
 8004610:	9300      	str	r3, [sp, #0]
 8004612:	6022      	str	r2, [r4, #0]
 8004614:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004618:	4628      	mov	r0, r5
 800461a:	f7ff fecf 	bl	80043bc <__cvt>
 800461e:	9b06      	ldr	r3, [sp, #24]
 8004620:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004622:	2b47      	cmp	r3, #71	; 0x47
 8004624:	4680      	mov	r8, r0
 8004626:	d108      	bne.n	800463a <_printf_float+0x13e>
 8004628:	1cc8      	adds	r0, r1, #3
 800462a:	db02      	blt.n	8004632 <_printf_float+0x136>
 800462c:	6863      	ldr	r3, [r4, #4]
 800462e:	4299      	cmp	r1, r3
 8004630:	dd41      	ble.n	80046b6 <_printf_float+0x1ba>
 8004632:	f1ab 0302 	sub.w	r3, fp, #2
 8004636:	fa5f fb83 	uxtb.w	fp, r3
 800463a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800463e:	d820      	bhi.n	8004682 <_printf_float+0x186>
 8004640:	3901      	subs	r1, #1
 8004642:	465a      	mov	r2, fp
 8004644:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004648:	9109      	str	r1, [sp, #36]	; 0x24
 800464a:	f7ff ff19 	bl	8004480 <__exponent>
 800464e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004650:	1813      	adds	r3, r2, r0
 8004652:	2a01      	cmp	r2, #1
 8004654:	4681      	mov	r9, r0
 8004656:	6123      	str	r3, [r4, #16]
 8004658:	dc02      	bgt.n	8004660 <_printf_float+0x164>
 800465a:	6822      	ldr	r2, [r4, #0]
 800465c:	07d2      	lsls	r2, r2, #31
 800465e:	d501      	bpl.n	8004664 <_printf_float+0x168>
 8004660:	3301      	adds	r3, #1
 8004662:	6123      	str	r3, [r4, #16]
 8004664:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004668:	2b00      	cmp	r3, #0
 800466a:	d09c      	beq.n	80045a6 <_printf_float+0xaa>
 800466c:	232d      	movs	r3, #45	; 0x2d
 800466e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004672:	e798      	b.n	80045a6 <_printf_float+0xaa>
 8004674:	9a06      	ldr	r2, [sp, #24]
 8004676:	2a47      	cmp	r2, #71	; 0x47
 8004678:	d1be      	bne.n	80045f8 <_printf_float+0xfc>
 800467a:	2b00      	cmp	r3, #0
 800467c:	d1bc      	bne.n	80045f8 <_printf_float+0xfc>
 800467e:	2301      	movs	r3, #1
 8004680:	e7b9      	b.n	80045f6 <_printf_float+0xfa>
 8004682:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004686:	d118      	bne.n	80046ba <_printf_float+0x1be>
 8004688:	2900      	cmp	r1, #0
 800468a:	6863      	ldr	r3, [r4, #4]
 800468c:	dd0b      	ble.n	80046a6 <_printf_float+0x1aa>
 800468e:	6121      	str	r1, [r4, #16]
 8004690:	b913      	cbnz	r3, 8004698 <_printf_float+0x19c>
 8004692:	6822      	ldr	r2, [r4, #0]
 8004694:	07d0      	lsls	r0, r2, #31
 8004696:	d502      	bpl.n	800469e <_printf_float+0x1a2>
 8004698:	3301      	adds	r3, #1
 800469a:	440b      	add	r3, r1
 800469c:	6123      	str	r3, [r4, #16]
 800469e:	65a1      	str	r1, [r4, #88]	; 0x58
 80046a0:	f04f 0900 	mov.w	r9, #0
 80046a4:	e7de      	b.n	8004664 <_printf_float+0x168>
 80046a6:	b913      	cbnz	r3, 80046ae <_printf_float+0x1b2>
 80046a8:	6822      	ldr	r2, [r4, #0]
 80046aa:	07d2      	lsls	r2, r2, #31
 80046ac:	d501      	bpl.n	80046b2 <_printf_float+0x1b6>
 80046ae:	3302      	adds	r3, #2
 80046b0:	e7f4      	b.n	800469c <_printf_float+0x1a0>
 80046b2:	2301      	movs	r3, #1
 80046b4:	e7f2      	b.n	800469c <_printf_float+0x1a0>
 80046b6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80046ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80046bc:	4299      	cmp	r1, r3
 80046be:	db05      	blt.n	80046cc <_printf_float+0x1d0>
 80046c0:	6823      	ldr	r3, [r4, #0]
 80046c2:	6121      	str	r1, [r4, #16]
 80046c4:	07d8      	lsls	r0, r3, #31
 80046c6:	d5ea      	bpl.n	800469e <_printf_float+0x1a2>
 80046c8:	1c4b      	adds	r3, r1, #1
 80046ca:	e7e7      	b.n	800469c <_printf_float+0x1a0>
 80046cc:	2900      	cmp	r1, #0
 80046ce:	bfd4      	ite	le
 80046d0:	f1c1 0202 	rsble	r2, r1, #2
 80046d4:	2201      	movgt	r2, #1
 80046d6:	4413      	add	r3, r2
 80046d8:	e7e0      	b.n	800469c <_printf_float+0x1a0>
 80046da:	6823      	ldr	r3, [r4, #0]
 80046dc:	055a      	lsls	r2, r3, #21
 80046de:	d407      	bmi.n	80046f0 <_printf_float+0x1f4>
 80046e0:	6923      	ldr	r3, [r4, #16]
 80046e2:	4642      	mov	r2, r8
 80046e4:	4631      	mov	r1, r6
 80046e6:	4628      	mov	r0, r5
 80046e8:	47b8      	blx	r7
 80046ea:	3001      	adds	r0, #1
 80046ec:	d12c      	bne.n	8004748 <_printf_float+0x24c>
 80046ee:	e764      	b.n	80045ba <_printf_float+0xbe>
 80046f0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80046f4:	f240 80e0 	bls.w	80048b8 <_printf_float+0x3bc>
 80046f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80046fc:	2200      	movs	r2, #0
 80046fe:	2300      	movs	r3, #0
 8004700:	f7fc f9ea 	bl	8000ad8 <__aeabi_dcmpeq>
 8004704:	2800      	cmp	r0, #0
 8004706:	d034      	beq.n	8004772 <_printf_float+0x276>
 8004708:	4a37      	ldr	r2, [pc, #220]	; (80047e8 <_printf_float+0x2ec>)
 800470a:	2301      	movs	r3, #1
 800470c:	4631      	mov	r1, r6
 800470e:	4628      	mov	r0, r5
 8004710:	47b8      	blx	r7
 8004712:	3001      	adds	r0, #1
 8004714:	f43f af51 	beq.w	80045ba <_printf_float+0xbe>
 8004718:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800471c:	429a      	cmp	r2, r3
 800471e:	db02      	blt.n	8004726 <_printf_float+0x22a>
 8004720:	6823      	ldr	r3, [r4, #0]
 8004722:	07d8      	lsls	r0, r3, #31
 8004724:	d510      	bpl.n	8004748 <_printf_float+0x24c>
 8004726:	ee18 3a10 	vmov	r3, s16
 800472a:	4652      	mov	r2, sl
 800472c:	4631      	mov	r1, r6
 800472e:	4628      	mov	r0, r5
 8004730:	47b8      	blx	r7
 8004732:	3001      	adds	r0, #1
 8004734:	f43f af41 	beq.w	80045ba <_printf_float+0xbe>
 8004738:	f04f 0800 	mov.w	r8, #0
 800473c:	f104 091a 	add.w	r9, r4, #26
 8004740:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004742:	3b01      	subs	r3, #1
 8004744:	4543      	cmp	r3, r8
 8004746:	dc09      	bgt.n	800475c <_printf_float+0x260>
 8004748:	6823      	ldr	r3, [r4, #0]
 800474a:	079b      	lsls	r3, r3, #30
 800474c:	f100 8107 	bmi.w	800495e <_printf_float+0x462>
 8004750:	68e0      	ldr	r0, [r4, #12]
 8004752:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004754:	4298      	cmp	r0, r3
 8004756:	bfb8      	it	lt
 8004758:	4618      	movlt	r0, r3
 800475a:	e730      	b.n	80045be <_printf_float+0xc2>
 800475c:	2301      	movs	r3, #1
 800475e:	464a      	mov	r2, r9
 8004760:	4631      	mov	r1, r6
 8004762:	4628      	mov	r0, r5
 8004764:	47b8      	blx	r7
 8004766:	3001      	adds	r0, #1
 8004768:	f43f af27 	beq.w	80045ba <_printf_float+0xbe>
 800476c:	f108 0801 	add.w	r8, r8, #1
 8004770:	e7e6      	b.n	8004740 <_printf_float+0x244>
 8004772:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004774:	2b00      	cmp	r3, #0
 8004776:	dc39      	bgt.n	80047ec <_printf_float+0x2f0>
 8004778:	4a1b      	ldr	r2, [pc, #108]	; (80047e8 <_printf_float+0x2ec>)
 800477a:	2301      	movs	r3, #1
 800477c:	4631      	mov	r1, r6
 800477e:	4628      	mov	r0, r5
 8004780:	47b8      	blx	r7
 8004782:	3001      	adds	r0, #1
 8004784:	f43f af19 	beq.w	80045ba <_printf_float+0xbe>
 8004788:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800478c:	4313      	orrs	r3, r2
 800478e:	d102      	bne.n	8004796 <_printf_float+0x29a>
 8004790:	6823      	ldr	r3, [r4, #0]
 8004792:	07d9      	lsls	r1, r3, #31
 8004794:	d5d8      	bpl.n	8004748 <_printf_float+0x24c>
 8004796:	ee18 3a10 	vmov	r3, s16
 800479a:	4652      	mov	r2, sl
 800479c:	4631      	mov	r1, r6
 800479e:	4628      	mov	r0, r5
 80047a0:	47b8      	blx	r7
 80047a2:	3001      	adds	r0, #1
 80047a4:	f43f af09 	beq.w	80045ba <_printf_float+0xbe>
 80047a8:	f04f 0900 	mov.w	r9, #0
 80047ac:	f104 0a1a 	add.w	sl, r4, #26
 80047b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047b2:	425b      	negs	r3, r3
 80047b4:	454b      	cmp	r3, r9
 80047b6:	dc01      	bgt.n	80047bc <_printf_float+0x2c0>
 80047b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80047ba:	e792      	b.n	80046e2 <_printf_float+0x1e6>
 80047bc:	2301      	movs	r3, #1
 80047be:	4652      	mov	r2, sl
 80047c0:	4631      	mov	r1, r6
 80047c2:	4628      	mov	r0, r5
 80047c4:	47b8      	blx	r7
 80047c6:	3001      	adds	r0, #1
 80047c8:	f43f aef7 	beq.w	80045ba <_printf_float+0xbe>
 80047cc:	f109 0901 	add.w	r9, r9, #1
 80047d0:	e7ee      	b.n	80047b0 <_printf_float+0x2b4>
 80047d2:	bf00      	nop
 80047d4:	7fefffff 	.word	0x7fefffff
 80047d8:	08008c34 	.word	0x08008c34
 80047dc:	08008c38 	.word	0x08008c38
 80047e0:	08008c3c 	.word	0x08008c3c
 80047e4:	08008c40 	.word	0x08008c40
 80047e8:	08008c44 	.word	0x08008c44
 80047ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80047ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80047f0:	429a      	cmp	r2, r3
 80047f2:	bfa8      	it	ge
 80047f4:	461a      	movge	r2, r3
 80047f6:	2a00      	cmp	r2, #0
 80047f8:	4691      	mov	r9, r2
 80047fa:	dc37      	bgt.n	800486c <_printf_float+0x370>
 80047fc:	f04f 0b00 	mov.w	fp, #0
 8004800:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004804:	f104 021a 	add.w	r2, r4, #26
 8004808:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800480a:	9305      	str	r3, [sp, #20]
 800480c:	eba3 0309 	sub.w	r3, r3, r9
 8004810:	455b      	cmp	r3, fp
 8004812:	dc33      	bgt.n	800487c <_printf_float+0x380>
 8004814:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004818:	429a      	cmp	r2, r3
 800481a:	db3b      	blt.n	8004894 <_printf_float+0x398>
 800481c:	6823      	ldr	r3, [r4, #0]
 800481e:	07da      	lsls	r2, r3, #31
 8004820:	d438      	bmi.n	8004894 <_printf_float+0x398>
 8004822:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004826:	eba2 0903 	sub.w	r9, r2, r3
 800482a:	9b05      	ldr	r3, [sp, #20]
 800482c:	1ad2      	subs	r2, r2, r3
 800482e:	4591      	cmp	r9, r2
 8004830:	bfa8      	it	ge
 8004832:	4691      	movge	r9, r2
 8004834:	f1b9 0f00 	cmp.w	r9, #0
 8004838:	dc35      	bgt.n	80048a6 <_printf_float+0x3aa>
 800483a:	f04f 0800 	mov.w	r8, #0
 800483e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004842:	f104 0a1a 	add.w	sl, r4, #26
 8004846:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800484a:	1a9b      	subs	r3, r3, r2
 800484c:	eba3 0309 	sub.w	r3, r3, r9
 8004850:	4543      	cmp	r3, r8
 8004852:	f77f af79 	ble.w	8004748 <_printf_float+0x24c>
 8004856:	2301      	movs	r3, #1
 8004858:	4652      	mov	r2, sl
 800485a:	4631      	mov	r1, r6
 800485c:	4628      	mov	r0, r5
 800485e:	47b8      	blx	r7
 8004860:	3001      	adds	r0, #1
 8004862:	f43f aeaa 	beq.w	80045ba <_printf_float+0xbe>
 8004866:	f108 0801 	add.w	r8, r8, #1
 800486a:	e7ec      	b.n	8004846 <_printf_float+0x34a>
 800486c:	4613      	mov	r3, r2
 800486e:	4631      	mov	r1, r6
 8004870:	4642      	mov	r2, r8
 8004872:	4628      	mov	r0, r5
 8004874:	47b8      	blx	r7
 8004876:	3001      	adds	r0, #1
 8004878:	d1c0      	bne.n	80047fc <_printf_float+0x300>
 800487a:	e69e      	b.n	80045ba <_printf_float+0xbe>
 800487c:	2301      	movs	r3, #1
 800487e:	4631      	mov	r1, r6
 8004880:	4628      	mov	r0, r5
 8004882:	9205      	str	r2, [sp, #20]
 8004884:	47b8      	blx	r7
 8004886:	3001      	adds	r0, #1
 8004888:	f43f ae97 	beq.w	80045ba <_printf_float+0xbe>
 800488c:	9a05      	ldr	r2, [sp, #20]
 800488e:	f10b 0b01 	add.w	fp, fp, #1
 8004892:	e7b9      	b.n	8004808 <_printf_float+0x30c>
 8004894:	ee18 3a10 	vmov	r3, s16
 8004898:	4652      	mov	r2, sl
 800489a:	4631      	mov	r1, r6
 800489c:	4628      	mov	r0, r5
 800489e:	47b8      	blx	r7
 80048a0:	3001      	adds	r0, #1
 80048a2:	d1be      	bne.n	8004822 <_printf_float+0x326>
 80048a4:	e689      	b.n	80045ba <_printf_float+0xbe>
 80048a6:	9a05      	ldr	r2, [sp, #20]
 80048a8:	464b      	mov	r3, r9
 80048aa:	4442      	add	r2, r8
 80048ac:	4631      	mov	r1, r6
 80048ae:	4628      	mov	r0, r5
 80048b0:	47b8      	blx	r7
 80048b2:	3001      	adds	r0, #1
 80048b4:	d1c1      	bne.n	800483a <_printf_float+0x33e>
 80048b6:	e680      	b.n	80045ba <_printf_float+0xbe>
 80048b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80048ba:	2a01      	cmp	r2, #1
 80048bc:	dc01      	bgt.n	80048c2 <_printf_float+0x3c6>
 80048be:	07db      	lsls	r3, r3, #31
 80048c0:	d53a      	bpl.n	8004938 <_printf_float+0x43c>
 80048c2:	2301      	movs	r3, #1
 80048c4:	4642      	mov	r2, r8
 80048c6:	4631      	mov	r1, r6
 80048c8:	4628      	mov	r0, r5
 80048ca:	47b8      	blx	r7
 80048cc:	3001      	adds	r0, #1
 80048ce:	f43f ae74 	beq.w	80045ba <_printf_float+0xbe>
 80048d2:	ee18 3a10 	vmov	r3, s16
 80048d6:	4652      	mov	r2, sl
 80048d8:	4631      	mov	r1, r6
 80048da:	4628      	mov	r0, r5
 80048dc:	47b8      	blx	r7
 80048de:	3001      	adds	r0, #1
 80048e0:	f43f ae6b 	beq.w	80045ba <_printf_float+0xbe>
 80048e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80048e8:	2200      	movs	r2, #0
 80048ea:	2300      	movs	r3, #0
 80048ec:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80048f0:	f7fc f8f2 	bl	8000ad8 <__aeabi_dcmpeq>
 80048f4:	b9d8      	cbnz	r0, 800492e <_printf_float+0x432>
 80048f6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80048fa:	f108 0201 	add.w	r2, r8, #1
 80048fe:	4631      	mov	r1, r6
 8004900:	4628      	mov	r0, r5
 8004902:	47b8      	blx	r7
 8004904:	3001      	adds	r0, #1
 8004906:	d10e      	bne.n	8004926 <_printf_float+0x42a>
 8004908:	e657      	b.n	80045ba <_printf_float+0xbe>
 800490a:	2301      	movs	r3, #1
 800490c:	4652      	mov	r2, sl
 800490e:	4631      	mov	r1, r6
 8004910:	4628      	mov	r0, r5
 8004912:	47b8      	blx	r7
 8004914:	3001      	adds	r0, #1
 8004916:	f43f ae50 	beq.w	80045ba <_printf_float+0xbe>
 800491a:	f108 0801 	add.w	r8, r8, #1
 800491e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004920:	3b01      	subs	r3, #1
 8004922:	4543      	cmp	r3, r8
 8004924:	dcf1      	bgt.n	800490a <_printf_float+0x40e>
 8004926:	464b      	mov	r3, r9
 8004928:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800492c:	e6da      	b.n	80046e4 <_printf_float+0x1e8>
 800492e:	f04f 0800 	mov.w	r8, #0
 8004932:	f104 0a1a 	add.w	sl, r4, #26
 8004936:	e7f2      	b.n	800491e <_printf_float+0x422>
 8004938:	2301      	movs	r3, #1
 800493a:	4642      	mov	r2, r8
 800493c:	e7df      	b.n	80048fe <_printf_float+0x402>
 800493e:	2301      	movs	r3, #1
 8004940:	464a      	mov	r2, r9
 8004942:	4631      	mov	r1, r6
 8004944:	4628      	mov	r0, r5
 8004946:	47b8      	blx	r7
 8004948:	3001      	adds	r0, #1
 800494a:	f43f ae36 	beq.w	80045ba <_printf_float+0xbe>
 800494e:	f108 0801 	add.w	r8, r8, #1
 8004952:	68e3      	ldr	r3, [r4, #12]
 8004954:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004956:	1a5b      	subs	r3, r3, r1
 8004958:	4543      	cmp	r3, r8
 800495a:	dcf0      	bgt.n	800493e <_printf_float+0x442>
 800495c:	e6f8      	b.n	8004750 <_printf_float+0x254>
 800495e:	f04f 0800 	mov.w	r8, #0
 8004962:	f104 0919 	add.w	r9, r4, #25
 8004966:	e7f4      	b.n	8004952 <_printf_float+0x456>

08004968 <_printf_common>:
 8004968:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800496c:	4616      	mov	r6, r2
 800496e:	4699      	mov	r9, r3
 8004970:	688a      	ldr	r2, [r1, #8]
 8004972:	690b      	ldr	r3, [r1, #16]
 8004974:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004978:	4293      	cmp	r3, r2
 800497a:	bfb8      	it	lt
 800497c:	4613      	movlt	r3, r2
 800497e:	6033      	str	r3, [r6, #0]
 8004980:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004984:	4607      	mov	r7, r0
 8004986:	460c      	mov	r4, r1
 8004988:	b10a      	cbz	r2, 800498e <_printf_common+0x26>
 800498a:	3301      	adds	r3, #1
 800498c:	6033      	str	r3, [r6, #0]
 800498e:	6823      	ldr	r3, [r4, #0]
 8004990:	0699      	lsls	r1, r3, #26
 8004992:	bf42      	ittt	mi
 8004994:	6833      	ldrmi	r3, [r6, #0]
 8004996:	3302      	addmi	r3, #2
 8004998:	6033      	strmi	r3, [r6, #0]
 800499a:	6825      	ldr	r5, [r4, #0]
 800499c:	f015 0506 	ands.w	r5, r5, #6
 80049a0:	d106      	bne.n	80049b0 <_printf_common+0x48>
 80049a2:	f104 0a19 	add.w	sl, r4, #25
 80049a6:	68e3      	ldr	r3, [r4, #12]
 80049a8:	6832      	ldr	r2, [r6, #0]
 80049aa:	1a9b      	subs	r3, r3, r2
 80049ac:	42ab      	cmp	r3, r5
 80049ae:	dc26      	bgt.n	80049fe <_printf_common+0x96>
 80049b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80049b4:	1e13      	subs	r3, r2, #0
 80049b6:	6822      	ldr	r2, [r4, #0]
 80049b8:	bf18      	it	ne
 80049ba:	2301      	movne	r3, #1
 80049bc:	0692      	lsls	r2, r2, #26
 80049be:	d42b      	bmi.n	8004a18 <_printf_common+0xb0>
 80049c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80049c4:	4649      	mov	r1, r9
 80049c6:	4638      	mov	r0, r7
 80049c8:	47c0      	blx	r8
 80049ca:	3001      	adds	r0, #1
 80049cc:	d01e      	beq.n	8004a0c <_printf_common+0xa4>
 80049ce:	6823      	ldr	r3, [r4, #0]
 80049d0:	6922      	ldr	r2, [r4, #16]
 80049d2:	f003 0306 	and.w	r3, r3, #6
 80049d6:	2b04      	cmp	r3, #4
 80049d8:	bf02      	ittt	eq
 80049da:	68e5      	ldreq	r5, [r4, #12]
 80049dc:	6833      	ldreq	r3, [r6, #0]
 80049de:	1aed      	subeq	r5, r5, r3
 80049e0:	68a3      	ldr	r3, [r4, #8]
 80049e2:	bf0c      	ite	eq
 80049e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80049e8:	2500      	movne	r5, #0
 80049ea:	4293      	cmp	r3, r2
 80049ec:	bfc4      	itt	gt
 80049ee:	1a9b      	subgt	r3, r3, r2
 80049f0:	18ed      	addgt	r5, r5, r3
 80049f2:	2600      	movs	r6, #0
 80049f4:	341a      	adds	r4, #26
 80049f6:	42b5      	cmp	r5, r6
 80049f8:	d11a      	bne.n	8004a30 <_printf_common+0xc8>
 80049fa:	2000      	movs	r0, #0
 80049fc:	e008      	b.n	8004a10 <_printf_common+0xa8>
 80049fe:	2301      	movs	r3, #1
 8004a00:	4652      	mov	r2, sl
 8004a02:	4649      	mov	r1, r9
 8004a04:	4638      	mov	r0, r7
 8004a06:	47c0      	blx	r8
 8004a08:	3001      	adds	r0, #1
 8004a0a:	d103      	bne.n	8004a14 <_printf_common+0xac>
 8004a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8004a10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a14:	3501      	adds	r5, #1
 8004a16:	e7c6      	b.n	80049a6 <_printf_common+0x3e>
 8004a18:	18e1      	adds	r1, r4, r3
 8004a1a:	1c5a      	adds	r2, r3, #1
 8004a1c:	2030      	movs	r0, #48	; 0x30
 8004a1e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004a22:	4422      	add	r2, r4
 8004a24:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004a28:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004a2c:	3302      	adds	r3, #2
 8004a2e:	e7c7      	b.n	80049c0 <_printf_common+0x58>
 8004a30:	2301      	movs	r3, #1
 8004a32:	4622      	mov	r2, r4
 8004a34:	4649      	mov	r1, r9
 8004a36:	4638      	mov	r0, r7
 8004a38:	47c0      	blx	r8
 8004a3a:	3001      	adds	r0, #1
 8004a3c:	d0e6      	beq.n	8004a0c <_printf_common+0xa4>
 8004a3e:	3601      	adds	r6, #1
 8004a40:	e7d9      	b.n	80049f6 <_printf_common+0x8e>
	...

08004a44 <_printf_i>:
 8004a44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004a48:	7e0f      	ldrb	r7, [r1, #24]
 8004a4a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004a4c:	2f78      	cmp	r7, #120	; 0x78
 8004a4e:	4691      	mov	r9, r2
 8004a50:	4680      	mov	r8, r0
 8004a52:	460c      	mov	r4, r1
 8004a54:	469a      	mov	sl, r3
 8004a56:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004a5a:	d807      	bhi.n	8004a6c <_printf_i+0x28>
 8004a5c:	2f62      	cmp	r7, #98	; 0x62
 8004a5e:	d80a      	bhi.n	8004a76 <_printf_i+0x32>
 8004a60:	2f00      	cmp	r7, #0
 8004a62:	f000 80d4 	beq.w	8004c0e <_printf_i+0x1ca>
 8004a66:	2f58      	cmp	r7, #88	; 0x58
 8004a68:	f000 80c0 	beq.w	8004bec <_printf_i+0x1a8>
 8004a6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004a70:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004a74:	e03a      	b.n	8004aec <_printf_i+0xa8>
 8004a76:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004a7a:	2b15      	cmp	r3, #21
 8004a7c:	d8f6      	bhi.n	8004a6c <_printf_i+0x28>
 8004a7e:	a101      	add	r1, pc, #4	; (adr r1, 8004a84 <_printf_i+0x40>)
 8004a80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004a84:	08004add 	.word	0x08004add
 8004a88:	08004af1 	.word	0x08004af1
 8004a8c:	08004a6d 	.word	0x08004a6d
 8004a90:	08004a6d 	.word	0x08004a6d
 8004a94:	08004a6d 	.word	0x08004a6d
 8004a98:	08004a6d 	.word	0x08004a6d
 8004a9c:	08004af1 	.word	0x08004af1
 8004aa0:	08004a6d 	.word	0x08004a6d
 8004aa4:	08004a6d 	.word	0x08004a6d
 8004aa8:	08004a6d 	.word	0x08004a6d
 8004aac:	08004a6d 	.word	0x08004a6d
 8004ab0:	08004bf5 	.word	0x08004bf5
 8004ab4:	08004b1d 	.word	0x08004b1d
 8004ab8:	08004baf 	.word	0x08004baf
 8004abc:	08004a6d 	.word	0x08004a6d
 8004ac0:	08004a6d 	.word	0x08004a6d
 8004ac4:	08004c17 	.word	0x08004c17
 8004ac8:	08004a6d 	.word	0x08004a6d
 8004acc:	08004b1d 	.word	0x08004b1d
 8004ad0:	08004a6d 	.word	0x08004a6d
 8004ad4:	08004a6d 	.word	0x08004a6d
 8004ad8:	08004bb7 	.word	0x08004bb7
 8004adc:	682b      	ldr	r3, [r5, #0]
 8004ade:	1d1a      	adds	r2, r3, #4
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	602a      	str	r2, [r5, #0]
 8004ae4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ae8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004aec:	2301      	movs	r3, #1
 8004aee:	e09f      	b.n	8004c30 <_printf_i+0x1ec>
 8004af0:	6820      	ldr	r0, [r4, #0]
 8004af2:	682b      	ldr	r3, [r5, #0]
 8004af4:	0607      	lsls	r7, r0, #24
 8004af6:	f103 0104 	add.w	r1, r3, #4
 8004afa:	6029      	str	r1, [r5, #0]
 8004afc:	d501      	bpl.n	8004b02 <_printf_i+0xbe>
 8004afe:	681e      	ldr	r6, [r3, #0]
 8004b00:	e003      	b.n	8004b0a <_printf_i+0xc6>
 8004b02:	0646      	lsls	r6, r0, #25
 8004b04:	d5fb      	bpl.n	8004afe <_printf_i+0xba>
 8004b06:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004b0a:	2e00      	cmp	r6, #0
 8004b0c:	da03      	bge.n	8004b16 <_printf_i+0xd2>
 8004b0e:	232d      	movs	r3, #45	; 0x2d
 8004b10:	4276      	negs	r6, r6
 8004b12:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b16:	485a      	ldr	r0, [pc, #360]	; (8004c80 <_printf_i+0x23c>)
 8004b18:	230a      	movs	r3, #10
 8004b1a:	e012      	b.n	8004b42 <_printf_i+0xfe>
 8004b1c:	682b      	ldr	r3, [r5, #0]
 8004b1e:	6820      	ldr	r0, [r4, #0]
 8004b20:	1d19      	adds	r1, r3, #4
 8004b22:	6029      	str	r1, [r5, #0]
 8004b24:	0605      	lsls	r5, r0, #24
 8004b26:	d501      	bpl.n	8004b2c <_printf_i+0xe8>
 8004b28:	681e      	ldr	r6, [r3, #0]
 8004b2a:	e002      	b.n	8004b32 <_printf_i+0xee>
 8004b2c:	0641      	lsls	r1, r0, #25
 8004b2e:	d5fb      	bpl.n	8004b28 <_printf_i+0xe4>
 8004b30:	881e      	ldrh	r6, [r3, #0]
 8004b32:	4853      	ldr	r0, [pc, #332]	; (8004c80 <_printf_i+0x23c>)
 8004b34:	2f6f      	cmp	r7, #111	; 0x6f
 8004b36:	bf0c      	ite	eq
 8004b38:	2308      	moveq	r3, #8
 8004b3a:	230a      	movne	r3, #10
 8004b3c:	2100      	movs	r1, #0
 8004b3e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004b42:	6865      	ldr	r5, [r4, #4]
 8004b44:	60a5      	str	r5, [r4, #8]
 8004b46:	2d00      	cmp	r5, #0
 8004b48:	bfa2      	ittt	ge
 8004b4a:	6821      	ldrge	r1, [r4, #0]
 8004b4c:	f021 0104 	bicge.w	r1, r1, #4
 8004b50:	6021      	strge	r1, [r4, #0]
 8004b52:	b90e      	cbnz	r6, 8004b58 <_printf_i+0x114>
 8004b54:	2d00      	cmp	r5, #0
 8004b56:	d04b      	beq.n	8004bf0 <_printf_i+0x1ac>
 8004b58:	4615      	mov	r5, r2
 8004b5a:	fbb6 f1f3 	udiv	r1, r6, r3
 8004b5e:	fb03 6711 	mls	r7, r3, r1, r6
 8004b62:	5dc7      	ldrb	r7, [r0, r7]
 8004b64:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004b68:	4637      	mov	r7, r6
 8004b6a:	42bb      	cmp	r3, r7
 8004b6c:	460e      	mov	r6, r1
 8004b6e:	d9f4      	bls.n	8004b5a <_printf_i+0x116>
 8004b70:	2b08      	cmp	r3, #8
 8004b72:	d10b      	bne.n	8004b8c <_printf_i+0x148>
 8004b74:	6823      	ldr	r3, [r4, #0]
 8004b76:	07de      	lsls	r6, r3, #31
 8004b78:	d508      	bpl.n	8004b8c <_printf_i+0x148>
 8004b7a:	6923      	ldr	r3, [r4, #16]
 8004b7c:	6861      	ldr	r1, [r4, #4]
 8004b7e:	4299      	cmp	r1, r3
 8004b80:	bfde      	ittt	le
 8004b82:	2330      	movle	r3, #48	; 0x30
 8004b84:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004b88:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004b8c:	1b52      	subs	r2, r2, r5
 8004b8e:	6122      	str	r2, [r4, #16]
 8004b90:	f8cd a000 	str.w	sl, [sp]
 8004b94:	464b      	mov	r3, r9
 8004b96:	aa03      	add	r2, sp, #12
 8004b98:	4621      	mov	r1, r4
 8004b9a:	4640      	mov	r0, r8
 8004b9c:	f7ff fee4 	bl	8004968 <_printf_common>
 8004ba0:	3001      	adds	r0, #1
 8004ba2:	d14a      	bne.n	8004c3a <_printf_i+0x1f6>
 8004ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ba8:	b004      	add	sp, #16
 8004baa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bae:	6823      	ldr	r3, [r4, #0]
 8004bb0:	f043 0320 	orr.w	r3, r3, #32
 8004bb4:	6023      	str	r3, [r4, #0]
 8004bb6:	4833      	ldr	r0, [pc, #204]	; (8004c84 <_printf_i+0x240>)
 8004bb8:	2778      	movs	r7, #120	; 0x78
 8004bba:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004bbe:	6823      	ldr	r3, [r4, #0]
 8004bc0:	6829      	ldr	r1, [r5, #0]
 8004bc2:	061f      	lsls	r7, r3, #24
 8004bc4:	f851 6b04 	ldr.w	r6, [r1], #4
 8004bc8:	d402      	bmi.n	8004bd0 <_printf_i+0x18c>
 8004bca:	065f      	lsls	r7, r3, #25
 8004bcc:	bf48      	it	mi
 8004bce:	b2b6      	uxthmi	r6, r6
 8004bd0:	07df      	lsls	r7, r3, #31
 8004bd2:	bf48      	it	mi
 8004bd4:	f043 0320 	orrmi.w	r3, r3, #32
 8004bd8:	6029      	str	r1, [r5, #0]
 8004bda:	bf48      	it	mi
 8004bdc:	6023      	strmi	r3, [r4, #0]
 8004bde:	b91e      	cbnz	r6, 8004be8 <_printf_i+0x1a4>
 8004be0:	6823      	ldr	r3, [r4, #0]
 8004be2:	f023 0320 	bic.w	r3, r3, #32
 8004be6:	6023      	str	r3, [r4, #0]
 8004be8:	2310      	movs	r3, #16
 8004bea:	e7a7      	b.n	8004b3c <_printf_i+0xf8>
 8004bec:	4824      	ldr	r0, [pc, #144]	; (8004c80 <_printf_i+0x23c>)
 8004bee:	e7e4      	b.n	8004bba <_printf_i+0x176>
 8004bf0:	4615      	mov	r5, r2
 8004bf2:	e7bd      	b.n	8004b70 <_printf_i+0x12c>
 8004bf4:	682b      	ldr	r3, [r5, #0]
 8004bf6:	6826      	ldr	r6, [r4, #0]
 8004bf8:	6961      	ldr	r1, [r4, #20]
 8004bfa:	1d18      	adds	r0, r3, #4
 8004bfc:	6028      	str	r0, [r5, #0]
 8004bfe:	0635      	lsls	r5, r6, #24
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	d501      	bpl.n	8004c08 <_printf_i+0x1c4>
 8004c04:	6019      	str	r1, [r3, #0]
 8004c06:	e002      	b.n	8004c0e <_printf_i+0x1ca>
 8004c08:	0670      	lsls	r0, r6, #25
 8004c0a:	d5fb      	bpl.n	8004c04 <_printf_i+0x1c0>
 8004c0c:	8019      	strh	r1, [r3, #0]
 8004c0e:	2300      	movs	r3, #0
 8004c10:	6123      	str	r3, [r4, #16]
 8004c12:	4615      	mov	r5, r2
 8004c14:	e7bc      	b.n	8004b90 <_printf_i+0x14c>
 8004c16:	682b      	ldr	r3, [r5, #0]
 8004c18:	1d1a      	adds	r2, r3, #4
 8004c1a:	602a      	str	r2, [r5, #0]
 8004c1c:	681d      	ldr	r5, [r3, #0]
 8004c1e:	6862      	ldr	r2, [r4, #4]
 8004c20:	2100      	movs	r1, #0
 8004c22:	4628      	mov	r0, r5
 8004c24:	f7fb fadc 	bl	80001e0 <memchr>
 8004c28:	b108      	cbz	r0, 8004c2e <_printf_i+0x1ea>
 8004c2a:	1b40      	subs	r0, r0, r5
 8004c2c:	6060      	str	r0, [r4, #4]
 8004c2e:	6863      	ldr	r3, [r4, #4]
 8004c30:	6123      	str	r3, [r4, #16]
 8004c32:	2300      	movs	r3, #0
 8004c34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c38:	e7aa      	b.n	8004b90 <_printf_i+0x14c>
 8004c3a:	6923      	ldr	r3, [r4, #16]
 8004c3c:	462a      	mov	r2, r5
 8004c3e:	4649      	mov	r1, r9
 8004c40:	4640      	mov	r0, r8
 8004c42:	47d0      	blx	sl
 8004c44:	3001      	adds	r0, #1
 8004c46:	d0ad      	beq.n	8004ba4 <_printf_i+0x160>
 8004c48:	6823      	ldr	r3, [r4, #0]
 8004c4a:	079b      	lsls	r3, r3, #30
 8004c4c:	d413      	bmi.n	8004c76 <_printf_i+0x232>
 8004c4e:	68e0      	ldr	r0, [r4, #12]
 8004c50:	9b03      	ldr	r3, [sp, #12]
 8004c52:	4298      	cmp	r0, r3
 8004c54:	bfb8      	it	lt
 8004c56:	4618      	movlt	r0, r3
 8004c58:	e7a6      	b.n	8004ba8 <_printf_i+0x164>
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	4632      	mov	r2, r6
 8004c5e:	4649      	mov	r1, r9
 8004c60:	4640      	mov	r0, r8
 8004c62:	47d0      	blx	sl
 8004c64:	3001      	adds	r0, #1
 8004c66:	d09d      	beq.n	8004ba4 <_printf_i+0x160>
 8004c68:	3501      	adds	r5, #1
 8004c6a:	68e3      	ldr	r3, [r4, #12]
 8004c6c:	9903      	ldr	r1, [sp, #12]
 8004c6e:	1a5b      	subs	r3, r3, r1
 8004c70:	42ab      	cmp	r3, r5
 8004c72:	dcf2      	bgt.n	8004c5a <_printf_i+0x216>
 8004c74:	e7eb      	b.n	8004c4e <_printf_i+0x20a>
 8004c76:	2500      	movs	r5, #0
 8004c78:	f104 0619 	add.w	r6, r4, #25
 8004c7c:	e7f5      	b.n	8004c6a <_printf_i+0x226>
 8004c7e:	bf00      	nop
 8004c80:	08008c46 	.word	0x08008c46
 8004c84:	08008c57 	.word	0x08008c57

08004c88 <_scanf_float>:
 8004c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c8c:	b087      	sub	sp, #28
 8004c8e:	4617      	mov	r7, r2
 8004c90:	9303      	str	r3, [sp, #12]
 8004c92:	688b      	ldr	r3, [r1, #8]
 8004c94:	1e5a      	subs	r2, r3, #1
 8004c96:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004c9a:	bf83      	ittte	hi
 8004c9c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004ca0:	195b      	addhi	r3, r3, r5
 8004ca2:	9302      	strhi	r3, [sp, #8]
 8004ca4:	2300      	movls	r3, #0
 8004ca6:	bf86      	itte	hi
 8004ca8:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004cac:	608b      	strhi	r3, [r1, #8]
 8004cae:	9302      	strls	r3, [sp, #8]
 8004cb0:	680b      	ldr	r3, [r1, #0]
 8004cb2:	468b      	mov	fp, r1
 8004cb4:	2500      	movs	r5, #0
 8004cb6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004cba:	f84b 3b1c 	str.w	r3, [fp], #28
 8004cbe:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004cc2:	4680      	mov	r8, r0
 8004cc4:	460c      	mov	r4, r1
 8004cc6:	465e      	mov	r6, fp
 8004cc8:	46aa      	mov	sl, r5
 8004cca:	46a9      	mov	r9, r5
 8004ccc:	9501      	str	r5, [sp, #4]
 8004cce:	68a2      	ldr	r2, [r4, #8]
 8004cd0:	b152      	cbz	r2, 8004ce8 <_scanf_float+0x60>
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	781b      	ldrb	r3, [r3, #0]
 8004cd6:	2b4e      	cmp	r3, #78	; 0x4e
 8004cd8:	d864      	bhi.n	8004da4 <_scanf_float+0x11c>
 8004cda:	2b40      	cmp	r3, #64	; 0x40
 8004cdc:	d83c      	bhi.n	8004d58 <_scanf_float+0xd0>
 8004cde:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004ce2:	b2c8      	uxtb	r0, r1
 8004ce4:	280e      	cmp	r0, #14
 8004ce6:	d93a      	bls.n	8004d5e <_scanf_float+0xd6>
 8004ce8:	f1b9 0f00 	cmp.w	r9, #0
 8004cec:	d003      	beq.n	8004cf6 <_scanf_float+0x6e>
 8004cee:	6823      	ldr	r3, [r4, #0]
 8004cf0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004cf4:	6023      	str	r3, [r4, #0]
 8004cf6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004cfa:	f1ba 0f01 	cmp.w	sl, #1
 8004cfe:	f200 8113 	bhi.w	8004f28 <_scanf_float+0x2a0>
 8004d02:	455e      	cmp	r6, fp
 8004d04:	f200 8105 	bhi.w	8004f12 <_scanf_float+0x28a>
 8004d08:	2501      	movs	r5, #1
 8004d0a:	4628      	mov	r0, r5
 8004d0c:	b007      	add	sp, #28
 8004d0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d12:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004d16:	2a0d      	cmp	r2, #13
 8004d18:	d8e6      	bhi.n	8004ce8 <_scanf_float+0x60>
 8004d1a:	a101      	add	r1, pc, #4	; (adr r1, 8004d20 <_scanf_float+0x98>)
 8004d1c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004d20:	08004e5f 	.word	0x08004e5f
 8004d24:	08004ce9 	.word	0x08004ce9
 8004d28:	08004ce9 	.word	0x08004ce9
 8004d2c:	08004ce9 	.word	0x08004ce9
 8004d30:	08004ebf 	.word	0x08004ebf
 8004d34:	08004e97 	.word	0x08004e97
 8004d38:	08004ce9 	.word	0x08004ce9
 8004d3c:	08004ce9 	.word	0x08004ce9
 8004d40:	08004e6d 	.word	0x08004e6d
 8004d44:	08004ce9 	.word	0x08004ce9
 8004d48:	08004ce9 	.word	0x08004ce9
 8004d4c:	08004ce9 	.word	0x08004ce9
 8004d50:	08004ce9 	.word	0x08004ce9
 8004d54:	08004e25 	.word	0x08004e25
 8004d58:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8004d5c:	e7db      	b.n	8004d16 <_scanf_float+0x8e>
 8004d5e:	290e      	cmp	r1, #14
 8004d60:	d8c2      	bhi.n	8004ce8 <_scanf_float+0x60>
 8004d62:	a001      	add	r0, pc, #4	; (adr r0, 8004d68 <_scanf_float+0xe0>)
 8004d64:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004d68:	08004e17 	.word	0x08004e17
 8004d6c:	08004ce9 	.word	0x08004ce9
 8004d70:	08004e17 	.word	0x08004e17
 8004d74:	08004eab 	.word	0x08004eab
 8004d78:	08004ce9 	.word	0x08004ce9
 8004d7c:	08004dc5 	.word	0x08004dc5
 8004d80:	08004e01 	.word	0x08004e01
 8004d84:	08004e01 	.word	0x08004e01
 8004d88:	08004e01 	.word	0x08004e01
 8004d8c:	08004e01 	.word	0x08004e01
 8004d90:	08004e01 	.word	0x08004e01
 8004d94:	08004e01 	.word	0x08004e01
 8004d98:	08004e01 	.word	0x08004e01
 8004d9c:	08004e01 	.word	0x08004e01
 8004da0:	08004e01 	.word	0x08004e01
 8004da4:	2b6e      	cmp	r3, #110	; 0x6e
 8004da6:	d809      	bhi.n	8004dbc <_scanf_float+0x134>
 8004da8:	2b60      	cmp	r3, #96	; 0x60
 8004daa:	d8b2      	bhi.n	8004d12 <_scanf_float+0x8a>
 8004dac:	2b54      	cmp	r3, #84	; 0x54
 8004dae:	d077      	beq.n	8004ea0 <_scanf_float+0x218>
 8004db0:	2b59      	cmp	r3, #89	; 0x59
 8004db2:	d199      	bne.n	8004ce8 <_scanf_float+0x60>
 8004db4:	2d07      	cmp	r5, #7
 8004db6:	d197      	bne.n	8004ce8 <_scanf_float+0x60>
 8004db8:	2508      	movs	r5, #8
 8004dba:	e029      	b.n	8004e10 <_scanf_float+0x188>
 8004dbc:	2b74      	cmp	r3, #116	; 0x74
 8004dbe:	d06f      	beq.n	8004ea0 <_scanf_float+0x218>
 8004dc0:	2b79      	cmp	r3, #121	; 0x79
 8004dc2:	e7f6      	b.n	8004db2 <_scanf_float+0x12a>
 8004dc4:	6821      	ldr	r1, [r4, #0]
 8004dc6:	05c8      	lsls	r0, r1, #23
 8004dc8:	d51a      	bpl.n	8004e00 <_scanf_float+0x178>
 8004dca:	9b02      	ldr	r3, [sp, #8]
 8004dcc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004dd0:	6021      	str	r1, [r4, #0]
 8004dd2:	f109 0901 	add.w	r9, r9, #1
 8004dd6:	b11b      	cbz	r3, 8004de0 <_scanf_float+0x158>
 8004dd8:	3b01      	subs	r3, #1
 8004dda:	3201      	adds	r2, #1
 8004ddc:	9302      	str	r3, [sp, #8]
 8004dde:	60a2      	str	r2, [r4, #8]
 8004de0:	68a3      	ldr	r3, [r4, #8]
 8004de2:	3b01      	subs	r3, #1
 8004de4:	60a3      	str	r3, [r4, #8]
 8004de6:	6923      	ldr	r3, [r4, #16]
 8004de8:	3301      	adds	r3, #1
 8004dea:	6123      	str	r3, [r4, #16]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	3b01      	subs	r3, #1
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	607b      	str	r3, [r7, #4]
 8004df4:	f340 8084 	ble.w	8004f00 <_scanf_float+0x278>
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	3301      	adds	r3, #1
 8004dfc:	603b      	str	r3, [r7, #0]
 8004dfe:	e766      	b.n	8004cce <_scanf_float+0x46>
 8004e00:	eb1a 0f05 	cmn.w	sl, r5
 8004e04:	f47f af70 	bne.w	8004ce8 <_scanf_float+0x60>
 8004e08:	6822      	ldr	r2, [r4, #0]
 8004e0a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8004e0e:	6022      	str	r2, [r4, #0]
 8004e10:	f806 3b01 	strb.w	r3, [r6], #1
 8004e14:	e7e4      	b.n	8004de0 <_scanf_float+0x158>
 8004e16:	6822      	ldr	r2, [r4, #0]
 8004e18:	0610      	lsls	r0, r2, #24
 8004e1a:	f57f af65 	bpl.w	8004ce8 <_scanf_float+0x60>
 8004e1e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e22:	e7f4      	b.n	8004e0e <_scanf_float+0x186>
 8004e24:	f1ba 0f00 	cmp.w	sl, #0
 8004e28:	d10e      	bne.n	8004e48 <_scanf_float+0x1c0>
 8004e2a:	f1b9 0f00 	cmp.w	r9, #0
 8004e2e:	d10e      	bne.n	8004e4e <_scanf_float+0x1c6>
 8004e30:	6822      	ldr	r2, [r4, #0]
 8004e32:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004e36:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004e3a:	d108      	bne.n	8004e4e <_scanf_float+0x1c6>
 8004e3c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004e40:	6022      	str	r2, [r4, #0]
 8004e42:	f04f 0a01 	mov.w	sl, #1
 8004e46:	e7e3      	b.n	8004e10 <_scanf_float+0x188>
 8004e48:	f1ba 0f02 	cmp.w	sl, #2
 8004e4c:	d055      	beq.n	8004efa <_scanf_float+0x272>
 8004e4e:	2d01      	cmp	r5, #1
 8004e50:	d002      	beq.n	8004e58 <_scanf_float+0x1d0>
 8004e52:	2d04      	cmp	r5, #4
 8004e54:	f47f af48 	bne.w	8004ce8 <_scanf_float+0x60>
 8004e58:	3501      	adds	r5, #1
 8004e5a:	b2ed      	uxtb	r5, r5
 8004e5c:	e7d8      	b.n	8004e10 <_scanf_float+0x188>
 8004e5e:	f1ba 0f01 	cmp.w	sl, #1
 8004e62:	f47f af41 	bne.w	8004ce8 <_scanf_float+0x60>
 8004e66:	f04f 0a02 	mov.w	sl, #2
 8004e6a:	e7d1      	b.n	8004e10 <_scanf_float+0x188>
 8004e6c:	b97d      	cbnz	r5, 8004e8e <_scanf_float+0x206>
 8004e6e:	f1b9 0f00 	cmp.w	r9, #0
 8004e72:	f47f af3c 	bne.w	8004cee <_scanf_float+0x66>
 8004e76:	6822      	ldr	r2, [r4, #0]
 8004e78:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004e7c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004e80:	f47f af39 	bne.w	8004cf6 <_scanf_float+0x6e>
 8004e84:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004e88:	6022      	str	r2, [r4, #0]
 8004e8a:	2501      	movs	r5, #1
 8004e8c:	e7c0      	b.n	8004e10 <_scanf_float+0x188>
 8004e8e:	2d03      	cmp	r5, #3
 8004e90:	d0e2      	beq.n	8004e58 <_scanf_float+0x1d0>
 8004e92:	2d05      	cmp	r5, #5
 8004e94:	e7de      	b.n	8004e54 <_scanf_float+0x1cc>
 8004e96:	2d02      	cmp	r5, #2
 8004e98:	f47f af26 	bne.w	8004ce8 <_scanf_float+0x60>
 8004e9c:	2503      	movs	r5, #3
 8004e9e:	e7b7      	b.n	8004e10 <_scanf_float+0x188>
 8004ea0:	2d06      	cmp	r5, #6
 8004ea2:	f47f af21 	bne.w	8004ce8 <_scanf_float+0x60>
 8004ea6:	2507      	movs	r5, #7
 8004ea8:	e7b2      	b.n	8004e10 <_scanf_float+0x188>
 8004eaa:	6822      	ldr	r2, [r4, #0]
 8004eac:	0591      	lsls	r1, r2, #22
 8004eae:	f57f af1b 	bpl.w	8004ce8 <_scanf_float+0x60>
 8004eb2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004eb6:	6022      	str	r2, [r4, #0]
 8004eb8:	f8cd 9004 	str.w	r9, [sp, #4]
 8004ebc:	e7a8      	b.n	8004e10 <_scanf_float+0x188>
 8004ebe:	6822      	ldr	r2, [r4, #0]
 8004ec0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004ec4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004ec8:	d006      	beq.n	8004ed8 <_scanf_float+0x250>
 8004eca:	0550      	lsls	r0, r2, #21
 8004ecc:	f57f af0c 	bpl.w	8004ce8 <_scanf_float+0x60>
 8004ed0:	f1b9 0f00 	cmp.w	r9, #0
 8004ed4:	f43f af0f 	beq.w	8004cf6 <_scanf_float+0x6e>
 8004ed8:	0591      	lsls	r1, r2, #22
 8004eda:	bf58      	it	pl
 8004edc:	9901      	ldrpl	r1, [sp, #4]
 8004ede:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004ee2:	bf58      	it	pl
 8004ee4:	eba9 0101 	subpl.w	r1, r9, r1
 8004ee8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004eec:	bf58      	it	pl
 8004eee:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004ef2:	6022      	str	r2, [r4, #0]
 8004ef4:	f04f 0900 	mov.w	r9, #0
 8004ef8:	e78a      	b.n	8004e10 <_scanf_float+0x188>
 8004efa:	f04f 0a03 	mov.w	sl, #3
 8004efe:	e787      	b.n	8004e10 <_scanf_float+0x188>
 8004f00:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004f04:	4639      	mov	r1, r7
 8004f06:	4640      	mov	r0, r8
 8004f08:	4798      	blx	r3
 8004f0a:	2800      	cmp	r0, #0
 8004f0c:	f43f aedf 	beq.w	8004cce <_scanf_float+0x46>
 8004f10:	e6ea      	b.n	8004ce8 <_scanf_float+0x60>
 8004f12:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004f16:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004f1a:	463a      	mov	r2, r7
 8004f1c:	4640      	mov	r0, r8
 8004f1e:	4798      	blx	r3
 8004f20:	6923      	ldr	r3, [r4, #16]
 8004f22:	3b01      	subs	r3, #1
 8004f24:	6123      	str	r3, [r4, #16]
 8004f26:	e6ec      	b.n	8004d02 <_scanf_float+0x7a>
 8004f28:	1e6b      	subs	r3, r5, #1
 8004f2a:	2b06      	cmp	r3, #6
 8004f2c:	d825      	bhi.n	8004f7a <_scanf_float+0x2f2>
 8004f2e:	2d02      	cmp	r5, #2
 8004f30:	d836      	bhi.n	8004fa0 <_scanf_float+0x318>
 8004f32:	455e      	cmp	r6, fp
 8004f34:	f67f aee8 	bls.w	8004d08 <_scanf_float+0x80>
 8004f38:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004f3c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004f40:	463a      	mov	r2, r7
 8004f42:	4640      	mov	r0, r8
 8004f44:	4798      	blx	r3
 8004f46:	6923      	ldr	r3, [r4, #16]
 8004f48:	3b01      	subs	r3, #1
 8004f4a:	6123      	str	r3, [r4, #16]
 8004f4c:	e7f1      	b.n	8004f32 <_scanf_float+0x2aa>
 8004f4e:	9802      	ldr	r0, [sp, #8]
 8004f50:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004f54:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8004f58:	9002      	str	r0, [sp, #8]
 8004f5a:	463a      	mov	r2, r7
 8004f5c:	4640      	mov	r0, r8
 8004f5e:	4798      	blx	r3
 8004f60:	6923      	ldr	r3, [r4, #16]
 8004f62:	3b01      	subs	r3, #1
 8004f64:	6123      	str	r3, [r4, #16]
 8004f66:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004f6a:	fa5f fa8a 	uxtb.w	sl, sl
 8004f6e:	f1ba 0f02 	cmp.w	sl, #2
 8004f72:	d1ec      	bne.n	8004f4e <_scanf_float+0x2c6>
 8004f74:	3d03      	subs	r5, #3
 8004f76:	b2ed      	uxtb	r5, r5
 8004f78:	1b76      	subs	r6, r6, r5
 8004f7a:	6823      	ldr	r3, [r4, #0]
 8004f7c:	05da      	lsls	r2, r3, #23
 8004f7e:	d52f      	bpl.n	8004fe0 <_scanf_float+0x358>
 8004f80:	055b      	lsls	r3, r3, #21
 8004f82:	d510      	bpl.n	8004fa6 <_scanf_float+0x31e>
 8004f84:	455e      	cmp	r6, fp
 8004f86:	f67f aebf 	bls.w	8004d08 <_scanf_float+0x80>
 8004f8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004f8e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004f92:	463a      	mov	r2, r7
 8004f94:	4640      	mov	r0, r8
 8004f96:	4798      	blx	r3
 8004f98:	6923      	ldr	r3, [r4, #16]
 8004f9a:	3b01      	subs	r3, #1
 8004f9c:	6123      	str	r3, [r4, #16]
 8004f9e:	e7f1      	b.n	8004f84 <_scanf_float+0x2fc>
 8004fa0:	46aa      	mov	sl, r5
 8004fa2:	9602      	str	r6, [sp, #8]
 8004fa4:	e7df      	b.n	8004f66 <_scanf_float+0x2de>
 8004fa6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004faa:	6923      	ldr	r3, [r4, #16]
 8004fac:	2965      	cmp	r1, #101	; 0x65
 8004fae:	f103 33ff 	add.w	r3, r3, #4294967295
 8004fb2:	f106 35ff 	add.w	r5, r6, #4294967295
 8004fb6:	6123      	str	r3, [r4, #16]
 8004fb8:	d00c      	beq.n	8004fd4 <_scanf_float+0x34c>
 8004fba:	2945      	cmp	r1, #69	; 0x45
 8004fbc:	d00a      	beq.n	8004fd4 <_scanf_float+0x34c>
 8004fbe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004fc2:	463a      	mov	r2, r7
 8004fc4:	4640      	mov	r0, r8
 8004fc6:	4798      	blx	r3
 8004fc8:	6923      	ldr	r3, [r4, #16]
 8004fca:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004fce:	3b01      	subs	r3, #1
 8004fd0:	1eb5      	subs	r5, r6, #2
 8004fd2:	6123      	str	r3, [r4, #16]
 8004fd4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004fd8:	463a      	mov	r2, r7
 8004fda:	4640      	mov	r0, r8
 8004fdc:	4798      	blx	r3
 8004fde:	462e      	mov	r6, r5
 8004fe0:	6825      	ldr	r5, [r4, #0]
 8004fe2:	f015 0510 	ands.w	r5, r5, #16
 8004fe6:	d158      	bne.n	800509a <_scanf_float+0x412>
 8004fe8:	7035      	strb	r5, [r6, #0]
 8004fea:	6823      	ldr	r3, [r4, #0]
 8004fec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004ff0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ff4:	d11c      	bne.n	8005030 <_scanf_float+0x3a8>
 8004ff6:	9b01      	ldr	r3, [sp, #4]
 8004ff8:	454b      	cmp	r3, r9
 8004ffa:	eba3 0209 	sub.w	r2, r3, r9
 8004ffe:	d124      	bne.n	800504a <_scanf_float+0x3c2>
 8005000:	2200      	movs	r2, #0
 8005002:	4659      	mov	r1, fp
 8005004:	4640      	mov	r0, r8
 8005006:	f002 fc1b 	bl	8007840 <_strtod_r>
 800500a:	9b03      	ldr	r3, [sp, #12]
 800500c:	6821      	ldr	r1, [r4, #0]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f011 0f02 	tst.w	r1, #2
 8005014:	ec57 6b10 	vmov	r6, r7, d0
 8005018:	f103 0204 	add.w	r2, r3, #4
 800501c:	d020      	beq.n	8005060 <_scanf_float+0x3d8>
 800501e:	9903      	ldr	r1, [sp, #12]
 8005020:	600a      	str	r2, [r1, #0]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	e9c3 6700 	strd	r6, r7, [r3]
 8005028:	68e3      	ldr	r3, [r4, #12]
 800502a:	3301      	adds	r3, #1
 800502c:	60e3      	str	r3, [r4, #12]
 800502e:	e66c      	b.n	8004d0a <_scanf_float+0x82>
 8005030:	9b04      	ldr	r3, [sp, #16]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d0e4      	beq.n	8005000 <_scanf_float+0x378>
 8005036:	9905      	ldr	r1, [sp, #20]
 8005038:	230a      	movs	r3, #10
 800503a:	462a      	mov	r2, r5
 800503c:	3101      	adds	r1, #1
 800503e:	4640      	mov	r0, r8
 8005040:	f002 fc86 	bl	8007950 <_strtol_r>
 8005044:	9b04      	ldr	r3, [sp, #16]
 8005046:	9e05      	ldr	r6, [sp, #20]
 8005048:	1ac2      	subs	r2, r0, r3
 800504a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800504e:	429e      	cmp	r6, r3
 8005050:	bf28      	it	cs
 8005052:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005056:	4912      	ldr	r1, [pc, #72]	; (80050a0 <_scanf_float+0x418>)
 8005058:	4630      	mov	r0, r6
 800505a:	f000 f8d5 	bl	8005208 <siprintf>
 800505e:	e7cf      	b.n	8005000 <_scanf_float+0x378>
 8005060:	f011 0f04 	tst.w	r1, #4
 8005064:	9903      	ldr	r1, [sp, #12]
 8005066:	600a      	str	r2, [r1, #0]
 8005068:	d1db      	bne.n	8005022 <_scanf_float+0x39a>
 800506a:	f8d3 8000 	ldr.w	r8, [r3]
 800506e:	ee10 2a10 	vmov	r2, s0
 8005072:	ee10 0a10 	vmov	r0, s0
 8005076:	463b      	mov	r3, r7
 8005078:	4639      	mov	r1, r7
 800507a:	f7fb fd5f 	bl	8000b3c <__aeabi_dcmpun>
 800507e:	b128      	cbz	r0, 800508c <_scanf_float+0x404>
 8005080:	4808      	ldr	r0, [pc, #32]	; (80050a4 <_scanf_float+0x41c>)
 8005082:	f000 f9a3 	bl	80053cc <nanf>
 8005086:	ed88 0a00 	vstr	s0, [r8]
 800508a:	e7cd      	b.n	8005028 <_scanf_float+0x3a0>
 800508c:	4630      	mov	r0, r6
 800508e:	4639      	mov	r1, r7
 8005090:	f7fb fdb2 	bl	8000bf8 <__aeabi_d2f>
 8005094:	f8c8 0000 	str.w	r0, [r8]
 8005098:	e7c6      	b.n	8005028 <_scanf_float+0x3a0>
 800509a:	2500      	movs	r5, #0
 800509c:	e635      	b.n	8004d0a <_scanf_float+0x82>
 800509e:	bf00      	nop
 80050a0:	08008c68 	.word	0x08008c68
 80050a4:	08008ffd 	.word	0x08008ffd

080050a8 <std>:
 80050a8:	2300      	movs	r3, #0
 80050aa:	b510      	push	{r4, lr}
 80050ac:	4604      	mov	r4, r0
 80050ae:	e9c0 3300 	strd	r3, r3, [r0]
 80050b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80050b6:	6083      	str	r3, [r0, #8]
 80050b8:	8181      	strh	r1, [r0, #12]
 80050ba:	6643      	str	r3, [r0, #100]	; 0x64
 80050bc:	81c2      	strh	r2, [r0, #14]
 80050be:	6183      	str	r3, [r0, #24]
 80050c0:	4619      	mov	r1, r3
 80050c2:	2208      	movs	r2, #8
 80050c4:	305c      	adds	r0, #92	; 0x5c
 80050c6:	f000 f902 	bl	80052ce <memset>
 80050ca:	4b05      	ldr	r3, [pc, #20]	; (80050e0 <std+0x38>)
 80050cc:	6263      	str	r3, [r4, #36]	; 0x24
 80050ce:	4b05      	ldr	r3, [pc, #20]	; (80050e4 <std+0x3c>)
 80050d0:	62a3      	str	r3, [r4, #40]	; 0x28
 80050d2:	4b05      	ldr	r3, [pc, #20]	; (80050e8 <std+0x40>)
 80050d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80050d6:	4b05      	ldr	r3, [pc, #20]	; (80050ec <std+0x44>)
 80050d8:	6224      	str	r4, [r4, #32]
 80050da:	6323      	str	r3, [r4, #48]	; 0x30
 80050dc:	bd10      	pop	{r4, pc}
 80050de:	bf00      	nop
 80050e0:	08005249 	.word	0x08005249
 80050e4:	0800526b 	.word	0x0800526b
 80050e8:	080052a3 	.word	0x080052a3
 80050ec:	080052c7 	.word	0x080052c7

080050f0 <stdio_exit_handler>:
 80050f0:	4a02      	ldr	r2, [pc, #8]	; (80050fc <stdio_exit_handler+0xc>)
 80050f2:	4903      	ldr	r1, [pc, #12]	; (8005100 <stdio_exit_handler+0x10>)
 80050f4:	4803      	ldr	r0, [pc, #12]	; (8005104 <stdio_exit_handler+0x14>)
 80050f6:	f000 b869 	b.w	80051cc <_fwalk_sglue>
 80050fa:	bf00      	nop
 80050fc:	2000003c 	.word	0x2000003c
 8005100:	08007d11 	.word	0x08007d11
 8005104:	20000048 	.word	0x20000048

08005108 <cleanup_stdio>:
 8005108:	6841      	ldr	r1, [r0, #4]
 800510a:	4b0c      	ldr	r3, [pc, #48]	; (800513c <cleanup_stdio+0x34>)
 800510c:	4299      	cmp	r1, r3
 800510e:	b510      	push	{r4, lr}
 8005110:	4604      	mov	r4, r0
 8005112:	d001      	beq.n	8005118 <cleanup_stdio+0x10>
 8005114:	f002 fdfc 	bl	8007d10 <_fflush_r>
 8005118:	68a1      	ldr	r1, [r4, #8]
 800511a:	4b09      	ldr	r3, [pc, #36]	; (8005140 <cleanup_stdio+0x38>)
 800511c:	4299      	cmp	r1, r3
 800511e:	d002      	beq.n	8005126 <cleanup_stdio+0x1e>
 8005120:	4620      	mov	r0, r4
 8005122:	f002 fdf5 	bl	8007d10 <_fflush_r>
 8005126:	68e1      	ldr	r1, [r4, #12]
 8005128:	4b06      	ldr	r3, [pc, #24]	; (8005144 <cleanup_stdio+0x3c>)
 800512a:	4299      	cmp	r1, r3
 800512c:	d004      	beq.n	8005138 <cleanup_stdio+0x30>
 800512e:	4620      	mov	r0, r4
 8005130:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005134:	f002 bdec 	b.w	8007d10 <_fflush_r>
 8005138:	bd10      	pop	{r4, pc}
 800513a:	bf00      	nop
 800513c:	20000260 	.word	0x20000260
 8005140:	200002c8 	.word	0x200002c8
 8005144:	20000330 	.word	0x20000330

08005148 <global_stdio_init.part.0>:
 8005148:	b510      	push	{r4, lr}
 800514a:	4b0b      	ldr	r3, [pc, #44]	; (8005178 <global_stdio_init.part.0+0x30>)
 800514c:	4c0b      	ldr	r4, [pc, #44]	; (800517c <global_stdio_init.part.0+0x34>)
 800514e:	4a0c      	ldr	r2, [pc, #48]	; (8005180 <global_stdio_init.part.0+0x38>)
 8005150:	601a      	str	r2, [r3, #0]
 8005152:	4620      	mov	r0, r4
 8005154:	2200      	movs	r2, #0
 8005156:	2104      	movs	r1, #4
 8005158:	f7ff ffa6 	bl	80050a8 <std>
 800515c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005160:	2201      	movs	r2, #1
 8005162:	2109      	movs	r1, #9
 8005164:	f7ff ffa0 	bl	80050a8 <std>
 8005168:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800516c:	2202      	movs	r2, #2
 800516e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005172:	2112      	movs	r1, #18
 8005174:	f7ff bf98 	b.w	80050a8 <std>
 8005178:	20000398 	.word	0x20000398
 800517c:	20000260 	.word	0x20000260
 8005180:	080050f1 	.word	0x080050f1

08005184 <__sfp_lock_acquire>:
 8005184:	4801      	ldr	r0, [pc, #4]	; (800518c <__sfp_lock_acquire+0x8>)
 8005186:	f000 b91f 	b.w	80053c8 <__retarget_lock_acquire_recursive>
 800518a:	bf00      	nop
 800518c:	200003a1 	.word	0x200003a1

08005190 <__sfp_lock_release>:
 8005190:	4801      	ldr	r0, [pc, #4]	; (8005198 <__sfp_lock_release+0x8>)
 8005192:	f000 b91a 	b.w	80053ca <__retarget_lock_release_recursive>
 8005196:	bf00      	nop
 8005198:	200003a1 	.word	0x200003a1

0800519c <__sinit>:
 800519c:	b510      	push	{r4, lr}
 800519e:	4604      	mov	r4, r0
 80051a0:	f7ff fff0 	bl	8005184 <__sfp_lock_acquire>
 80051a4:	6a23      	ldr	r3, [r4, #32]
 80051a6:	b11b      	cbz	r3, 80051b0 <__sinit+0x14>
 80051a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051ac:	f7ff bff0 	b.w	8005190 <__sfp_lock_release>
 80051b0:	4b04      	ldr	r3, [pc, #16]	; (80051c4 <__sinit+0x28>)
 80051b2:	6223      	str	r3, [r4, #32]
 80051b4:	4b04      	ldr	r3, [pc, #16]	; (80051c8 <__sinit+0x2c>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d1f5      	bne.n	80051a8 <__sinit+0xc>
 80051bc:	f7ff ffc4 	bl	8005148 <global_stdio_init.part.0>
 80051c0:	e7f2      	b.n	80051a8 <__sinit+0xc>
 80051c2:	bf00      	nop
 80051c4:	08005109 	.word	0x08005109
 80051c8:	20000398 	.word	0x20000398

080051cc <_fwalk_sglue>:
 80051cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051d0:	4607      	mov	r7, r0
 80051d2:	4688      	mov	r8, r1
 80051d4:	4614      	mov	r4, r2
 80051d6:	2600      	movs	r6, #0
 80051d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80051dc:	f1b9 0901 	subs.w	r9, r9, #1
 80051e0:	d505      	bpl.n	80051ee <_fwalk_sglue+0x22>
 80051e2:	6824      	ldr	r4, [r4, #0]
 80051e4:	2c00      	cmp	r4, #0
 80051e6:	d1f7      	bne.n	80051d8 <_fwalk_sglue+0xc>
 80051e8:	4630      	mov	r0, r6
 80051ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051ee:	89ab      	ldrh	r3, [r5, #12]
 80051f0:	2b01      	cmp	r3, #1
 80051f2:	d907      	bls.n	8005204 <_fwalk_sglue+0x38>
 80051f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80051f8:	3301      	adds	r3, #1
 80051fa:	d003      	beq.n	8005204 <_fwalk_sglue+0x38>
 80051fc:	4629      	mov	r1, r5
 80051fe:	4638      	mov	r0, r7
 8005200:	47c0      	blx	r8
 8005202:	4306      	orrs	r6, r0
 8005204:	3568      	adds	r5, #104	; 0x68
 8005206:	e7e9      	b.n	80051dc <_fwalk_sglue+0x10>

08005208 <siprintf>:
 8005208:	b40e      	push	{r1, r2, r3}
 800520a:	b500      	push	{lr}
 800520c:	b09c      	sub	sp, #112	; 0x70
 800520e:	ab1d      	add	r3, sp, #116	; 0x74
 8005210:	9002      	str	r0, [sp, #8]
 8005212:	9006      	str	r0, [sp, #24]
 8005214:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005218:	4809      	ldr	r0, [pc, #36]	; (8005240 <siprintf+0x38>)
 800521a:	9107      	str	r1, [sp, #28]
 800521c:	9104      	str	r1, [sp, #16]
 800521e:	4909      	ldr	r1, [pc, #36]	; (8005244 <siprintf+0x3c>)
 8005220:	f853 2b04 	ldr.w	r2, [r3], #4
 8005224:	9105      	str	r1, [sp, #20]
 8005226:	6800      	ldr	r0, [r0, #0]
 8005228:	9301      	str	r3, [sp, #4]
 800522a:	a902      	add	r1, sp, #8
 800522c:	f002 fbec 	bl	8007a08 <_svfiprintf_r>
 8005230:	9b02      	ldr	r3, [sp, #8]
 8005232:	2200      	movs	r2, #0
 8005234:	701a      	strb	r2, [r3, #0]
 8005236:	b01c      	add	sp, #112	; 0x70
 8005238:	f85d eb04 	ldr.w	lr, [sp], #4
 800523c:	b003      	add	sp, #12
 800523e:	4770      	bx	lr
 8005240:	20000094 	.word	0x20000094
 8005244:	ffff0208 	.word	0xffff0208

08005248 <__sread>:
 8005248:	b510      	push	{r4, lr}
 800524a:	460c      	mov	r4, r1
 800524c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005250:	f000 f86c 	bl	800532c <_read_r>
 8005254:	2800      	cmp	r0, #0
 8005256:	bfab      	itete	ge
 8005258:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800525a:	89a3      	ldrhlt	r3, [r4, #12]
 800525c:	181b      	addge	r3, r3, r0
 800525e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005262:	bfac      	ite	ge
 8005264:	6563      	strge	r3, [r4, #84]	; 0x54
 8005266:	81a3      	strhlt	r3, [r4, #12]
 8005268:	bd10      	pop	{r4, pc}

0800526a <__swrite>:
 800526a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800526e:	461f      	mov	r7, r3
 8005270:	898b      	ldrh	r3, [r1, #12]
 8005272:	05db      	lsls	r3, r3, #23
 8005274:	4605      	mov	r5, r0
 8005276:	460c      	mov	r4, r1
 8005278:	4616      	mov	r6, r2
 800527a:	d505      	bpl.n	8005288 <__swrite+0x1e>
 800527c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005280:	2302      	movs	r3, #2
 8005282:	2200      	movs	r2, #0
 8005284:	f000 f840 	bl	8005308 <_lseek_r>
 8005288:	89a3      	ldrh	r3, [r4, #12]
 800528a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800528e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005292:	81a3      	strh	r3, [r4, #12]
 8005294:	4632      	mov	r2, r6
 8005296:	463b      	mov	r3, r7
 8005298:	4628      	mov	r0, r5
 800529a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800529e:	f000 b857 	b.w	8005350 <_write_r>

080052a2 <__sseek>:
 80052a2:	b510      	push	{r4, lr}
 80052a4:	460c      	mov	r4, r1
 80052a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052aa:	f000 f82d 	bl	8005308 <_lseek_r>
 80052ae:	1c43      	adds	r3, r0, #1
 80052b0:	89a3      	ldrh	r3, [r4, #12]
 80052b2:	bf15      	itete	ne
 80052b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80052b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80052ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80052be:	81a3      	strheq	r3, [r4, #12]
 80052c0:	bf18      	it	ne
 80052c2:	81a3      	strhne	r3, [r4, #12]
 80052c4:	bd10      	pop	{r4, pc}

080052c6 <__sclose>:
 80052c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052ca:	f000 b80d 	b.w	80052e8 <_close_r>

080052ce <memset>:
 80052ce:	4402      	add	r2, r0
 80052d0:	4603      	mov	r3, r0
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d100      	bne.n	80052d8 <memset+0xa>
 80052d6:	4770      	bx	lr
 80052d8:	f803 1b01 	strb.w	r1, [r3], #1
 80052dc:	e7f9      	b.n	80052d2 <memset+0x4>
	...

080052e0 <_localeconv_r>:
 80052e0:	4800      	ldr	r0, [pc, #0]	; (80052e4 <_localeconv_r+0x4>)
 80052e2:	4770      	bx	lr
 80052e4:	20000188 	.word	0x20000188

080052e8 <_close_r>:
 80052e8:	b538      	push	{r3, r4, r5, lr}
 80052ea:	4d06      	ldr	r5, [pc, #24]	; (8005304 <_close_r+0x1c>)
 80052ec:	2300      	movs	r3, #0
 80052ee:	4604      	mov	r4, r0
 80052f0:	4608      	mov	r0, r1
 80052f2:	602b      	str	r3, [r5, #0]
 80052f4:	f7fd f88f 	bl	8002416 <_close>
 80052f8:	1c43      	adds	r3, r0, #1
 80052fa:	d102      	bne.n	8005302 <_close_r+0x1a>
 80052fc:	682b      	ldr	r3, [r5, #0]
 80052fe:	b103      	cbz	r3, 8005302 <_close_r+0x1a>
 8005300:	6023      	str	r3, [r4, #0]
 8005302:	bd38      	pop	{r3, r4, r5, pc}
 8005304:	2000039c 	.word	0x2000039c

08005308 <_lseek_r>:
 8005308:	b538      	push	{r3, r4, r5, lr}
 800530a:	4d07      	ldr	r5, [pc, #28]	; (8005328 <_lseek_r+0x20>)
 800530c:	4604      	mov	r4, r0
 800530e:	4608      	mov	r0, r1
 8005310:	4611      	mov	r1, r2
 8005312:	2200      	movs	r2, #0
 8005314:	602a      	str	r2, [r5, #0]
 8005316:	461a      	mov	r2, r3
 8005318:	f7fd f8a4 	bl	8002464 <_lseek>
 800531c:	1c43      	adds	r3, r0, #1
 800531e:	d102      	bne.n	8005326 <_lseek_r+0x1e>
 8005320:	682b      	ldr	r3, [r5, #0]
 8005322:	b103      	cbz	r3, 8005326 <_lseek_r+0x1e>
 8005324:	6023      	str	r3, [r4, #0]
 8005326:	bd38      	pop	{r3, r4, r5, pc}
 8005328:	2000039c 	.word	0x2000039c

0800532c <_read_r>:
 800532c:	b538      	push	{r3, r4, r5, lr}
 800532e:	4d07      	ldr	r5, [pc, #28]	; (800534c <_read_r+0x20>)
 8005330:	4604      	mov	r4, r0
 8005332:	4608      	mov	r0, r1
 8005334:	4611      	mov	r1, r2
 8005336:	2200      	movs	r2, #0
 8005338:	602a      	str	r2, [r5, #0]
 800533a:	461a      	mov	r2, r3
 800533c:	f7fd f832 	bl	80023a4 <_read>
 8005340:	1c43      	adds	r3, r0, #1
 8005342:	d102      	bne.n	800534a <_read_r+0x1e>
 8005344:	682b      	ldr	r3, [r5, #0]
 8005346:	b103      	cbz	r3, 800534a <_read_r+0x1e>
 8005348:	6023      	str	r3, [r4, #0]
 800534a:	bd38      	pop	{r3, r4, r5, pc}
 800534c:	2000039c 	.word	0x2000039c

08005350 <_write_r>:
 8005350:	b538      	push	{r3, r4, r5, lr}
 8005352:	4d07      	ldr	r5, [pc, #28]	; (8005370 <_write_r+0x20>)
 8005354:	4604      	mov	r4, r0
 8005356:	4608      	mov	r0, r1
 8005358:	4611      	mov	r1, r2
 800535a:	2200      	movs	r2, #0
 800535c:	602a      	str	r2, [r5, #0]
 800535e:	461a      	mov	r2, r3
 8005360:	f7fd f83d 	bl	80023de <_write>
 8005364:	1c43      	adds	r3, r0, #1
 8005366:	d102      	bne.n	800536e <_write_r+0x1e>
 8005368:	682b      	ldr	r3, [r5, #0]
 800536a:	b103      	cbz	r3, 800536e <_write_r+0x1e>
 800536c:	6023      	str	r3, [r4, #0]
 800536e:	bd38      	pop	{r3, r4, r5, pc}
 8005370:	2000039c 	.word	0x2000039c

08005374 <__errno>:
 8005374:	4b01      	ldr	r3, [pc, #4]	; (800537c <__errno+0x8>)
 8005376:	6818      	ldr	r0, [r3, #0]
 8005378:	4770      	bx	lr
 800537a:	bf00      	nop
 800537c:	20000094 	.word	0x20000094

08005380 <__libc_init_array>:
 8005380:	b570      	push	{r4, r5, r6, lr}
 8005382:	4d0d      	ldr	r5, [pc, #52]	; (80053b8 <__libc_init_array+0x38>)
 8005384:	4c0d      	ldr	r4, [pc, #52]	; (80053bc <__libc_init_array+0x3c>)
 8005386:	1b64      	subs	r4, r4, r5
 8005388:	10a4      	asrs	r4, r4, #2
 800538a:	2600      	movs	r6, #0
 800538c:	42a6      	cmp	r6, r4
 800538e:	d109      	bne.n	80053a4 <__libc_init_array+0x24>
 8005390:	4d0b      	ldr	r5, [pc, #44]	; (80053c0 <__libc_init_array+0x40>)
 8005392:	4c0c      	ldr	r4, [pc, #48]	; (80053c4 <__libc_init_array+0x44>)
 8005394:	f003 fbd4 	bl	8008b40 <_init>
 8005398:	1b64      	subs	r4, r4, r5
 800539a:	10a4      	asrs	r4, r4, #2
 800539c:	2600      	movs	r6, #0
 800539e:	42a6      	cmp	r6, r4
 80053a0:	d105      	bne.n	80053ae <__libc_init_array+0x2e>
 80053a2:	bd70      	pop	{r4, r5, r6, pc}
 80053a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80053a8:	4798      	blx	r3
 80053aa:	3601      	adds	r6, #1
 80053ac:	e7ee      	b.n	800538c <__libc_init_array+0xc>
 80053ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80053b2:	4798      	blx	r3
 80053b4:	3601      	adds	r6, #1
 80053b6:	e7f2      	b.n	800539e <__libc_init_array+0x1e>
 80053b8:	08009068 	.word	0x08009068
 80053bc:	08009068 	.word	0x08009068
 80053c0:	08009068 	.word	0x08009068
 80053c4:	0800906c 	.word	0x0800906c

080053c8 <__retarget_lock_acquire_recursive>:
 80053c8:	4770      	bx	lr

080053ca <__retarget_lock_release_recursive>:
 80053ca:	4770      	bx	lr

080053cc <nanf>:
 80053cc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80053d4 <nanf+0x8>
 80053d0:	4770      	bx	lr
 80053d2:	bf00      	nop
 80053d4:	7fc00000 	.word	0x7fc00000

080053d8 <quorem>:
 80053d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053dc:	6903      	ldr	r3, [r0, #16]
 80053de:	690c      	ldr	r4, [r1, #16]
 80053e0:	42a3      	cmp	r3, r4
 80053e2:	4607      	mov	r7, r0
 80053e4:	db7e      	blt.n	80054e4 <quorem+0x10c>
 80053e6:	3c01      	subs	r4, #1
 80053e8:	f101 0814 	add.w	r8, r1, #20
 80053ec:	f100 0514 	add.w	r5, r0, #20
 80053f0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80053f4:	9301      	str	r3, [sp, #4]
 80053f6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80053fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80053fe:	3301      	adds	r3, #1
 8005400:	429a      	cmp	r2, r3
 8005402:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005406:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800540a:	fbb2 f6f3 	udiv	r6, r2, r3
 800540e:	d331      	bcc.n	8005474 <quorem+0x9c>
 8005410:	f04f 0e00 	mov.w	lr, #0
 8005414:	4640      	mov	r0, r8
 8005416:	46ac      	mov	ip, r5
 8005418:	46f2      	mov	sl, lr
 800541a:	f850 2b04 	ldr.w	r2, [r0], #4
 800541e:	b293      	uxth	r3, r2
 8005420:	fb06 e303 	mla	r3, r6, r3, lr
 8005424:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005428:	0c1a      	lsrs	r2, r3, #16
 800542a:	b29b      	uxth	r3, r3
 800542c:	ebaa 0303 	sub.w	r3, sl, r3
 8005430:	f8dc a000 	ldr.w	sl, [ip]
 8005434:	fa13 f38a 	uxtah	r3, r3, sl
 8005438:	fb06 220e 	mla	r2, r6, lr, r2
 800543c:	9300      	str	r3, [sp, #0]
 800543e:	9b00      	ldr	r3, [sp, #0]
 8005440:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005444:	b292      	uxth	r2, r2
 8005446:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800544a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800544e:	f8bd 3000 	ldrh.w	r3, [sp]
 8005452:	4581      	cmp	r9, r0
 8005454:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005458:	f84c 3b04 	str.w	r3, [ip], #4
 800545c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005460:	d2db      	bcs.n	800541a <quorem+0x42>
 8005462:	f855 300b 	ldr.w	r3, [r5, fp]
 8005466:	b92b      	cbnz	r3, 8005474 <quorem+0x9c>
 8005468:	9b01      	ldr	r3, [sp, #4]
 800546a:	3b04      	subs	r3, #4
 800546c:	429d      	cmp	r5, r3
 800546e:	461a      	mov	r2, r3
 8005470:	d32c      	bcc.n	80054cc <quorem+0xf4>
 8005472:	613c      	str	r4, [r7, #16]
 8005474:	4638      	mov	r0, r7
 8005476:	f001 f9ef 	bl	8006858 <__mcmp>
 800547a:	2800      	cmp	r0, #0
 800547c:	db22      	blt.n	80054c4 <quorem+0xec>
 800547e:	3601      	adds	r6, #1
 8005480:	4629      	mov	r1, r5
 8005482:	2000      	movs	r0, #0
 8005484:	f858 2b04 	ldr.w	r2, [r8], #4
 8005488:	f8d1 c000 	ldr.w	ip, [r1]
 800548c:	b293      	uxth	r3, r2
 800548e:	1ac3      	subs	r3, r0, r3
 8005490:	0c12      	lsrs	r2, r2, #16
 8005492:	fa13 f38c 	uxtah	r3, r3, ip
 8005496:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800549a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800549e:	b29b      	uxth	r3, r3
 80054a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80054a4:	45c1      	cmp	r9, r8
 80054a6:	f841 3b04 	str.w	r3, [r1], #4
 80054aa:	ea4f 4022 	mov.w	r0, r2, asr #16
 80054ae:	d2e9      	bcs.n	8005484 <quorem+0xac>
 80054b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80054b4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80054b8:	b922      	cbnz	r2, 80054c4 <quorem+0xec>
 80054ba:	3b04      	subs	r3, #4
 80054bc:	429d      	cmp	r5, r3
 80054be:	461a      	mov	r2, r3
 80054c0:	d30a      	bcc.n	80054d8 <quorem+0x100>
 80054c2:	613c      	str	r4, [r7, #16]
 80054c4:	4630      	mov	r0, r6
 80054c6:	b003      	add	sp, #12
 80054c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054cc:	6812      	ldr	r2, [r2, #0]
 80054ce:	3b04      	subs	r3, #4
 80054d0:	2a00      	cmp	r2, #0
 80054d2:	d1ce      	bne.n	8005472 <quorem+0x9a>
 80054d4:	3c01      	subs	r4, #1
 80054d6:	e7c9      	b.n	800546c <quorem+0x94>
 80054d8:	6812      	ldr	r2, [r2, #0]
 80054da:	3b04      	subs	r3, #4
 80054dc:	2a00      	cmp	r2, #0
 80054de:	d1f0      	bne.n	80054c2 <quorem+0xea>
 80054e0:	3c01      	subs	r4, #1
 80054e2:	e7eb      	b.n	80054bc <quorem+0xe4>
 80054e4:	2000      	movs	r0, #0
 80054e6:	e7ee      	b.n	80054c6 <quorem+0xee>

080054e8 <_dtoa_r>:
 80054e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054ec:	ed2d 8b04 	vpush	{d8-d9}
 80054f0:	69c5      	ldr	r5, [r0, #28]
 80054f2:	b093      	sub	sp, #76	; 0x4c
 80054f4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80054f8:	ec57 6b10 	vmov	r6, r7, d0
 80054fc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005500:	9107      	str	r1, [sp, #28]
 8005502:	4604      	mov	r4, r0
 8005504:	920a      	str	r2, [sp, #40]	; 0x28
 8005506:	930d      	str	r3, [sp, #52]	; 0x34
 8005508:	b975      	cbnz	r5, 8005528 <_dtoa_r+0x40>
 800550a:	2010      	movs	r0, #16
 800550c:	f000 fe2a 	bl	8006164 <malloc>
 8005510:	4602      	mov	r2, r0
 8005512:	61e0      	str	r0, [r4, #28]
 8005514:	b920      	cbnz	r0, 8005520 <_dtoa_r+0x38>
 8005516:	4bae      	ldr	r3, [pc, #696]	; (80057d0 <_dtoa_r+0x2e8>)
 8005518:	21ef      	movs	r1, #239	; 0xef
 800551a:	48ae      	ldr	r0, [pc, #696]	; (80057d4 <_dtoa_r+0x2ec>)
 800551c:	f002 fc74 	bl	8007e08 <__assert_func>
 8005520:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005524:	6005      	str	r5, [r0, #0]
 8005526:	60c5      	str	r5, [r0, #12]
 8005528:	69e3      	ldr	r3, [r4, #28]
 800552a:	6819      	ldr	r1, [r3, #0]
 800552c:	b151      	cbz	r1, 8005544 <_dtoa_r+0x5c>
 800552e:	685a      	ldr	r2, [r3, #4]
 8005530:	604a      	str	r2, [r1, #4]
 8005532:	2301      	movs	r3, #1
 8005534:	4093      	lsls	r3, r2
 8005536:	608b      	str	r3, [r1, #8]
 8005538:	4620      	mov	r0, r4
 800553a:	f000 ff07 	bl	800634c <_Bfree>
 800553e:	69e3      	ldr	r3, [r4, #28]
 8005540:	2200      	movs	r2, #0
 8005542:	601a      	str	r2, [r3, #0]
 8005544:	1e3b      	subs	r3, r7, #0
 8005546:	bfbb      	ittet	lt
 8005548:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800554c:	9303      	strlt	r3, [sp, #12]
 800554e:	2300      	movge	r3, #0
 8005550:	2201      	movlt	r2, #1
 8005552:	bfac      	ite	ge
 8005554:	f8c8 3000 	strge.w	r3, [r8]
 8005558:	f8c8 2000 	strlt.w	r2, [r8]
 800555c:	4b9e      	ldr	r3, [pc, #632]	; (80057d8 <_dtoa_r+0x2f0>)
 800555e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005562:	ea33 0308 	bics.w	r3, r3, r8
 8005566:	d11b      	bne.n	80055a0 <_dtoa_r+0xb8>
 8005568:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800556a:	f242 730f 	movw	r3, #9999	; 0x270f
 800556e:	6013      	str	r3, [r2, #0]
 8005570:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005574:	4333      	orrs	r3, r6
 8005576:	f000 8593 	beq.w	80060a0 <_dtoa_r+0xbb8>
 800557a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800557c:	b963      	cbnz	r3, 8005598 <_dtoa_r+0xb0>
 800557e:	4b97      	ldr	r3, [pc, #604]	; (80057dc <_dtoa_r+0x2f4>)
 8005580:	e027      	b.n	80055d2 <_dtoa_r+0xea>
 8005582:	4b97      	ldr	r3, [pc, #604]	; (80057e0 <_dtoa_r+0x2f8>)
 8005584:	9300      	str	r3, [sp, #0]
 8005586:	3308      	adds	r3, #8
 8005588:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800558a:	6013      	str	r3, [r2, #0]
 800558c:	9800      	ldr	r0, [sp, #0]
 800558e:	b013      	add	sp, #76	; 0x4c
 8005590:	ecbd 8b04 	vpop	{d8-d9}
 8005594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005598:	4b90      	ldr	r3, [pc, #576]	; (80057dc <_dtoa_r+0x2f4>)
 800559a:	9300      	str	r3, [sp, #0]
 800559c:	3303      	adds	r3, #3
 800559e:	e7f3      	b.n	8005588 <_dtoa_r+0xa0>
 80055a0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80055a4:	2200      	movs	r2, #0
 80055a6:	ec51 0b17 	vmov	r0, r1, d7
 80055aa:	eeb0 8a47 	vmov.f32	s16, s14
 80055ae:	eef0 8a67 	vmov.f32	s17, s15
 80055b2:	2300      	movs	r3, #0
 80055b4:	f7fb fa90 	bl	8000ad8 <__aeabi_dcmpeq>
 80055b8:	4681      	mov	r9, r0
 80055ba:	b160      	cbz	r0, 80055d6 <_dtoa_r+0xee>
 80055bc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80055be:	2301      	movs	r3, #1
 80055c0:	6013      	str	r3, [r2, #0]
 80055c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	f000 8568 	beq.w	800609a <_dtoa_r+0xbb2>
 80055ca:	4b86      	ldr	r3, [pc, #536]	; (80057e4 <_dtoa_r+0x2fc>)
 80055cc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80055ce:	6013      	str	r3, [r2, #0]
 80055d0:	3b01      	subs	r3, #1
 80055d2:	9300      	str	r3, [sp, #0]
 80055d4:	e7da      	b.n	800558c <_dtoa_r+0xa4>
 80055d6:	aa10      	add	r2, sp, #64	; 0x40
 80055d8:	a911      	add	r1, sp, #68	; 0x44
 80055da:	4620      	mov	r0, r4
 80055dc:	eeb0 0a48 	vmov.f32	s0, s16
 80055e0:	eef0 0a68 	vmov.f32	s1, s17
 80055e4:	f001 fa4e 	bl	8006a84 <__d2b>
 80055e8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80055ec:	4682      	mov	sl, r0
 80055ee:	2d00      	cmp	r5, #0
 80055f0:	d07f      	beq.n	80056f2 <_dtoa_r+0x20a>
 80055f2:	ee18 3a90 	vmov	r3, s17
 80055f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80055fa:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80055fe:	ec51 0b18 	vmov	r0, r1, d8
 8005602:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005606:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800560a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800560e:	4619      	mov	r1, r3
 8005610:	2200      	movs	r2, #0
 8005612:	4b75      	ldr	r3, [pc, #468]	; (80057e8 <_dtoa_r+0x300>)
 8005614:	f7fa fe40 	bl	8000298 <__aeabi_dsub>
 8005618:	a367      	add	r3, pc, #412	; (adr r3, 80057b8 <_dtoa_r+0x2d0>)
 800561a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800561e:	f7fa fff3 	bl	8000608 <__aeabi_dmul>
 8005622:	a367      	add	r3, pc, #412	; (adr r3, 80057c0 <_dtoa_r+0x2d8>)
 8005624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005628:	f7fa fe38 	bl	800029c <__adddf3>
 800562c:	4606      	mov	r6, r0
 800562e:	4628      	mov	r0, r5
 8005630:	460f      	mov	r7, r1
 8005632:	f7fa ff7f 	bl	8000534 <__aeabi_i2d>
 8005636:	a364      	add	r3, pc, #400	; (adr r3, 80057c8 <_dtoa_r+0x2e0>)
 8005638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800563c:	f7fa ffe4 	bl	8000608 <__aeabi_dmul>
 8005640:	4602      	mov	r2, r0
 8005642:	460b      	mov	r3, r1
 8005644:	4630      	mov	r0, r6
 8005646:	4639      	mov	r1, r7
 8005648:	f7fa fe28 	bl	800029c <__adddf3>
 800564c:	4606      	mov	r6, r0
 800564e:	460f      	mov	r7, r1
 8005650:	f7fb fa8a 	bl	8000b68 <__aeabi_d2iz>
 8005654:	2200      	movs	r2, #0
 8005656:	4683      	mov	fp, r0
 8005658:	2300      	movs	r3, #0
 800565a:	4630      	mov	r0, r6
 800565c:	4639      	mov	r1, r7
 800565e:	f7fb fa45 	bl	8000aec <__aeabi_dcmplt>
 8005662:	b148      	cbz	r0, 8005678 <_dtoa_r+0x190>
 8005664:	4658      	mov	r0, fp
 8005666:	f7fa ff65 	bl	8000534 <__aeabi_i2d>
 800566a:	4632      	mov	r2, r6
 800566c:	463b      	mov	r3, r7
 800566e:	f7fb fa33 	bl	8000ad8 <__aeabi_dcmpeq>
 8005672:	b908      	cbnz	r0, 8005678 <_dtoa_r+0x190>
 8005674:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005678:	f1bb 0f16 	cmp.w	fp, #22
 800567c:	d857      	bhi.n	800572e <_dtoa_r+0x246>
 800567e:	4b5b      	ldr	r3, [pc, #364]	; (80057ec <_dtoa_r+0x304>)
 8005680:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005688:	ec51 0b18 	vmov	r0, r1, d8
 800568c:	f7fb fa2e 	bl	8000aec <__aeabi_dcmplt>
 8005690:	2800      	cmp	r0, #0
 8005692:	d04e      	beq.n	8005732 <_dtoa_r+0x24a>
 8005694:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005698:	2300      	movs	r3, #0
 800569a:	930c      	str	r3, [sp, #48]	; 0x30
 800569c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800569e:	1b5b      	subs	r3, r3, r5
 80056a0:	1e5a      	subs	r2, r3, #1
 80056a2:	bf45      	ittet	mi
 80056a4:	f1c3 0301 	rsbmi	r3, r3, #1
 80056a8:	9305      	strmi	r3, [sp, #20]
 80056aa:	2300      	movpl	r3, #0
 80056ac:	2300      	movmi	r3, #0
 80056ae:	9206      	str	r2, [sp, #24]
 80056b0:	bf54      	ite	pl
 80056b2:	9305      	strpl	r3, [sp, #20]
 80056b4:	9306      	strmi	r3, [sp, #24]
 80056b6:	f1bb 0f00 	cmp.w	fp, #0
 80056ba:	db3c      	blt.n	8005736 <_dtoa_r+0x24e>
 80056bc:	9b06      	ldr	r3, [sp, #24]
 80056be:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80056c2:	445b      	add	r3, fp
 80056c4:	9306      	str	r3, [sp, #24]
 80056c6:	2300      	movs	r3, #0
 80056c8:	9308      	str	r3, [sp, #32]
 80056ca:	9b07      	ldr	r3, [sp, #28]
 80056cc:	2b09      	cmp	r3, #9
 80056ce:	d868      	bhi.n	80057a2 <_dtoa_r+0x2ba>
 80056d0:	2b05      	cmp	r3, #5
 80056d2:	bfc4      	itt	gt
 80056d4:	3b04      	subgt	r3, #4
 80056d6:	9307      	strgt	r3, [sp, #28]
 80056d8:	9b07      	ldr	r3, [sp, #28]
 80056da:	f1a3 0302 	sub.w	r3, r3, #2
 80056de:	bfcc      	ite	gt
 80056e0:	2500      	movgt	r5, #0
 80056e2:	2501      	movle	r5, #1
 80056e4:	2b03      	cmp	r3, #3
 80056e6:	f200 8085 	bhi.w	80057f4 <_dtoa_r+0x30c>
 80056ea:	e8df f003 	tbb	[pc, r3]
 80056ee:	3b2e      	.short	0x3b2e
 80056f0:	5839      	.short	0x5839
 80056f2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80056f6:	441d      	add	r5, r3
 80056f8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80056fc:	2b20      	cmp	r3, #32
 80056fe:	bfc1      	itttt	gt
 8005700:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005704:	fa08 f803 	lslgt.w	r8, r8, r3
 8005708:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800570c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005710:	bfd6      	itet	le
 8005712:	f1c3 0320 	rsble	r3, r3, #32
 8005716:	ea48 0003 	orrgt.w	r0, r8, r3
 800571a:	fa06 f003 	lslle.w	r0, r6, r3
 800571e:	f7fa fef9 	bl	8000514 <__aeabi_ui2d>
 8005722:	2201      	movs	r2, #1
 8005724:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005728:	3d01      	subs	r5, #1
 800572a:	920e      	str	r2, [sp, #56]	; 0x38
 800572c:	e76f      	b.n	800560e <_dtoa_r+0x126>
 800572e:	2301      	movs	r3, #1
 8005730:	e7b3      	b.n	800569a <_dtoa_r+0x1b2>
 8005732:	900c      	str	r0, [sp, #48]	; 0x30
 8005734:	e7b2      	b.n	800569c <_dtoa_r+0x1b4>
 8005736:	9b05      	ldr	r3, [sp, #20]
 8005738:	eba3 030b 	sub.w	r3, r3, fp
 800573c:	9305      	str	r3, [sp, #20]
 800573e:	f1cb 0300 	rsb	r3, fp, #0
 8005742:	9308      	str	r3, [sp, #32]
 8005744:	2300      	movs	r3, #0
 8005746:	930b      	str	r3, [sp, #44]	; 0x2c
 8005748:	e7bf      	b.n	80056ca <_dtoa_r+0x1e2>
 800574a:	2300      	movs	r3, #0
 800574c:	9309      	str	r3, [sp, #36]	; 0x24
 800574e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005750:	2b00      	cmp	r3, #0
 8005752:	dc52      	bgt.n	80057fa <_dtoa_r+0x312>
 8005754:	2301      	movs	r3, #1
 8005756:	9301      	str	r3, [sp, #4]
 8005758:	9304      	str	r3, [sp, #16]
 800575a:	461a      	mov	r2, r3
 800575c:	920a      	str	r2, [sp, #40]	; 0x28
 800575e:	e00b      	b.n	8005778 <_dtoa_r+0x290>
 8005760:	2301      	movs	r3, #1
 8005762:	e7f3      	b.n	800574c <_dtoa_r+0x264>
 8005764:	2300      	movs	r3, #0
 8005766:	9309      	str	r3, [sp, #36]	; 0x24
 8005768:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800576a:	445b      	add	r3, fp
 800576c:	9301      	str	r3, [sp, #4]
 800576e:	3301      	adds	r3, #1
 8005770:	2b01      	cmp	r3, #1
 8005772:	9304      	str	r3, [sp, #16]
 8005774:	bfb8      	it	lt
 8005776:	2301      	movlt	r3, #1
 8005778:	69e0      	ldr	r0, [r4, #28]
 800577a:	2100      	movs	r1, #0
 800577c:	2204      	movs	r2, #4
 800577e:	f102 0614 	add.w	r6, r2, #20
 8005782:	429e      	cmp	r6, r3
 8005784:	d93d      	bls.n	8005802 <_dtoa_r+0x31a>
 8005786:	6041      	str	r1, [r0, #4]
 8005788:	4620      	mov	r0, r4
 800578a:	f000 fd9f 	bl	80062cc <_Balloc>
 800578e:	9000      	str	r0, [sp, #0]
 8005790:	2800      	cmp	r0, #0
 8005792:	d139      	bne.n	8005808 <_dtoa_r+0x320>
 8005794:	4b16      	ldr	r3, [pc, #88]	; (80057f0 <_dtoa_r+0x308>)
 8005796:	4602      	mov	r2, r0
 8005798:	f240 11af 	movw	r1, #431	; 0x1af
 800579c:	e6bd      	b.n	800551a <_dtoa_r+0x32>
 800579e:	2301      	movs	r3, #1
 80057a0:	e7e1      	b.n	8005766 <_dtoa_r+0x27e>
 80057a2:	2501      	movs	r5, #1
 80057a4:	2300      	movs	r3, #0
 80057a6:	9307      	str	r3, [sp, #28]
 80057a8:	9509      	str	r5, [sp, #36]	; 0x24
 80057aa:	f04f 33ff 	mov.w	r3, #4294967295
 80057ae:	9301      	str	r3, [sp, #4]
 80057b0:	9304      	str	r3, [sp, #16]
 80057b2:	2200      	movs	r2, #0
 80057b4:	2312      	movs	r3, #18
 80057b6:	e7d1      	b.n	800575c <_dtoa_r+0x274>
 80057b8:	636f4361 	.word	0x636f4361
 80057bc:	3fd287a7 	.word	0x3fd287a7
 80057c0:	8b60c8b3 	.word	0x8b60c8b3
 80057c4:	3fc68a28 	.word	0x3fc68a28
 80057c8:	509f79fb 	.word	0x509f79fb
 80057cc:	3fd34413 	.word	0x3fd34413
 80057d0:	08008c7a 	.word	0x08008c7a
 80057d4:	08008c91 	.word	0x08008c91
 80057d8:	7ff00000 	.word	0x7ff00000
 80057dc:	08008c76 	.word	0x08008c76
 80057e0:	08008c6d 	.word	0x08008c6d
 80057e4:	08008c45 	.word	0x08008c45
 80057e8:	3ff80000 	.word	0x3ff80000
 80057ec:	08008d80 	.word	0x08008d80
 80057f0:	08008ce9 	.word	0x08008ce9
 80057f4:	2301      	movs	r3, #1
 80057f6:	9309      	str	r3, [sp, #36]	; 0x24
 80057f8:	e7d7      	b.n	80057aa <_dtoa_r+0x2c2>
 80057fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057fc:	9301      	str	r3, [sp, #4]
 80057fe:	9304      	str	r3, [sp, #16]
 8005800:	e7ba      	b.n	8005778 <_dtoa_r+0x290>
 8005802:	3101      	adds	r1, #1
 8005804:	0052      	lsls	r2, r2, #1
 8005806:	e7ba      	b.n	800577e <_dtoa_r+0x296>
 8005808:	69e3      	ldr	r3, [r4, #28]
 800580a:	9a00      	ldr	r2, [sp, #0]
 800580c:	601a      	str	r2, [r3, #0]
 800580e:	9b04      	ldr	r3, [sp, #16]
 8005810:	2b0e      	cmp	r3, #14
 8005812:	f200 80a8 	bhi.w	8005966 <_dtoa_r+0x47e>
 8005816:	2d00      	cmp	r5, #0
 8005818:	f000 80a5 	beq.w	8005966 <_dtoa_r+0x47e>
 800581c:	f1bb 0f00 	cmp.w	fp, #0
 8005820:	dd38      	ble.n	8005894 <_dtoa_r+0x3ac>
 8005822:	4bc0      	ldr	r3, [pc, #768]	; (8005b24 <_dtoa_r+0x63c>)
 8005824:	f00b 020f 	and.w	r2, fp, #15
 8005828:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800582c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005830:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005834:	ea4f 182b 	mov.w	r8, fp, asr #4
 8005838:	d019      	beq.n	800586e <_dtoa_r+0x386>
 800583a:	4bbb      	ldr	r3, [pc, #748]	; (8005b28 <_dtoa_r+0x640>)
 800583c:	ec51 0b18 	vmov	r0, r1, d8
 8005840:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005844:	f7fb f80a 	bl	800085c <__aeabi_ddiv>
 8005848:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800584c:	f008 080f 	and.w	r8, r8, #15
 8005850:	2503      	movs	r5, #3
 8005852:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8005b28 <_dtoa_r+0x640>
 8005856:	f1b8 0f00 	cmp.w	r8, #0
 800585a:	d10a      	bne.n	8005872 <_dtoa_r+0x38a>
 800585c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005860:	4632      	mov	r2, r6
 8005862:	463b      	mov	r3, r7
 8005864:	f7fa fffa 	bl	800085c <__aeabi_ddiv>
 8005868:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800586c:	e02b      	b.n	80058c6 <_dtoa_r+0x3de>
 800586e:	2502      	movs	r5, #2
 8005870:	e7ef      	b.n	8005852 <_dtoa_r+0x36a>
 8005872:	f018 0f01 	tst.w	r8, #1
 8005876:	d008      	beq.n	800588a <_dtoa_r+0x3a2>
 8005878:	4630      	mov	r0, r6
 800587a:	4639      	mov	r1, r7
 800587c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005880:	f7fa fec2 	bl	8000608 <__aeabi_dmul>
 8005884:	3501      	adds	r5, #1
 8005886:	4606      	mov	r6, r0
 8005888:	460f      	mov	r7, r1
 800588a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800588e:	f109 0908 	add.w	r9, r9, #8
 8005892:	e7e0      	b.n	8005856 <_dtoa_r+0x36e>
 8005894:	f000 809f 	beq.w	80059d6 <_dtoa_r+0x4ee>
 8005898:	f1cb 0600 	rsb	r6, fp, #0
 800589c:	4ba1      	ldr	r3, [pc, #644]	; (8005b24 <_dtoa_r+0x63c>)
 800589e:	4fa2      	ldr	r7, [pc, #648]	; (8005b28 <_dtoa_r+0x640>)
 80058a0:	f006 020f 	and.w	r2, r6, #15
 80058a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80058a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ac:	ec51 0b18 	vmov	r0, r1, d8
 80058b0:	f7fa feaa 	bl	8000608 <__aeabi_dmul>
 80058b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058b8:	1136      	asrs	r6, r6, #4
 80058ba:	2300      	movs	r3, #0
 80058bc:	2502      	movs	r5, #2
 80058be:	2e00      	cmp	r6, #0
 80058c0:	d17e      	bne.n	80059c0 <_dtoa_r+0x4d8>
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d1d0      	bne.n	8005868 <_dtoa_r+0x380>
 80058c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80058c8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	f000 8084 	beq.w	80059da <_dtoa_r+0x4f2>
 80058d2:	4b96      	ldr	r3, [pc, #600]	; (8005b2c <_dtoa_r+0x644>)
 80058d4:	2200      	movs	r2, #0
 80058d6:	4640      	mov	r0, r8
 80058d8:	4649      	mov	r1, r9
 80058da:	f7fb f907 	bl	8000aec <__aeabi_dcmplt>
 80058de:	2800      	cmp	r0, #0
 80058e0:	d07b      	beq.n	80059da <_dtoa_r+0x4f2>
 80058e2:	9b04      	ldr	r3, [sp, #16]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d078      	beq.n	80059da <_dtoa_r+0x4f2>
 80058e8:	9b01      	ldr	r3, [sp, #4]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	dd39      	ble.n	8005962 <_dtoa_r+0x47a>
 80058ee:	4b90      	ldr	r3, [pc, #576]	; (8005b30 <_dtoa_r+0x648>)
 80058f0:	2200      	movs	r2, #0
 80058f2:	4640      	mov	r0, r8
 80058f4:	4649      	mov	r1, r9
 80058f6:	f7fa fe87 	bl	8000608 <__aeabi_dmul>
 80058fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058fe:	9e01      	ldr	r6, [sp, #4]
 8005900:	f10b 37ff 	add.w	r7, fp, #4294967295
 8005904:	3501      	adds	r5, #1
 8005906:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800590a:	4628      	mov	r0, r5
 800590c:	f7fa fe12 	bl	8000534 <__aeabi_i2d>
 8005910:	4642      	mov	r2, r8
 8005912:	464b      	mov	r3, r9
 8005914:	f7fa fe78 	bl	8000608 <__aeabi_dmul>
 8005918:	4b86      	ldr	r3, [pc, #536]	; (8005b34 <_dtoa_r+0x64c>)
 800591a:	2200      	movs	r2, #0
 800591c:	f7fa fcbe 	bl	800029c <__adddf3>
 8005920:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005924:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005928:	9303      	str	r3, [sp, #12]
 800592a:	2e00      	cmp	r6, #0
 800592c:	d158      	bne.n	80059e0 <_dtoa_r+0x4f8>
 800592e:	4b82      	ldr	r3, [pc, #520]	; (8005b38 <_dtoa_r+0x650>)
 8005930:	2200      	movs	r2, #0
 8005932:	4640      	mov	r0, r8
 8005934:	4649      	mov	r1, r9
 8005936:	f7fa fcaf 	bl	8000298 <__aeabi_dsub>
 800593a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800593e:	4680      	mov	r8, r0
 8005940:	4689      	mov	r9, r1
 8005942:	f7fb f8f1 	bl	8000b28 <__aeabi_dcmpgt>
 8005946:	2800      	cmp	r0, #0
 8005948:	f040 8296 	bne.w	8005e78 <_dtoa_r+0x990>
 800594c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005950:	4640      	mov	r0, r8
 8005952:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005956:	4649      	mov	r1, r9
 8005958:	f7fb f8c8 	bl	8000aec <__aeabi_dcmplt>
 800595c:	2800      	cmp	r0, #0
 800595e:	f040 8289 	bne.w	8005e74 <_dtoa_r+0x98c>
 8005962:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005966:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005968:	2b00      	cmp	r3, #0
 800596a:	f2c0 814e 	blt.w	8005c0a <_dtoa_r+0x722>
 800596e:	f1bb 0f0e 	cmp.w	fp, #14
 8005972:	f300 814a 	bgt.w	8005c0a <_dtoa_r+0x722>
 8005976:	4b6b      	ldr	r3, [pc, #428]	; (8005b24 <_dtoa_r+0x63c>)
 8005978:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800597c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005980:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005982:	2b00      	cmp	r3, #0
 8005984:	f280 80dc 	bge.w	8005b40 <_dtoa_r+0x658>
 8005988:	9b04      	ldr	r3, [sp, #16]
 800598a:	2b00      	cmp	r3, #0
 800598c:	f300 80d8 	bgt.w	8005b40 <_dtoa_r+0x658>
 8005990:	f040 826f 	bne.w	8005e72 <_dtoa_r+0x98a>
 8005994:	4b68      	ldr	r3, [pc, #416]	; (8005b38 <_dtoa_r+0x650>)
 8005996:	2200      	movs	r2, #0
 8005998:	4640      	mov	r0, r8
 800599a:	4649      	mov	r1, r9
 800599c:	f7fa fe34 	bl	8000608 <__aeabi_dmul>
 80059a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80059a4:	f7fb f8b6 	bl	8000b14 <__aeabi_dcmpge>
 80059a8:	9e04      	ldr	r6, [sp, #16]
 80059aa:	4637      	mov	r7, r6
 80059ac:	2800      	cmp	r0, #0
 80059ae:	f040 8245 	bne.w	8005e3c <_dtoa_r+0x954>
 80059b2:	9d00      	ldr	r5, [sp, #0]
 80059b4:	2331      	movs	r3, #49	; 0x31
 80059b6:	f805 3b01 	strb.w	r3, [r5], #1
 80059ba:	f10b 0b01 	add.w	fp, fp, #1
 80059be:	e241      	b.n	8005e44 <_dtoa_r+0x95c>
 80059c0:	07f2      	lsls	r2, r6, #31
 80059c2:	d505      	bpl.n	80059d0 <_dtoa_r+0x4e8>
 80059c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80059c8:	f7fa fe1e 	bl	8000608 <__aeabi_dmul>
 80059cc:	3501      	adds	r5, #1
 80059ce:	2301      	movs	r3, #1
 80059d0:	1076      	asrs	r6, r6, #1
 80059d2:	3708      	adds	r7, #8
 80059d4:	e773      	b.n	80058be <_dtoa_r+0x3d6>
 80059d6:	2502      	movs	r5, #2
 80059d8:	e775      	b.n	80058c6 <_dtoa_r+0x3de>
 80059da:	9e04      	ldr	r6, [sp, #16]
 80059dc:	465f      	mov	r7, fp
 80059de:	e792      	b.n	8005906 <_dtoa_r+0x41e>
 80059e0:	9900      	ldr	r1, [sp, #0]
 80059e2:	4b50      	ldr	r3, [pc, #320]	; (8005b24 <_dtoa_r+0x63c>)
 80059e4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80059e8:	4431      	add	r1, r6
 80059ea:	9102      	str	r1, [sp, #8]
 80059ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 80059ee:	eeb0 9a47 	vmov.f32	s18, s14
 80059f2:	eef0 9a67 	vmov.f32	s19, s15
 80059f6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80059fa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80059fe:	2900      	cmp	r1, #0
 8005a00:	d044      	beq.n	8005a8c <_dtoa_r+0x5a4>
 8005a02:	494e      	ldr	r1, [pc, #312]	; (8005b3c <_dtoa_r+0x654>)
 8005a04:	2000      	movs	r0, #0
 8005a06:	f7fa ff29 	bl	800085c <__aeabi_ddiv>
 8005a0a:	ec53 2b19 	vmov	r2, r3, d9
 8005a0e:	f7fa fc43 	bl	8000298 <__aeabi_dsub>
 8005a12:	9d00      	ldr	r5, [sp, #0]
 8005a14:	ec41 0b19 	vmov	d9, r0, r1
 8005a18:	4649      	mov	r1, r9
 8005a1a:	4640      	mov	r0, r8
 8005a1c:	f7fb f8a4 	bl	8000b68 <__aeabi_d2iz>
 8005a20:	4606      	mov	r6, r0
 8005a22:	f7fa fd87 	bl	8000534 <__aeabi_i2d>
 8005a26:	4602      	mov	r2, r0
 8005a28:	460b      	mov	r3, r1
 8005a2a:	4640      	mov	r0, r8
 8005a2c:	4649      	mov	r1, r9
 8005a2e:	f7fa fc33 	bl	8000298 <__aeabi_dsub>
 8005a32:	3630      	adds	r6, #48	; 0x30
 8005a34:	f805 6b01 	strb.w	r6, [r5], #1
 8005a38:	ec53 2b19 	vmov	r2, r3, d9
 8005a3c:	4680      	mov	r8, r0
 8005a3e:	4689      	mov	r9, r1
 8005a40:	f7fb f854 	bl	8000aec <__aeabi_dcmplt>
 8005a44:	2800      	cmp	r0, #0
 8005a46:	d164      	bne.n	8005b12 <_dtoa_r+0x62a>
 8005a48:	4642      	mov	r2, r8
 8005a4a:	464b      	mov	r3, r9
 8005a4c:	4937      	ldr	r1, [pc, #220]	; (8005b2c <_dtoa_r+0x644>)
 8005a4e:	2000      	movs	r0, #0
 8005a50:	f7fa fc22 	bl	8000298 <__aeabi_dsub>
 8005a54:	ec53 2b19 	vmov	r2, r3, d9
 8005a58:	f7fb f848 	bl	8000aec <__aeabi_dcmplt>
 8005a5c:	2800      	cmp	r0, #0
 8005a5e:	f040 80b6 	bne.w	8005bce <_dtoa_r+0x6e6>
 8005a62:	9b02      	ldr	r3, [sp, #8]
 8005a64:	429d      	cmp	r5, r3
 8005a66:	f43f af7c 	beq.w	8005962 <_dtoa_r+0x47a>
 8005a6a:	4b31      	ldr	r3, [pc, #196]	; (8005b30 <_dtoa_r+0x648>)
 8005a6c:	ec51 0b19 	vmov	r0, r1, d9
 8005a70:	2200      	movs	r2, #0
 8005a72:	f7fa fdc9 	bl	8000608 <__aeabi_dmul>
 8005a76:	4b2e      	ldr	r3, [pc, #184]	; (8005b30 <_dtoa_r+0x648>)
 8005a78:	ec41 0b19 	vmov	d9, r0, r1
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	4640      	mov	r0, r8
 8005a80:	4649      	mov	r1, r9
 8005a82:	f7fa fdc1 	bl	8000608 <__aeabi_dmul>
 8005a86:	4680      	mov	r8, r0
 8005a88:	4689      	mov	r9, r1
 8005a8a:	e7c5      	b.n	8005a18 <_dtoa_r+0x530>
 8005a8c:	ec51 0b17 	vmov	r0, r1, d7
 8005a90:	f7fa fdba 	bl	8000608 <__aeabi_dmul>
 8005a94:	9b02      	ldr	r3, [sp, #8]
 8005a96:	9d00      	ldr	r5, [sp, #0]
 8005a98:	930f      	str	r3, [sp, #60]	; 0x3c
 8005a9a:	ec41 0b19 	vmov	d9, r0, r1
 8005a9e:	4649      	mov	r1, r9
 8005aa0:	4640      	mov	r0, r8
 8005aa2:	f7fb f861 	bl	8000b68 <__aeabi_d2iz>
 8005aa6:	4606      	mov	r6, r0
 8005aa8:	f7fa fd44 	bl	8000534 <__aeabi_i2d>
 8005aac:	3630      	adds	r6, #48	; 0x30
 8005aae:	4602      	mov	r2, r0
 8005ab0:	460b      	mov	r3, r1
 8005ab2:	4640      	mov	r0, r8
 8005ab4:	4649      	mov	r1, r9
 8005ab6:	f7fa fbef 	bl	8000298 <__aeabi_dsub>
 8005aba:	f805 6b01 	strb.w	r6, [r5], #1
 8005abe:	9b02      	ldr	r3, [sp, #8]
 8005ac0:	429d      	cmp	r5, r3
 8005ac2:	4680      	mov	r8, r0
 8005ac4:	4689      	mov	r9, r1
 8005ac6:	f04f 0200 	mov.w	r2, #0
 8005aca:	d124      	bne.n	8005b16 <_dtoa_r+0x62e>
 8005acc:	4b1b      	ldr	r3, [pc, #108]	; (8005b3c <_dtoa_r+0x654>)
 8005ace:	ec51 0b19 	vmov	r0, r1, d9
 8005ad2:	f7fa fbe3 	bl	800029c <__adddf3>
 8005ad6:	4602      	mov	r2, r0
 8005ad8:	460b      	mov	r3, r1
 8005ada:	4640      	mov	r0, r8
 8005adc:	4649      	mov	r1, r9
 8005ade:	f7fb f823 	bl	8000b28 <__aeabi_dcmpgt>
 8005ae2:	2800      	cmp	r0, #0
 8005ae4:	d173      	bne.n	8005bce <_dtoa_r+0x6e6>
 8005ae6:	ec53 2b19 	vmov	r2, r3, d9
 8005aea:	4914      	ldr	r1, [pc, #80]	; (8005b3c <_dtoa_r+0x654>)
 8005aec:	2000      	movs	r0, #0
 8005aee:	f7fa fbd3 	bl	8000298 <__aeabi_dsub>
 8005af2:	4602      	mov	r2, r0
 8005af4:	460b      	mov	r3, r1
 8005af6:	4640      	mov	r0, r8
 8005af8:	4649      	mov	r1, r9
 8005afa:	f7fa fff7 	bl	8000aec <__aeabi_dcmplt>
 8005afe:	2800      	cmp	r0, #0
 8005b00:	f43f af2f 	beq.w	8005962 <_dtoa_r+0x47a>
 8005b04:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005b06:	1e6b      	subs	r3, r5, #1
 8005b08:	930f      	str	r3, [sp, #60]	; 0x3c
 8005b0a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005b0e:	2b30      	cmp	r3, #48	; 0x30
 8005b10:	d0f8      	beq.n	8005b04 <_dtoa_r+0x61c>
 8005b12:	46bb      	mov	fp, r7
 8005b14:	e04a      	b.n	8005bac <_dtoa_r+0x6c4>
 8005b16:	4b06      	ldr	r3, [pc, #24]	; (8005b30 <_dtoa_r+0x648>)
 8005b18:	f7fa fd76 	bl	8000608 <__aeabi_dmul>
 8005b1c:	4680      	mov	r8, r0
 8005b1e:	4689      	mov	r9, r1
 8005b20:	e7bd      	b.n	8005a9e <_dtoa_r+0x5b6>
 8005b22:	bf00      	nop
 8005b24:	08008d80 	.word	0x08008d80
 8005b28:	08008d58 	.word	0x08008d58
 8005b2c:	3ff00000 	.word	0x3ff00000
 8005b30:	40240000 	.word	0x40240000
 8005b34:	401c0000 	.word	0x401c0000
 8005b38:	40140000 	.word	0x40140000
 8005b3c:	3fe00000 	.word	0x3fe00000
 8005b40:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005b44:	9d00      	ldr	r5, [sp, #0]
 8005b46:	4642      	mov	r2, r8
 8005b48:	464b      	mov	r3, r9
 8005b4a:	4630      	mov	r0, r6
 8005b4c:	4639      	mov	r1, r7
 8005b4e:	f7fa fe85 	bl	800085c <__aeabi_ddiv>
 8005b52:	f7fb f809 	bl	8000b68 <__aeabi_d2iz>
 8005b56:	9001      	str	r0, [sp, #4]
 8005b58:	f7fa fcec 	bl	8000534 <__aeabi_i2d>
 8005b5c:	4642      	mov	r2, r8
 8005b5e:	464b      	mov	r3, r9
 8005b60:	f7fa fd52 	bl	8000608 <__aeabi_dmul>
 8005b64:	4602      	mov	r2, r0
 8005b66:	460b      	mov	r3, r1
 8005b68:	4630      	mov	r0, r6
 8005b6a:	4639      	mov	r1, r7
 8005b6c:	f7fa fb94 	bl	8000298 <__aeabi_dsub>
 8005b70:	9e01      	ldr	r6, [sp, #4]
 8005b72:	9f04      	ldr	r7, [sp, #16]
 8005b74:	3630      	adds	r6, #48	; 0x30
 8005b76:	f805 6b01 	strb.w	r6, [r5], #1
 8005b7a:	9e00      	ldr	r6, [sp, #0]
 8005b7c:	1bae      	subs	r6, r5, r6
 8005b7e:	42b7      	cmp	r7, r6
 8005b80:	4602      	mov	r2, r0
 8005b82:	460b      	mov	r3, r1
 8005b84:	d134      	bne.n	8005bf0 <_dtoa_r+0x708>
 8005b86:	f7fa fb89 	bl	800029c <__adddf3>
 8005b8a:	4642      	mov	r2, r8
 8005b8c:	464b      	mov	r3, r9
 8005b8e:	4606      	mov	r6, r0
 8005b90:	460f      	mov	r7, r1
 8005b92:	f7fa ffc9 	bl	8000b28 <__aeabi_dcmpgt>
 8005b96:	b9c8      	cbnz	r0, 8005bcc <_dtoa_r+0x6e4>
 8005b98:	4642      	mov	r2, r8
 8005b9a:	464b      	mov	r3, r9
 8005b9c:	4630      	mov	r0, r6
 8005b9e:	4639      	mov	r1, r7
 8005ba0:	f7fa ff9a 	bl	8000ad8 <__aeabi_dcmpeq>
 8005ba4:	b110      	cbz	r0, 8005bac <_dtoa_r+0x6c4>
 8005ba6:	9b01      	ldr	r3, [sp, #4]
 8005ba8:	07db      	lsls	r3, r3, #31
 8005baa:	d40f      	bmi.n	8005bcc <_dtoa_r+0x6e4>
 8005bac:	4651      	mov	r1, sl
 8005bae:	4620      	mov	r0, r4
 8005bb0:	f000 fbcc 	bl	800634c <_Bfree>
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005bb8:	702b      	strb	r3, [r5, #0]
 8005bba:	f10b 0301 	add.w	r3, fp, #1
 8005bbe:	6013      	str	r3, [r2, #0]
 8005bc0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	f43f ace2 	beq.w	800558c <_dtoa_r+0xa4>
 8005bc8:	601d      	str	r5, [r3, #0]
 8005bca:	e4df      	b.n	800558c <_dtoa_r+0xa4>
 8005bcc:	465f      	mov	r7, fp
 8005bce:	462b      	mov	r3, r5
 8005bd0:	461d      	mov	r5, r3
 8005bd2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005bd6:	2a39      	cmp	r2, #57	; 0x39
 8005bd8:	d106      	bne.n	8005be8 <_dtoa_r+0x700>
 8005bda:	9a00      	ldr	r2, [sp, #0]
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	d1f7      	bne.n	8005bd0 <_dtoa_r+0x6e8>
 8005be0:	9900      	ldr	r1, [sp, #0]
 8005be2:	2230      	movs	r2, #48	; 0x30
 8005be4:	3701      	adds	r7, #1
 8005be6:	700a      	strb	r2, [r1, #0]
 8005be8:	781a      	ldrb	r2, [r3, #0]
 8005bea:	3201      	adds	r2, #1
 8005bec:	701a      	strb	r2, [r3, #0]
 8005bee:	e790      	b.n	8005b12 <_dtoa_r+0x62a>
 8005bf0:	4ba3      	ldr	r3, [pc, #652]	; (8005e80 <_dtoa_r+0x998>)
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	f7fa fd08 	bl	8000608 <__aeabi_dmul>
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	4606      	mov	r6, r0
 8005bfe:	460f      	mov	r7, r1
 8005c00:	f7fa ff6a 	bl	8000ad8 <__aeabi_dcmpeq>
 8005c04:	2800      	cmp	r0, #0
 8005c06:	d09e      	beq.n	8005b46 <_dtoa_r+0x65e>
 8005c08:	e7d0      	b.n	8005bac <_dtoa_r+0x6c4>
 8005c0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005c0c:	2a00      	cmp	r2, #0
 8005c0e:	f000 80ca 	beq.w	8005da6 <_dtoa_r+0x8be>
 8005c12:	9a07      	ldr	r2, [sp, #28]
 8005c14:	2a01      	cmp	r2, #1
 8005c16:	f300 80ad 	bgt.w	8005d74 <_dtoa_r+0x88c>
 8005c1a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005c1c:	2a00      	cmp	r2, #0
 8005c1e:	f000 80a5 	beq.w	8005d6c <_dtoa_r+0x884>
 8005c22:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005c26:	9e08      	ldr	r6, [sp, #32]
 8005c28:	9d05      	ldr	r5, [sp, #20]
 8005c2a:	9a05      	ldr	r2, [sp, #20]
 8005c2c:	441a      	add	r2, r3
 8005c2e:	9205      	str	r2, [sp, #20]
 8005c30:	9a06      	ldr	r2, [sp, #24]
 8005c32:	2101      	movs	r1, #1
 8005c34:	441a      	add	r2, r3
 8005c36:	4620      	mov	r0, r4
 8005c38:	9206      	str	r2, [sp, #24]
 8005c3a:	f000 fc87 	bl	800654c <__i2b>
 8005c3e:	4607      	mov	r7, r0
 8005c40:	b165      	cbz	r5, 8005c5c <_dtoa_r+0x774>
 8005c42:	9b06      	ldr	r3, [sp, #24]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	dd09      	ble.n	8005c5c <_dtoa_r+0x774>
 8005c48:	42ab      	cmp	r3, r5
 8005c4a:	9a05      	ldr	r2, [sp, #20]
 8005c4c:	bfa8      	it	ge
 8005c4e:	462b      	movge	r3, r5
 8005c50:	1ad2      	subs	r2, r2, r3
 8005c52:	9205      	str	r2, [sp, #20]
 8005c54:	9a06      	ldr	r2, [sp, #24]
 8005c56:	1aed      	subs	r5, r5, r3
 8005c58:	1ad3      	subs	r3, r2, r3
 8005c5a:	9306      	str	r3, [sp, #24]
 8005c5c:	9b08      	ldr	r3, [sp, #32]
 8005c5e:	b1f3      	cbz	r3, 8005c9e <_dtoa_r+0x7b6>
 8005c60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	f000 80a3 	beq.w	8005dae <_dtoa_r+0x8c6>
 8005c68:	2e00      	cmp	r6, #0
 8005c6a:	dd10      	ble.n	8005c8e <_dtoa_r+0x7a6>
 8005c6c:	4639      	mov	r1, r7
 8005c6e:	4632      	mov	r2, r6
 8005c70:	4620      	mov	r0, r4
 8005c72:	f000 fd2b 	bl	80066cc <__pow5mult>
 8005c76:	4652      	mov	r2, sl
 8005c78:	4601      	mov	r1, r0
 8005c7a:	4607      	mov	r7, r0
 8005c7c:	4620      	mov	r0, r4
 8005c7e:	f000 fc7b 	bl	8006578 <__multiply>
 8005c82:	4651      	mov	r1, sl
 8005c84:	4680      	mov	r8, r0
 8005c86:	4620      	mov	r0, r4
 8005c88:	f000 fb60 	bl	800634c <_Bfree>
 8005c8c:	46c2      	mov	sl, r8
 8005c8e:	9b08      	ldr	r3, [sp, #32]
 8005c90:	1b9a      	subs	r2, r3, r6
 8005c92:	d004      	beq.n	8005c9e <_dtoa_r+0x7b6>
 8005c94:	4651      	mov	r1, sl
 8005c96:	4620      	mov	r0, r4
 8005c98:	f000 fd18 	bl	80066cc <__pow5mult>
 8005c9c:	4682      	mov	sl, r0
 8005c9e:	2101      	movs	r1, #1
 8005ca0:	4620      	mov	r0, r4
 8005ca2:	f000 fc53 	bl	800654c <__i2b>
 8005ca6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	4606      	mov	r6, r0
 8005cac:	f340 8081 	ble.w	8005db2 <_dtoa_r+0x8ca>
 8005cb0:	461a      	mov	r2, r3
 8005cb2:	4601      	mov	r1, r0
 8005cb4:	4620      	mov	r0, r4
 8005cb6:	f000 fd09 	bl	80066cc <__pow5mult>
 8005cba:	9b07      	ldr	r3, [sp, #28]
 8005cbc:	2b01      	cmp	r3, #1
 8005cbe:	4606      	mov	r6, r0
 8005cc0:	dd7a      	ble.n	8005db8 <_dtoa_r+0x8d0>
 8005cc2:	f04f 0800 	mov.w	r8, #0
 8005cc6:	6933      	ldr	r3, [r6, #16]
 8005cc8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005ccc:	6918      	ldr	r0, [r3, #16]
 8005cce:	f000 fbef 	bl	80064b0 <__hi0bits>
 8005cd2:	f1c0 0020 	rsb	r0, r0, #32
 8005cd6:	9b06      	ldr	r3, [sp, #24]
 8005cd8:	4418      	add	r0, r3
 8005cda:	f010 001f 	ands.w	r0, r0, #31
 8005cde:	f000 8094 	beq.w	8005e0a <_dtoa_r+0x922>
 8005ce2:	f1c0 0320 	rsb	r3, r0, #32
 8005ce6:	2b04      	cmp	r3, #4
 8005ce8:	f340 8085 	ble.w	8005df6 <_dtoa_r+0x90e>
 8005cec:	9b05      	ldr	r3, [sp, #20]
 8005cee:	f1c0 001c 	rsb	r0, r0, #28
 8005cf2:	4403      	add	r3, r0
 8005cf4:	9305      	str	r3, [sp, #20]
 8005cf6:	9b06      	ldr	r3, [sp, #24]
 8005cf8:	4403      	add	r3, r0
 8005cfa:	4405      	add	r5, r0
 8005cfc:	9306      	str	r3, [sp, #24]
 8005cfe:	9b05      	ldr	r3, [sp, #20]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	dd05      	ble.n	8005d10 <_dtoa_r+0x828>
 8005d04:	4651      	mov	r1, sl
 8005d06:	461a      	mov	r2, r3
 8005d08:	4620      	mov	r0, r4
 8005d0a:	f000 fd39 	bl	8006780 <__lshift>
 8005d0e:	4682      	mov	sl, r0
 8005d10:	9b06      	ldr	r3, [sp, #24]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	dd05      	ble.n	8005d22 <_dtoa_r+0x83a>
 8005d16:	4631      	mov	r1, r6
 8005d18:	461a      	mov	r2, r3
 8005d1a:	4620      	mov	r0, r4
 8005d1c:	f000 fd30 	bl	8006780 <__lshift>
 8005d20:	4606      	mov	r6, r0
 8005d22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d072      	beq.n	8005e0e <_dtoa_r+0x926>
 8005d28:	4631      	mov	r1, r6
 8005d2a:	4650      	mov	r0, sl
 8005d2c:	f000 fd94 	bl	8006858 <__mcmp>
 8005d30:	2800      	cmp	r0, #0
 8005d32:	da6c      	bge.n	8005e0e <_dtoa_r+0x926>
 8005d34:	2300      	movs	r3, #0
 8005d36:	4651      	mov	r1, sl
 8005d38:	220a      	movs	r2, #10
 8005d3a:	4620      	mov	r0, r4
 8005d3c:	f000 fb28 	bl	8006390 <__multadd>
 8005d40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d42:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005d46:	4682      	mov	sl, r0
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	f000 81b0 	beq.w	80060ae <_dtoa_r+0xbc6>
 8005d4e:	2300      	movs	r3, #0
 8005d50:	4639      	mov	r1, r7
 8005d52:	220a      	movs	r2, #10
 8005d54:	4620      	mov	r0, r4
 8005d56:	f000 fb1b 	bl	8006390 <__multadd>
 8005d5a:	9b01      	ldr	r3, [sp, #4]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	4607      	mov	r7, r0
 8005d60:	f300 8096 	bgt.w	8005e90 <_dtoa_r+0x9a8>
 8005d64:	9b07      	ldr	r3, [sp, #28]
 8005d66:	2b02      	cmp	r3, #2
 8005d68:	dc59      	bgt.n	8005e1e <_dtoa_r+0x936>
 8005d6a:	e091      	b.n	8005e90 <_dtoa_r+0x9a8>
 8005d6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005d6e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005d72:	e758      	b.n	8005c26 <_dtoa_r+0x73e>
 8005d74:	9b04      	ldr	r3, [sp, #16]
 8005d76:	1e5e      	subs	r6, r3, #1
 8005d78:	9b08      	ldr	r3, [sp, #32]
 8005d7a:	42b3      	cmp	r3, r6
 8005d7c:	bfbf      	itttt	lt
 8005d7e:	9b08      	ldrlt	r3, [sp, #32]
 8005d80:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8005d82:	9608      	strlt	r6, [sp, #32]
 8005d84:	1af3      	sublt	r3, r6, r3
 8005d86:	bfb4      	ite	lt
 8005d88:	18d2      	addlt	r2, r2, r3
 8005d8a:	1b9e      	subge	r6, r3, r6
 8005d8c:	9b04      	ldr	r3, [sp, #16]
 8005d8e:	bfbc      	itt	lt
 8005d90:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8005d92:	2600      	movlt	r6, #0
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	bfb7      	itett	lt
 8005d98:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8005d9c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8005da0:	1a9d      	sublt	r5, r3, r2
 8005da2:	2300      	movlt	r3, #0
 8005da4:	e741      	b.n	8005c2a <_dtoa_r+0x742>
 8005da6:	9e08      	ldr	r6, [sp, #32]
 8005da8:	9d05      	ldr	r5, [sp, #20]
 8005daa:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005dac:	e748      	b.n	8005c40 <_dtoa_r+0x758>
 8005dae:	9a08      	ldr	r2, [sp, #32]
 8005db0:	e770      	b.n	8005c94 <_dtoa_r+0x7ac>
 8005db2:	9b07      	ldr	r3, [sp, #28]
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	dc19      	bgt.n	8005dec <_dtoa_r+0x904>
 8005db8:	9b02      	ldr	r3, [sp, #8]
 8005dba:	b9bb      	cbnz	r3, 8005dec <_dtoa_r+0x904>
 8005dbc:	9b03      	ldr	r3, [sp, #12]
 8005dbe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005dc2:	b99b      	cbnz	r3, 8005dec <_dtoa_r+0x904>
 8005dc4:	9b03      	ldr	r3, [sp, #12]
 8005dc6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005dca:	0d1b      	lsrs	r3, r3, #20
 8005dcc:	051b      	lsls	r3, r3, #20
 8005dce:	b183      	cbz	r3, 8005df2 <_dtoa_r+0x90a>
 8005dd0:	9b05      	ldr	r3, [sp, #20]
 8005dd2:	3301      	adds	r3, #1
 8005dd4:	9305      	str	r3, [sp, #20]
 8005dd6:	9b06      	ldr	r3, [sp, #24]
 8005dd8:	3301      	adds	r3, #1
 8005dda:	9306      	str	r3, [sp, #24]
 8005ddc:	f04f 0801 	mov.w	r8, #1
 8005de0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	f47f af6f 	bne.w	8005cc6 <_dtoa_r+0x7de>
 8005de8:	2001      	movs	r0, #1
 8005dea:	e774      	b.n	8005cd6 <_dtoa_r+0x7ee>
 8005dec:	f04f 0800 	mov.w	r8, #0
 8005df0:	e7f6      	b.n	8005de0 <_dtoa_r+0x8f8>
 8005df2:	4698      	mov	r8, r3
 8005df4:	e7f4      	b.n	8005de0 <_dtoa_r+0x8f8>
 8005df6:	d082      	beq.n	8005cfe <_dtoa_r+0x816>
 8005df8:	9a05      	ldr	r2, [sp, #20]
 8005dfa:	331c      	adds	r3, #28
 8005dfc:	441a      	add	r2, r3
 8005dfe:	9205      	str	r2, [sp, #20]
 8005e00:	9a06      	ldr	r2, [sp, #24]
 8005e02:	441a      	add	r2, r3
 8005e04:	441d      	add	r5, r3
 8005e06:	9206      	str	r2, [sp, #24]
 8005e08:	e779      	b.n	8005cfe <_dtoa_r+0x816>
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	e7f4      	b.n	8005df8 <_dtoa_r+0x910>
 8005e0e:	9b04      	ldr	r3, [sp, #16]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	dc37      	bgt.n	8005e84 <_dtoa_r+0x99c>
 8005e14:	9b07      	ldr	r3, [sp, #28]
 8005e16:	2b02      	cmp	r3, #2
 8005e18:	dd34      	ble.n	8005e84 <_dtoa_r+0x99c>
 8005e1a:	9b04      	ldr	r3, [sp, #16]
 8005e1c:	9301      	str	r3, [sp, #4]
 8005e1e:	9b01      	ldr	r3, [sp, #4]
 8005e20:	b963      	cbnz	r3, 8005e3c <_dtoa_r+0x954>
 8005e22:	4631      	mov	r1, r6
 8005e24:	2205      	movs	r2, #5
 8005e26:	4620      	mov	r0, r4
 8005e28:	f000 fab2 	bl	8006390 <__multadd>
 8005e2c:	4601      	mov	r1, r0
 8005e2e:	4606      	mov	r6, r0
 8005e30:	4650      	mov	r0, sl
 8005e32:	f000 fd11 	bl	8006858 <__mcmp>
 8005e36:	2800      	cmp	r0, #0
 8005e38:	f73f adbb 	bgt.w	80059b2 <_dtoa_r+0x4ca>
 8005e3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e3e:	9d00      	ldr	r5, [sp, #0]
 8005e40:	ea6f 0b03 	mvn.w	fp, r3
 8005e44:	f04f 0800 	mov.w	r8, #0
 8005e48:	4631      	mov	r1, r6
 8005e4a:	4620      	mov	r0, r4
 8005e4c:	f000 fa7e 	bl	800634c <_Bfree>
 8005e50:	2f00      	cmp	r7, #0
 8005e52:	f43f aeab 	beq.w	8005bac <_dtoa_r+0x6c4>
 8005e56:	f1b8 0f00 	cmp.w	r8, #0
 8005e5a:	d005      	beq.n	8005e68 <_dtoa_r+0x980>
 8005e5c:	45b8      	cmp	r8, r7
 8005e5e:	d003      	beq.n	8005e68 <_dtoa_r+0x980>
 8005e60:	4641      	mov	r1, r8
 8005e62:	4620      	mov	r0, r4
 8005e64:	f000 fa72 	bl	800634c <_Bfree>
 8005e68:	4639      	mov	r1, r7
 8005e6a:	4620      	mov	r0, r4
 8005e6c:	f000 fa6e 	bl	800634c <_Bfree>
 8005e70:	e69c      	b.n	8005bac <_dtoa_r+0x6c4>
 8005e72:	2600      	movs	r6, #0
 8005e74:	4637      	mov	r7, r6
 8005e76:	e7e1      	b.n	8005e3c <_dtoa_r+0x954>
 8005e78:	46bb      	mov	fp, r7
 8005e7a:	4637      	mov	r7, r6
 8005e7c:	e599      	b.n	80059b2 <_dtoa_r+0x4ca>
 8005e7e:	bf00      	nop
 8005e80:	40240000 	.word	0x40240000
 8005e84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	f000 80c8 	beq.w	800601c <_dtoa_r+0xb34>
 8005e8c:	9b04      	ldr	r3, [sp, #16]
 8005e8e:	9301      	str	r3, [sp, #4]
 8005e90:	2d00      	cmp	r5, #0
 8005e92:	dd05      	ble.n	8005ea0 <_dtoa_r+0x9b8>
 8005e94:	4639      	mov	r1, r7
 8005e96:	462a      	mov	r2, r5
 8005e98:	4620      	mov	r0, r4
 8005e9a:	f000 fc71 	bl	8006780 <__lshift>
 8005e9e:	4607      	mov	r7, r0
 8005ea0:	f1b8 0f00 	cmp.w	r8, #0
 8005ea4:	d05b      	beq.n	8005f5e <_dtoa_r+0xa76>
 8005ea6:	6879      	ldr	r1, [r7, #4]
 8005ea8:	4620      	mov	r0, r4
 8005eaa:	f000 fa0f 	bl	80062cc <_Balloc>
 8005eae:	4605      	mov	r5, r0
 8005eb0:	b928      	cbnz	r0, 8005ebe <_dtoa_r+0x9d6>
 8005eb2:	4b83      	ldr	r3, [pc, #524]	; (80060c0 <_dtoa_r+0xbd8>)
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	f240 21ef 	movw	r1, #751	; 0x2ef
 8005eba:	f7ff bb2e 	b.w	800551a <_dtoa_r+0x32>
 8005ebe:	693a      	ldr	r2, [r7, #16]
 8005ec0:	3202      	adds	r2, #2
 8005ec2:	0092      	lsls	r2, r2, #2
 8005ec4:	f107 010c 	add.w	r1, r7, #12
 8005ec8:	300c      	adds	r0, #12
 8005eca:	f001 ff85 	bl	8007dd8 <memcpy>
 8005ece:	2201      	movs	r2, #1
 8005ed0:	4629      	mov	r1, r5
 8005ed2:	4620      	mov	r0, r4
 8005ed4:	f000 fc54 	bl	8006780 <__lshift>
 8005ed8:	9b00      	ldr	r3, [sp, #0]
 8005eda:	3301      	adds	r3, #1
 8005edc:	9304      	str	r3, [sp, #16]
 8005ede:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ee2:	4413      	add	r3, r2
 8005ee4:	9308      	str	r3, [sp, #32]
 8005ee6:	9b02      	ldr	r3, [sp, #8]
 8005ee8:	f003 0301 	and.w	r3, r3, #1
 8005eec:	46b8      	mov	r8, r7
 8005eee:	9306      	str	r3, [sp, #24]
 8005ef0:	4607      	mov	r7, r0
 8005ef2:	9b04      	ldr	r3, [sp, #16]
 8005ef4:	4631      	mov	r1, r6
 8005ef6:	3b01      	subs	r3, #1
 8005ef8:	4650      	mov	r0, sl
 8005efa:	9301      	str	r3, [sp, #4]
 8005efc:	f7ff fa6c 	bl	80053d8 <quorem>
 8005f00:	4641      	mov	r1, r8
 8005f02:	9002      	str	r0, [sp, #8]
 8005f04:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005f08:	4650      	mov	r0, sl
 8005f0a:	f000 fca5 	bl	8006858 <__mcmp>
 8005f0e:	463a      	mov	r2, r7
 8005f10:	9005      	str	r0, [sp, #20]
 8005f12:	4631      	mov	r1, r6
 8005f14:	4620      	mov	r0, r4
 8005f16:	f000 fcbb 	bl	8006890 <__mdiff>
 8005f1a:	68c2      	ldr	r2, [r0, #12]
 8005f1c:	4605      	mov	r5, r0
 8005f1e:	bb02      	cbnz	r2, 8005f62 <_dtoa_r+0xa7a>
 8005f20:	4601      	mov	r1, r0
 8005f22:	4650      	mov	r0, sl
 8005f24:	f000 fc98 	bl	8006858 <__mcmp>
 8005f28:	4602      	mov	r2, r0
 8005f2a:	4629      	mov	r1, r5
 8005f2c:	4620      	mov	r0, r4
 8005f2e:	9209      	str	r2, [sp, #36]	; 0x24
 8005f30:	f000 fa0c 	bl	800634c <_Bfree>
 8005f34:	9b07      	ldr	r3, [sp, #28]
 8005f36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f38:	9d04      	ldr	r5, [sp, #16]
 8005f3a:	ea43 0102 	orr.w	r1, r3, r2
 8005f3e:	9b06      	ldr	r3, [sp, #24]
 8005f40:	4319      	orrs	r1, r3
 8005f42:	d110      	bne.n	8005f66 <_dtoa_r+0xa7e>
 8005f44:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005f48:	d029      	beq.n	8005f9e <_dtoa_r+0xab6>
 8005f4a:	9b05      	ldr	r3, [sp, #20]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	dd02      	ble.n	8005f56 <_dtoa_r+0xa6e>
 8005f50:	9b02      	ldr	r3, [sp, #8]
 8005f52:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8005f56:	9b01      	ldr	r3, [sp, #4]
 8005f58:	f883 9000 	strb.w	r9, [r3]
 8005f5c:	e774      	b.n	8005e48 <_dtoa_r+0x960>
 8005f5e:	4638      	mov	r0, r7
 8005f60:	e7ba      	b.n	8005ed8 <_dtoa_r+0x9f0>
 8005f62:	2201      	movs	r2, #1
 8005f64:	e7e1      	b.n	8005f2a <_dtoa_r+0xa42>
 8005f66:	9b05      	ldr	r3, [sp, #20]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	db04      	blt.n	8005f76 <_dtoa_r+0xa8e>
 8005f6c:	9907      	ldr	r1, [sp, #28]
 8005f6e:	430b      	orrs	r3, r1
 8005f70:	9906      	ldr	r1, [sp, #24]
 8005f72:	430b      	orrs	r3, r1
 8005f74:	d120      	bne.n	8005fb8 <_dtoa_r+0xad0>
 8005f76:	2a00      	cmp	r2, #0
 8005f78:	dded      	ble.n	8005f56 <_dtoa_r+0xa6e>
 8005f7a:	4651      	mov	r1, sl
 8005f7c:	2201      	movs	r2, #1
 8005f7e:	4620      	mov	r0, r4
 8005f80:	f000 fbfe 	bl	8006780 <__lshift>
 8005f84:	4631      	mov	r1, r6
 8005f86:	4682      	mov	sl, r0
 8005f88:	f000 fc66 	bl	8006858 <__mcmp>
 8005f8c:	2800      	cmp	r0, #0
 8005f8e:	dc03      	bgt.n	8005f98 <_dtoa_r+0xab0>
 8005f90:	d1e1      	bne.n	8005f56 <_dtoa_r+0xa6e>
 8005f92:	f019 0f01 	tst.w	r9, #1
 8005f96:	d0de      	beq.n	8005f56 <_dtoa_r+0xa6e>
 8005f98:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005f9c:	d1d8      	bne.n	8005f50 <_dtoa_r+0xa68>
 8005f9e:	9a01      	ldr	r2, [sp, #4]
 8005fa0:	2339      	movs	r3, #57	; 0x39
 8005fa2:	7013      	strb	r3, [r2, #0]
 8005fa4:	462b      	mov	r3, r5
 8005fa6:	461d      	mov	r5, r3
 8005fa8:	3b01      	subs	r3, #1
 8005faa:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005fae:	2a39      	cmp	r2, #57	; 0x39
 8005fb0:	d06c      	beq.n	800608c <_dtoa_r+0xba4>
 8005fb2:	3201      	adds	r2, #1
 8005fb4:	701a      	strb	r2, [r3, #0]
 8005fb6:	e747      	b.n	8005e48 <_dtoa_r+0x960>
 8005fb8:	2a00      	cmp	r2, #0
 8005fba:	dd07      	ble.n	8005fcc <_dtoa_r+0xae4>
 8005fbc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005fc0:	d0ed      	beq.n	8005f9e <_dtoa_r+0xab6>
 8005fc2:	9a01      	ldr	r2, [sp, #4]
 8005fc4:	f109 0301 	add.w	r3, r9, #1
 8005fc8:	7013      	strb	r3, [r2, #0]
 8005fca:	e73d      	b.n	8005e48 <_dtoa_r+0x960>
 8005fcc:	9b04      	ldr	r3, [sp, #16]
 8005fce:	9a08      	ldr	r2, [sp, #32]
 8005fd0:	f803 9c01 	strb.w	r9, [r3, #-1]
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d043      	beq.n	8006060 <_dtoa_r+0xb78>
 8005fd8:	4651      	mov	r1, sl
 8005fda:	2300      	movs	r3, #0
 8005fdc:	220a      	movs	r2, #10
 8005fde:	4620      	mov	r0, r4
 8005fe0:	f000 f9d6 	bl	8006390 <__multadd>
 8005fe4:	45b8      	cmp	r8, r7
 8005fe6:	4682      	mov	sl, r0
 8005fe8:	f04f 0300 	mov.w	r3, #0
 8005fec:	f04f 020a 	mov.w	r2, #10
 8005ff0:	4641      	mov	r1, r8
 8005ff2:	4620      	mov	r0, r4
 8005ff4:	d107      	bne.n	8006006 <_dtoa_r+0xb1e>
 8005ff6:	f000 f9cb 	bl	8006390 <__multadd>
 8005ffa:	4680      	mov	r8, r0
 8005ffc:	4607      	mov	r7, r0
 8005ffe:	9b04      	ldr	r3, [sp, #16]
 8006000:	3301      	adds	r3, #1
 8006002:	9304      	str	r3, [sp, #16]
 8006004:	e775      	b.n	8005ef2 <_dtoa_r+0xa0a>
 8006006:	f000 f9c3 	bl	8006390 <__multadd>
 800600a:	4639      	mov	r1, r7
 800600c:	4680      	mov	r8, r0
 800600e:	2300      	movs	r3, #0
 8006010:	220a      	movs	r2, #10
 8006012:	4620      	mov	r0, r4
 8006014:	f000 f9bc 	bl	8006390 <__multadd>
 8006018:	4607      	mov	r7, r0
 800601a:	e7f0      	b.n	8005ffe <_dtoa_r+0xb16>
 800601c:	9b04      	ldr	r3, [sp, #16]
 800601e:	9301      	str	r3, [sp, #4]
 8006020:	9d00      	ldr	r5, [sp, #0]
 8006022:	4631      	mov	r1, r6
 8006024:	4650      	mov	r0, sl
 8006026:	f7ff f9d7 	bl	80053d8 <quorem>
 800602a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800602e:	9b00      	ldr	r3, [sp, #0]
 8006030:	f805 9b01 	strb.w	r9, [r5], #1
 8006034:	1aea      	subs	r2, r5, r3
 8006036:	9b01      	ldr	r3, [sp, #4]
 8006038:	4293      	cmp	r3, r2
 800603a:	dd07      	ble.n	800604c <_dtoa_r+0xb64>
 800603c:	4651      	mov	r1, sl
 800603e:	2300      	movs	r3, #0
 8006040:	220a      	movs	r2, #10
 8006042:	4620      	mov	r0, r4
 8006044:	f000 f9a4 	bl	8006390 <__multadd>
 8006048:	4682      	mov	sl, r0
 800604a:	e7ea      	b.n	8006022 <_dtoa_r+0xb3a>
 800604c:	9b01      	ldr	r3, [sp, #4]
 800604e:	2b00      	cmp	r3, #0
 8006050:	bfc8      	it	gt
 8006052:	461d      	movgt	r5, r3
 8006054:	9b00      	ldr	r3, [sp, #0]
 8006056:	bfd8      	it	le
 8006058:	2501      	movle	r5, #1
 800605a:	441d      	add	r5, r3
 800605c:	f04f 0800 	mov.w	r8, #0
 8006060:	4651      	mov	r1, sl
 8006062:	2201      	movs	r2, #1
 8006064:	4620      	mov	r0, r4
 8006066:	f000 fb8b 	bl	8006780 <__lshift>
 800606a:	4631      	mov	r1, r6
 800606c:	4682      	mov	sl, r0
 800606e:	f000 fbf3 	bl	8006858 <__mcmp>
 8006072:	2800      	cmp	r0, #0
 8006074:	dc96      	bgt.n	8005fa4 <_dtoa_r+0xabc>
 8006076:	d102      	bne.n	800607e <_dtoa_r+0xb96>
 8006078:	f019 0f01 	tst.w	r9, #1
 800607c:	d192      	bne.n	8005fa4 <_dtoa_r+0xabc>
 800607e:	462b      	mov	r3, r5
 8006080:	461d      	mov	r5, r3
 8006082:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006086:	2a30      	cmp	r2, #48	; 0x30
 8006088:	d0fa      	beq.n	8006080 <_dtoa_r+0xb98>
 800608a:	e6dd      	b.n	8005e48 <_dtoa_r+0x960>
 800608c:	9a00      	ldr	r2, [sp, #0]
 800608e:	429a      	cmp	r2, r3
 8006090:	d189      	bne.n	8005fa6 <_dtoa_r+0xabe>
 8006092:	f10b 0b01 	add.w	fp, fp, #1
 8006096:	2331      	movs	r3, #49	; 0x31
 8006098:	e796      	b.n	8005fc8 <_dtoa_r+0xae0>
 800609a:	4b0a      	ldr	r3, [pc, #40]	; (80060c4 <_dtoa_r+0xbdc>)
 800609c:	f7ff ba99 	b.w	80055d2 <_dtoa_r+0xea>
 80060a0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	f47f aa6d 	bne.w	8005582 <_dtoa_r+0x9a>
 80060a8:	4b07      	ldr	r3, [pc, #28]	; (80060c8 <_dtoa_r+0xbe0>)
 80060aa:	f7ff ba92 	b.w	80055d2 <_dtoa_r+0xea>
 80060ae:	9b01      	ldr	r3, [sp, #4]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	dcb5      	bgt.n	8006020 <_dtoa_r+0xb38>
 80060b4:	9b07      	ldr	r3, [sp, #28]
 80060b6:	2b02      	cmp	r3, #2
 80060b8:	f73f aeb1 	bgt.w	8005e1e <_dtoa_r+0x936>
 80060bc:	e7b0      	b.n	8006020 <_dtoa_r+0xb38>
 80060be:	bf00      	nop
 80060c0:	08008ce9 	.word	0x08008ce9
 80060c4:	08008c44 	.word	0x08008c44
 80060c8:	08008c6d 	.word	0x08008c6d

080060cc <_free_r>:
 80060cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80060ce:	2900      	cmp	r1, #0
 80060d0:	d044      	beq.n	800615c <_free_r+0x90>
 80060d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060d6:	9001      	str	r0, [sp, #4]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	f1a1 0404 	sub.w	r4, r1, #4
 80060de:	bfb8      	it	lt
 80060e0:	18e4      	addlt	r4, r4, r3
 80060e2:	f000 f8e7 	bl	80062b4 <__malloc_lock>
 80060e6:	4a1e      	ldr	r2, [pc, #120]	; (8006160 <_free_r+0x94>)
 80060e8:	9801      	ldr	r0, [sp, #4]
 80060ea:	6813      	ldr	r3, [r2, #0]
 80060ec:	b933      	cbnz	r3, 80060fc <_free_r+0x30>
 80060ee:	6063      	str	r3, [r4, #4]
 80060f0:	6014      	str	r4, [r2, #0]
 80060f2:	b003      	add	sp, #12
 80060f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80060f8:	f000 b8e2 	b.w	80062c0 <__malloc_unlock>
 80060fc:	42a3      	cmp	r3, r4
 80060fe:	d908      	bls.n	8006112 <_free_r+0x46>
 8006100:	6825      	ldr	r5, [r4, #0]
 8006102:	1961      	adds	r1, r4, r5
 8006104:	428b      	cmp	r3, r1
 8006106:	bf01      	itttt	eq
 8006108:	6819      	ldreq	r1, [r3, #0]
 800610a:	685b      	ldreq	r3, [r3, #4]
 800610c:	1949      	addeq	r1, r1, r5
 800610e:	6021      	streq	r1, [r4, #0]
 8006110:	e7ed      	b.n	80060ee <_free_r+0x22>
 8006112:	461a      	mov	r2, r3
 8006114:	685b      	ldr	r3, [r3, #4]
 8006116:	b10b      	cbz	r3, 800611c <_free_r+0x50>
 8006118:	42a3      	cmp	r3, r4
 800611a:	d9fa      	bls.n	8006112 <_free_r+0x46>
 800611c:	6811      	ldr	r1, [r2, #0]
 800611e:	1855      	adds	r5, r2, r1
 8006120:	42a5      	cmp	r5, r4
 8006122:	d10b      	bne.n	800613c <_free_r+0x70>
 8006124:	6824      	ldr	r4, [r4, #0]
 8006126:	4421      	add	r1, r4
 8006128:	1854      	adds	r4, r2, r1
 800612a:	42a3      	cmp	r3, r4
 800612c:	6011      	str	r1, [r2, #0]
 800612e:	d1e0      	bne.n	80060f2 <_free_r+0x26>
 8006130:	681c      	ldr	r4, [r3, #0]
 8006132:	685b      	ldr	r3, [r3, #4]
 8006134:	6053      	str	r3, [r2, #4]
 8006136:	440c      	add	r4, r1
 8006138:	6014      	str	r4, [r2, #0]
 800613a:	e7da      	b.n	80060f2 <_free_r+0x26>
 800613c:	d902      	bls.n	8006144 <_free_r+0x78>
 800613e:	230c      	movs	r3, #12
 8006140:	6003      	str	r3, [r0, #0]
 8006142:	e7d6      	b.n	80060f2 <_free_r+0x26>
 8006144:	6825      	ldr	r5, [r4, #0]
 8006146:	1961      	adds	r1, r4, r5
 8006148:	428b      	cmp	r3, r1
 800614a:	bf04      	itt	eq
 800614c:	6819      	ldreq	r1, [r3, #0]
 800614e:	685b      	ldreq	r3, [r3, #4]
 8006150:	6063      	str	r3, [r4, #4]
 8006152:	bf04      	itt	eq
 8006154:	1949      	addeq	r1, r1, r5
 8006156:	6021      	streq	r1, [r4, #0]
 8006158:	6054      	str	r4, [r2, #4]
 800615a:	e7ca      	b.n	80060f2 <_free_r+0x26>
 800615c:	b003      	add	sp, #12
 800615e:	bd30      	pop	{r4, r5, pc}
 8006160:	200003a4 	.word	0x200003a4

08006164 <malloc>:
 8006164:	4b02      	ldr	r3, [pc, #8]	; (8006170 <malloc+0xc>)
 8006166:	4601      	mov	r1, r0
 8006168:	6818      	ldr	r0, [r3, #0]
 800616a:	f000 b823 	b.w	80061b4 <_malloc_r>
 800616e:	bf00      	nop
 8006170:	20000094 	.word	0x20000094

08006174 <sbrk_aligned>:
 8006174:	b570      	push	{r4, r5, r6, lr}
 8006176:	4e0e      	ldr	r6, [pc, #56]	; (80061b0 <sbrk_aligned+0x3c>)
 8006178:	460c      	mov	r4, r1
 800617a:	6831      	ldr	r1, [r6, #0]
 800617c:	4605      	mov	r5, r0
 800617e:	b911      	cbnz	r1, 8006186 <sbrk_aligned+0x12>
 8006180:	f001 fe1a 	bl	8007db8 <_sbrk_r>
 8006184:	6030      	str	r0, [r6, #0]
 8006186:	4621      	mov	r1, r4
 8006188:	4628      	mov	r0, r5
 800618a:	f001 fe15 	bl	8007db8 <_sbrk_r>
 800618e:	1c43      	adds	r3, r0, #1
 8006190:	d00a      	beq.n	80061a8 <sbrk_aligned+0x34>
 8006192:	1cc4      	adds	r4, r0, #3
 8006194:	f024 0403 	bic.w	r4, r4, #3
 8006198:	42a0      	cmp	r0, r4
 800619a:	d007      	beq.n	80061ac <sbrk_aligned+0x38>
 800619c:	1a21      	subs	r1, r4, r0
 800619e:	4628      	mov	r0, r5
 80061a0:	f001 fe0a 	bl	8007db8 <_sbrk_r>
 80061a4:	3001      	adds	r0, #1
 80061a6:	d101      	bne.n	80061ac <sbrk_aligned+0x38>
 80061a8:	f04f 34ff 	mov.w	r4, #4294967295
 80061ac:	4620      	mov	r0, r4
 80061ae:	bd70      	pop	{r4, r5, r6, pc}
 80061b0:	200003a8 	.word	0x200003a8

080061b4 <_malloc_r>:
 80061b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061b8:	1ccd      	adds	r5, r1, #3
 80061ba:	f025 0503 	bic.w	r5, r5, #3
 80061be:	3508      	adds	r5, #8
 80061c0:	2d0c      	cmp	r5, #12
 80061c2:	bf38      	it	cc
 80061c4:	250c      	movcc	r5, #12
 80061c6:	2d00      	cmp	r5, #0
 80061c8:	4607      	mov	r7, r0
 80061ca:	db01      	blt.n	80061d0 <_malloc_r+0x1c>
 80061cc:	42a9      	cmp	r1, r5
 80061ce:	d905      	bls.n	80061dc <_malloc_r+0x28>
 80061d0:	230c      	movs	r3, #12
 80061d2:	603b      	str	r3, [r7, #0]
 80061d4:	2600      	movs	r6, #0
 80061d6:	4630      	mov	r0, r6
 80061d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80061dc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80062b0 <_malloc_r+0xfc>
 80061e0:	f000 f868 	bl	80062b4 <__malloc_lock>
 80061e4:	f8d8 3000 	ldr.w	r3, [r8]
 80061e8:	461c      	mov	r4, r3
 80061ea:	bb5c      	cbnz	r4, 8006244 <_malloc_r+0x90>
 80061ec:	4629      	mov	r1, r5
 80061ee:	4638      	mov	r0, r7
 80061f0:	f7ff ffc0 	bl	8006174 <sbrk_aligned>
 80061f4:	1c43      	adds	r3, r0, #1
 80061f6:	4604      	mov	r4, r0
 80061f8:	d155      	bne.n	80062a6 <_malloc_r+0xf2>
 80061fa:	f8d8 4000 	ldr.w	r4, [r8]
 80061fe:	4626      	mov	r6, r4
 8006200:	2e00      	cmp	r6, #0
 8006202:	d145      	bne.n	8006290 <_malloc_r+0xdc>
 8006204:	2c00      	cmp	r4, #0
 8006206:	d048      	beq.n	800629a <_malloc_r+0xe6>
 8006208:	6823      	ldr	r3, [r4, #0]
 800620a:	4631      	mov	r1, r6
 800620c:	4638      	mov	r0, r7
 800620e:	eb04 0903 	add.w	r9, r4, r3
 8006212:	f001 fdd1 	bl	8007db8 <_sbrk_r>
 8006216:	4581      	cmp	r9, r0
 8006218:	d13f      	bne.n	800629a <_malloc_r+0xe6>
 800621a:	6821      	ldr	r1, [r4, #0]
 800621c:	1a6d      	subs	r5, r5, r1
 800621e:	4629      	mov	r1, r5
 8006220:	4638      	mov	r0, r7
 8006222:	f7ff ffa7 	bl	8006174 <sbrk_aligned>
 8006226:	3001      	adds	r0, #1
 8006228:	d037      	beq.n	800629a <_malloc_r+0xe6>
 800622a:	6823      	ldr	r3, [r4, #0]
 800622c:	442b      	add	r3, r5
 800622e:	6023      	str	r3, [r4, #0]
 8006230:	f8d8 3000 	ldr.w	r3, [r8]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d038      	beq.n	80062aa <_malloc_r+0xf6>
 8006238:	685a      	ldr	r2, [r3, #4]
 800623a:	42a2      	cmp	r2, r4
 800623c:	d12b      	bne.n	8006296 <_malloc_r+0xe2>
 800623e:	2200      	movs	r2, #0
 8006240:	605a      	str	r2, [r3, #4]
 8006242:	e00f      	b.n	8006264 <_malloc_r+0xb0>
 8006244:	6822      	ldr	r2, [r4, #0]
 8006246:	1b52      	subs	r2, r2, r5
 8006248:	d41f      	bmi.n	800628a <_malloc_r+0xd6>
 800624a:	2a0b      	cmp	r2, #11
 800624c:	d917      	bls.n	800627e <_malloc_r+0xca>
 800624e:	1961      	adds	r1, r4, r5
 8006250:	42a3      	cmp	r3, r4
 8006252:	6025      	str	r5, [r4, #0]
 8006254:	bf18      	it	ne
 8006256:	6059      	strne	r1, [r3, #4]
 8006258:	6863      	ldr	r3, [r4, #4]
 800625a:	bf08      	it	eq
 800625c:	f8c8 1000 	streq.w	r1, [r8]
 8006260:	5162      	str	r2, [r4, r5]
 8006262:	604b      	str	r3, [r1, #4]
 8006264:	4638      	mov	r0, r7
 8006266:	f104 060b 	add.w	r6, r4, #11
 800626a:	f000 f829 	bl	80062c0 <__malloc_unlock>
 800626e:	f026 0607 	bic.w	r6, r6, #7
 8006272:	1d23      	adds	r3, r4, #4
 8006274:	1af2      	subs	r2, r6, r3
 8006276:	d0ae      	beq.n	80061d6 <_malloc_r+0x22>
 8006278:	1b9b      	subs	r3, r3, r6
 800627a:	50a3      	str	r3, [r4, r2]
 800627c:	e7ab      	b.n	80061d6 <_malloc_r+0x22>
 800627e:	42a3      	cmp	r3, r4
 8006280:	6862      	ldr	r2, [r4, #4]
 8006282:	d1dd      	bne.n	8006240 <_malloc_r+0x8c>
 8006284:	f8c8 2000 	str.w	r2, [r8]
 8006288:	e7ec      	b.n	8006264 <_malloc_r+0xb0>
 800628a:	4623      	mov	r3, r4
 800628c:	6864      	ldr	r4, [r4, #4]
 800628e:	e7ac      	b.n	80061ea <_malloc_r+0x36>
 8006290:	4634      	mov	r4, r6
 8006292:	6876      	ldr	r6, [r6, #4]
 8006294:	e7b4      	b.n	8006200 <_malloc_r+0x4c>
 8006296:	4613      	mov	r3, r2
 8006298:	e7cc      	b.n	8006234 <_malloc_r+0x80>
 800629a:	230c      	movs	r3, #12
 800629c:	603b      	str	r3, [r7, #0]
 800629e:	4638      	mov	r0, r7
 80062a0:	f000 f80e 	bl	80062c0 <__malloc_unlock>
 80062a4:	e797      	b.n	80061d6 <_malloc_r+0x22>
 80062a6:	6025      	str	r5, [r4, #0]
 80062a8:	e7dc      	b.n	8006264 <_malloc_r+0xb0>
 80062aa:	605b      	str	r3, [r3, #4]
 80062ac:	deff      	udf	#255	; 0xff
 80062ae:	bf00      	nop
 80062b0:	200003a4 	.word	0x200003a4

080062b4 <__malloc_lock>:
 80062b4:	4801      	ldr	r0, [pc, #4]	; (80062bc <__malloc_lock+0x8>)
 80062b6:	f7ff b887 	b.w	80053c8 <__retarget_lock_acquire_recursive>
 80062ba:	bf00      	nop
 80062bc:	200003a0 	.word	0x200003a0

080062c0 <__malloc_unlock>:
 80062c0:	4801      	ldr	r0, [pc, #4]	; (80062c8 <__malloc_unlock+0x8>)
 80062c2:	f7ff b882 	b.w	80053ca <__retarget_lock_release_recursive>
 80062c6:	bf00      	nop
 80062c8:	200003a0 	.word	0x200003a0

080062cc <_Balloc>:
 80062cc:	b570      	push	{r4, r5, r6, lr}
 80062ce:	69c6      	ldr	r6, [r0, #28]
 80062d0:	4604      	mov	r4, r0
 80062d2:	460d      	mov	r5, r1
 80062d4:	b976      	cbnz	r6, 80062f4 <_Balloc+0x28>
 80062d6:	2010      	movs	r0, #16
 80062d8:	f7ff ff44 	bl	8006164 <malloc>
 80062dc:	4602      	mov	r2, r0
 80062de:	61e0      	str	r0, [r4, #28]
 80062e0:	b920      	cbnz	r0, 80062ec <_Balloc+0x20>
 80062e2:	4b18      	ldr	r3, [pc, #96]	; (8006344 <_Balloc+0x78>)
 80062e4:	4818      	ldr	r0, [pc, #96]	; (8006348 <_Balloc+0x7c>)
 80062e6:	216b      	movs	r1, #107	; 0x6b
 80062e8:	f001 fd8e 	bl	8007e08 <__assert_func>
 80062ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80062f0:	6006      	str	r6, [r0, #0]
 80062f2:	60c6      	str	r6, [r0, #12]
 80062f4:	69e6      	ldr	r6, [r4, #28]
 80062f6:	68f3      	ldr	r3, [r6, #12]
 80062f8:	b183      	cbz	r3, 800631c <_Balloc+0x50>
 80062fa:	69e3      	ldr	r3, [r4, #28]
 80062fc:	68db      	ldr	r3, [r3, #12]
 80062fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006302:	b9b8      	cbnz	r0, 8006334 <_Balloc+0x68>
 8006304:	2101      	movs	r1, #1
 8006306:	fa01 f605 	lsl.w	r6, r1, r5
 800630a:	1d72      	adds	r2, r6, #5
 800630c:	0092      	lsls	r2, r2, #2
 800630e:	4620      	mov	r0, r4
 8006310:	f001 fd98 	bl	8007e44 <_calloc_r>
 8006314:	b160      	cbz	r0, 8006330 <_Balloc+0x64>
 8006316:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800631a:	e00e      	b.n	800633a <_Balloc+0x6e>
 800631c:	2221      	movs	r2, #33	; 0x21
 800631e:	2104      	movs	r1, #4
 8006320:	4620      	mov	r0, r4
 8006322:	f001 fd8f 	bl	8007e44 <_calloc_r>
 8006326:	69e3      	ldr	r3, [r4, #28]
 8006328:	60f0      	str	r0, [r6, #12]
 800632a:	68db      	ldr	r3, [r3, #12]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d1e4      	bne.n	80062fa <_Balloc+0x2e>
 8006330:	2000      	movs	r0, #0
 8006332:	bd70      	pop	{r4, r5, r6, pc}
 8006334:	6802      	ldr	r2, [r0, #0]
 8006336:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800633a:	2300      	movs	r3, #0
 800633c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006340:	e7f7      	b.n	8006332 <_Balloc+0x66>
 8006342:	bf00      	nop
 8006344:	08008c7a 	.word	0x08008c7a
 8006348:	08008cfa 	.word	0x08008cfa

0800634c <_Bfree>:
 800634c:	b570      	push	{r4, r5, r6, lr}
 800634e:	69c6      	ldr	r6, [r0, #28]
 8006350:	4605      	mov	r5, r0
 8006352:	460c      	mov	r4, r1
 8006354:	b976      	cbnz	r6, 8006374 <_Bfree+0x28>
 8006356:	2010      	movs	r0, #16
 8006358:	f7ff ff04 	bl	8006164 <malloc>
 800635c:	4602      	mov	r2, r0
 800635e:	61e8      	str	r0, [r5, #28]
 8006360:	b920      	cbnz	r0, 800636c <_Bfree+0x20>
 8006362:	4b09      	ldr	r3, [pc, #36]	; (8006388 <_Bfree+0x3c>)
 8006364:	4809      	ldr	r0, [pc, #36]	; (800638c <_Bfree+0x40>)
 8006366:	218f      	movs	r1, #143	; 0x8f
 8006368:	f001 fd4e 	bl	8007e08 <__assert_func>
 800636c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006370:	6006      	str	r6, [r0, #0]
 8006372:	60c6      	str	r6, [r0, #12]
 8006374:	b13c      	cbz	r4, 8006386 <_Bfree+0x3a>
 8006376:	69eb      	ldr	r3, [r5, #28]
 8006378:	6862      	ldr	r2, [r4, #4]
 800637a:	68db      	ldr	r3, [r3, #12]
 800637c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006380:	6021      	str	r1, [r4, #0]
 8006382:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006386:	bd70      	pop	{r4, r5, r6, pc}
 8006388:	08008c7a 	.word	0x08008c7a
 800638c:	08008cfa 	.word	0x08008cfa

08006390 <__multadd>:
 8006390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006394:	690d      	ldr	r5, [r1, #16]
 8006396:	4607      	mov	r7, r0
 8006398:	460c      	mov	r4, r1
 800639a:	461e      	mov	r6, r3
 800639c:	f101 0c14 	add.w	ip, r1, #20
 80063a0:	2000      	movs	r0, #0
 80063a2:	f8dc 3000 	ldr.w	r3, [ip]
 80063a6:	b299      	uxth	r1, r3
 80063a8:	fb02 6101 	mla	r1, r2, r1, r6
 80063ac:	0c1e      	lsrs	r6, r3, #16
 80063ae:	0c0b      	lsrs	r3, r1, #16
 80063b0:	fb02 3306 	mla	r3, r2, r6, r3
 80063b4:	b289      	uxth	r1, r1
 80063b6:	3001      	adds	r0, #1
 80063b8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80063bc:	4285      	cmp	r5, r0
 80063be:	f84c 1b04 	str.w	r1, [ip], #4
 80063c2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80063c6:	dcec      	bgt.n	80063a2 <__multadd+0x12>
 80063c8:	b30e      	cbz	r6, 800640e <__multadd+0x7e>
 80063ca:	68a3      	ldr	r3, [r4, #8]
 80063cc:	42ab      	cmp	r3, r5
 80063ce:	dc19      	bgt.n	8006404 <__multadd+0x74>
 80063d0:	6861      	ldr	r1, [r4, #4]
 80063d2:	4638      	mov	r0, r7
 80063d4:	3101      	adds	r1, #1
 80063d6:	f7ff ff79 	bl	80062cc <_Balloc>
 80063da:	4680      	mov	r8, r0
 80063dc:	b928      	cbnz	r0, 80063ea <__multadd+0x5a>
 80063de:	4602      	mov	r2, r0
 80063e0:	4b0c      	ldr	r3, [pc, #48]	; (8006414 <__multadd+0x84>)
 80063e2:	480d      	ldr	r0, [pc, #52]	; (8006418 <__multadd+0x88>)
 80063e4:	21ba      	movs	r1, #186	; 0xba
 80063e6:	f001 fd0f 	bl	8007e08 <__assert_func>
 80063ea:	6922      	ldr	r2, [r4, #16]
 80063ec:	3202      	adds	r2, #2
 80063ee:	f104 010c 	add.w	r1, r4, #12
 80063f2:	0092      	lsls	r2, r2, #2
 80063f4:	300c      	adds	r0, #12
 80063f6:	f001 fcef 	bl	8007dd8 <memcpy>
 80063fa:	4621      	mov	r1, r4
 80063fc:	4638      	mov	r0, r7
 80063fe:	f7ff ffa5 	bl	800634c <_Bfree>
 8006402:	4644      	mov	r4, r8
 8006404:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006408:	3501      	adds	r5, #1
 800640a:	615e      	str	r6, [r3, #20]
 800640c:	6125      	str	r5, [r4, #16]
 800640e:	4620      	mov	r0, r4
 8006410:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006414:	08008ce9 	.word	0x08008ce9
 8006418:	08008cfa 	.word	0x08008cfa

0800641c <__s2b>:
 800641c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006420:	460c      	mov	r4, r1
 8006422:	4615      	mov	r5, r2
 8006424:	461f      	mov	r7, r3
 8006426:	2209      	movs	r2, #9
 8006428:	3308      	adds	r3, #8
 800642a:	4606      	mov	r6, r0
 800642c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006430:	2100      	movs	r1, #0
 8006432:	2201      	movs	r2, #1
 8006434:	429a      	cmp	r2, r3
 8006436:	db09      	blt.n	800644c <__s2b+0x30>
 8006438:	4630      	mov	r0, r6
 800643a:	f7ff ff47 	bl	80062cc <_Balloc>
 800643e:	b940      	cbnz	r0, 8006452 <__s2b+0x36>
 8006440:	4602      	mov	r2, r0
 8006442:	4b19      	ldr	r3, [pc, #100]	; (80064a8 <__s2b+0x8c>)
 8006444:	4819      	ldr	r0, [pc, #100]	; (80064ac <__s2b+0x90>)
 8006446:	21d3      	movs	r1, #211	; 0xd3
 8006448:	f001 fcde 	bl	8007e08 <__assert_func>
 800644c:	0052      	lsls	r2, r2, #1
 800644e:	3101      	adds	r1, #1
 8006450:	e7f0      	b.n	8006434 <__s2b+0x18>
 8006452:	9b08      	ldr	r3, [sp, #32]
 8006454:	6143      	str	r3, [r0, #20]
 8006456:	2d09      	cmp	r5, #9
 8006458:	f04f 0301 	mov.w	r3, #1
 800645c:	6103      	str	r3, [r0, #16]
 800645e:	dd16      	ble.n	800648e <__s2b+0x72>
 8006460:	f104 0909 	add.w	r9, r4, #9
 8006464:	46c8      	mov	r8, r9
 8006466:	442c      	add	r4, r5
 8006468:	f818 3b01 	ldrb.w	r3, [r8], #1
 800646c:	4601      	mov	r1, r0
 800646e:	3b30      	subs	r3, #48	; 0x30
 8006470:	220a      	movs	r2, #10
 8006472:	4630      	mov	r0, r6
 8006474:	f7ff ff8c 	bl	8006390 <__multadd>
 8006478:	45a0      	cmp	r8, r4
 800647a:	d1f5      	bne.n	8006468 <__s2b+0x4c>
 800647c:	f1a5 0408 	sub.w	r4, r5, #8
 8006480:	444c      	add	r4, r9
 8006482:	1b2d      	subs	r5, r5, r4
 8006484:	1963      	adds	r3, r4, r5
 8006486:	42bb      	cmp	r3, r7
 8006488:	db04      	blt.n	8006494 <__s2b+0x78>
 800648a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800648e:	340a      	adds	r4, #10
 8006490:	2509      	movs	r5, #9
 8006492:	e7f6      	b.n	8006482 <__s2b+0x66>
 8006494:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006498:	4601      	mov	r1, r0
 800649a:	3b30      	subs	r3, #48	; 0x30
 800649c:	220a      	movs	r2, #10
 800649e:	4630      	mov	r0, r6
 80064a0:	f7ff ff76 	bl	8006390 <__multadd>
 80064a4:	e7ee      	b.n	8006484 <__s2b+0x68>
 80064a6:	bf00      	nop
 80064a8:	08008ce9 	.word	0x08008ce9
 80064ac:	08008cfa 	.word	0x08008cfa

080064b0 <__hi0bits>:
 80064b0:	0c03      	lsrs	r3, r0, #16
 80064b2:	041b      	lsls	r3, r3, #16
 80064b4:	b9d3      	cbnz	r3, 80064ec <__hi0bits+0x3c>
 80064b6:	0400      	lsls	r0, r0, #16
 80064b8:	2310      	movs	r3, #16
 80064ba:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80064be:	bf04      	itt	eq
 80064c0:	0200      	lsleq	r0, r0, #8
 80064c2:	3308      	addeq	r3, #8
 80064c4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80064c8:	bf04      	itt	eq
 80064ca:	0100      	lsleq	r0, r0, #4
 80064cc:	3304      	addeq	r3, #4
 80064ce:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80064d2:	bf04      	itt	eq
 80064d4:	0080      	lsleq	r0, r0, #2
 80064d6:	3302      	addeq	r3, #2
 80064d8:	2800      	cmp	r0, #0
 80064da:	db05      	blt.n	80064e8 <__hi0bits+0x38>
 80064dc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80064e0:	f103 0301 	add.w	r3, r3, #1
 80064e4:	bf08      	it	eq
 80064e6:	2320      	moveq	r3, #32
 80064e8:	4618      	mov	r0, r3
 80064ea:	4770      	bx	lr
 80064ec:	2300      	movs	r3, #0
 80064ee:	e7e4      	b.n	80064ba <__hi0bits+0xa>

080064f0 <__lo0bits>:
 80064f0:	6803      	ldr	r3, [r0, #0]
 80064f2:	f013 0207 	ands.w	r2, r3, #7
 80064f6:	d00c      	beq.n	8006512 <__lo0bits+0x22>
 80064f8:	07d9      	lsls	r1, r3, #31
 80064fa:	d422      	bmi.n	8006542 <__lo0bits+0x52>
 80064fc:	079a      	lsls	r2, r3, #30
 80064fe:	bf49      	itett	mi
 8006500:	085b      	lsrmi	r3, r3, #1
 8006502:	089b      	lsrpl	r3, r3, #2
 8006504:	6003      	strmi	r3, [r0, #0]
 8006506:	2201      	movmi	r2, #1
 8006508:	bf5c      	itt	pl
 800650a:	6003      	strpl	r3, [r0, #0]
 800650c:	2202      	movpl	r2, #2
 800650e:	4610      	mov	r0, r2
 8006510:	4770      	bx	lr
 8006512:	b299      	uxth	r1, r3
 8006514:	b909      	cbnz	r1, 800651a <__lo0bits+0x2a>
 8006516:	0c1b      	lsrs	r3, r3, #16
 8006518:	2210      	movs	r2, #16
 800651a:	b2d9      	uxtb	r1, r3
 800651c:	b909      	cbnz	r1, 8006522 <__lo0bits+0x32>
 800651e:	3208      	adds	r2, #8
 8006520:	0a1b      	lsrs	r3, r3, #8
 8006522:	0719      	lsls	r1, r3, #28
 8006524:	bf04      	itt	eq
 8006526:	091b      	lsreq	r3, r3, #4
 8006528:	3204      	addeq	r2, #4
 800652a:	0799      	lsls	r1, r3, #30
 800652c:	bf04      	itt	eq
 800652e:	089b      	lsreq	r3, r3, #2
 8006530:	3202      	addeq	r2, #2
 8006532:	07d9      	lsls	r1, r3, #31
 8006534:	d403      	bmi.n	800653e <__lo0bits+0x4e>
 8006536:	085b      	lsrs	r3, r3, #1
 8006538:	f102 0201 	add.w	r2, r2, #1
 800653c:	d003      	beq.n	8006546 <__lo0bits+0x56>
 800653e:	6003      	str	r3, [r0, #0]
 8006540:	e7e5      	b.n	800650e <__lo0bits+0x1e>
 8006542:	2200      	movs	r2, #0
 8006544:	e7e3      	b.n	800650e <__lo0bits+0x1e>
 8006546:	2220      	movs	r2, #32
 8006548:	e7e1      	b.n	800650e <__lo0bits+0x1e>
	...

0800654c <__i2b>:
 800654c:	b510      	push	{r4, lr}
 800654e:	460c      	mov	r4, r1
 8006550:	2101      	movs	r1, #1
 8006552:	f7ff febb 	bl	80062cc <_Balloc>
 8006556:	4602      	mov	r2, r0
 8006558:	b928      	cbnz	r0, 8006566 <__i2b+0x1a>
 800655a:	4b05      	ldr	r3, [pc, #20]	; (8006570 <__i2b+0x24>)
 800655c:	4805      	ldr	r0, [pc, #20]	; (8006574 <__i2b+0x28>)
 800655e:	f240 1145 	movw	r1, #325	; 0x145
 8006562:	f001 fc51 	bl	8007e08 <__assert_func>
 8006566:	2301      	movs	r3, #1
 8006568:	6144      	str	r4, [r0, #20]
 800656a:	6103      	str	r3, [r0, #16]
 800656c:	bd10      	pop	{r4, pc}
 800656e:	bf00      	nop
 8006570:	08008ce9 	.word	0x08008ce9
 8006574:	08008cfa 	.word	0x08008cfa

08006578 <__multiply>:
 8006578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800657c:	4691      	mov	r9, r2
 800657e:	690a      	ldr	r2, [r1, #16]
 8006580:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006584:	429a      	cmp	r2, r3
 8006586:	bfb8      	it	lt
 8006588:	460b      	movlt	r3, r1
 800658a:	460c      	mov	r4, r1
 800658c:	bfbc      	itt	lt
 800658e:	464c      	movlt	r4, r9
 8006590:	4699      	movlt	r9, r3
 8006592:	6927      	ldr	r7, [r4, #16]
 8006594:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006598:	68a3      	ldr	r3, [r4, #8]
 800659a:	6861      	ldr	r1, [r4, #4]
 800659c:	eb07 060a 	add.w	r6, r7, sl
 80065a0:	42b3      	cmp	r3, r6
 80065a2:	b085      	sub	sp, #20
 80065a4:	bfb8      	it	lt
 80065a6:	3101      	addlt	r1, #1
 80065a8:	f7ff fe90 	bl	80062cc <_Balloc>
 80065ac:	b930      	cbnz	r0, 80065bc <__multiply+0x44>
 80065ae:	4602      	mov	r2, r0
 80065b0:	4b44      	ldr	r3, [pc, #272]	; (80066c4 <__multiply+0x14c>)
 80065b2:	4845      	ldr	r0, [pc, #276]	; (80066c8 <__multiply+0x150>)
 80065b4:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80065b8:	f001 fc26 	bl	8007e08 <__assert_func>
 80065bc:	f100 0514 	add.w	r5, r0, #20
 80065c0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80065c4:	462b      	mov	r3, r5
 80065c6:	2200      	movs	r2, #0
 80065c8:	4543      	cmp	r3, r8
 80065ca:	d321      	bcc.n	8006610 <__multiply+0x98>
 80065cc:	f104 0314 	add.w	r3, r4, #20
 80065d0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80065d4:	f109 0314 	add.w	r3, r9, #20
 80065d8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80065dc:	9202      	str	r2, [sp, #8]
 80065de:	1b3a      	subs	r2, r7, r4
 80065e0:	3a15      	subs	r2, #21
 80065e2:	f022 0203 	bic.w	r2, r2, #3
 80065e6:	3204      	adds	r2, #4
 80065e8:	f104 0115 	add.w	r1, r4, #21
 80065ec:	428f      	cmp	r7, r1
 80065ee:	bf38      	it	cc
 80065f0:	2204      	movcc	r2, #4
 80065f2:	9201      	str	r2, [sp, #4]
 80065f4:	9a02      	ldr	r2, [sp, #8]
 80065f6:	9303      	str	r3, [sp, #12]
 80065f8:	429a      	cmp	r2, r3
 80065fa:	d80c      	bhi.n	8006616 <__multiply+0x9e>
 80065fc:	2e00      	cmp	r6, #0
 80065fe:	dd03      	ble.n	8006608 <__multiply+0x90>
 8006600:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006604:	2b00      	cmp	r3, #0
 8006606:	d05b      	beq.n	80066c0 <__multiply+0x148>
 8006608:	6106      	str	r6, [r0, #16]
 800660a:	b005      	add	sp, #20
 800660c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006610:	f843 2b04 	str.w	r2, [r3], #4
 8006614:	e7d8      	b.n	80065c8 <__multiply+0x50>
 8006616:	f8b3 a000 	ldrh.w	sl, [r3]
 800661a:	f1ba 0f00 	cmp.w	sl, #0
 800661e:	d024      	beq.n	800666a <__multiply+0xf2>
 8006620:	f104 0e14 	add.w	lr, r4, #20
 8006624:	46a9      	mov	r9, r5
 8006626:	f04f 0c00 	mov.w	ip, #0
 800662a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800662e:	f8d9 1000 	ldr.w	r1, [r9]
 8006632:	fa1f fb82 	uxth.w	fp, r2
 8006636:	b289      	uxth	r1, r1
 8006638:	fb0a 110b 	mla	r1, sl, fp, r1
 800663c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006640:	f8d9 2000 	ldr.w	r2, [r9]
 8006644:	4461      	add	r1, ip
 8006646:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800664a:	fb0a c20b 	mla	r2, sl, fp, ip
 800664e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006652:	b289      	uxth	r1, r1
 8006654:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006658:	4577      	cmp	r7, lr
 800665a:	f849 1b04 	str.w	r1, [r9], #4
 800665e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006662:	d8e2      	bhi.n	800662a <__multiply+0xb2>
 8006664:	9a01      	ldr	r2, [sp, #4]
 8006666:	f845 c002 	str.w	ip, [r5, r2]
 800666a:	9a03      	ldr	r2, [sp, #12]
 800666c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006670:	3304      	adds	r3, #4
 8006672:	f1b9 0f00 	cmp.w	r9, #0
 8006676:	d021      	beq.n	80066bc <__multiply+0x144>
 8006678:	6829      	ldr	r1, [r5, #0]
 800667a:	f104 0c14 	add.w	ip, r4, #20
 800667e:	46ae      	mov	lr, r5
 8006680:	f04f 0a00 	mov.w	sl, #0
 8006684:	f8bc b000 	ldrh.w	fp, [ip]
 8006688:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800668c:	fb09 220b 	mla	r2, r9, fp, r2
 8006690:	4452      	add	r2, sl
 8006692:	b289      	uxth	r1, r1
 8006694:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006698:	f84e 1b04 	str.w	r1, [lr], #4
 800669c:	f85c 1b04 	ldr.w	r1, [ip], #4
 80066a0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80066a4:	f8be 1000 	ldrh.w	r1, [lr]
 80066a8:	fb09 110a 	mla	r1, r9, sl, r1
 80066ac:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80066b0:	4567      	cmp	r7, ip
 80066b2:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80066b6:	d8e5      	bhi.n	8006684 <__multiply+0x10c>
 80066b8:	9a01      	ldr	r2, [sp, #4]
 80066ba:	50a9      	str	r1, [r5, r2]
 80066bc:	3504      	adds	r5, #4
 80066be:	e799      	b.n	80065f4 <__multiply+0x7c>
 80066c0:	3e01      	subs	r6, #1
 80066c2:	e79b      	b.n	80065fc <__multiply+0x84>
 80066c4:	08008ce9 	.word	0x08008ce9
 80066c8:	08008cfa 	.word	0x08008cfa

080066cc <__pow5mult>:
 80066cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066d0:	4615      	mov	r5, r2
 80066d2:	f012 0203 	ands.w	r2, r2, #3
 80066d6:	4606      	mov	r6, r0
 80066d8:	460f      	mov	r7, r1
 80066da:	d007      	beq.n	80066ec <__pow5mult+0x20>
 80066dc:	4c25      	ldr	r4, [pc, #148]	; (8006774 <__pow5mult+0xa8>)
 80066de:	3a01      	subs	r2, #1
 80066e0:	2300      	movs	r3, #0
 80066e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80066e6:	f7ff fe53 	bl	8006390 <__multadd>
 80066ea:	4607      	mov	r7, r0
 80066ec:	10ad      	asrs	r5, r5, #2
 80066ee:	d03d      	beq.n	800676c <__pow5mult+0xa0>
 80066f0:	69f4      	ldr	r4, [r6, #28]
 80066f2:	b97c      	cbnz	r4, 8006714 <__pow5mult+0x48>
 80066f4:	2010      	movs	r0, #16
 80066f6:	f7ff fd35 	bl	8006164 <malloc>
 80066fa:	4602      	mov	r2, r0
 80066fc:	61f0      	str	r0, [r6, #28]
 80066fe:	b928      	cbnz	r0, 800670c <__pow5mult+0x40>
 8006700:	4b1d      	ldr	r3, [pc, #116]	; (8006778 <__pow5mult+0xac>)
 8006702:	481e      	ldr	r0, [pc, #120]	; (800677c <__pow5mult+0xb0>)
 8006704:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006708:	f001 fb7e 	bl	8007e08 <__assert_func>
 800670c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006710:	6004      	str	r4, [r0, #0]
 8006712:	60c4      	str	r4, [r0, #12]
 8006714:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006718:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800671c:	b94c      	cbnz	r4, 8006732 <__pow5mult+0x66>
 800671e:	f240 2171 	movw	r1, #625	; 0x271
 8006722:	4630      	mov	r0, r6
 8006724:	f7ff ff12 	bl	800654c <__i2b>
 8006728:	2300      	movs	r3, #0
 800672a:	f8c8 0008 	str.w	r0, [r8, #8]
 800672e:	4604      	mov	r4, r0
 8006730:	6003      	str	r3, [r0, #0]
 8006732:	f04f 0900 	mov.w	r9, #0
 8006736:	07eb      	lsls	r3, r5, #31
 8006738:	d50a      	bpl.n	8006750 <__pow5mult+0x84>
 800673a:	4639      	mov	r1, r7
 800673c:	4622      	mov	r2, r4
 800673e:	4630      	mov	r0, r6
 8006740:	f7ff ff1a 	bl	8006578 <__multiply>
 8006744:	4639      	mov	r1, r7
 8006746:	4680      	mov	r8, r0
 8006748:	4630      	mov	r0, r6
 800674a:	f7ff fdff 	bl	800634c <_Bfree>
 800674e:	4647      	mov	r7, r8
 8006750:	106d      	asrs	r5, r5, #1
 8006752:	d00b      	beq.n	800676c <__pow5mult+0xa0>
 8006754:	6820      	ldr	r0, [r4, #0]
 8006756:	b938      	cbnz	r0, 8006768 <__pow5mult+0x9c>
 8006758:	4622      	mov	r2, r4
 800675a:	4621      	mov	r1, r4
 800675c:	4630      	mov	r0, r6
 800675e:	f7ff ff0b 	bl	8006578 <__multiply>
 8006762:	6020      	str	r0, [r4, #0]
 8006764:	f8c0 9000 	str.w	r9, [r0]
 8006768:	4604      	mov	r4, r0
 800676a:	e7e4      	b.n	8006736 <__pow5mult+0x6a>
 800676c:	4638      	mov	r0, r7
 800676e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006772:	bf00      	nop
 8006774:	08008e48 	.word	0x08008e48
 8006778:	08008c7a 	.word	0x08008c7a
 800677c:	08008cfa 	.word	0x08008cfa

08006780 <__lshift>:
 8006780:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006784:	460c      	mov	r4, r1
 8006786:	6849      	ldr	r1, [r1, #4]
 8006788:	6923      	ldr	r3, [r4, #16]
 800678a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800678e:	68a3      	ldr	r3, [r4, #8]
 8006790:	4607      	mov	r7, r0
 8006792:	4691      	mov	r9, r2
 8006794:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006798:	f108 0601 	add.w	r6, r8, #1
 800679c:	42b3      	cmp	r3, r6
 800679e:	db0b      	blt.n	80067b8 <__lshift+0x38>
 80067a0:	4638      	mov	r0, r7
 80067a2:	f7ff fd93 	bl	80062cc <_Balloc>
 80067a6:	4605      	mov	r5, r0
 80067a8:	b948      	cbnz	r0, 80067be <__lshift+0x3e>
 80067aa:	4602      	mov	r2, r0
 80067ac:	4b28      	ldr	r3, [pc, #160]	; (8006850 <__lshift+0xd0>)
 80067ae:	4829      	ldr	r0, [pc, #164]	; (8006854 <__lshift+0xd4>)
 80067b0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80067b4:	f001 fb28 	bl	8007e08 <__assert_func>
 80067b8:	3101      	adds	r1, #1
 80067ba:	005b      	lsls	r3, r3, #1
 80067bc:	e7ee      	b.n	800679c <__lshift+0x1c>
 80067be:	2300      	movs	r3, #0
 80067c0:	f100 0114 	add.w	r1, r0, #20
 80067c4:	f100 0210 	add.w	r2, r0, #16
 80067c8:	4618      	mov	r0, r3
 80067ca:	4553      	cmp	r3, sl
 80067cc:	db33      	blt.n	8006836 <__lshift+0xb6>
 80067ce:	6920      	ldr	r0, [r4, #16]
 80067d0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80067d4:	f104 0314 	add.w	r3, r4, #20
 80067d8:	f019 091f 	ands.w	r9, r9, #31
 80067dc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80067e0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80067e4:	d02b      	beq.n	800683e <__lshift+0xbe>
 80067e6:	f1c9 0e20 	rsb	lr, r9, #32
 80067ea:	468a      	mov	sl, r1
 80067ec:	2200      	movs	r2, #0
 80067ee:	6818      	ldr	r0, [r3, #0]
 80067f0:	fa00 f009 	lsl.w	r0, r0, r9
 80067f4:	4310      	orrs	r0, r2
 80067f6:	f84a 0b04 	str.w	r0, [sl], #4
 80067fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80067fe:	459c      	cmp	ip, r3
 8006800:	fa22 f20e 	lsr.w	r2, r2, lr
 8006804:	d8f3      	bhi.n	80067ee <__lshift+0x6e>
 8006806:	ebac 0304 	sub.w	r3, ip, r4
 800680a:	3b15      	subs	r3, #21
 800680c:	f023 0303 	bic.w	r3, r3, #3
 8006810:	3304      	adds	r3, #4
 8006812:	f104 0015 	add.w	r0, r4, #21
 8006816:	4584      	cmp	ip, r0
 8006818:	bf38      	it	cc
 800681a:	2304      	movcc	r3, #4
 800681c:	50ca      	str	r2, [r1, r3]
 800681e:	b10a      	cbz	r2, 8006824 <__lshift+0xa4>
 8006820:	f108 0602 	add.w	r6, r8, #2
 8006824:	3e01      	subs	r6, #1
 8006826:	4638      	mov	r0, r7
 8006828:	612e      	str	r6, [r5, #16]
 800682a:	4621      	mov	r1, r4
 800682c:	f7ff fd8e 	bl	800634c <_Bfree>
 8006830:	4628      	mov	r0, r5
 8006832:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006836:	f842 0f04 	str.w	r0, [r2, #4]!
 800683a:	3301      	adds	r3, #1
 800683c:	e7c5      	b.n	80067ca <__lshift+0x4a>
 800683e:	3904      	subs	r1, #4
 8006840:	f853 2b04 	ldr.w	r2, [r3], #4
 8006844:	f841 2f04 	str.w	r2, [r1, #4]!
 8006848:	459c      	cmp	ip, r3
 800684a:	d8f9      	bhi.n	8006840 <__lshift+0xc0>
 800684c:	e7ea      	b.n	8006824 <__lshift+0xa4>
 800684e:	bf00      	nop
 8006850:	08008ce9 	.word	0x08008ce9
 8006854:	08008cfa 	.word	0x08008cfa

08006858 <__mcmp>:
 8006858:	b530      	push	{r4, r5, lr}
 800685a:	6902      	ldr	r2, [r0, #16]
 800685c:	690c      	ldr	r4, [r1, #16]
 800685e:	1b12      	subs	r2, r2, r4
 8006860:	d10e      	bne.n	8006880 <__mcmp+0x28>
 8006862:	f100 0314 	add.w	r3, r0, #20
 8006866:	3114      	adds	r1, #20
 8006868:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800686c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006870:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006874:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006878:	42a5      	cmp	r5, r4
 800687a:	d003      	beq.n	8006884 <__mcmp+0x2c>
 800687c:	d305      	bcc.n	800688a <__mcmp+0x32>
 800687e:	2201      	movs	r2, #1
 8006880:	4610      	mov	r0, r2
 8006882:	bd30      	pop	{r4, r5, pc}
 8006884:	4283      	cmp	r3, r0
 8006886:	d3f3      	bcc.n	8006870 <__mcmp+0x18>
 8006888:	e7fa      	b.n	8006880 <__mcmp+0x28>
 800688a:	f04f 32ff 	mov.w	r2, #4294967295
 800688e:	e7f7      	b.n	8006880 <__mcmp+0x28>

08006890 <__mdiff>:
 8006890:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006894:	460c      	mov	r4, r1
 8006896:	4606      	mov	r6, r0
 8006898:	4611      	mov	r1, r2
 800689a:	4620      	mov	r0, r4
 800689c:	4690      	mov	r8, r2
 800689e:	f7ff ffdb 	bl	8006858 <__mcmp>
 80068a2:	1e05      	subs	r5, r0, #0
 80068a4:	d110      	bne.n	80068c8 <__mdiff+0x38>
 80068a6:	4629      	mov	r1, r5
 80068a8:	4630      	mov	r0, r6
 80068aa:	f7ff fd0f 	bl	80062cc <_Balloc>
 80068ae:	b930      	cbnz	r0, 80068be <__mdiff+0x2e>
 80068b0:	4b3a      	ldr	r3, [pc, #232]	; (800699c <__mdiff+0x10c>)
 80068b2:	4602      	mov	r2, r0
 80068b4:	f240 2137 	movw	r1, #567	; 0x237
 80068b8:	4839      	ldr	r0, [pc, #228]	; (80069a0 <__mdiff+0x110>)
 80068ba:	f001 faa5 	bl	8007e08 <__assert_func>
 80068be:	2301      	movs	r3, #1
 80068c0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80068c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068c8:	bfa4      	itt	ge
 80068ca:	4643      	movge	r3, r8
 80068cc:	46a0      	movge	r8, r4
 80068ce:	4630      	mov	r0, r6
 80068d0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80068d4:	bfa6      	itte	ge
 80068d6:	461c      	movge	r4, r3
 80068d8:	2500      	movge	r5, #0
 80068da:	2501      	movlt	r5, #1
 80068dc:	f7ff fcf6 	bl	80062cc <_Balloc>
 80068e0:	b920      	cbnz	r0, 80068ec <__mdiff+0x5c>
 80068e2:	4b2e      	ldr	r3, [pc, #184]	; (800699c <__mdiff+0x10c>)
 80068e4:	4602      	mov	r2, r0
 80068e6:	f240 2145 	movw	r1, #581	; 0x245
 80068ea:	e7e5      	b.n	80068b8 <__mdiff+0x28>
 80068ec:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80068f0:	6926      	ldr	r6, [r4, #16]
 80068f2:	60c5      	str	r5, [r0, #12]
 80068f4:	f104 0914 	add.w	r9, r4, #20
 80068f8:	f108 0514 	add.w	r5, r8, #20
 80068fc:	f100 0e14 	add.w	lr, r0, #20
 8006900:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006904:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006908:	f108 0210 	add.w	r2, r8, #16
 800690c:	46f2      	mov	sl, lr
 800690e:	2100      	movs	r1, #0
 8006910:	f859 3b04 	ldr.w	r3, [r9], #4
 8006914:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006918:	fa11 f88b 	uxtah	r8, r1, fp
 800691c:	b299      	uxth	r1, r3
 800691e:	0c1b      	lsrs	r3, r3, #16
 8006920:	eba8 0801 	sub.w	r8, r8, r1
 8006924:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006928:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800692c:	fa1f f888 	uxth.w	r8, r8
 8006930:	1419      	asrs	r1, r3, #16
 8006932:	454e      	cmp	r6, r9
 8006934:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006938:	f84a 3b04 	str.w	r3, [sl], #4
 800693c:	d8e8      	bhi.n	8006910 <__mdiff+0x80>
 800693e:	1b33      	subs	r3, r6, r4
 8006940:	3b15      	subs	r3, #21
 8006942:	f023 0303 	bic.w	r3, r3, #3
 8006946:	3304      	adds	r3, #4
 8006948:	3415      	adds	r4, #21
 800694a:	42a6      	cmp	r6, r4
 800694c:	bf38      	it	cc
 800694e:	2304      	movcc	r3, #4
 8006950:	441d      	add	r5, r3
 8006952:	4473      	add	r3, lr
 8006954:	469e      	mov	lr, r3
 8006956:	462e      	mov	r6, r5
 8006958:	4566      	cmp	r6, ip
 800695a:	d30e      	bcc.n	800697a <__mdiff+0xea>
 800695c:	f10c 0203 	add.w	r2, ip, #3
 8006960:	1b52      	subs	r2, r2, r5
 8006962:	f022 0203 	bic.w	r2, r2, #3
 8006966:	3d03      	subs	r5, #3
 8006968:	45ac      	cmp	ip, r5
 800696a:	bf38      	it	cc
 800696c:	2200      	movcc	r2, #0
 800696e:	4413      	add	r3, r2
 8006970:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006974:	b17a      	cbz	r2, 8006996 <__mdiff+0x106>
 8006976:	6107      	str	r7, [r0, #16]
 8006978:	e7a4      	b.n	80068c4 <__mdiff+0x34>
 800697a:	f856 8b04 	ldr.w	r8, [r6], #4
 800697e:	fa11 f288 	uxtah	r2, r1, r8
 8006982:	1414      	asrs	r4, r2, #16
 8006984:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006988:	b292      	uxth	r2, r2
 800698a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800698e:	f84e 2b04 	str.w	r2, [lr], #4
 8006992:	1421      	asrs	r1, r4, #16
 8006994:	e7e0      	b.n	8006958 <__mdiff+0xc8>
 8006996:	3f01      	subs	r7, #1
 8006998:	e7ea      	b.n	8006970 <__mdiff+0xe0>
 800699a:	bf00      	nop
 800699c:	08008ce9 	.word	0x08008ce9
 80069a0:	08008cfa 	.word	0x08008cfa

080069a4 <__ulp>:
 80069a4:	b082      	sub	sp, #8
 80069a6:	ed8d 0b00 	vstr	d0, [sp]
 80069aa:	9a01      	ldr	r2, [sp, #4]
 80069ac:	4b0f      	ldr	r3, [pc, #60]	; (80069ec <__ulp+0x48>)
 80069ae:	4013      	ands	r3, r2
 80069b0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	dc08      	bgt.n	80069ca <__ulp+0x26>
 80069b8:	425b      	negs	r3, r3
 80069ba:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80069be:	ea4f 5223 	mov.w	r2, r3, asr #20
 80069c2:	da04      	bge.n	80069ce <__ulp+0x2a>
 80069c4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80069c8:	4113      	asrs	r3, r2
 80069ca:	2200      	movs	r2, #0
 80069cc:	e008      	b.n	80069e0 <__ulp+0x3c>
 80069ce:	f1a2 0314 	sub.w	r3, r2, #20
 80069d2:	2b1e      	cmp	r3, #30
 80069d4:	bfda      	itte	le
 80069d6:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80069da:	40da      	lsrle	r2, r3
 80069dc:	2201      	movgt	r2, #1
 80069de:	2300      	movs	r3, #0
 80069e0:	4619      	mov	r1, r3
 80069e2:	4610      	mov	r0, r2
 80069e4:	ec41 0b10 	vmov	d0, r0, r1
 80069e8:	b002      	add	sp, #8
 80069ea:	4770      	bx	lr
 80069ec:	7ff00000 	.word	0x7ff00000

080069f0 <__b2d>:
 80069f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069f4:	6906      	ldr	r6, [r0, #16]
 80069f6:	f100 0814 	add.w	r8, r0, #20
 80069fa:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80069fe:	1f37      	subs	r7, r6, #4
 8006a00:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006a04:	4610      	mov	r0, r2
 8006a06:	f7ff fd53 	bl	80064b0 <__hi0bits>
 8006a0a:	f1c0 0320 	rsb	r3, r0, #32
 8006a0e:	280a      	cmp	r0, #10
 8006a10:	600b      	str	r3, [r1, #0]
 8006a12:	491b      	ldr	r1, [pc, #108]	; (8006a80 <__b2d+0x90>)
 8006a14:	dc15      	bgt.n	8006a42 <__b2d+0x52>
 8006a16:	f1c0 0c0b 	rsb	ip, r0, #11
 8006a1a:	fa22 f30c 	lsr.w	r3, r2, ip
 8006a1e:	45b8      	cmp	r8, r7
 8006a20:	ea43 0501 	orr.w	r5, r3, r1
 8006a24:	bf34      	ite	cc
 8006a26:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006a2a:	2300      	movcs	r3, #0
 8006a2c:	3015      	adds	r0, #21
 8006a2e:	fa02 f000 	lsl.w	r0, r2, r0
 8006a32:	fa23 f30c 	lsr.w	r3, r3, ip
 8006a36:	4303      	orrs	r3, r0
 8006a38:	461c      	mov	r4, r3
 8006a3a:	ec45 4b10 	vmov	d0, r4, r5
 8006a3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a42:	45b8      	cmp	r8, r7
 8006a44:	bf3a      	itte	cc
 8006a46:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006a4a:	f1a6 0708 	subcc.w	r7, r6, #8
 8006a4e:	2300      	movcs	r3, #0
 8006a50:	380b      	subs	r0, #11
 8006a52:	d012      	beq.n	8006a7a <__b2d+0x8a>
 8006a54:	f1c0 0120 	rsb	r1, r0, #32
 8006a58:	fa23 f401 	lsr.w	r4, r3, r1
 8006a5c:	4082      	lsls	r2, r0
 8006a5e:	4322      	orrs	r2, r4
 8006a60:	4547      	cmp	r7, r8
 8006a62:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8006a66:	bf8c      	ite	hi
 8006a68:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8006a6c:	2200      	movls	r2, #0
 8006a6e:	4083      	lsls	r3, r0
 8006a70:	40ca      	lsrs	r2, r1
 8006a72:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006a76:	4313      	orrs	r3, r2
 8006a78:	e7de      	b.n	8006a38 <__b2d+0x48>
 8006a7a:	ea42 0501 	orr.w	r5, r2, r1
 8006a7e:	e7db      	b.n	8006a38 <__b2d+0x48>
 8006a80:	3ff00000 	.word	0x3ff00000

08006a84 <__d2b>:
 8006a84:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006a88:	460f      	mov	r7, r1
 8006a8a:	2101      	movs	r1, #1
 8006a8c:	ec59 8b10 	vmov	r8, r9, d0
 8006a90:	4616      	mov	r6, r2
 8006a92:	f7ff fc1b 	bl	80062cc <_Balloc>
 8006a96:	4604      	mov	r4, r0
 8006a98:	b930      	cbnz	r0, 8006aa8 <__d2b+0x24>
 8006a9a:	4602      	mov	r2, r0
 8006a9c:	4b24      	ldr	r3, [pc, #144]	; (8006b30 <__d2b+0xac>)
 8006a9e:	4825      	ldr	r0, [pc, #148]	; (8006b34 <__d2b+0xb0>)
 8006aa0:	f240 310f 	movw	r1, #783	; 0x30f
 8006aa4:	f001 f9b0 	bl	8007e08 <__assert_func>
 8006aa8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006aac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006ab0:	bb2d      	cbnz	r5, 8006afe <__d2b+0x7a>
 8006ab2:	9301      	str	r3, [sp, #4]
 8006ab4:	f1b8 0300 	subs.w	r3, r8, #0
 8006ab8:	d026      	beq.n	8006b08 <__d2b+0x84>
 8006aba:	4668      	mov	r0, sp
 8006abc:	9300      	str	r3, [sp, #0]
 8006abe:	f7ff fd17 	bl	80064f0 <__lo0bits>
 8006ac2:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006ac6:	b1e8      	cbz	r0, 8006b04 <__d2b+0x80>
 8006ac8:	f1c0 0320 	rsb	r3, r0, #32
 8006acc:	fa02 f303 	lsl.w	r3, r2, r3
 8006ad0:	430b      	orrs	r3, r1
 8006ad2:	40c2      	lsrs	r2, r0
 8006ad4:	6163      	str	r3, [r4, #20]
 8006ad6:	9201      	str	r2, [sp, #4]
 8006ad8:	9b01      	ldr	r3, [sp, #4]
 8006ada:	61a3      	str	r3, [r4, #24]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	bf14      	ite	ne
 8006ae0:	2202      	movne	r2, #2
 8006ae2:	2201      	moveq	r2, #1
 8006ae4:	6122      	str	r2, [r4, #16]
 8006ae6:	b1bd      	cbz	r5, 8006b18 <__d2b+0x94>
 8006ae8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006aec:	4405      	add	r5, r0
 8006aee:	603d      	str	r5, [r7, #0]
 8006af0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006af4:	6030      	str	r0, [r6, #0]
 8006af6:	4620      	mov	r0, r4
 8006af8:	b003      	add	sp, #12
 8006afa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006afe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006b02:	e7d6      	b.n	8006ab2 <__d2b+0x2e>
 8006b04:	6161      	str	r1, [r4, #20]
 8006b06:	e7e7      	b.n	8006ad8 <__d2b+0x54>
 8006b08:	a801      	add	r0, sp, #4
 8006b0a:	f7ff fcf1 	bl	80064f0 <__lo0bits>
 8006b0e:	9b01      	ldr	r3, [sp, #4]
 8006b10:	6163      	str	r3, [r4, #20]
 8006b12:	3020      	adds	r0, #32
 8006b14:	2201      	movs	r2, #1
 8006b16:	e7e5      	b.n	8006ae4 <__d2b+0x60>
 8006b18:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006b1c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006b20:	6038      	str	r0, [r7, #0]
 8006b22:	6918      	ldr	r0, [r3, #16]
 8006b24:	f7ff fcc4 	bl	80064b0 <__hi0bits>
 8006b28:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006b2c:	e7e2      	b.n	8006af4 <__d2b+0x70>
 8006b2e:	bf00      	nop
 8006b30:	08008ce9 	.word	0x08008ce9
 8006b34:	08008cfa 	.word	0x08008cfa

08006b38 <__ratio>:
 8006b38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b3c:	4688      	mov	r8, r1
 8006b3e:	4669      	mov	r1, sp
 8006b40:	4681      	mov	r9, r0
 8006b42:	f7ff ff55 	bl	80069f0 <__b2d>
 8006b46:	a901      	add	r1, sp, #4
 8006b48:	4640      	mov	r0, r8
 8006b4a:	ec55 4b10 	vmov	r4, r5, d0
 8006b4e:	f7ff ff4f 	bl	80069f0 <__b2d>
 8006b52:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006b56:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006b5a:	eba3 0c02 	sub.w	ip, r3, r2
 8006b5e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006b62:	1a9b      	subs	r3, r3, r2
 8006b64:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8006b68:	ec51 0b10 	vmov	r0, r1, d0
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	bfd6      	itet	le
 8006b70:	460a      	movle	r2, r1
 8006b72:	462a      	movgt	r2, r5
 8006b74:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006b78:	468b      	mov	fp, r1
 8006b7a:	462f      	mov	r7, r5
 8006b7c:	bfd4      	ite	le
 8006b7e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8006b82:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006b86:	4620      	mov	r0, r4
 8006b88:	ee10 2a10 	vmov	r2, s0
 8006b8c:	465b      	mov	r3, fp
 8006b8e:	4639      	mov	r1, r7
 8006b90:	f7f9 fe64 	bl	800085c <__aeabi_ddiv>
 8006b94:	ec41 0b10 	vmov	d0, r0, r1
 8006b98:	b003      	add	sp, #12
 8006b9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006b9e <__copybits>:
 8006b9e:	3901      	subs	r1, #1
 8006ba0:	b570      	push	{r4, r5, r6, lr}
 8006ba2:	1149      	asrs	r1, r1, #5
 8006ba4:	6914      	ldr	r4, [r2, #16]
 8006ba6:	3101      	adds	r1, #1
 8006ba8:	f102 0314 	add.w	r3, r2, #20
 8006bac:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006bb0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006bb4:	1f05      	subs	r5, r0, #4
 8006bb6:	42a3      	cmp	r3, r4
 8006bb8:	d30c      	bcc.n	8006bd4 <__copybits+0x36>
 8006bba:	1aa3      	subs	r3, r4, r2
 8006bbc:	3b11      	subs	r3, #17
 8006bbe:	f023 0303 	bic.w	r3, r3, #3
 8006bc2:	3211      	adds	r2, #17
 8006bc4:	42a2      	cmp	r2, r4
 8006bc6:	bf88      	it	hi
 8006bc8:	2300      	movhi	r3, #0
 8006bca:	4418      	add	r0, r3
 8006bcc:	2300      	movs	r3, #0
 8006bce:	4288      	cmp	r0, r1
 8006bd0:	d305      	bcc.n	8006bde <__copybits+0x40>
 8006bd2:	bd70      	pop	{r4, r5, r6, pc}
 8006bd4:	f853 6b04 	ldr.w	r6, [r3], #4
 8006bd8:	f845 6f04 	str.w	r6, [r5, #4]!
 8006bdc:	e7eb      	b.n	8006bb6 <__copybits+0x18>
 8006bde:	f840 3b04 	str.w	r3, [r0], #4
 8006be2:	e7f4      	b.n	8006bce <__copybits+0x30>

08006be4 <__any_on>:
 8006be4:	f100 0214 	add.w	r2, r0, #20
 8006be8:	6900      	ldr	r0, [r0, #16]
 8006bea:	114b      	asrs	r3, r1, #5
 8006bec:	4298      	cmp	r0, r3
 8006bee:	b510      	push	{r4, lr}
 8006bf0:	db11      	blt.n	8006c16 <__any_on+0x32>
 8006bf2:	dd0a      	ble.n	8006c0a <__any_on+0x26>
 8006bf4:	f011 011f 	ands.w	r1, r1, #31
 8006bf8:	d007      	beq.n	8006c0a <__any_on+0x26>
 8006bfa:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006bfe:	fa24 f001 	lsr.w	r0, r4, r1
 8006c02:	fa00 f101 	lsl.w	r1, r0, r1
 8006c06:	428c      	cmp	r4, r1
 8006c08:	d10b      	bne.n	8006c22 <__any_on+0x3e>
 8006c0a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d803      	bhi.n	8006c1a <__any_on+0x36>
 8006c12:	2000      	movs	r0, #0
 8006c14:	bd10      	pop	{r4, pc}
 8006c16:	4603      	mov	r3, r0
 8006c18:	e7f7      	b.n	8006c0a <__any_on+0x26>
 8006c1a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006c1e:	2900      	cmp	r1, #0
 8006c20:	d0f5      	beq.n	8006c0e <__any_on+0x2a>
 8006c22:	2001      	movs	r0, #1
 8006c24:	e7f6      	b.n	8006c14 <__any_on+0x30>

08006c26 <sulp>:
 8006c26:	b570      	push	{r4, r5, r6, lr}
 8006c28:	4604      	mov	r4, r0
 8006c2a:	460d      	mov	r5, r1
 8006c2c:	ec45 4b10 	vmov	d0, r4, r5
 8006c30:	4616      	mov	r6, r2
 8006c32:	f7ff feb7 	bl	80069a4 <__ulp>
 8006c36:	ec51 0b10 	vmov	r0, r1, d0
 8006c3a:	b17e      	cbz	r6, 8006c5c <sulp+0x36>
 8006c3c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006c40:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	dd09      	ble.n	8006c5c <sulp+0x36>
 8006c48:	051b      	lsls	r3, r3, #20
 8006c4a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006c4e:	2400      	movs	r4, #0
 8006c50:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006c54:	4622      	mov	r2, r4
 8006c56:	462b      	mov	r3, r5
 8006c58:	f7f9 fcd6 	bl	8000608 <__aeabi_dmul>
 8006c5c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006c60 <_strtod_l>:
 8006c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c64:	ed2d 8b02 	vpush	{d8}
 8006c68:	b09b      	sub	sp, #108	; 0x6c
 8006c6a:	4604      	mov	r4, r0
 8006c6c:	9213      	str	r2, [sp, #76]	; 0x4c
 8006c6e:	2200      	movs	r2, #0
 8006c70:	9216      	str	r2, [sp, #88]	; 0x58
 8006c72:	460d      	mov	r5, r1
 8006c74:	f04f 0800 	mov.w	r8, #0
 8006c78:	f04f 0900 	mov.w	r9, #0
 8006c7c:	460a      	mov	r2, r1
 8006c7e:	9215      	str	r2, [sp, #84]	; 0x54
 8006c80:	7811      	ldrb	r1, [r2, #0]
 8006c82:	292b      	cmp	r1, #43	; 0x2b
 8006c84:	d04c      	beq.n	8006d20 <_strtod_l+0xc0>
 8006c86:	d83a      	bhi.n	8006cfe <_strtod_l+0x9e>
 8006c88:	290d      	cmp	r1, #13
 8006c8a:	d834      	bhi.n	8006cf6 <_strtod_l+0x96>
 8006c8c:	2908      	cmp	r1, #8
 8006c8e:	d834      	bhi.n	8006cfa <_strtod_l+0x9a>
 8006c90:	2900      	cmp	r1, #0
 8006c92:	d03d      	beq.n	8006d10 <_strtod_l+0xb0>
 8006c94:	2200      	movs	r2, #0
 8006c96:	920a      	str	r2, [sp, #40]	; 0x28
 8006c98:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8006c9a:	7832      	ldrb	r2, [r6, #0]
 8006c9c:	2a30      	cmp	r2, #48	; 0x30
 8006c9e:	f040 80b4 	bne.w	8006e0a <_strtod_l+0x1aa>
 8006ca2:	7872      	ldrb	r2, [r6, #1]
 8006ca4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8006ca8:	2a58      	cmp	r2, #88	; 0x58
 8006caa:	d170      	bne.n	8006d8e <_strtod_l+0x12e>
 8006cac:	9302      	str	r3, [sp, #8]
 8006cae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cb0:	9301      	str	r3, [sp, #4]
 8006cb2:	ab16      	add	r3, sp, #88	; 0x58
 8006cb4:	9300      	str	r3, [sp, #0]
 8006cb6:	4a8e      	ldr	r2, [pc, #568]	; (8006ef0 <_strtod_l+0x290>)
 8006cb8:	ab17      	add	r3, sp, #92	; 0x5c
 8006cba:	a915      	add	r1, sp, #84	; 0x54
 8006cbc:	4620      	mov	r0, r4
 8006cbe:	f001 f93f 	bl	8007f40 <__gethex>
 8006cc2:	f010 070f 	ands.w	r7, r0, #15
 8006cc6:	4605      	mov	r5, r0
 8006cc8:	d005      	beq.n	8006cd6 <_strtod_l+0x76>
 8006cca:	2f06      	cmp	r7, #6
 8006ccc:	d12a      	bne.n	8006d24 <_strtod_l+0xc4>
 8006cce:	3601      	adds	r6, #1
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	9615      	str	r6, [sp, #84]	; 0x54
 8006cd4:	930a      	str	r3, [sp, #40]	; 0x28
 8006cd6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	f040 857f 	bne.w	80077dc <_strtod_l+0xb7c>
 8006cde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ce0:	b1db      	cbz	r3, 8006d1a <_strtod_l+0xba>
 8006ce2:	4642      	mov	r2, r8
 8006ce4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006ce8:	ec43 2b10 	vmov	d0, r2, r3
 8006cec:	b01b      	add	sp, #108	; 0x6c
 8006cee:	ecbd 8b02 	vpop	{d8}
 8006cf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cf6:	2920      	cmp	r1, #32
 8006cf8:	d1cc      	bne.n	8006c94 <_strtod_l+0x34>
 8006cfa:	3201      	adds	r2, #1
 8006cfc:	e7bf      	b.n	8006c7e <_strtod_l+0x1e>
 8006cfe:	292d      	cmp	r1, #45	; 0x2d
 8006d00:	d1c8      	bne.n	8006c94 <_strtod_l+0x34>
 8006d02:	2101      	movs	r1, #1
 8006d04:	910a      	str	r1, [sp, #40]	; 0x28
 8006d06:	1c51      	adds	r1, r2, #1
 8006d08:	9115      	str	r1, [sp, #84]	; 0x54
 8006d0a:	7852      	ldrb	r2, [r2, #1]
 8006d0c:	2a00      	cmp	r2, #0
 8006d0e:	d1c3      	bne.n	8006c98 <_strtod_l+0x38>
 8006d10:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006d12:	9515      	str	r5, [sp, #84]	; 0x54
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	f040 855f 	bne.w	80077d8 <_strtod_l+0xb78>
 8006d1a:	4642      	mov	r2, r8
 8006d1c:	464b      	mov	r3, r9
 8006d1e:	e7e3      	b.n	8006ce8 <_strtod_l+0x88>
 8006d20:	2100      	movs	r1, #0
 8006d22:	e7ef      	b.n	8006d04 <_strtod_l+0xa4>
 8006d24:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006d26:	b13a      	cbz	r2, 8006d38 <_strtod_l+0xd8>
 8006d28:	2135      	movs	r1, #53	; 0x35
 8006d2a:	a818      	add	r0, sp, #96	; 0x60
 8006d2c:	f7ff ff37 	bl	8006b9e <__copybits>
 8006d30:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006d32:	4620      	mov	r0, r4
 8006d34:	f7ff fb0a 	bl	800634c <_Bfree>
 8006d38:	3f01      	subs	r7, #1
 8006d3a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006d3c:	2f04      	cmp	r7, #4
 8006d3e:	d806      	bhi.n	8006d4e <_strtod_l+0xee>
 8006d40:	e8df f007 	tbb	[pc, r7]
 8006d44:	201d0314 	.word	0x201d0314
 8006d48:	14          	.byte	0x14
 8006d49:	00          	.byte	0x00
 8006d4a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8006d4e:	05e9      	lsls	r1, r5, #23
 8006d50:	bf48      	it	mi
 8006d52:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8006d56:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006d5a:	0d1b      	lsrs	r3, r3, #20
 8006d5c:	051b      	lsls	r3, r3, #20
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d1b9      	bne.n	8006cd6 <_strtod_l+0x76>
 8006d62:	f7fe fb07 	bl	8005374 <__errno>
 8006d66:	2322      	movs	r3, #34	; 0x22
 8006d68:	6003      	str	r3, [r0, #0]
 8006d6a:	e7b4      	b.n	8006cd6 <_strtod_l+0x76>
 8006d6c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8006d70:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006d74:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006d78:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8006d7c:	e7e7      	b.n	8006d4e <_strtod_l+0xee>
 8006d7e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8006ef8 <_strtod_l+0x298>
 8006d82:	e7e4      	b.n	8006d4e <_strtod_l+0xee>
 8006d84:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8006d88:	f04f 38ff 	mov.w	r8, #4294967295
 8006d8c:	e7df      	b.n	8006d4e <_strtod_l+0xee>
 8006d8e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006d90:	1c5a      	adds	r2, r3, #1
 8006d92:	9215      	str	r2, [sp, #84]	; 0x54
 8006d94:	785b      	ldrb	r3, [r3, #1]
 8006d96:	2b30      	cmp	r3, #48	; 0x30
 8006d98:	d0f9      	beq.n	8006d8e <_strtod_l+0x12e>
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d09b      	beq.n	8006cd6 <_strtod_l+0x76>
 8006d9e:	2301      	movs	r3, #1
 8006da0:	f04f 0a00 	mov.w	sl, #0
 8006da4:	9304      	str	r3, [sp, #16]
 8006da6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006da8:	930b      	str	r3, [sp, #44]	; 0x2c
 8006daa:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8006dae:	46d3      	mov	fp, sl
 8006db0:	220a      	movs	r2, #10
 8006db2:	9815      	ldr	r0, [sp, #84]	; 0x54
 8006db4:	7806      	ldrb	r6, [r0, #0]
 8006db6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006dba:	b2d9      	uxtb	r1, r3
 8006dbc:	2909      	cmp	r1, #9
 8006dbe:	d926      	bls.n	8006e0e <_strtod_l+0x1ae>
 8006dc0:	494c      	ldr	r1, [pc, #304]	; (8006ef4 <_strtod_l+0x294>)
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	f000 ffe6 	bl	8007d94 <strncmp>
 8006dc8:	2800      	cmp	r0, #0
 8006dca:	d030      	beq.n	8006e2e <_strtod_l+0x1ce>
 8006dcc:	2000      	movs	r0, #0
 8006dce:	4632      	mov	r2, r6
 8006dd0:	9005      	str	r0, [sp, #20]
 8006dd2:	465e      	mov	r6, fp
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	2a65      	cmp	r2, #101	; 0x65
 8006dd8:	d001      	beq.n	8006dde <_strtod_l+0x17e>
 8006dda:	2a45      	cmp	r2, #69	; 0x45
 8006ddc:	d113      	bne.n	8006e06 <_strtod_l+0x1a6>
 8006dde:	b91e      	cbnz	r6, 8006de8 <_strtod_l+0x188>
 8006de0:	9a04      	ldr	r2, [sp, #16]
 8006de2:	4302      	orrs	r2, r0
 8006de4:	d094      	beq.n	8006d10 <_strtod_l+0xb0>
 8006de6:	2600      	movs	r6, #0
 8006de8:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8006dea:	1c6a      	adds	r2, r5, #1
 8006dec:	9215      	str	r2, [sp, #84]	; 0x54
 8006dee:	786a      	ldrb	r2, [r5, #1]
 8006df0:	2a2b      	cmp	r2, #43	; 0x2b
 8006df2:	d074      	beq.n	8006ede <_strtod_l+0x27e>
 8006df4:	2a2d      	cmp	r2, #45	; 0x2d
 8006df6:	d078      	beq.n	8006eea <_strtod_l+0x28a>
 8006df8:	f04f 0c00 	mov.w	ip, #0
 8006dfc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006e00:	2909      	cmp	r1, #9
 8006e02:	d97f      	bls.n	8006f04 <_strtod_l+0x2a4>
 8006e04:	9515      	str	r5, [sp, #84]	; 0x54
 8006e06:	2700      	movs	r7, #0
 8006e08:	e09e      	b.n	8006f48 <_strtod_l+0x2e8>
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	e7c8      	b.n	8006da0 <_strtod_l+0x140>
 8006e0e:	f1bb 0f08 	cmp.w	fp, #8
 8006e12:	bfd8      	it	le
 8006e14:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8006e16:	f100 0001 	add.w	r0, r0, #1
 8006e1a:	bfda      	itte	le
 8006e1c:	fb02 3301 	mlale	r3, r2, r1, r3
 8006e20:	9309      	strle	r3, [sp, #36]	; 0x24
 8006e22:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8006e26:	f10b 0b01 	add.w	fp, fp, #1
 8006e2a:	9015      	str	r0, [sp, #84]	; 0x54
 8006e2c:	e7c1      	b.n	8006db2 <_strtod_l+0x152>
 8006e2e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006e30:	1c5a      	adds	r2, r3, #1
 8006e32:	9215      	str	r2, [sp, #84]	; 0x54
 8006e34:	785a      	ldrb	r2, [r3, #1]
 8006e36:	f1bb 0f00 	cmp.w	fp, #0
 8006e3a:	d037      	beq.n	8006eac <_strtod_l+0x24c>
 8006e3c:	9005      	str	r0, [sp, #20]
 8006e3e:	465e      	mov	r6, fp
 8006e40:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006e44:	2b09      	cmp	r3, #9
 8006e46:	d912      	bls.n	8006e6e <_strtod_l+0x20e>
 8006e48:	2301      	movs	r3, #1
 8006e4a:	e7c4      	b.n	8006dd6 <_strtod_l+0x176>
 8006e4c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006e4e:	1c5a      	adds	r2, r3, #1
 8006e50:	9215      	str	r2, [sp, #84]	; 0x54
 8006e52:	785a      	ldrb	r2, [r3, #1]
 8006e54:	3001      	adds	r0, #1
 8006e56:	2a30      	cmp	r2, #48	; 0x30
 8006e58:	d0f8      	beq.n	8006e4c <_strtod_l+0x1ec>
 8006e5a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006e5e:	2b08      	cmp	r3, #8
 8006e60:	f200 84c1 	bhi.w	80077e6 <_strtod_l+0xb86>
 8006e64:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006e66:	9005      	str	r0, [sp, #20]
 8006e68:	2000      	movs	r0, #0
 8006e6a:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e6c:	4606      	mov	r6, r0
 8006e6e:	3a30      	subs	r2, #48	; 0x30
 8006e70:	f100 0301 	add.w	r3, r0, #1
 8006e74:	d014      	beq.n	8006ea0 <_strtod_l+0x240>
 8006e76:	9905      	ldr	r1, [sp, #20]
 8006e78:	4419      	add	r1, r3
 8006e7a:	9105      	str	r1, [sp, #20]
 8006e7c:	4633      	mov	r3, r6
 8006e7e:	eb00 0c06 	add.w	ip, r0, r6
 8006e82:	210a      	movs	r1, #10
 8006e84:	4563      	cmp	r3, ip
 8006e86:	d113      	bne.n	8006eb0 <_strtod_l+0x250>
 8006e88:	1833      	adds	r3, r6, r0
 8006e8a:	2b08      	cmp	r3, #8
 8006e8c:	f106 0601 	add.w	r6, r6, #1
 8006e90:	4406      	add	r6, r0
 8006e92:	dc1a      	bgt.n	8006eca <_strtod_l+0x26a>
 8006e94:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e96:	230a      	movs	r3, #10
 8006e98:	fb03 2301 	mla	r3, r3, r1, r2
 8006e9c:	9309      	str	r3, [sp, #36]	; 0x24
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006ea2:	1c51      	adds	r1, r2, #1
 8006ea4:	9115      	str	r1, [sp, #84]	; 0x54
 8006ea6:	7852      	ldrb	r2, [r2, #1]
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	e7c9      	b.n	8006e40 <_strtod_l+0x1e0>
 8006eac:	4658      	mov	r0, fp
 8006eae:	e7d2      	b.n	8006e56 <_strtod_l+0x1f6>
 8006eb0:	2b08      	cmp	r3, #8
 8006eb2:	f103 0301 	add.w	r3, r3, #1
 8006eb6:	dc03      	bgt.n	8006ec0 <_strtod_l+0x260>
 8006eb8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006eba:	434f      	muls	r7, r1
 8006ebc:	9709      	str	r7, [sp, #36]	; 0x24
 8006ebe:	e7e1      	b.n	8006e84 <_strtod_l+0x224>
 8006ec0:	2b10      	cmp	r3, #16
 8006ec2:	bfd8      	it	le
 8006ec4:	fb01 fa0a 	mulle.w	sl, r1, sl
 8006ec8:	e7dc      	b.n	8006e84 <_strtod_l+0x224>
 8006eca:	2e10      	cmp	r6, #16
 8006ecc:	bfdc      	itt	le
 8006ece:	230a      	movle	r3, #10
 8006ed0:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8006ed4:	e7e3      	b.n	8006e9e <_strtod_l+0x23e>
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	9305      	str	r3, [sp, #20]
 8006eda:	2301      	movs	r3, #1
 8006edc:	e780      	b.n	8006de0 <_strtod_l+0x180>
 8006ede:	f04f 0c00 	mov.w	ip, #0
 8006ee2:	1caa      	adds	r2, r5, #2
 8006ee4:	9215      	str	r2, [sp, #84]	; 0x54
 8006ee6:	78aa      	ldrb	r2, [r5, #2]
 8006ee8:	e788      	b.n	8006dfc <_strtod_l+0x19c>
 8006eea:	f04f 0c01 	mov.w	ip, #1
 8006eee:	e7f8      	b.n	8006ee2 <_strtod_l+0x282>
 8006ef0:	08008e58 	.word	0x08008e58
 8006ef4:	08008e54 	.word	0x08008e54
 8006ef8:	7ff00000 	.word	0x7ff00000
 8006efc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006efe:	1c51      	adds	r1, r2, #1
 8006f00:	9115      	str	r1, [sp, #84]	; 0x54
 8006f02:	7852      	ldrb	r2, [r2, #1]
 8006f04:	2a30      	cmp	r2, #48	; 0x30
 8006f06:	d0f9      	beq.n	8006efc <_strtod_l+0x29c>
 8006f08:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006f0c:	2908      	cmp	r1, #8
 8006f0e:	f63f af7a 	bhi.w	8006e06 <_strtod_l+0x1a6>
 8006f12:	3a30      	subs	r2, #48	; 0x30
 8006f14:	9208      	str	r2, [sp, #32]
 8006f16:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006f18:	920c      	str	r2, [sp, #48]	; 0x30
 8006f1a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006f1c:	1c57      	adds	r7, r2, #1
 8006f1e:	9715      	str	r7, [sp, #84]	; 0x54
 8006f20:	7852      	ldrb	r2, [r2, #1]
 8006f22:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8006f26:	f1be 0f09 	cmp.w	lr, #9
 8006f2a:	d938      	bls.n	8006f9e <_strtod_l+0x33e>
 8006f2c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006f2e:	1a7f      	subs	r7, r7, r1
 8006f30:	2f08      	cmp	r7, #8
 8006f32:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8006f36:	dc03      	bgt.n	8006f40 <_strtod_l+0x2e0>
 8006f38:	9908      	ldr	r1, [sp, #32]
 8006f3a:	428f      	cmp	r7, r1
 8006f3c:	bfa8      	it	ge
 8006f3e:	460f      	movge	r7, r1
 8006f40:	f1bc 0f00 	cmp.w	ip, #0
 8006f44:	d000      	beq.n	8006f48 <_strtod_l+0x2e8>
 8006f46:	427f      	negs	r7, r7
 8006f48:	2e00      	cmp	r6, #0
 8006f4a:	d14f      	bne.n	8006fec <_strtod_l+0x38c>
 8006f4c:	9904      	ldr	r1, [sp, #16]
 8006f4e:	4301      	orrs	r1, r0
 8006f50:	f47f aec1 	bne.w	8006cd6 <_strtod_l+0x76>
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	f47f aedb 	bne.w	8006d10 <_strtod_l+0xb0>
 8006f5a:	2a69      	cmp	r2, #105	; 0x69
 8006f5c:	d029      	beq.n	8006fb2 <_strtod_l+0x352>
 8006f5e:	dc26      	bgt.n	8006fae <_strtod_l+0x34e>
 8006f60:	2a49      	cmp	r2, #73	; 0x49
 8006f62:	d026      	beq.n	8006fb2 <_strtod_l+0x352>
 8006f64:	2a4e      	cmp	r2, #78	; 0x4e
 8006f66:	f47f aed3 	bne.w	8006d10 <_strtod_l+0xb0>
 8006f6a:	499b      	ldr	r1, [pc, #620]	; (80071d8 <_strtod_l+0x578>)
 8006f6c:	a815      	add	r0, sp, #84	; 0x54
 8006f6e:	f001 fa27 	bl	80083c0 <__match>
 8006f72:	2800      	cmp	r0, #0
 8006f74:	f43f aecc 	beq.w	8006d10 <_strtod_l+0xb0>
 8006f78:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006f7a:	781b      	ldrb	r3, [r3, #0]
 8006f7c:	2b28      	cmp	r3, #40	; 0x28
 8006f7e:	d12f      	bne.n	8006fe0 <_strtod_l+0x380>
 8006f80:	4996      	ldr	r1, [pc, #600]	; (80071dc <_strtod_l+0x57c>)
 8006f82:	aa18      	add	r2, sp, #96	; 0x60
 8006f84:	a815      	add	r0, sp, #84	; 0x54
 8006f86:	f001 fa2f 	bl	80083e8 <__hexnan>
 8006f8a:	2805      	cmp	r0, #5
 8006f8c:	d128      	bne.n	8006fe0 <_strtod_l+0x380>
 8006f8e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006f90:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006f94:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8006f98:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8006f9c:	e69b      	b.n	8006cd6 <_strtod_l+0x76>
 8006f9e:	9f08      	ldr	r7, [sp, #32]
 8006fa0:	210a      	movs	r1, #10
 8006fa2:	fb01 2107 	mla	r1, r1, r7, r2
 8006fa6:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8006faa:	9208      	str	r2, [sp, #32]
 8006fac:	e7b5      	b.n	8006f1a <_strtod_l+0x2ba>
 8006fae:	2a6e      	cmp	r2, #110	; 0x6e
 8006fb0:	e7d9      	b.n	8006f66 <_strtod_l+0x306>
 8006fb2:	498b      	ldr	r1, [pc, #556]	; (80071e0 <_strtod_l+0x580>)
 8006fb4:	a815      	add	r0, sp, #84	; 0x54
 8006fb6:	f001 fa03 	bl	80083c0 <__match>
 8006fba:	2800      	cmp	r0, #0
 8006fbc:	f43f aea8 	beq.w	8006d10 <_strtod_l+0xb0>
 8006fc0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006fc2:	4988      	ldr	r1, [pc, #544]	; (80071e4 <_strtod_l+0x584>)
 8006fc4:	3b01      	subs	r3, #1
 8006fc6:	a815      	add	r0, sp, #84	; 0x54
 8006fc8:	9315      	str	r3, [sp, #84]	; 0x54
 8006fca:	f001 f9f9 	bl	80083c0 <__match>
 8006fce:	b910      	cbnz	r0, 8006fd6 <_strtod_l+0x376>
 8006fd0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006fd2:	3301      	adds	r3, #1
 8006fd4:	9315      	str	r3, [sp, #84]	; 0x54
 8006fd6:	f8df 921c 	ldr.w	r9, [pc, #540]	; 80071f4 <_strtod_l+0x594>
 8006fda:	f04f 0800 	mov.w	r8, #0
 8006fde:	e67a      	b.n	8006cd6 <_strtod_l+0x76>
 8006fe0:	4881      	ldr	r0, [pc, #516]	; (80071e8 <_strtod_l+0x588>)
 8006fe2:	f000 ff09 	bl	8007df8 <nan>
 8006fe6:	ec59 8b10 	vmov	r8, r9, d0
 8006fea:	e674      	b.n	8006cd6 <_strtod_l+0x76>
 8006fec:	9b05      	ldr	r3, [sp, #20]
 8006fee:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006ff0:	1afb      	subs	r3, r7, r3
 8006ff2:	f1bb 0f00 	cmp.w	fp, #0
 8006ff6:	bf08      	it	eq
 8006ff8:	46b3      	moveq	fp, r6
 8006ffa:	2e10      	cmp	r6, #16
 8006ffc:	9308      	str	r3, [sp, #32]
 8006ffe:	4635      	mov	r5, r6
 8007000:	bfa8      	it	ge
 8007002:	2510      	movge	r5, #16
 8007004:	f7f9 fa86 	bl	8000514 <__aeabi_ui2d>
 8007008:	2e09      	cmp	r6, #9
 800700a:	4680      	mov	r8, r0
 800700c:	4689      	mov	r9, r1
 800700e:	dd13      	ble.n	8007038 <_strtod_l+0x3d8>
 8007010:	4b76      	ldr	r3, [pc, #472]	; (80071ec <_strtod_l+0x58c>)
 8007012:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007016:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800701a:	f7f9 faf5 	bl	8000608 <__aeabi_dmul>
 800701e:	4680      	mov	r8, r0
 8007020:	4650      	mov	r0, sl
 8007022:	4689      	mov	r9, r1
 8007024:	f7f9 fa76 	bl	8000514 <__aeabi_ui2d>
 8007028:	4602      	mov	r2, r0
 800702a:	460b      	mov	r3, r1
 800702c:	4640      	mov	r0, r8
 800702e:	4649      	mov	r1, r9
 8007030:	f7f9 f934 	bl	800029c <__adddf3>
 8007034:	4680      	mov	r8, r0
 8007036:	4689      	mov	r9, r1
 8007038:	2e0f      	cmp	r6, #15
 800703a:	dc38      	bgt.n	80070ae <_strtod_l+0x44e>
 800703c:	9b08      	ldr	r3, [sp, #32]
 800703e:	2b00      	cmp	r3, #0
 8007040:	f43f ae49 	beq.w	8006cd6 <_strtod_l+0x76>
 8007044:	dd24      	ble.n	8007090 <_strtod_l+0x430>
 8007046:	2b16      	cmp	r3, #22
 8007048:	dc0b      	bgt.n	8007062 <_strtod_l+0x402>
 800704a:	4968      	ldr	r1, [pc, #416]	; (80071ec <_strtod_l+0x58c>)
 800704c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007050:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007054:	4642      	mov	r2, r8
 8007056:	464b      	mov	r3, r9
 8007058:	f7f9 fad6 	bl	8000608 <__aeabi_dmul>
 800705c:	4680      	mov	r8, r0
 800705e:	4689      	mov	r9, r1
 8007060:	e639      	b.n	8006cd6 <_strtod_l+0x76>
 8007062:	9a08      	ldr	r2, [sp, #32]
 8007064:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8007068:	4293      	cmp	r3, r2
 800706a:	db20      	blt.n	80070ae <_strtod_l+0x44e>
 800706c:	4c5f      	ldr	r4, [pc, #380]	; (80071ec <_strtod_l+0x58c>)
 800706e:	f1c6 060f 	rsb	r6, r6, #15
 8007072:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8007076:	4642      	mov	r2, r8
 8007078:	464b      	mov	r3, r9
 800707a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800707e:	f7f9 fac3 	bl	8000608 <__aeabi_dmul>
 8007082:	9b08      	ldr	r3, [sp, #32]
 8007084:	1b9e      	subs	r6, r3, r6
 8007086:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800708a:	e9d4 2300 	ldrd	r2, r3, [r4]
 800708e:	e7e3      	b.n	8007058 <_strtod_l+0x3f8>
 8007090:	9b08      	ldr	r3, [sp, #32]
 8007092:	3316      	adds	r3, #22
 8007094:	db0b      	blt.n	80070ae <_strtod_l+0x44e>
 8007096:	9b05      	ldr	r3, [sp, #20]
 8007098:	1bdf      	subs	r7, r3, r7
 800709a:	4b54      	ldr	r3, [pc, #336]	; (80071ec <_strtod_l+0x58c>)
 800709c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80070a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070a4:	4640      	mov	r0, r8
 80070a6:	4649      	mov	r1, r9
 80070a8:	f7f9 fbd8 	bl	800085c <__aeabi_ddiv>
 80070ac:	e7d6      	b.n	800705c <_strtod_l+0x3fc>
 80070ae:	9b08      	ldr	r3, [sp, #32]
 80070b0:	1b75      	subs	r5, r6, r5
 80070b2:	441d      	add	r5, r3
 80070b4:	2d00      	cmp	r5, #0
 80070b6:	dd70      	ble.n	800719a <_strtod_l+0x53a>
 80070b8:	f015 030f 	ands.w	r3, r5, #15
 80070bc:	d00a      	beq.n	80070d4 <_strtod_l+0x474>
 80070be:	494b      	ldr	r1, [pc, #300]	; (80071ec <_strtod_l+0x58c>)
 80070c0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80070c4:	4642      	mov	r2, r8
 80070c6:	464b      	mov	r3, r9
 80070c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80070cc:	f7f9 fa9c 	bl	8000608 <__aeabi_dmul>
 80070d0:	4680      	mov	r8, r0
 80070d2:	4689      	mov	r9, r1
 80070d4:	f035 050f 	bics.w	r5, r5, #15
 80070d8:	d04d      	beq.n	8007176 <_strtod_l+0x516>
 80070da:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 80070de:	dd22      	ble.n	8007126 <_strtod_l+0x4c6>
 80070e0:	2500      	movs	r5, #0
 80070e2:	46ab      	mov	fp, r5
 80070e4:	9509      	str	r5, [sp, #36]	; 0x24
 80070e6:	9505      	str	r5, [sp, #20]
 80070e8:	2322      	movs	r3, #34	; 0x22
 80070ea:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80071f4 <_strtod_l+0x594>
 80070ee:	6023      	str	r3, [r4, #0]
 80070f0:	f04f 0800 	mov.w	r8, #0
 80070f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	f43f aded 	beq.w	8006cd6 <_strtod_l+0x76>
 80070fc:	9916      	ldr	r1, [sp, #88]	; 0x58
 80070fe:	4620      	mov	r0, r4
 8007100:	f7ff f924 	bl	800634c <_Bfree>
 8007104:	9905      	ldr	r1, [sp, #20]
 8007106:	4620      	mov	r0, r4
 8007108:	f7ff f920 	bl	800634c <_Bfree>
 800710c:	4659      	mov	r1, fp
 800710e:	4620      	mov	r0, r4
 8007110:	f7ff f91c 	bl	800634c <_Bfree>
 8007114:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007116:	4620      	mov	r0, r4
 8007118:	f7ff f918 	bl	800634c <_Bfree>
 800711c:	4629      	mov	r1, r5
 800711e:	4620      	mov	r0, r4
 8007120:	f7ff f914 	bl	800634c <_Bfree>
 8007124:	e5d7      	b.n	8006cd6 <_strtod_l+0x76>
 8007126:	4b32      	ldr	r3, [pc, #200]	; (80071f0 <_strtod_l+0x590>)
 8007128:	9304      	str	r3, [sp, #16]
 800712a:	2300      	movs	r3, #0
 800712c:	112d      	asrs	r5, r5, #4
 800712e:	4640      	mov	r0, r8
 8007130:	4649      	mov	r1, r9
 8007132:	469a      	mov	sl, r3
 8007134:	2d01      	cmp	r5, #1
 8007136:	dc21      	bgt.n	800717c <_strtod_l+0x51c>
 8007138:	b10b      	cbz	r3, 800713e <_strtod_l+0x4de>
 800713a:	4680      	mov	r8, r0
 800713c:	4689      	mov	r9, r1
 800713e:	492c      	ldr	r1, [pc, #176]	; (80071f0 <_strtod_l+0x590>)
 8007140:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007144:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007148:	4642      	mov	r2, r8
 800714a:	464b      	mov	r3, r9
 800714c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007150:	f7f9 fa5a 	bl	8000608 <__aeabi_dmul>
 8007154:	4b27      	ldr	r3, [pc, #156]	; (80071f4 <_strtod_l+0x594>)
 8007156:	460a      	mov	r2, r1
 8007158:	400b      	ands	r3, r1
 800715a:	4927      	ldr	r1, [pc, #156]	; (80071f8 <_strtod_l+0x598>)
 800715c:	428b      	cmp	r3, r1
 800715e:	4680      	mov	r8, r0
 8007160:	d8be      	bhi.n	80070e0 <_strtod_l+0x480>
 8007162:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007166:	428b      	cmp	r3, r1
 8007168:	bf86      	itte	hi
 800716a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 80071fc <_strtod_l+0x59c>
 800716e:	f04f 38ff 	movhi.w	r8, #4294967295
 8007172:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8007176:	2300      	movs	r3, #0
 8007178:	9304      	str	r3, [sp, #16]
 800717a:	e07b      	b.n	8007274 <_strtod_l+0x614>
 800717c:	07ea      	lsls	r2, r5, #31
 800717e:	d505      	bpl.n	800718c <_strtod_l+0x52c>
 8007180:	9b04      	ldr	r3, [sp, #16]
 8007182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007186:	f7f9 fa3f 	bl	8000608 <__aeabi_dmul>
 800718a:	2301      	movs	r3, #1
 800718c:	9a04      	ldr	r2, [sp, #16]
 800718e:	3208      	adds	r2, #8
 8007190:	f10a 0a01 	add.w	sl, sl, #1
 8007194:	106d      	asrs	r5, r5, #1
 8007196:	9204      	str	r2, [sp, #16]
 8007198:	e7cc      	b.n	8007134 <_strtod_l+0x4d4>
 800719a:	d0ec      	beq.n	8007176 <_strtod_l+0x516>
 800719c:	426d      	negs	r5, r5
 800719e:	f015 020f 	ands.w	r2, r5, #15
 80071a2:	d00a      	beq.n	80071ba <_strtod_l+0x55a>
 80071a4:	4b11      	ldr	r3, [pc, #68]	; (80071ec <_strtod_l+0x58c>)
 80071a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80071aa:	4640      	mov	r0, r8
 80071ac:	4649      	mov	r1, r9
 80071ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071b2:	f7f9 fb53 	bl	800085c <__aeabi_ddiv>
 80071b6:	4680      	mov	r8, r0
 80071b8:	4689      	mov	r9, r1
 80071ba:	112d      	asrs	r5, r5, #4
 80071bc:	d0db      	beq.n	8007176 <_strtod_l+0x516>
 80071be:	2d1f      	cmp	r5, #31
 80071c0:	dd1e      	ble.n	8007200 <_strtod_l+0x5a0>
 80071c2:	2500      	movs	r5, #0
 80071c4:	46ab      	mov	fp, r5
 80071c6:	9509      	str	r5, [sp, #36]	; 0x24
 80071c8:	9505      	str	r5, [sp, #20]
 80071ca:	2322      	movs	r3, #34	; 0x22
 80071cc:	f04f 0800 	mov.w	r8, #0
 80071d0:	f04f 0900 	mov.w	r9, #0
 80071d4:	6023      	str	r3, [r4, #0]
 80071d6:	e78d      	b.n	80070f4 <_strtod_l+0x494>
 80071d8:	08008c41 	.word	0x08008c41
 80071dc:	08008e6c 	.word	0x08008e6c
 80071e0:	08008c39 	.word	0x08008c39
 80071e4:	08008c70 	.word	0x08008c70
 80071e8:	08008ffd 	.word	0x08008ffd
 80071ec:	08008d80 	.word	0x08008d80
 80071f0:	08008d58 	.word	0x08008d58
 80071f4:	7ff00000 	.word	0x7ff00000
 80071f8:	7ca00000 	.word	0x7ca00000
 80071fc:	7fefffff 	.word	0x7fefffff
 8007200:	f015 0310 	ands.w	r3, r5, #16
 8007204:	bf18      	it	ne
 8007206:	236a      	movne	r3, #106	; 0x6a
 8007208:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 80075ac <_strtod_l+0x94c>
 800720c:	9304      	str	r3, [sp, #16]
 800720e:	4640      	mov	r0, r8
 8007210:	4649      	mov	r1, r9
 8007212:	2300      	movs	r3, #0
 8007214:	07ea      	lsls	r2, r5, #31
 8007216:	d504      	bpl.n	8007222 <_strtod_l+0x5c2>
 8007218:	e9da 2300 	ldrd	r2, r3, [sl]
 800721c:	f7f9 f9f4 	bl	8000608 <__aeabi_dmul>
 8007220:	2301      	movs	r3, #1
 8007222:	106d      	asrs	r5, r5, #1
 8007224:	f10a 0a08 	add.w	sl, sl, #8
 8007228:	d1f4      	bne.n	8007214 <_strtod_l+0x5b4>
 800722a:	b10b      	cbz	r3, 8007230 <_strtod_l+0x5d0>
 800722c:	4680      	mov	r8, r0
 800722e:	4689      	mov	r9, r1
 8007230:	9b04      	ldr	r3, [sp, #16]
 8007232:	b1bb      	cbz	r3, 8007264 <_strtod_l+0x604>
 8007234:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8007238:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800723c:	2b00      	cmp	r3, #0
 800723e:	4649      	mov	r1, r9
 8007240:	dd10      	ble.n	8007264 <_strtod_l+0x604>
 8007242:	2b1f      	cmp	r3, #31
 8007244:	f340 811e 	ble.w	8007484 <_strtod_l+0x824>
 8007248:	2b34      	cmp	r3, #52	; 0x34
 800724a:	bfde      	ittt	le
 800724c:	f04f 33ff 	movle.w	r3, #4294967295
 8007250:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007254:	4093      	lslle	r3, r2
 8007256:	f04f 0800 	mov.w	r8, #0
 800725a:	bfcc      	ite	gt
 800725c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007260:	ea03 0901 	andle.w	r9, r3, r1
 8007264:	2200      	movs	r2, #0
 8007266:	2300      	movs	r3, #0
 8007268:	4640      	mov	r0, r8
 800726a:	4649      	mov	r1, r9
 800726c:	f7f9 fc34 	bl	8000ad8 <__aeabi_dcmpeq>
 8007270:	2800      	cmp	r0, #0
 8007272:	d1a6      	bne.n	80071c2 <_strtod_l+0x562>
 8007274:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007276:	9300      	str	r3, [sp, #0]
 8007278:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800727a:	4633      	mov	r3, r6
 800727c:	465a      	mov	r2, fp
 800727e:	4620      	mov	r0, r4
 8007280:	f7ff f8cc 	bl	800641c <__s2b>
 8007284:	9009      	str	r0, [sp, #36]	; 0x24
 8007286:	2800      	cmp	r0, #0
 8007288:	f43f af2a 	beq.w	80070e0 <_strtod_l+0x480>
 800728c:	9a08      	ldr	r2, [sp, #32]
 800728e:	9b05      	ldr	r3, [sp, #20]
 8007290:	2a00      	cmp	r2, #0
 8007292:	eba3 0307 	sub.w	r3, r3, r7
 8007296:	bfa8      	it	ge
 8007298:	2300      	movge	r3, #0
 800729a:	930c      	str	r3, [sp, #48]	; 0x30
 800729c:	2500      	movs	r5, #0
 800729e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80072a2:	9312      	str	r3, [sp, #72]	; 0x48
 80072a4:	46ab      	mov	fp, r5
 80072a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072a8:	4620      	mov	r0, r4
 80072aa:	6859      	ldr	r1, [r3, #4]
 80072ac:	f7ff f80e 	bl	80062cc <_Balloc>
 80072b0:	9005      	str	r0, [sp, #20]
 80072b2:	2800      	cmp	r0, #0
 80072b4:	f43f af18 	beq.w	80070e8 <_strtod_l+0x488>
 80072b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072ba:	691a      	ldr	r2, [r3, #16]
 80072bc:	3202      	adds	r2, #2
 80072be:	f103 010c 	add.w	r1, r3, #12
 80072c2:	0092      	lsls	r2, r2, #2
 80072c4:	300c      	adds	r0, #12
 80072c6:	f000 fd87 	bl	8007dd8 <memcpy>
 80072ca:	ec49 8b10 	vmov	d0, r8, r9
 80072ce:	aa18      	add	r2, sp, #96	; 0x60
 80072d0:	a917      	add	r1, sp, #92	; 0x5c
 80072d2:	4620      	mov	r0, r4
 80072d4:	f7ff fbd6 	bl	8006a84 <__d2b>
 80072d8:	ec49 8b18 	vmov	d8, r8, r9
 80072dc:	9016      	str	r0, [sp, #88]	; 0x58
 80072de:	2800      	cmp	r0, #0
 80072e0:	f43f af02 	beq.w	80070e8 <_strtod_l+0x488>
 80072e4:	2101      	movs	r1, #1
 80072e6:	4620      	mov	r0, r4
 80072e8:	f7ff f930 	bl	800654c <__i2b>
 80072ec:	4683      	mov	fp, r0
 80072ee:	2800      	cmp	r0, #0
 80072f0:	f43f aefa 	beq.w	80070e8 <_strtod_l+0x488>
 80072f4:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80072f6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80072f8:	2e00      	cmp	r6, #0
 80072fa:	bfab      	itete	ge
 80072fc:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 80072fe:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8007300:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8007302:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8007306:	bfac      	ite	ge
 8007308:	eb06 0a03 	addge.w	sl, r6, r3
 800730c:	1b9f      	sublt	r7, r3, r6
 800730e:	9b04      	ldr	r3, [sp, #16]
 8007310:	1af6      	subs	r6, r6, r3
 8007312:	4416      	add	r6, r2
 8007314:	4ba0      	ldr	r3, [pc, #640]	; (8007598 <_strtod_l+0x938>)
 8007316:	3e01      	subs	r6, #1
 8007318:	429e      	cmp	r6, r3
 800731a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800731e:	f280 80c4 	bge.w	80074aa <_strtod_l+0x84a>
 8007322:	1b9b      	subs	r3, r3, r6
 8007324:	2b1f      	cmp	r3, #31
 8007326:	eba2 0203 	sub.w	r2, r2, r3
 800732a:	f04f 0101 	mov.w	r1, #1
 800732e:	f300 80b0 	bgt.w	8007492 <_strtod_l+0x832>
 8007332:	fa01 f303 	lsl.w	r3, r1, r3
 8007336:	930e      	str	r3, [sp, #56]	; 0x38
 8007338:	2300      	movs	r3, #0
 800733a:	930d      	str	r3, [sp, #52]	; 0x34
 800733c:	eb0a 0602 	add.w	r6, sl, r2
 8007340:	9b04      	ldr	r3, [sp, #16]
 8007342:	45b2      	cmp	sl, r6
 8007344:	4417      	add	r7, r2
 8007346:	441f      	add	r7, r3
 8007348:	4653      	mov	r3, sl
 800734a:	bfa8      	it	ge
 800734c:	4633      	movge	r3, r6
 800734e:	42bb      	cmp	r3, r7
 8007350:	bfa8      	it	ge
 8007352:	463b      	movge	r3, r7
 8007354:	2b00      	cmp	r3, #0
 8007356:	bfc2      	ittt	gt
 8007358:	1af6      	subgt	r6, r6, r3
 800735a:	1aff      	subgt	r7, r7, r3
 800735c:	ebaa 0a03 	subgt.w	sl, sl, r3
 8007360:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007362:	2b00      	cmp	r3, #0
 8007364:	dd17      	ble.n	8007396 <_strtod_l+0x736>
 8007366:	4659      	mov	r1, fp
 8007368:	461a      	mov	r2, r3
 800736a:	4620      	mov	r0, r4
 800736c:	f7ff f9ae 	bl	80066cc <__pow5mult>
 8007370:	4683      	mov	fp, r0
 8007372:	2800      	cmp	r0, #0
 8007374:	f43f aeb8 	beq.w	80070e8 <_strtod_l+0x488>
 8007378:	4601      	mov	r1, r0
 800737a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800737c:	4620      	mov	r0, r4
 800737e:	f7ff f8fb 	bl	8006578 <__multiply>
 8007382:	900b      	str	r0, [sp, #44]	; 0x2c
 8007384:	2800      	cmp	r0, #0
 8007386:	f43f aeaf 	beq.w	80070e8 <_strtod_l+0x488>
 800738a:	9916      	ldr	r1, [sp, #88]	; 0x58
 800738c:	4620      	mov	r0, r4
 800738e:	f7fe ffdd 	bl	800634c <_Bfree>
 8007392:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007394:	9316      	str	r3, [sp, #88]	; 0x58
 8007396:	2e00      	cmp	r6, #0
 8007398:	f300 808c 	bgt.w	80074b4 <_strtod_l+0x854>
 800739c:	9b08      	ldr	r3, [sp, #32]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	dd08      	ble.n	80073b4 <_strtod_l+0x754>
 80073a2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80073a4:	9905      	ldr	r1, [sp, #20]
 80073a6:	4620      	mov	r0, r4
 80073a8:	f7ff f990 	bl	80066cc <__pow5mult>
 80073ac:	9005      	str	r0, [sp, #20]
 80073ae:	2800      	cmp	r0, #0
 80073b0:	f43f ae9a 	beq.w	80070e8 <_strtod_l+0x488>
 80073b4:	2f00      	cmp	r7, #0
 80073b6:	dd08      	ble.n	80073ca <_strtod_l+0x76a>
 80073b8:	9905      	ldr	r1, [sp, #20]
 80073ba:	463a      	mov	r2, r7
 80073bc:	4620      	mov	r0, r4
 80073be:	f7ff f9df 	bl	8006780 <__lshift>
 80073c2:	9005      	str	r0, [sp, #20]
 80073c4:	2800      	cmp	r0, #0
 80073c6:	f43f ae8f 	beq.w	80070e8 <_strtod_l+0x488>
 80073ca:	f1ba 0f00 	cmp.w	sl, #0
 80073ce:	dd08      	ble.n	80073e2 <_strtod_l+0x782>
 80073d0:	4659      	mov	r1, fp
 80073d2:	4652      	mov	r2, sl
 80073d4:	4620      	mov	r0, r4
 80073d6:	f7ff f9d3 	bl	8006780 <__lshift>
 80073da:	4683      	mov	fp, r0
 80073dc:	2800      	cmp	r0, #0
 80073de:	f43f ae83 	beq.w	80070e8 <_strtod_l+0x488>
 80073e2:	9a05      	ldr	r2, [sp, #20]
 80073e4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80073e6:	4620      	mov	r0, r4
 80073e8:	f7ff fa52 	bl	8006890 <__mdiff>
 80073ec:	4605      	mov	r5, r0
 80073ee:	2800      	cmp	r0, #0
 80073f0:	f43f ae7a 	beq.w	80070e8 <_strtod_l+0x488>
 80073f4:	68c3      	ldr	r3, [r0, #12]
 80073f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80073f8:	2300      	movs	r3, #0
 80073fa:	60c3      	str	r3, [r0, #12]
 80073fc:	4659      	mov	r1, fp
 80073fe:	f7ff fa2b 	bl	8006858 <__mcmp>
 8007402:	2800      	cmp	r0, #0
 8007404:	da60      	bge.n	80074c8 <_strtod_l+0x868>
 8007406:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007408:	ea53 0308 	orrs.w	r3, r3, r8
 800740c:	f040 8084 	bne.w	8007518 <_strtod_l+0x8b8>
 8007410:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007414:	2b00      	cmp	r3, #0
 8007416:	d17f      	bne.n	8007518 <_strtod_l+0x8b8>
 8007418:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800741c:	0d1b      	lsrs	r3, r3, #20
 800741e:	051b      	lsls	r3, r3, #20
 8007420:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007424:	d978      	bls.n	8007518 <_strtod_l+0x8b8>
 8007426:	696b      	ldr	r3, [r5, #20]
 8007428:	b913      	cbnz	r3, 8007430 <_strtod_l+0x7d0>
 800742a:	692b      	ldr	r3, [r5, #16]
 800742c:	2b01      	cmp	r3, #1
 800742e:	dd73      	ble.n	8007518 <_strtod_l+0x8b8>
 8007430:	4629      	mov	r1, r5
 8007432:	2201      	movs	r2, #1
 8007434:	4620      	mov	r0, r4
 8007436:	f7ff f9a3 	bl	8006780 <__lshift>
 800743a:	4659      	mov	r1, fp
 800743c:	4605      	mov	r5, r0
 800743e:	f7ff fa0b 	bl	8006858 <__mcmp>
 8007442:	2800      	cmp	r0, #0
 8007444:	dd68      	ble.n	8007518 <_strtod_l+0x8b8>
 8007446:	9904      	ldr	r1, [sp, #16]
 8007448:	4a54      	ldr	r2, [pc, #336]	; (800759c <_strtod_l+0x93c>)
 800744a:	464b      	mov	r3, r9
 800744c:	2900      	cmp	r1, #0
 800744e:	f000 8084 	beq.w	800755a <_strtod_l+0x8fa>
 8007452:	ea02 0109 	and.w	r1, r2, r9
 8007456:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800745a:	dc7e      	bgt.n	800755a <_strtod_l+0x8fa>
 800745c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007460:	f77f aeb3 	ble.w	80071ca <_strtod_l+0x56a>
 8007464:	4b4e      	ldr	r3, [pc, #312]	; (80075a0 <_strtod_l+0x940>)
 8007466:	4640      	mov	r0, r8
 8007468:	4649      	mov	r1, r9
 800746a:	2200      	movs	r2, #0
 800746c:	f7f9 f8cc 	bl	8000608 <__aeabi_dmul>
 8007470:	4b4a      	ldr	r3, [pc, #296]	; (800759c <_strtod_l+0x93c>)
 8007472:	400b      	ands	r3, r1
 8007474:	4680      	mov	r8, r0
 8007476:	4689      	mov	r9, r1
 8007478:	2b00      	cmp	r3, #0
 800747a:	f47f ae3f 	bne.w	80070fc <_strtod_l+0x49c>
 800747e:	2322      	movs	r3, #34	; 0x22
 8007480:	6023      	str	r3, [r4, #0]
 8007482:	e63b      	b.n	80070fc <_strtod_l+0x49c>
 8007484:	f04f 32ff 	mov.w	r2, #4294967295
 8007488:	fa02 f303 	lsl.w	r3, r2, r3
 800748c:	ea03 0808 	and.w	r8, r3, r8
 8007490:	e6e8      	b.n	8007264 <_strtod_l+0x604>
 8007492:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8007496:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800749a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800749e:	36e2      	adds	r6, #226	; 0xe2
 80074a0:	fa01 f306 	lsl.w	r3, r1, r6
 80074a4:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 80074a8:	e748      	b.n	800733c <_strtod_l+0x6dc>
 80074aa:	2100      	movs	r1, #0
 80074ac:	2301      	movs	r3, #1
 80074ae:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 80074b2:	e743      	b.n	800733c <_strtod_l+0x6dc>
 80074b4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80074b6:	4632      	mov	r2, r6
 80074b8:	4620      	mov	r0, r4
 80074ba:	f7ff f961 	bl	8006780 <__lshift>
 80074be:	9016      	str	r0, [sp, #88]	; 0x58
 80074c0:	2800      	cmp	r0, #0
 80074c2:	f47f af6b 	bne.w	800739c <_strtod_l+0x73c>
 80074c6:	e60f      	b.n	80070e8 <_strtod_l+0x488>
 80074c8:	46ca      	mov	sl, r9
 80074ca:	d171      	bne.n	80075b0 <_strtod_l+0x950>
 80074cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80074ce:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80074d2:	b352      	cbz	r2, 800752a <_strtod_l+0x8ca>
 80074d4:	4a33      	ldr	r2, [pc, #204]	; (80075a4 <_strtod_l+0x944>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d12a      	bne.n	8007530 <_strtod_l+0x8d0>
 80074da:	9b04      	ldr	r3, [sp, #16]
 80074dc:	4641      	mov	r1, r8
 80074de:	b1fb      	cbz	r3, 8007520 <_strtod_l+0x8c0>
 80074e0:	4b2e      	ldr	r3, [pc, #184]	; (800759c <_strtod_l+0x93c>)
 80074e2:	ea09 0303 	and.w	r3, r9, r3
 80074e6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80074ea:	f04f 32ff 	mov.w	r2, #4294967295
 80074ee:	d81a      	bhi.n	8007526 <_strtod_l+0x8c6>
 80074f0:	0d1b      	lsrs	r3, r3, #20
 80074f2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80074f6:	fa02 f303 	lsl.w	r3, r2, r3
 80074fa:	4299      	cmp	r1, r3
 80074fc:	d118      	bne.n	8007530 <_strtod_l+0x8d0>
 80074fe:	4b2a      	ldr	r3, [pc, #168]	; (80075a8 <_strtod_l+0x948>)
 8007500:	459a      	cmp	sl, r3
 8007502:	d102      	bne.n	800750a <_strtod_l+0x8aa>
 8007504:	3101      	adds	r1, #1
 8007506:	f43f adef 	beq.w	80070e8 <_strtod_l+0x488>
 800750a:	4b24      	ldr	r3, [pc, #144]	; (800759c <_strtod_l+0x93c>)
 800750c:	ea0a 0303 	and.w	r3, sl, r3
 8007510:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8007514:	f04f 0800 	mov.w	r8, #0
 8007518:	9b04      	ldr	r3, [sp, #16]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d1a2      	bne.n	8007464 <_strtod_l+0x804>
 800751e:	e5ed      	b.n	80070fc <_strtod_l+0x49c>
 8007520:	f04f 33ff 	mov.w	r3, #4294967295
 8007524:	e7e9      	b.n	80074fa <_strtod_l+0x89a>
 8007526:	4613      	mov	r3, r2
 8007528:	e7e7      	b.n	80074fa <_strtod_l+0x89a>
 800752a:	ea53 0308 	orrs.w	r3, r3, r8
 800752e:	d08a      	beq.n	8007446 <_strtod_l+0x7e6>
 8007530:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007532:	b1e3      	cbz	r3, 800756e <_strtod_l+0x90e>
 8007534:	ea13 0f0a 	tst.w	r3, sl
 8007538:	d0ee      	beq.n	8007518 <_strtod_l+0x8b8>
 800753a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800753c:	9a04      	ldr	r2, [sp, #16]
 800753e:	4640      	mov	r0, r8
 8007540:	4649      	mov	r1, r9
 8007542:	b1c3      	cbz	r3, 8007576 <_strtod_l+0x916>
 8007544:	f7ff fb6f 	bl	8006c26 <sulp>
 8007548:	4602      	mov	r2, r0
 800754a:	460b      	mov	r3, r1
 800754c:	ec51 0b18 	vmov	r0, r1, d8
 8007550:	f7f8 fea4 	bl	800029c <__adddf3>
 8007554:	4680      	mov	r8, r0
 8007556:	4689      	mov	r9, r1
 8007558:	e7de      	b.n	8007518 <_strtod_l+0x8b8>
 800755a:	4013      	ands	r3, r2
 800755c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007560:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8007564:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007568:	f04f 38ff 	mov.w	r8, #4294967295
 800756c:	e7d4      	b.n	8007518 <_strtod_l+0x8b8>
 800756e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007570:	ea13 0f08 	tst.w	r3, r8
 8007574:	e7e0      	b.n	8007538 <_strtod_l+0x8d8>
 8007576:	f7ff fb56 	bl	8006c26 <sulp>
 800757a:	4602      	mov	r2, r0
 800757c:	460b      	mov	r3, r1
 800757e:	ec51 0b18 	vmov	r0, r1, d8
 8007582:	f7f8 fe89 	bl	8000298 <__aeabi_dsub>
 8007586:	2200      	movs	r2, #0
 8007588:	2300      	movs	r3, #0
 800758a:	4680      	mov	r8, r0
 800758c:	4689      	mov	r9, r1
 800758e:	f7f9 faa3 	bl	8000ad8 <__aeabi_dcmpeq>
 8007592:	2800      	cmp	r0, #0
 8007594:	d0c0      	beq.n	8007518 <_strtod_l+0x8b8>
 8007596:	e618      	b.n	80071ca <_strtod_l+0x56a>
 8007598:	fffffc02 	.word	0xfffffc02
 800759c:	7ff00000 	.word	0x7ff00000
 80075a0:	39500000 	.word	0x39500000
 80075a4:	000fffff 	.word	0x000fffff
 80075a8:	7fefffff 	.word	0x7fefffff
 80075ac:	08008e80 	.word	0x08008e80
 80075b0:	4659      	mov	r1, fp
 80075b2:	4628      	mov	r0, r5
 80075b4:	f7ff fac0 	bl	8006b38 <__ratio>
 80075b8:	ec57 6b10 	vmov	r6, r7, d0
 80075bc:	ee10 0a10 	vmov	r0, s0
 80075c0:	2200      	movs	r2, #0
 80075c2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80075c6:	4639      	mov	r1, r7
 80075c8:	f7f9 fa9a 	bl	8000b00 <__aeabi_dcmple>
 80075cc:	2800      	cmp	r0, #0
 80075ce:	d071      	beq.n	80076b4 <_strtod_l+0xa54>
 80075d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d17c      	bne.n	80076d0 <_strtod_l+0xa70>
 80075d6:	f1b8 0f00 	cmp.w	r8, #0
 80075da:	d15a      	bne.n	8007692 <_strtod_l+0xa32>
 80075dc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d15d      	bne.n	80076a0 <_strtod_l+0xa40>
 80075e4:	4b90      	ldr	r3, [pc, #576]	; (8007828 <_strtod_l+0xbc8>)
 80075e6:	2200      	movs	r2, #0
 80075e8:	4630      	mov	r0, r6
 80075ea:	4639      	mov	r1, r7
 80075ec:	f7f9 fa7e 	bl	8000aec <__aeabi_dcmplt>
 80075f0:	2800      	cmp	r0, #0
 80075f2:	d15c      	bne.n	80076ae <_strtod_l+0xa4e>
 80075f4:	4630      	mov	r0, r6
 80075f6:	4639      	mov	r1, r7
 80075f8:	4b8c      	ldr	r3, [pc, #560]	; (800782c <_strtod_l+0xbcc>)
 80075fa:	2200      	movs	r2, #0
 80075fc:	f7f9 f804 	bl	8000608 <__aeabi_dmul>
 8007600:	4606      	mov	r6, r0
 8007602:	460f      	mov	r7, r1
 8007604:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8007608:	9606      	str	r6, [sp, #24]
 800760a:	9307      	str	r3, [sp, #28]
 800760c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007610:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8007614:	4b86      	ldr	r3, [pc, #536]	; (8007830 <_strtod_l+0xbd0>)
 8007616:	ea0a 0303 	and.w	r3, sl, r3
 800761a:	930d      	str	r3, [sp, #52]	; 0x34
 800761c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800761e:	4b85      	ldr	r3, [pc, #532]	; (8007834 <_strtod_l+0xbd4>)
 8007620:	429a      	cmp	r2, r3
 8007622:	f040 8090 	bne.w	8007746 <_strtod_l+0xae6>
 8007626:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800762a:	ec49 8b10 	vmov	d0, r8, r9
 800762e:	f7ff f9b9 	bl	80069a4 <__ulp>
 8007632:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007636:	ec51 0b10 	vmov	r0, r1, d0
 800763a:	f7f8 ffe5 	bl	8000608 <__aeabi_dmul>
 800763e:	4642      	mov	r2, r8
 8007640:	464b      	mov	r3, r9
 8007642:	f7f8 fe2b 	bl	800029c <__adddf3>
 8007646:	460b      	mov	r3, r1
 8007648:	4979      	ldr	r1, [pc, #484]	; (8007830 <_strtod_l+0xbd0>)
 800764a:	4a7b      	ldr	r2, [pc, #492]	; (8007838 <_strtod_l+0xbd8>)
 800764c:	4019      	ands	r1, r3
 800764e:	4291      	cmp	r1, r2
 8007650:	4680      	mov	r8, r0
 8007652:	d944      	bls.n	80076de <_strtod_l+0xa7e>
 8007654:	ee18 2a90 	vmov	r2, s17
 8007658:	4b78      	ldr	r3, [pc, #480]	; (800783c <_strtod_l+0xbdc>)
 800765a:	429a      	cmp	r2, r3
 800765c:	d104      	bne.n	8007668 <_strtod_l+0xa08>
 800765e:	ee18 3a10 	vmov	r3, s16
 8007662:	3301      	adds	r3, #1
 8007664:	f43f ad40 	beq.w	80070e8 <_strtod_l+0x488>
 8007668:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800783c <_strtod_l+0xbdc>
 800766c:	f04f 38ff 	mov.w	r8, #4294967295
 8007670:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007672:	4620      	mov	r0, r4
 8007674:	f7fe fe6a 	bl	800634c <_Bfree>
 8007678:	9905      	ldr	r1, [sp, #20]
 800767a:	4620      	mov	r0, r4
 800767c:	f7fe fe66 	bl	800634c <_Bfree>
 8007680:	4659      	mov	r1, fp
 8007682:	4620      	mov	r0, r4
 8007684:	f7fe fe62 	bl	800634c <_Bfree>
 8007688:	4629      	mov	r1, r5
 800768a:	4620      	mov	r0, r4
 800768c:	f7fe fe5e 	bl	800634c <_Bfree>
 8007690:	e609      	b.n	80072a6 <_strtod_l+0x646>
 8007692:	f1b8 0f01 	cmp.w	r8, #1
 8007696:	d103      	bne.n	80076a0 <_strtod_l+0xa40>
 8007698:	f1b9 0f00 	cmp.w	r9, #0
 800769c:	f43f ad95 	beq.w	80071ca <_strtod_l+0x56a>
 80076a0:	ed9f 7b55 	vldr	d7, [pc, #340]	; 80077f8 <_strtod_l+0xb98>
 80076a4:	4f60      	ldr	r7, [pc, #384]	; (8007828 <_strtod_l+0xbc8>)
 80076a6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80076aa:	2600      	movs	r6, #0
 80076ac:	e7ae      	b.n	800760c <_strtod_l+0x9ac>
 80076ae:	4f5f      	ldr	r7, [pc, #380]	; (800782c <_strtod_l+0xbcc>)
 80076b0:	2600      	movs	r6, #0
 80076b2:	e7a7      	b.n	8007604 <_strtod_l+0x9a4>
 80076b4:	4b5d      	ldr	r3, [pc, #372]	; (800782c <_strtod_l+0xbcc>)
 80076b6:	4630      	mov	r0, r6
 80076b8:	4639      	mov	r1, r7
 80076ba:	2200      	movs	r2, #0
 80076bc:	f7f8 ffa4 	bl	8000608 <__aeabi_dmul>
 80076c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076c2:	4606      	mov	r6, r0
 80076c4:	460f      	mov	r7, r1
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d09c      	beq.n	8007604 <_strtod_l+0x9a4>
 80076ca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80076ce:	e79d      	b.n	800760c <_strtod_l+0x9ac>
 80076d0:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8007800 <_strtod_l+0xba0>
 80076d4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80076d8:	ec57 6b17 	vmov	r6, r7, d7
 80076dc:	e796      	b.n	800760c <_strtod_l+0x9ac>
 80076de:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80076e2:	9b04      	ldr	r3, [sp, #16]
 80076e4:	46ca      	mov	sl, r9
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d1c2      	bne.n	8007670 <_strtod_l+0xa10>
 80076ea:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80076ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80076f0:	0d1b      	lsrs	r3, r3, #20
 80076f2:	051b      	lsls	r3, r3, #20
 80076f4:	429a      	cmp	r2, r3
 80076f6:	d1bb      	bne.n	8007670 <_strtod_l+0xa10>
 80076f8:	4630      	mov	r0, r6
 80076fa:	4639      	mov	r1, r7
 80076fc:	f7f9 fae4 	bl	8000cc8 <__aeabi_d2lz>
 8007700:	f7f8 ff54 	bl	80005ac <__aeabi_l2d>
 8007704:	4602      	mov	r2, r0
 8007706:	460b      	mov	r3, r1
 8007708:	4630      	mov	r0, r6
 800770a:	4639      	mov	r1, r7
 800770c:	f7f8 fdc4 	bl	8000298 <__aeabi_dsub>
 8007710:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007712:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007716:	ea43 0308 	orr.w	r3, r3, r8
 800771a:	4313      	orrs	r3, r2
 800771c:	4606      	mov	r6, r0
 800771e:	460f      	mov	r7, r1
 8007720:	d054      	beq.n	80077cc <_strtod_l+0xb6c>
 8007722:	a339      	add	r3, pc, #228	; (adr r3, 8007808 <_strtod_l+0xba8>)
 8007724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007728:	f7f9 f9e0 	bl	8000aec <__aeabi_dcmplt>
 800772c:	2800      	cmp	r0, #0
 800772e:	f47f ace5 	bne.w	80070fc <_strtod_l+0x49c>
 8007732:	a337      	add	r3, pc, #220	; (adr r3, 8007810 <_strtod_l+0xbb0>)
 8007734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007738:	4630      	mov	r0, r6
 800773a:	4639      	mov	r1, r7
 800773c:	f7f9 f9f4 	bl	8000b28 <__aeabi_dcmpgt>
 8007740:	2800      	cmp	r0, #0
 8007742:	d095      	beq.n	8007670 <_strtod_l+0xa10>
 8007744:	e4da      	b.n	80070fc <_strtod_l+0x49c>
 8007746:	9b04      	ldr	r3, [sp, #16]
 8007748:	b333      	cbz	r3, 8007798 <_strtod_l+0xb38>
 800774a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800774c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007750:	d822      	bhi.n	8007798 <_strtod_l+0xb38>
 8007752:	a331      	add	r3, pc, #196	; (adr r3, 8007818 <_strtod_l+0xbb8>)
 8007754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007758:	4630      	mov	r0, r6
 800775a:	4639      	mov	r1, r7
 800775c:	f7f9 f9d0 	bl	8000b00 <__aeabi_dcmple>
 8007760:	b1a0      	cbz	r0, 800778c <_strtod_l+0xb2c>
 8007762:	4639      	mov	r1, r7
 8007764:	4630      	mov	r0, r6
 8007766:	f7f9 fa27 	bl	8000bb8 <__aeabi_d2uiz>
 800776a:	2801      	cmp	r0, #1
 800776c:	bf38      	it	cc
 800776e:	2001      	movcc	r0, #1
 8007770:	f7f8 fed0 	bl	8000514 <__aeabi_ui2d>
 8007774:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007776:	4606      	mov	r6, r0
 8007778:	460f      	mov	r7, r1
 800777a:	bb23      	cbnz	r3, 80077c6 <_strtod_l+0xb66>
 800777c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007780:	9010      	str	r0, [sp, #64]	; 0x40
 8007782:	9311      	str	r3, [sp, #68]	; 0x44
 8007784:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007788:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800778c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800778e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007790:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007794:	1a9b      	subs	r3, r3, r2
 8007796:	930f      	str	r3, [sp, #60]	; 0x3c
 8007798:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800779c:	eeb0 0a48 	vmov.f32	s0, s16
 80077a0:	eef0 0a68 	vmov.f32	s1, s17
 80077a4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80077a8:	f7ff f8fc 	bl	80069a4 <__ulp>
 80077ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80077b0:	ec53 2b10 	vmov	r2, r3, d0
 80077b4:	f7f8 ff28 	bl	8000608 <__aeabi_dmul>
 80077b8:	ec53 2b18 	vmov	r2, r3, d8
 80077bc:	f7f8 fd6e 	bl	800029c <__adddf3>
 80077c0:	4680      	mov	r8, r0
 80077c2:	4689      	mov	r9, r1
 80077c4:	e78d      	b.n	80076e2 <_strtod_l+0xa82>
 80077c6:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80077ca:	e7db      	b.n	8007784 <_strtod_l+0xb24>
 80077cc:	a314      	add	r3, pc, #80	; (adr r3, 8007820 <_strtod_l+0xbc0>)
 80077ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077d2:	f7f9 f98b 	bl	8000aec <__aeabi_dcmplt>
 80077d6:	e7b3      	b.n	8007740 <_strtod_l+0xae0>
 80077d8:	2300      	movs	r3, #0
 80077da:	930a      	str	r3, [sp, #40]	; 0x28
 80077dc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80077de:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80077e0:	6013      	str	r3, [r2, #0]
 80077e2:	f7ff ba7c 	b.w	8006cde <_strtod_l+0x7e>
 80077e6:	2a65      	cmp	r2, #101	; 0x65
 80077e8:	f43f ab75 	beq.w	8006ed6 <_strtod_l+0x276>
 80077ec:	2a45      	cmp	r2, #69	; 0x45
 80077ee:	f43f ab72 	beq.w	8006ed6 <_strtod_l+0x276>
 80077f2:	2301      	movs	r3, #1
 80077f4:	f7ff bbaa 	b.w	8006f4c <_strtod_l+0x2ec>
 80077f8:	00000000 	.word	0x00000000
 80077fc:	bff00000 	.word	0xbff00000
 8007800:	00000000 	.word	0x00000000
 8007804:	3ff00000 	.word	0x3ff00000
 8007808:	94a03595 	.word	0x94a03595
 800780c:	3fdfffff 	.word	0x3fdfffff
 8007810:	35afe535 	.word	0x35afe535
 8007814:	3fe00000 	.word	0x3fe00000
 8007818:	ffc00000 	.word	0xffc00000
 800781c:	41dfffff 	.word	0x41dfffff
 8007820:	94a03595 	.word	0x94a03595
 8007824:	3fcfffff 	.word	0x3fcfffff
 8007828:	3ff00000 	.word	0x3ff00000
 800782c:	3fe00000 	.word	0x3fe00000
 8007830:	7ff00000 	.word	0x7ff00000
 8007834:	7fe00000 	.word	0x7fe00000
 8007838:	7c9fffff 	.word	0x7c9fffff
 800783c:	7fefffff 	.word	0x7fefffff

08007840 <_strtod_r>:
 8007840:	4b01      	ldr	r3, [pc, #4]	; (8007848 <_strtod_r+0x8>)
 8007842:	f7ff ba0d 	b.w	8006c60 <_strtod_l>
 8007846:	bf00      	nop
 8007848:	20000098 	.word	0x20000098

0800784c <_strtol_l.constprop.0>:
 800784c:	2b01      	cmp	r3, #1
 800784e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007852:	d001      	beq.n	8007858 <_strtol_l.constprop.0+0xc>
 8007854:	2b24      	cmp	r3, #36	; 0x24
 8007856:	d906      	bls.n	8007866 <_strtol_l.constprop.0+0x1a>
 8007858:	f7fd fd8c 	bl	8005374 <__errno>
 800785c:	2316      	movs	r3, #22
 800785e:	6003      	str	r3, [r0, #0]
 8007860:	2000      	movs	r0, #0
 8007862:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007866:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800794c <_strtol_l.constprop.0+0x100>
 800786a:	460d      	mov	r5, r1
 800786c:	462e      	mov	r6, r5
 800786e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007872:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8007876:	f017 0708 	ands.w	r7, r7, #8
 800787a:	d1f7      	bne.n	800786c <_strtol_l.constprop.0+0x20>
 800787c:	2c2d      	cmp	r4, #45	; 0x2d
 800787e:	d132      	bne.n	80078e6 <_strtol_l.constprop.0+0x9a>
 8007880:	782c      	ldrb	r4, [r5, #0]
 8007882:	2701      	movs	r7, #1
 8007884:	1cb5      	adds	r5, r6, #2
 8007886:	2b00      	cmp	r3, #0
 8007888:	d05b      	beq.n	8007942 <_strtol_l.constprop.0+0xf6>
 800788a:	2b10      	cmp	r3, #16
 800788c:	d109      	bne.n	80078a2 <_strtol_l.constprop.0+0x56>
 800788e:	2c30      	cmp	r4, #48	; 0x30
 8007890:	d107      	bne.n	80078a2 <_strtol_l.constprop.0+0x56>
 8007892:	782c      	ldrb	r4, [r5, #0]
 8007894:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007898:	2c58      	cmp	r4, #88	; 0x58
 800789a:	d14d      	bne.n	8007938 <_strtol_l.constprop.0+0xec>
 800789c:	786c      	ldrb	r4, [r5, #1]
 800789e:	2310      	movs	r3, #16
 80078a0:	3502      	adds	r5, #2
 80078a2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80078a6:	f108 38ff 	add.w	r8, r8, #4294967295
 80078aa:	f04f 0e00 	mov.w	lr, #0
 80078ae:	fbb8 f9f3 	udiv	r9, r8, r3
 80078b2:	4676      	mov	r6, lr
 80078b4:	fb03 8a19 	mls	sl, r3, r9, r8
 80078b8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80078bc:	f1bc 0f09 	cmp.w	ip, #9
 80078c0:	d816      	bhi.n	80078f0 <_strtol_l.constprop.0+0xa4>
 80078c2:	4664      	mov	r4, ip
 80078c4:	42a3      	cmp	r3, r4
 80078c6:	dd24      	ble.n	8007912 <_strtol_l.constprop.0+0xc6>
 80078c8:	f1be 3fff 	cmp.w	lr, #4294967295
 80078cc:	d008      	beq.n	80078e0 <_strtol_l.constprop.0+0x94>
 80078ce:	45b1      	cmp	r9, r6
 80078d0:	d31c      	bcc.n	800790c <_strtol_l.constprop.0+0xc0>
 80078d2:	d101      	bne.n	80078d8 <_strtol_l.constprop.0+0x8c>
 80078d4:	45a2      	cmp	sl, r4
 80078d6:	db19      	blt.n	800790c <_strtol_l.constprop.0+0xc0>
 80078d8:	fb06 4603 	mla	r6, r6, r3, r4
 80078dc:	f04f 0e01 	mov.w	lr, #1
 80078e0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80078e4:	e7e8      	b.n	80078b8 <_strtol_l.constprop.0+0x6c>
 80078e6:	2c2b      	cmp	r4, #43	; 0x2b
 80078e8:	bf04      	itt	eq
 80078ea:	782c      	ldrbeq	r4, [r5, #0]
 80078ec:	1cb5      	addeq	r5, r6, #2
 80078ee:	e7ca      	b.n	8007886 <_strtol_l.constprop.0+0x3a>
 80078f0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80078f4:	f1bc 0f19 	cmp.w	ip, #25
 80078f8:	d801      	bhi.n	80078fe <_strtol_l.constprop.0+0xb2>
 80078fa:	3c37      	subs	r4, #55	; 0x37
 80078fc:	e7e2      	b.n	80078c4 <_strtol_l.constprop.0+0x78>
 80078fe:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8007902:	f1bc 0f19 	cmp.w	ip, #25
 8007906:	d804      	bhi.n	8007912 <_strtol_l.constprop.0+0xc6>
 8007908:	3c57      	subs	r4, #87	; 0x57
 800790a:	e7db      	b.n	80078c4 <_strtol_l.constprop.0+0x78>
 800790c:	f04f 3eff 	mov.w	lr, #4294967295
 8007910:	e7e6      	b.n	80078e0 <_strtol_l.constprop.0+0x94>
 8007912:	f1be 3fff 	cmp.w	lr, #4294967295
 8007916:	d105      	bne.n	8007924 <_strtol_l.constprop.0+0xd8>
 8007918:	2322      	movs	r3, #34	; 0x22
 800791a:	6003      	str	r3, [r0, #0]
 800791c:	4646      	mov	r6, r8
 800791e:	b942      	cbnz	r2, 8007932 <_strtol_l.constprop.0+0xe6>
 8007920:	4630      	mov	r0, r6
 8007922:	e79e      	b.n	8007862 <_strtol_l.constprop.0+0x16>
 8007924:	b107      	cbz	r7, 8007928 <_strtol_l.constprop.0+0xdc>
 8007926:	4276      	negs	r6, r6
 8007928:	2a00      	cmp	r2, #0
 800792a:	d0f9      	beq.n	8007920 <_strtol_l.constprop.0+0xd4>
 800792c:	f1be 0f00 	cmp.w	lr, #0
 8007930:	d000      	beq.n	8007934 <_strtol_l.constprop.0+0xe8>
 8007932:	1e69      	subs	r1, r5, #1
 8007934:	6011      	str	r1, [r2, #0]
 8007936:	e7f3      	b.n	8007920 <_strtol_l.constprop.0+0xd4>
 8007938:	2430      	movs	r4, #48	; 0x30
 800793a:	2b00      	cmp	r3, #0
 800793c:	d1b1      	bne.n	80078a2 <_strtol_l.constprop.0+0x56>
 800793e:	2308      	movs	r3, #8
 8007940:	e7af      	b.n	80078a2 <_strtol_l.constprop.0+0x56>
 8007942:	2c30      	cmp	r4, #48	; 0x30
 8007944:	d0a5      	beq.n	8007892 <_strtol_l.constprop.0+0x46>
 8007946:	230a      	movs	r3, #10
 8007948:	e7ab      	b.n	80078a2 <_strtol_l.constprop.0+0x56>
 800794a:	bf00      	nop
 800794c:	08008ea9 	.word	0x08008ea9

08007950 <_strtol_r>:
 8007950:	f7ff bf7c 	b.w	800784c <_strtol_l.constprop.0>

08007954 <__ssputs_r>:
 8007954:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007958:	688e      	ldr	r6, [r1, #8]
 800795a:	461f      	mov	r7, r3
 800795c:	42be      	cmp	r6, r7
 800795e:	680b      	ldr	r3, [r1, #0]
 8007960:	4682      	mov	sl, r0
 8007962:	460c      	mov	r4, r1
 8007964:	4690      	mov	r8, r2
 8007966:	d82c      	bhi.n	80079c2 <__ssputs_r+0x6e>
 8007968:	898a      	ldrh	r2, [r1, #12]
 800796a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800796e:	d026      	beq.n	80079be <__ssputs_r+0x6a>
 8007970:	6965      	ldr	r5, [r4, #20]
 8007972:	6909      	ldr	r1, [r1, #16]
 8007974:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007978:	eba3 0901 	sub.w	r9, r3, r1
 800797c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007980:	1c7b      	adds	r3, r7, #1
 8007982:	444b      	add	r3, r9
 8007984:	106d      	asrs	r5, r5, #1
 8007986:	429d      	cmp	r5, r3
 8007988:	bf38      	it	cc
 800798a:	461d      	movcc	r5, r3
 800798c:	0553      	lsls	r3, r2, #21
 800798e:	d527      	bpl.n	80079e0 <__ssputs_r+0x8c>
 8007990:	4629      	mov	r1, r5
 8007992:	f7fe fc0f 	bl	80061b4 <_malloc_r>
 8007996:	4606      	mov	r6, r0
 8007998:	b360      	cbz	r0, 80079f4 <__ssputs_r+0xa0>
 800799a:	6921      	ldr	r1, [r4, #16]
 800799c:	464a      	mov	r2, r9
 800799e:	f000 fa1b 	bl	8007dd8 <memcpy>
 80079a2:	89a3      	ldrh	r3, [r4, #12]
 80079a4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80079a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079ac:	81a3      	strh	r3, [r4, #12]
 80079ae:	6126      	str	r6, [r4, #16]
 80079b0:	6165      	str	r5, [r4, #20]
 80079b2:	444e      	add	r6, r9
 80079b4:	eba5 0509 	sub.w	r5, r5, r9
 80079b8:	6026      	str	r6, [r4, #0]
 80079ba:	60a5      	str	r5, [r4, #8]
 80079bc:	463e      	mov	r6, r7
 80079be:	42be      	cmp	r6, r7
 80079c0:	d900      	bls.n	80079c4 <__ssputs_r+0x70>
 80079c2:	463e      	mov	r6, r7
 80079c4:	6820      	ldr	r0, [r4, #0]
 80079c6:	4632      	mov	r2, r6
 80079c8:	4641      	mov	r1, r8
 80079ca:	f000 f9c9 	bl	8007d60 <memmove>
 80079ce:	68a3      	ldr	r3, [r4, #8]
 80079d0:	1b9b      	subs	r3, r3, r6
 80079d2:	60a3      	str	r3, [r4, #8]
 80079d4:	6823      	ldr	r3, [r4, #0]
 80079d6:	4433      	add	r3, r6
 80079d8:	6023      	str	r3, [r4, #0]
 80079da:	2000      	movs	r0, #0
 80079dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079e0:	462a      	mov	r2, r5
 80079e2:	f000 fdae 	bl	8008542 <_realloc_r>
 80079e6:	4606      	mov	r6, r0
 80079e8:	2800      	cmp	r0, #0
 80079ea:	d1e0      	bne.n	80079ae <__ssputs_r+0x5a>
 80079ec:	6921      	ldr	r1, [r4, #16]
 80079ee:	4650      	mov	r0, sl
 80079f0:	f7fe fb6c 	bl	80060cc <_free_r>
 80079f4:	230c      	movs	r3, #12
 80079f6:	f8ca 3000 	str.w	r3, [sl]
 80079fa:	89a3      	ldrh	r3, [r4, #12]
 80079fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a00:	81a3      	strh	r3, [r4, #12]
 8007a02:	f04f 30ff 	mov.w	r0, #4294967295
 8007a06:	e7e9      	b.n	80079dc <__ssputs_r+0x88>

08007a08 <_svfiprintf_r>:
 8007a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a0c:	4698      	mov	r8, r3
 8007a0e:	898b      	ldrh	r3, [r1, #12]
 8007a10:	061b      	lsls	r3, r3, #24
 8007a12:	b09d      	sub	sp, #116	; 0x74
 8007a14:	4607      	mov	r7, r0
 8007a16:	460d      	mov	r5, r1
 8007a18:	4614      	mov	r4, r2
 8007a1a:	d50e      	bpl.n	8007a3a <_svfiprintf_r+0x32>
 8007a1c:	690b      	ldr	r3, [r1, #16]
 8007a1e:	b963      	cbnz	r3, 8007a3a <_svfiprintf_r+0x32>
 8007a20:	2140      	movs	r1, #64	; 0x40
 8007a22:	f7fe fbc7 	bl	80061b4 <_malloc_r>
 8007a26:	6028      	str	r0, [r5, #0]
 8007a28:	6128      	str	r0, [r5, #16]
 8007a2a:	b920      	cbnz	r0, 8007a36 <_svfiprintf_r+0x2e>
 8007a2c:	230c      	movs	r3, #12
 8007a2e:	603b      	str	r3, [r7, #0]
 8007a30:	f04f 30ff 	mov.w	r0, #4294967295
 8007a34:	e0d0      	b.n	8007bd8 <_svfiprintf_r+0x1d0>
 8007a36:	2340      	movs	r3, #64	; 0x40
 8007a38:	616b      	str	r3, [r5, #20]
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	9309      	str	r3, [sp, #36]	; 0x24
 8007a3e:	2320      	movs	r3, #32
 8007a40:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007a44:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a48:	2330      	movs	r3, #48	; 0x30
 8007a4a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007bf0 <_svfiprintf_r+0x1e8>
 8007a4e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007a52:	f04f 0901 	mov.w	r9, #1
 8007a56:	4623      	mov	r3, r4
 8007a58:	469a      	mov	sl, r3
 8007a5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a5e:	b10a      	cbz	r2, 8007a64 <_svfiprintf_r+0x5c>
 8007a60:	2a25      	cmp	r2, #37	; 0x25
 8007a62:	d1f9      	bne.n	8007a58 <_svfiprintf_r+0x50>
 8007a64:	ebba 0b04 	subs.w	fp, sl, r4
 8007a68:	d00b      	beq.n	8007a82 <_svfiprintf_r+0x7a>
 8007a6a:	465b      	mov	r3, fp
 8007a6c:	4622      	mov	r2, r4
 8007a6e:	4629      	mov	r1, r5
 8007a70:	4638      	mov	r0, r7
 8007a72:	f7ff ff6f 	bl	8007954 <__ssputs_r>
 8007a76:	3001      	adds	r0, #1
 8007a78:	f000 80a9 	beq.w	8007bce <_svfiprintf_r+0x1c6>
 8007a7c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a7e:	445a      	add	r2, fp
 8007a80:	9209      	str	r2, [sp, #36]	; 0x24
 8007a82:	f89a 3000 	ldrb.w	r3, [sl]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	f000 80a1 	beq.w	8007bce <_svfiprintf_r+0x1c6>
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	f04f 32ff 	mov.w	r2, #4294967295
 8007a92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a96:	f10a 0a01 	add.w	sl, sl, #1
 8007a9a:	9304      	str	r3, [sp, #16]
 8007a9c:	9307      	str	r3, [sp, #28]
 8007a9e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007aa2:	931a      	str	r3, [sp, #104]	; 0x68
 8007aa4:	4654      	mov	r4, sl
 8007aa6:	2205      	movs	r2, #5
 8007aa8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007aac:	4850      	ldr	r0, [pc, #320]	; (8007bf0 <_svfiprintf_r+0x1e8>)
 8007aae:	f7f8 fb97 	bl	80001e0 <memchr>
 8007ab2:	9a04      	ldr	r2, [sp, #16]
 8007ab4:	b9d8      	cbnz	r0, 8007aee <_svfiprintf_r+0xe6>
 8007ab6:	06d0      	lsls	r0, r2, #27
 8007ab8:	bf44      	itt	mi
 8007aba:	2320      	movmi	r3, #32
 8007abc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ac0:	0711      	lsls	r1, r2, #28
 8007ac2:	bf44      	itt	mi
 8007ac4:	232b      	movmi	r3, #43	; 0x2b
 8007ac6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007aca:	f89a 3000 	ldrb.w	r3, [sl]
 8007ace:	2b2a      	cmp	r3, #42	; 0x2a
 8007ad0:	d015      	beq.n	8007afe <_svfiprintf_r+0xf6>
 8007ad2:	9a07      	ldr	r2, [sp, #28]
 8007ad4:	4654      	mov	r4, sl
 8007ad6:	2000      	movs	r0, #0
 8007ad8:	f04f 0c0a 	mov.w	ip, #10
 8007adc:	4621      	mov	r1, r4
 8007ade:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ae2:	3b30      	subs	r3, #48	; 0x30
 8007ae4:	2b09      	cmp	r3, #9
 8007ae6:	d94d      	bls.n	8007b84 <_svfiprintf_r+0x17c>
 8007ae8:	b1b0      	cbz	r0, 8007b18 <_svfiprintf_r+0x110>
 8007aea:	9207      	str	r2, [sp, #28]
 8007aec:	e014      	b.n	8007b18 <_svfiprintf_r+0x110>
 8007aee:	eba0 0308 	sub.w	r3, r0, r8
 8007af2:	fa09 f303 	lsl.w	r3, r9, r3
 8007af6:	4313      	orrs	r3, r2
 8007af8:	9304      	str	r3, [sp, #16]
 8007afa:	46a2      	mov	sl, r4
 8007afc:	e7d2      	b.n	8007aa4 <_svfiprintf_r+0x9c>
 8007afe:	9b03      	ldr	r3, [sp, #12]
 8007b00:	1d19      	adds	r1, r3, #4
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	9103      	str	r1, [sp, #12]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	bfbb      	ittet	lt
 8007b0a:	425b      	neglt	r3, r3
 8007b0c:	f042 0202 	orrlt.w	r2, r2, #2
 8007b10:	9307      	strge	r3, [sp, #28]
 8007b12:	9307      	strlt	r3, [sp, #28]
 8007b14:	bfb8      	it	lt
 8007b16:	9204      	strlt	r2, [sp, #16]
 8007b18:	7823      	ldrb	r3, [r4, #0]
 8007b1a:	2b2e      	cmp	r3, #46	; 0x2e
 8007b1c:	d10c      	bne.n	8007b38 <_svfiprintf_r+0x130>
 8007b1e:	7863      	ldrb	r3, [r4, #1]
 8007b20:	2b2a      	cmp	r3, #42	; 0x2a
 8007b22:	d134      	bne.n	8007b8e <_svfiprintf_r+0x186>
 8007b24:	9b03      	ldr	r3, [sp, #12]
 8007b26:	1d1a      	adds	r2, r3, #4
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	9203      	str	r2, [sp, #12]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	bfb8      	it	lt
 8007b30:	f04f 33ff 	movlt.w	r3, #4294967295
 8007b34:	3402      	adds	r4, #2
 8007b36:	9305      	str	r3, [sp, #20]
 8007b38:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007c00 <_svfiprintf_r+0x1f8>
 8007b3c:	7821      	ldrb	r1, [r4, #0]
 8007b3e:	2203      	movs	r2, #3
 8007b40:	4650      	mov	r0, sl
 8007b42:	f7f8 fb4d 	bl	80001e0 <memchr>
 8007b46:	b138      	cbz	r0, 8007b58 <_svfiprintf_r+0x150>
 8007b48:	9b04      	ldr	r3, [sp, #16]
 8007b4a:	eba0 000a 	sub.w	r0, r0, sl
 8007b4e:	2240      	movs	r2, #64	; 0x40
 8007b50:	4082      	lsls	r2, r0
 8007b52:	4313      	orrs	r3, r2
 8007b54:	3401      	adds	r4, #1
 8007b56:	9304      	str	r3, [sp, #16]
 8007b58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b5c:	4825      	ldr	r0, [pc, #148]	; (8007bf4 <_svfiprintf_r+0x1ec>)
 8007b5e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007b62:	2206      	movs	r2, #6
 8007b64:	f7f8 fb3c 	bl	80001e0 <memchr>
 8007b68:	2800      	cmp	r0, #0
 8007b6a:	d038      	beq.n	8007bde <_svfiprintf_r+0x1d6>
 8007b6c:	4b22      	ldr	r3, [pc, #136]	; (8007bf8 <_svfiprintf_r+0x1f0>)
 8007b6e:	bb1b      	cbnz	r3, 8007bb8 <_svfiprintf_r+0x1b0>
 8007b70:	9b03      	ldr	r3, [sp, #12]
 8007b72:	3307      	adds	r3, #7
 8007b74:	f023 0307 	bic.w	r3, r3, #7
 8007b78:	3308      	adds	r3, #8
 8007b7a:	9303      	str	r3, [sp, #12]
 8007b7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b7e:	4433      	add	r3, r6
 8007b80:	9309      	str	r3, [sp, #36]	; 0x24
 8007b82:	e768      	b.n	8007a56 <_svfiprintf_r+0x4e>
 8007b84:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b88:	460c      	mov	r4, r1
 8007b8a:	2001      	movs	r0, #1
 8007b8c:	e7a6      	b.n	8007adc <_svfiprintf_r+0xd4>
 8007b8e:	2300      	movs	r3, #0
 8007b90:	3401      	adds	r4, #1
 8007b92:	9305      	str	r3, [sp, #20]
 8007b94:	4619      	mov	r1, r3
 8007b96:	f04f 0c0a 	mov.w	ip, #10
 8007b9a:	4620      	mov	r0, r4
 8007b9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ba0:	3a30      	subs	r2, #48	; 0x30
 8007ba2:	2a09      	cmp	r2, #9
 8007ba4:	d903      	bls.n	8007bae <_svfiprintf_r+0x1a6>
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d0c6      	beq.n	8007b38 <_svfiprintf_r+0x130>
 8007baa:	9105      	str	r1, [sp, #20]
 8007bac:	e7c4      	b.n	8007b38 <_svfiprintf_r+0x130>
 8007bae:	fb0c 2101 	mla	r1, ip, r1, r2
 8007bb2:	4604      	mov	r4, r0
 8007bb4:	2301      	movs	r3, #1
 8007bb6:	e7f0      	b.n	8007b9a <_svfiprintf_r+0x192>
 8007bb8:	ab03      	add	r3, sp, #12
 8007bba:	9300      	str	r3, [sp, #0]
 8007bbc:	462a      	mov	r2, r5
 8007bbe:	4b0f      	ldr	r3, [pc, #60]	; (8007bfc <_svfiprintf_r+0x1f4>)
 8007bc0:	a904      	add	r1, sp, #16
 8007bc2:	4638      	mov	r0, r7
 8007bc4:	f7fc fc9a 	bl	80044fc <_printf_float>
 8007bc8:	1c42      	adds	r2, r0, #1
 8007bca:	4606      	mov	r6, r0
 8007bcc:	d1d6      	bne.n	8007b7c <_svfiprintf_r+0x174>
 8007bce:	89ab      	ldrh	r3, [r5, #12]
 8007bd0:	065b      	lsls	r3, r3, #25
 8007bd2:	f53f af2d 	bmi.w	8007a30 <_svfiprintf_r+0x28>
 8007bd6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007bd8:	b01d      	add	sp, #116	; 0x74
 8007bda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bde:	ab03      	add	r3, sp, #12
 8007be0:	9300      	str	r3, [sp, #0]
 8007be2:	462a      	mov	r2, r5
 8007be4:	4b05      	ldr	r3, [pc, #20]	; (8007bfc <_svfiprintf_r+0x1f4>)
 8007be6:	a904      	add	r1, sp, #16
 8007be8:	4638      	mov	r0, r7
 8007bea:	f7fc ff2b 	bl	8004a44 <_printf_i>
 8007bee:	e7eb      	b.n	8007bc8 <_svfiprintf_r+0x1c0>
 8007bf0:	08008fa9 	.word	0x08008fa9
 8007bf4:	08008fb3 	.word	0x08008fb3
 8007bf8:	080044fd 	.word	0x080044fd
 8007bfc:	08007955 	.word	0x08007955
 8007c00:	08008faf 	.word	0x08008faf

08007c04 <__sflush_r>:
 8007c04:	898a      	ldrh	r2, [r1, #12]
 8007c06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c0a:	4605      	mov	r5, r0
 8007c0c:	0710      	lsls	r0, r2, #28
 8007c0e:	460c      	mov	r4, r1
 8007c10:	d458      	bmi.n	8007cc4 <__sflush_r+0xc0>
 8007c12:	684b      	ldr	r3, [r1, #4]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	dc05      	bgt.n	8007c24 <__sflush_r+0x20>
 8007c18:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	dc02      	bgt.n	8007c24 <__sflush_r+0x20>
 8007c1e:	2000      	movs	r0, #0
 8007c20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c24:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c26:	2e00      	cmp	r6, #0
 8007c28:	d0f9      	beq.n	8007c1e <__sflush_r+0x1a>
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007c30:	682f      	ldr	r7, [r5, #0]
 8007c32:	6a21      	ldr	r1, [r4, #32]
 8007c34:	602b      	str	r3, [r5, #0]
 8007c36:	d032      	beq.n	8007c9e <__sflush_r+0x9a>
 8007c38:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007c3a:	89a3      	ldrh	r3, [r4, #12]
 8007c3c:	075a      	lsls	r2, r3, #29
 8007c3e:	d505      	bpl.n	8007c4c <__sflush_r+0x48>
 8007c40:	6863      	ldr	r3, [r4, #4]
 8007c42:	1ac0      	subs	r0, r0, r3
 8007c44:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007c46:	b10b      	cbz	r3, 8007c4c <__sflush_r+0x48>
 8007c48:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007c4a:	1ac0      	subs	r0, r0, r3
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	4602      	mov	r2, r0
 8007c50:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c52:	6a21      	ldr	r1, [r4, #32]
 8007c54:	4628      	mov	r0, r5
 8007c56:	47b0      	blx	r6
 8007c58:	1c43      	adds	r3, r0, #1
 8007c5a:	89a3      	ldrh	r3, [r4, #12]
 8007c5c:	d106      	bne.n	8007c6c <__sflush_r+0x68>
 8007c5e:	6829      	ldr	r1, [r5, #0]
 8007c60:	291d      	cmp	r1, #29
 8007c62:	d82b      	bhi.n	8007cbc <__sflush_r+0xb8>
 8007c64:	4a29      	ldr	r2, [pc, #164]	; (8007d0c <__sflush_r+0x108>)
 8007c66:	410a      	asrs	r2, r1
 8007c68:	07d6      	lsls	r6, r2, #31
 8007c6a:	d427      	bmi.n	8007cbc <__sflush_r+0xb8>
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	6062      	str	r2, [r4, #4]
 8007c70:	04d9      	lsls	r1, r3, #19
 8007c72:	6922      	ldr	r2, [r4, #16]
 8007c74:	6022      	str	r2, [r4, #0]
 8007c76:	d504      	bpl.n	8007c82 <__sflush_r+0x7e>
 8007c78:	1c42      	adds	r2, r0, #1
 8007c7a:	d101      	bne.n	8007c80 <__sflush_r+0x7c>
 8007c7c:	682b      	ldr	r3, [r5, #0]
 8007c7e:	b903      	cbnz	r3, 8007c82 <__sflush_r+0x7e>
 8007c80:	6560      	str	r0, [r4, #84]	; 0x54
 8007c82:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c84:	602f      	str	r7, [r5, #0]
 8007c86:	2900      	cmp	r1, #0
 8007c88:	d0c9      	beq.n	8007c1e <__sflush_r+0x1a>
 8007c8a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c8e:	4299      	cmp	r1, r3
 8007c90:	d002      	beq.n	8007c98 <__sflush_r+0x94>
 8007c92:	4628      	mov	r0, r5
 8007c94:	f7fe fa1a 	bl	80060cc <_free_r>
 8007c98:	2000      	movs	r0, #0
 8007c9a:	6360      	str	r0, [r4, #52]	; 0x34
 8007c9c:	e7c0      	b.n	8007c20 <__sflush_r+0x1c>
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	4628      	mov	r0, r5
 8007ca2:	47b0      	blx	r6
 8007ca4:	1c41      	adds	r1, r0, #1
 8007ca6:	d1c8      	bne.n	8007c3a <__sflush_r+0x36>
 8007ca8:	682b      	ldr	r3, [r5, #0]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d0c5      	beq.n	8007c3a <__sflush_r+0x36>
 8007cae:	2b1d      	cmp	r3, #29
 8007cb0:	d001      	beq.n	8007cb6 <__sflush_r+0xb2>
 8007cb2:	2b16      	cmp	r3, #22
 8007cb4:	d101      	bne.n	8007cba <__sflush_r+0xb6>
 8007cb6:	602f      	str	r7, [r5, #0]
 8007cb8:	e7b1      	b.n	8007c1e <__sflush_r+0x1a>
 8007cba:	89a3      	ldrh	r3, [r4, #12]
 8007cbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cc0:	81a3      	strh	r3, [r4, #12]
 8007cc2:	e7ad      	b.n	8007c20 <__sflush_r+0x1c>
 8007cc4:	690f      	ldr	r7, [r1, #16]
 8007cc6:	2f00      	cmp	r7, #0
 8007cc8:	d0a9      	beq.n	8007c1e <__sflush_r+0x1a>
 8007cca:	0793      	lsls	r3, r2, #30
 8007ccc:	680e      	ldr	r6, [r1, #0]
 8007cce:	bf08      	it	eq
 8007cd0:	694b      	ldreq	r3, [r1, #20]
 8007cd2:	600f      	str	r7, [r1, #0]
 8007cd4:	bf18      	it	ne
 8007cd6:	2300      	movne	r3, #0
 8007cd8:	eba6 0807 	sub.w	r8, r6, r7
 8007cdc:	608b      	str	r3, [r1, #8]
 8007cde:	f1b8 0f00 	cmp.w	r8, #0
 8007ce2:	dd9c      	ble.n	8007c1e <__sflush_r+0x1a>
 8007ce4:	6a21      	ldr	r1, [r4, #32]
 8007ce6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007ce8:	4643      	mov	r3, r8
 8007cea:	463a      	mov	r2, r7
 8007cec:	4628      	mov	r0, r5
 8007cee:	47b0      	blx	r6
 8007cf0:	2800      	cmp	r0, #0
 8007cf2:	dc06      	bgt.n	8007d02 <__sflush_r+0xfe>
 8007cf4:	89a3      	ldrh	r3, [r4, #12]
 8007cf6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cfa:	81a3      	strh	r3, [r4, #12]
 8007cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8007d00:	e78e      	b.n	8007c20 <__sflush_r+0x1c>
 8007d02:	4407      	add	r7, r0
 8007d04:	eba8 0800 	sub.w	r8, r8, r0
 8007d08:	e7e9      	b.n	8007cde <__sflush_r+0xda>
 8007d0a:	bf00      	nop
 8007d0c:	dfbffffe 	.word	0xdfbffffe

08007d10 <_fflush_r>:
 8007d10:	b538      	push	{r3, r4, r5, lr}
 8007d12:	690b      	ldr	r3, [r1, #16]
 8007d14:	4605      	mov	r5, r0
 8007d16:	460c      	mov	r4, r1
 8007d18:	b913      	cbnz	r3, 8007d20 <_fflush_r+0x10>
 8007d1a:	2500      	movs	r5, #0
 8007d1c:	4628      	mov	r0, r5
 8007d1e:	bd38      	pop	{r3, r4, r5, pc}
 8007d20:	b118      	cbz	r0, 8007d2a <_fflush_r+0x1a>
 8007d22:	6a03      	ldr	r3, [r0, #32]
 8007d24:	b90b      	cbnz	r3, 8007d2a <_fflush_r+0x1a>
 8007d26:	f7fd fa39 	bl	800519c <__sinit>
 8007d2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d0f3      	beq.n	8007d1a <_fflush_r+0xa>
 8007d32:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007d34:	07d0      	lsls	r0, r2, #31
 8007d36:	d404      	bmi.n	8007d42 <_fflush_r+0x32>
 8007d38:	0599      	lsls	r1, r3, #22
 8007d3a:	d402      	bmi.n	8007d42 <_fflush_r+0x32>
 8007d3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d3e:	f7fd fb43 	bl	80053c8 <__retarget_lock_acquire_recursive>
 8007d42:	4628      	mov	r0, r5
 8007d44:	4621      	mov	r1, r4
 8007d46:	f7ff ff5d 	bl	8007c04 <__sflush_r>
 8007d4a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d4c:	07da      	lsls	r2, r3, #31
 8007d4e:	4605      	mov	r5, r0
 8007d50:	d4e4      	bmi.n	8007d1c <_fflush_r+0xc>
 8007d52:	89a3      	ldrh	r3, [r4, #12]
 8007d54:	059b      	lsls	r3, r3, #22
 8007d56:	d4e1      	bmi.n	8007d1c <_fflush_r+0xc>
 8007d58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d5a:	f7fd fb36 	bl	80053ca <__retarget_lock_release_recursive>
 8007d5e:	e7dd      	b.n	8007d1c <_fflush_r+0xc>

08007d60 <memmove>:
 8007d60:	4288      	cmp	r0, r1
 8007d62:	b510      	push	{r4, lr}
 8007d64:	eb01 0402 	add.w	r4, r1, r2
 8007d68:	d902      	bls.n	8007d70 <memmove+0x10>
 8007d6a:	4284      	cmp	r4, r0
 8007d6c:	4623      	mov	r3, r4
 8007d6e:	d807      	bhi.n	8007d80 <memmove+0x20>
 8007d70:	1e43      	subs	r3, r0, #1
 8007d72:	42a1      	cmp	r1, r4
 8007d74:	d008      	beq.n	8007d88 <memmove+0x28>
 8007d76:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007d7a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007d7e:	e7f8      	b.n	8007d72 <memmove+0x12>
 8007d80:	4402      	add	r2, r0
 8007d82:	4601      	mov	r1, r0
 8007d84:	428a      	cmp	r2, r1
 8007d86:	d100      	bne.n	8007d8a <memmove+0x2a>
 8007d88:	bd10      	pop	{r4, pc}
 8007d8a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007d8e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007d92:	e7f7      	b.n	8007d84 <memmove+0x24>

08007d94 <strncmp>:
 8007d94:	b510      	push	{r4, lr}
 8007d96:	b16a      	cbz	r2, 8007db4 <strncmp+0x20>
 8007d98:	3901      	subs	r1, #1
 8007d9a:	1884      	adds	r4, r0, r2
 8007d9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007da0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007da4:	429a      	cmp	r2, r3
 8007da6:	d103      	bne.n	8007db0 <strncmp+0x1c>
 8007da8:	42a0      	cmp	r0, r4
 8007daa:	d001      	beq.n	8007db0 <strncmp+0x1c>
 8007dac:	2a00      	cmp	r2, #0
 8007dae:	d1f5      	bne.n	8007d9c <strncmp+0x8>
 8007db0:	1ad0      	subs	r0, r2, r3
 8007db2:	bd10      	pop	{r4, pc}
 8007db4:	4610      	mov	r0, r2
 8007db6:	e7fc      	b.n	8007db2 <strncmp+0x1e>

08007db8 <_sbrk_r>:
 8007db8:	b538      	push	{r3, r4, r5, lr}
 8007dba:	4d06      	ldr	r5, [pc, #24]	; (8007dd4 <_sbrk_r+0x1c>)
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	4604      	mov	r4, r0
 8007dc0:	4608      	mov	r0, r1
 8007dc2:	602b      	str	r3, [r5, #0]
 8007dc4:	f7fa fb5c 	bl	8002480 <_sbrk>
 8007dc8:	1c43      	adds	r3, r0, #1
 8007dca:	d102      	bne.n	8007dd2 <_sbrk_r+0x1a>
 8007dcc:	682b      	ldr	r3, [r5, #0]
 8007dce:	b103      	cbz	r3, 8007dd2 <_sbrk_r+0x1a>
 8007dd0:	6023      	str	r3, [r4, #0]
 8007dd2:	bd38      	pop	{r3, r4, r5, pc}
 8007dd4:	2000039c 	.word	0x2000039c

08007dd8 <memcpy>:
 8007dd8:	440a      	add	r2, r1
 8007dda:	4291      	cmp	r1, r2
 8007ddc:	f100 33ff 	add.w	r3, r0, #4294967295
 8007de0:	d100      	bne.n	8007de4 <memcpy+0xc>
 8007de2:	4770      	bx	lr
 8007de4:	b510      	push	{r4, lr}
 8007de6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007dea:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007dee:	4291      	cmp	r1, r2
 8007df0:	d1f9      	bne.n	8007de6 <memcpy+0xe>
 8007df2:	bd10      	pop	{r4, pc}
 8007df4:	0000      	movs	r0, r0
	...

08007df8 <nan>:
 8007df8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007e00 <nan+0x8>
 8007dfc:	4770      	bx	lr
 8007dfe:	bf00      	nop
 8007e00:	00000000 	.word	0x00000000
 8007e04:	7ff80000 	.word	0x7ff80000

08007e08 <__assert_func>:
 8007e08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007e0a:	4614      	mov	r4, r2
 8007e0c:	461a      	mov	r2, r3
 8007e0e:	4b09      	ldr	r3, [pc, #36]	; (8007e34 <__assert_func+0x2c>)
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	4605      	mov	r5, r0
 8007e14:	68d8      	ldr	r0, [r3, #12]
 8007e16:	b14c      	cbz	r4, 8007e2c <__assert_func+0x24>
 8007e18:	4b07      	ldr	r3, [pc, #28]	; (8007e38 <__assert_func+0x30>)
 8007e1a:	9100      	str	r1, [sp, #0]
 8007e1c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007e20:	4906      	ldr	r1, [pc, #24]	; (8007e3c <__assert_func+0x34>)
 8007e22:	462b      	mov	r3, r5
 8007e24:	f000 fbca 	bl	80085bc <fiprintf>
 8007e28:	f000 fbda 	bl	80085e0 <abort>
 8007e2c:	4b04      	ldr	r3, [pc, #16]	; (8007e40 <__assert_func+0x38>)
 8007e2e:	461c      	mov	r4, r3
 8007e30:	e7f3      	b.n	8007e1a <__assert_func+0x12>
 8007e32:	bf00      	nop
 8007e34:	20000094 	.word	0x20000094
 8007e38:	08008fc2 	.word	0x08008fc2
 8007e3c:	08008fcf 	.word	0x08008fcf
 8007e40:	08008ffd 	.word	0x08008ffd

08007e44 <_calloc_r>:
 8007e44:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007e46:	fba1 2402 	umull	r2, r4, r1, r2
 8007e4a:	b94c      	cbnz	r4, 8007e60 <_calloc_r+0x1c>
 8007e4c:	4611      	mov	r1, r2
 8007e4e:	9201      	str	r2, [sp, #4]
 8007e50:	f7fe f9b0 	bl	80061b4 <_malloc_r>
 8007e54:	9a01      	ldr	r2, [sp, #4]
 8007e56:	4605      	mov	r5, r0
 8007e58:	b930      	cbnz	r0, 8007e68 <_calloc_r+0x24>
 8007e5a:	4628      	mov	r0, r5
 8007e5c:	b003      	add	sp, #12
 8007e5e:	bd30      	pop	{r4, r5, pc}
 8007e60:	220c      	movs	r2, #12
 8007e62:	6002      	str	r2, [r0, #0]
 8007e64:	2500      	movs	r5, #0
 8007e66:	e7f8      	b.n	8007e5a <_calloc_r+0x16>
 8007e68:	4621      	mov	r1, r4
 8007e6a:	f7fd fa30 	bl	80052ce <memset>
 8007e6e:	e7f4      	b.n	8007e5a <_calloc_r+0x16>

08007e70 <rshift>:
 8007e70:	6903      	ldr	r3, [r0, #16]
 8007e72:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007e76:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007e7a:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007e7e:	f100 0414 	add.w	r4, r0, #20
 8007e82:	dd45      	ble.n	8007f10 <rshift+0xa0>
 8007e84:	f011 011f 	ands.w	r1, r1, #31
 8007e88:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007e8c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007e90:	d10c      	bne.n	8007eac <rshift+0x3c>
 8007e92:	f100 0710 	add.w	r7, r0, #16
 8007e96:	4629      	mov	r1, r5
 8007e98:	42b1      	cmp	r1, r6
 8007e9a:	d334      	bcc.n	8007f06 <rshift+0x96>
 8007e9c:	1a9b      	subs	r3, r3, r2
 8007e9e:	009b      	lsls	r3, r3, #2
 8007ea0:	1eea      	subs	r2, r5, #3
 8007ea2:	4296      	cmp	r6, r2
 8007ea4:	bf38      	it	cc
 8007ea6:	2300      	movcc	r3, #0
 8007ea8:	4423      	add	r3, r4
 8007eaa:	e015      	b.n	8007ed8 <rshift+0x68>
 8007eac:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007eb0:	f1c1 0820 	rsb	r8, r1, #32
 8007eb4:	40cf      	lsrs	r7, r1
 8007eb6:	f105 0e04 	add.w	lr, r5, #4
 8007eba:	46a1      	mov	r9, r4
 8007ebc:	4576      	cmp	r6, lr
 8007ebe:	46f4      	mov	ip, lr
 8007ec0:	d815      	bhi.n	8007eee <rshift+0x7e>
 8007ec2:	1a9a      	subs	r2, r3, r2
 8007ec4:	0092      	lsls	r2, r2, #2
 8007ec6:	3a04      	subs	r2, #4
 8007ec8:	3501      	adds	r5, #1
 8007eca:	42ae      	cmp	r6, r5
 8007ecc:	bf38      	it	cc
 8007ece:	2200      	movcc	r2, #0
 8007ed0:	18a3      	adds	r3, r4, r2
 8007ed2:	50a7      	str	r7, [r4, r2]
 8007ed4:	b107      	cbz	r7, 8007ed8 <rshift+0x68>
 8007ed6:	3304      	adds	r3, #4
 8007ed8:	1b1a      	subs	r2, r3, r4
 8007eda:	42a3      	cmp	r3, r4
 8007edc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007ee0:	bf08      	it	eq
 8007ee2:	2300      	moveq	r3, #0
 8007ee4:	6102      	str	r2, [r0, #16]
 8007ee6:	bf08      	it	eq
 8007ee8:	6143      	streq	r3, [r0, #20]
 8007eea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007eee:	f8dc c000 	ldr.w	ip, [ip]
 8007ef2:	fa0c fc08 	lsl.w	ip, ip, r8
 8007ef6:	ea4c 0707 	orr.w	r7, ip, r7
 8007efa:	f849 7b04 	str.w	r7, [r9], #4
 8007efe:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007f02:	40cf      	lsrs	r7, r1
 8007f04:	e7da      	b.n	8007ebc <rshift+0x4c>
 8007f06:	f851 cb04 	ldr.w	ip, [r1], #4
 8007f0a:	f847 cf04 	str.w	ip, [r7, #4]!
 8007f0e:	e7c3      	b.n	8007e98 <rshift+0x28>
 8007f10:	4623      	mov	r3, r4
 8007f12:	e7e1      	b.n	8007ed8 <rshift+0x68>

08007f14 <__hexdig_fun>:
 8007f14:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007f18:	2b09      	cmp	r3, #9
 8007f1a:	d802      	bhi.n	8007f22 <__hexdig_fun+0xe>
 8007f1c:	3820      	subs	r0, #32
 8007f1e:	b2c0      	uxtb	r0, r0
 8007f20:	4770      	bx	lr
 8007f22:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007f26:	2b05      	cmp	r3, #5
 8007f28:	d801      	bhi.n	8007f2e <__hexdig_fun+0x1a>
 8007f2a:	3847      	subs	r0, #71	; 0x47
 8007f2c:	e7f7      	b.n	8007f1e <__hexdig_fun+0xa>
 8007f2e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007f32:	2b05      	cmp	r3, #5
 8007f34:	d801      	bhi.n	8007f3a <__hexdig_fun+0x26>
 8007f36:	3827      	subs	r0, #39	; 0x27
 8007f38:	e7f1      	b.n	8007f1e <__hexdig_fun+0xa>
 8007f3a:	2000      	movs	r0, #0
 8007f3c:	4770      	bx	lr
	...

08007f40 <__gethex>:
 8007f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f44:	4617      	mov	r7, r2
 8007f46:	680a      	ldr	r2, [r1, #0]
 8007f48:	b085      	sub	sp, #20
 8007f4a:	f102 0b02 	add.w	fp, r2, #2
 8007f4e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8007f52:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007f56:	4681      	mov	r9, r0
 8007f58:	468a      	mov	sl, r1
 8007f5a:	9302      	str	r3, [sp, #8]
 8007f5c:	32fe      	adds	r2, #254	; 0xfe
 8007f5e:	eb02 030b 	add.w	r3, r2, fp
 8007f62:	46d8      	mov	r8, fp
 8007f64:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8007f68:	9301      	str	r3, [sp, #4]
 8007f6a:	2830      	cmp	r0, #48	; 0x30
 8007f6c:	d0f7      	beq.n	8007f5e <__gethex+0x1e>
 8007f6e:	f7ff ffd1 	bl	8007f14 <__hexdig_fun>
 8007f72:	4604      	mov	r4, r0
 8007f74:	2800      	cmp	r0, #0
 8007f76:	d138      	bne.n	8007fea <__gethex+0xaa>
 8007f78:	49a7      	ldr	r1, [pc, #668]	; (8008218 <__gethex+0x2d8>)
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	4640      	mov	r0, r8
 8007f7e:	f7ff ff09 	bl	8007d94 <strncmp>
 8007f82:	4606      	mov	r6, r0
 8007f84:	2800      	cmp	r0, #0
 8007f86:	d169      	bne.n	800805c <__gethex+0x11c>
 8007f88:	f898 0001 	ldrb.w	r0, [r8, #1]
 8007f8c:	465d      	mov	r5, fp
 8007f8e:	f7ff ffc1 	bl	8007f14 <__hexdig_fun>
 8007f92:	2800      	cmp	r0, #0
 8007f94:	d064      	beq.n	8008060 <__gethex+0x120>
 8007f96:	465a      	mov	r2, fp
 8007f98:	7810      	ldrb	r0, [r2, #0]
 8007f9a:	2830      	cmp	r0, #48	; 0x30
 8007f9c:	4690      	mov	r8, r2
 8007f9e:	f102 0201 	add.w	r2, r2, #1
 8007fa2:	d0f9      	beq.n	8007f98 <__gethex+0x58>
 8007fa4:	f7ff ffb6 	bl	8007f14 <__hexdig_fun>
 8007fa8:	2301      	movs	r3, #1
 8007faa:	fab0 f480 	clz	r4, r0
 8007fae:	0964      	lsrs	r4, r4, #5
 8007fb0:	465e      	mov	r6, fp
 8007fb2:	9301      	str	r3, [sp, #4]
 8007fb4:	4642      	mov	r2, r8
 8007fb6:	4615      	mov	r5, r2
 8007fb8:	3201      	adds	r2, #1
 8007fba:	7828      	ldrb	r0, [r5, #0]
 8007fbc:	f7ff ffaa 	bl	8007f14 <__hexdig_fun>
 8007fc0:	2800      	cmp	r0, #0
 8007fc2:	d1f8      	bne.n	8007fb6 <__gethex+0x76>
 8007fc4:	4994      	ldr	r1, [pc, #592]	; (8008218 <__gethex+0x2d8>)
 8007fc6:	2201      	movs	r2, #1
 8007fc8:	4628      	mov	r0, r5
 8007fca:	f7ff fee3 	bl	8007d94 <strncmp>
 8007fce:	b978      	cbnz	r0, 8007ff0 <__gethex+0xb0>
 8007fd0:	b946      	cbnz	r6, 8007fe4 <__gethex+0xa4>
 8007fd2:	1c6e      	adds	r6, r5, #1
 8007fd4:	4632      	mov	r2, r6
 8007fd6:	4615      	mov	r5, r2
 8007fd8:	3201      	adds	r2, #1
 8007fda:	7828      	ldrb	r0, [r5, #0]
 8007fdc:	f7ff ff9a 	bl	8007f14 <__hexdig_fun>
 8007fe0:	2800      	cmp	r0, #0
 8007fe2:	d1f8      	bne.n	8007fd6 <__gethex+0x96>
 8007fe4:	1b73      	subs	r3, r6, r5
 8007fe6:	009e      	lsls	r6, r3, #2
 8007fe8:	e004      	b.n	8007ff4 <__gethex+0xb4>
 8007fea:	2400      	movs	r4, #0
 8007fec:	4626      	mov	r6, r4
 8007fee:	e7e1      	b.n	8007fb4 <__gethex+0x74>
 8007ff0:	2e00      	cmp	r6, #0
 8007ff2:	d1f7      	bne.n	8007fe4 <__gethex+0xa4>
 8007ff4:	782b      	ldrb	r3, [r5, #0]
 8007ff6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007ffa:	2b50      	cmp	r3, #80	; 0x50
 8007ffc:	d13d      	bne.n	800807a <__gethex+0x13a>
 8007ffe:	786b      	ldrb	r3, [r5, #1]
 8008000:	2b2b      	cmp	r3, #43	; 0x2b
 8008002:	d02f      	beq.n	8008064 <__gethex+0x124>
 8008004:	2b2d      	cmp	r3, #45	; 0x2d
 8008006:	d031      	beq.n	800806c <__gethex+0x12c>
 8008008:	1c69      	adds	r1, r5, #1
 800800a:	f04f 0b00 	mov.w	fp, #0
 800800e:	7808      	ldrb	r0, [r1, #0]
 8008010:	f7ff ff80 	bl	8007f14 <__hexdig_fun>
 8008014:	1e42      	subs	r2, r0, #1
 8008016:	b2d2      	uxtb	r2, r2
 8008018:	2a18      	cmp	r2, #24
 800801a:	d82e      	bhi.n	800807a <__gethex+0x13a>
 800801c:	f1a0 0210 	sub.w	r2, r0, #16
 8008020:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008024:	f7ff ff76 	bl	8007f14 <__hexdig_fun>
 8008028:	f100 3cff 	add.w	ip, r0, #4294967295
 800802c:	fa5f fc8c 	uxtb.w	ip, ip
 8008030:	f1bc 0f18 	cmp.w	ip, #24
 8008034:	d91d      	bls.n	8008072 <__gethex+0x132>
 8008036:	f1bb 0f00 	cmp.w	fp, #0
 800803a:	d000      	beq.n	800803e <__gethex+0xfe>
 800803c:	4252      	negs	r2, r2
 800803e:	4416      	add	r6, r2
 8008040:	f8ca 1000 	str.w	r1, [sl]
 8008044:	b1dc      	cbz	r4, 800807e <__gethex+0x13e>
 8008046:	9b01      	ldr	r3, [sp, #4]
 8008048:	2b00      	cmp	r3, #0
 800804a:	bf14      	ite	ne
 800804c:	f04f 0800 	movne.w	r8, #0
 8008050:	f04f 0806 	moveq.w	r8, #6
 8008054:	4640      	mov	r0, r8
 8008056:	b005      	add	sp, #20
 8008058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800805c:	4645      	mov	r5, r8
 800805e:	4626      	mov	r6, r4
 8008060:	2401      	movs	r4, #1
 8008062:	e7c7      	b.n	8007ff4 <__gethex+0xb4>
 8008064:	f04f 0b00 	mov.w	fp, #0
 8008068:	1ca9      	adds	r1, r5, #2
 800806a:	e7d0      	b.n	800800e <__gethex+0xce>
 800806c:	f04f 0b01 	mov.w	fp, #1
 8008070:	e7fa      	b.n	8008068 <__gethex+0x128>
 8008072:	230a      	movs	r3, #10
 8008074:	fb03 0002 	mla	r0, r3, r2, r0
 8008078:	e7d0      	b.n	800801c <__gethex+0xdc>
 800807a:	4629      	mov	r1, r5
 800807c:	e7e0      	b.n	8008040 <__gethex+0x100>
 800807e:	eba5 0308 	sub.w	r3, r5, r8
 8008082:	3b01      	subs	r3, #1
 8008084:	4621      	mov	r1, r4
 8008086:	2b07      	cmp	r3, #7
 8008088:	dc0a      	bgt.n	80080a0 <__gethex+0x160>
 800808a:	4648      	mov	r0, r9
 800808c:	f7fe f91e 	bl	80062cc <_Balloc>
 8008090:	4604      	mov	r4, r0
 8008092:	b940      	cbnz	r0, 80080a6 <__gethex+0x166>
 8008094:	4b61      	ldr	r3, [pc, #388]	; (800821c <__gethex+0x2dc>)
 8008096:	4602      	mov	r2, r0
 8008098:	21e4      	movs	r1, #228	; 0xe4
 800809a:	4861      	ldr	r0, [pc, #388]	; (8008220 <__gethex+0x2e0>)
 800809c:	f7ff feb4 	bl	8007e08 <__assert_func>
 80080a0:	3101      	adds	r1, #1
 80080a2:	105b      	asrs	r3, r3, #1
 80080a4:	e7ef      	b.n	8008086 <__gethex+0x146>
 80080a6:	f100 0a14 	add.w	sl, r0, #20
 80080aa:	2300      	movs	r3, #0
 80080ac:	495a      	ldr	r1, [pc, #360]	; (8008218 <__gethex+0x2d8>)
 80080ae:	f8cd a004 	str.w	sl, [sp, #4]
 80080b2:	469b      	mov	fp, r3
 80080b4:	45a8      	cmp	r8, r5
 80080b6:	d342      	bcc.n	800813e <__gethex+0x1fe>
 80080b8:	9801      	ldr	r0, [sp, #4]
 80080ba:	f840 bb04 	str.w	fp, [r0], #4
 80080be:	eba0 000a 	sub.w	r0, r0, sl
 80080c2:	1080      	asrs	r0, r0, #2
 80080c4:	6120      	str	r0, [r4, #16]
 80080c6:	ea4f 1840 	mov.w	r8, r0, lsl #5
 80080ca:	4658      	mov	r0, fp
 80080cc:	f7fe f9f0 	bl	80064b0 <__hi0bits>
 80080d0:	683d      	ldr	r5, [r7, #0]
 80080d2:	eba8 0000 	sub.w	r0, r8, r0
 80080d6:	42a8      	cmp	r0, r5
 80080d8:	dd59      	ble.n	800818e <__gethex+0x24e>
 80080da:	eba0 0805 	sub.w	r8, r0, r5
 80080de:	4641      	mov	r1, r8
 80080e0:	4620      	mov	r0, r4
 80080e2:	f7fe fd7f 	bl	8006be4 <__any_on>
 80080e6:	4683      	mov	fp, r0
 80080e8:	b1b8      	cbz	r0, 800811a <__gethex+0x1da>
 80080ea:	f108 33ff 	add.w	r3, r8, #4294967295
 80080ee:	1159      	asrs	r1, r3, #5
 80080f0:	f003 021f 	and.w	r2, r3, #31
 80080f4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80080f8:	f04f 0b01 	mov.w	fp, #1
 80080fc:	fa0b f202 	lsl.w	r2, fp, r2
 8008100:	420a      	tst	r2, r1
 8008102:	d00a      	beq.n	800811a <__gethex+0x1da>
 8008104:	455b      	cmp	r3, fp
 8008106:	dd06      	ble.n	8008116 <__gethex+0x1d6>
 8008108:	f1a8 0102 	sub.w	r1, r8, #2
 800810c:	4620      	mov	r0, r4
 800810e:	f7fe fd69 	bl	8006be4 <__any_on>
 8008112:	2800      	cmp	r0, #0
 8008114:	d138      	bne.n	8008188 <__gethex+0x248>
 8008116:	f04f 0b02 	mov.w	fp, #2
 800811a:	4641      	mov	r1, r8
 800811c:	4620      	mov	r0, r4
 800811e:	f7ff fea7 	bl	8007e70 <rshift>
 8008122:	4446      	add	r6, r8
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	42b3      	cmp	r3, r6
 8008128:	da41      	bge.n	80081ae <__gethex+0x26e>
 800812a:	4621      	mov	r1, r4
 800812c:	4648      	mov	r0, r9
 800812e:	f7fe f90d 	bl	800634c <_Bfree>
 8008132:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008134:	2300      	movs	r3, #0
 8008136:	6013      	str	r3, [r2, #0]
 8008138:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800813c:	e78a      	b.n	8008054 <__gethex+0x114>
 800813e:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8008142:	2a2e      	cmp	r2, #46	; 0x2e
 8008144:	d014      	beq.n	8008170 <__gethex+0x230>
 8008146:	2b20      	cmp	r3, #32
 8008148:	d106      	bne.n	8008158 <__gethex+0x218>
 800814a:	9b01      	ldr	r3, [sp, #4]
 800814c:	f843 bb04 	str.w	fp, [r3], #4
 8008150:	f04f 0b00 	mov.w	fp, #0
 8008154:	9301      	str	r3, [sp, #4]
 8008156:	465b      	mov	r3, fp
 8008158:	7828      	ldrb	r0, [r5, #0]
 800815a:	9303      	str	r3, [sp, #12]
 800815c:	f7ff feda 	bl	8007f14 <__hexdig_fun>
 8008160:	9b03      	ldr	r3, [sp, #12]
 8008162:	f000 000f 	and.w	r0, r0, #15
 8008166:	4098      	lsls	r0, r3
 8008168:	ea4b 0b00 	orr.w	fp, fp, r0
 800816c:	3304      	adds	r3, #4
 800816e:	e7a1      	b.n	80080b4 <__gethex+0x174>
 8008170:	45a8      	cmp	r8, r5
 8008172:	d8e8      	bhi.n	8008146 <__gethex+0x206>
 8008174:	2201      	movs	r2, #1
 8008176:	4628      	mov	r0, r5
 8008178:	9303      	str	r3, [sp, #12]
 800817a:	f7ff fe0b 	bl	8007d94 <strncmp>
 800817e:	4926      	ldr	r1, [pc, #152]	; (8008218 <__gethex+0x2d8>)
 8008180:	9b03      	ldr	r3, [sp, #12]
 8008182:	2800      	cmp	r0, #0
 8008184:	d1df      	bne.n	8008146 <__gethex+0x206>
 8008186:	e795      	b.n	80080b4 <__gethex+0x174>
 8008188:	f04f 0b03 	mov.w	fp, #3
 800818c:	e7c5      	b.n	800811a <__gethex+0x1da>
 800818e:	da0b      	bge.n	80081a8 <__gethex+0x268>
 8008190:	eba5 0800 	sub.w	r8, r5, r0
 8008194:	4621      	mov	r1, r4
 8008196:	4642      	mov	r2, r8
 8008198:	4648      	mov	r0, r9
 800819a:	f7fe faf1 	bl	8006780 <__lshift>
 800819e:	eba6 0608 	sub.w	r6, r6, r8
 80081a2:	4604      	mov	r4, r0
 80081a4:	f100 0a14 	add.w	sl, r0, #20
 80081a8:	f04f 0b00 	mov.w	fp, #0
 80081ac:	e7ba      	b.n	8008124 <__gethex+0x1e4>
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	42b3      	cmp	r3, r6
 80081b2:	dd73      	ble.n	800829c <__gethex+0x35c>
 80081b4:	1b9e      	subs	r6, r3, r6
 80081b6:	42b5      	cmp	r5, r6
 80081b8:	dc34      	bgt.n	8008224 <__gethex+0x2e4>
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	2b02      	cmp	r3, #2
 80081be:	d023      	beq.n	8008208 <__gethex+0x2c8>
 80081c0:	2b03      	cmp	r3, #3
 80081c2:	d025      	beq.n	8008210 <__gethex+0x2d0>
 80081c4:	2b01      	cmp	r3, #1
 80081c6:	d115      	bne.n	80081f4 <__gethex+0x2b4>
 80081c8:	42b5      	cmp	r5, r6
 80081ca:	d113      	bne.n	80081f4 <__gethex+0x2b4>
 80081cc:	2d01      	cmp	r5, #1
 80081ce:	d10b      	bne.n	80081e8 <__gethex+0x2a8>
 80081d0:	9a02      	ldr	r2, [sp, #8]
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	6013      	str	r3, [r2, #0]
 80081d6:	2301      	movs	r3, #1
 80081d8:	6123      	str	r3, [r4, #16]
 80081da:	f8ca 3000 	str.w	r3, [sl]
 80081de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80081e0:	f04f 0862 	mov.w	r8, #98	; 0x62
 80081e4:	601c      	str	r4, [r3, #0]
 80081e6:	e735      	b.n	8008054 <__gethex+0x114>
 80081e8:	1e69      	subs	r1, r5, #1
 80081ea:	4620      	mov	r0, r4
 80081ec:	f7fe fcfa 	bl	8006be4 <__any_on>
 80081f0:	2800      	cmp	r0, #0
 80081f2:	d1ed      	bne.n	80081d0 <__gethex+0x290>
 80081f4:	4621      	mov	r1, r4
 80081f6:	4648      	mov	r0, r9
 80081f8:	f7fe f8a8 	bl	800634c <_Bfree>
 80081fc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80081fe:	2300      	movs	r3, #0
 8008200:	6013      	str	r3, [r2, #0]
 8008202:	f04f 0850 	mov.w	r8, #80	; 0x50
 8008206:	e725      	b.n	8008054 <__gethex+0x114>
 8008208:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800820a:	2b00      	cmp	r3, #0
 800820c:	d1f2      	bne.n	80081f4 <__gethex+0x2b4>
 800820e:	e7df      	b.n	80081d0 <__gethex+0x290>
 8008210:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008212:	2b00      	cmp	r3, #0
 8008214:	d1dc      	bne.n	80081d0 <__gethex+0x290>
 8008216:	e7ed      	b.n	80081f4 <__gethex+0x2b4>
 8008218:	08008e54 	.word	0x08008e54
 800821c:	08008ce9 	.word	0x08008ce9
 8008220:	08008ffe 	.word	0x08008ffe
 8008224:	f106 38ff 	add.w	r8, r6, #4294967295
 8008228:	f1bb 0f00 	cmp.w	fp, #0
 800822c:	d133      	bne.n	8008296 <__gethex+0x356>
 800822e:	f1b8 0f00 	cmp.w	r8, #0
 8008232:	d004      	beq.n	800823e <__gethex+0x2fe>
 8008234:	4641      	mov	r1, r8
 8008236:	4620      	mov	r0, r4
 8008238:	f7fe fcd4 	bl	8006be4 <__any_on>
 800823c:	4683      	mov	fp, r0
 800823e:	ea4f 1268 	mov.w	r2, r8, asr #5
 8008242:	2301      	movs	r3, #1
 8008244:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008248:	f008 081f 	and.w	r8, r8, #31
 800824c:	fa03 f308 	lsl.w	r3, r3, r8
 8008250:	4213      	tst	r3, r2
 8008252:	4631      	mov	r1, r6
 8008254:	4620      	mov	r0, r4
 8008256:	bf18      	it	ne
 8008258:	f04b 0b02 	orrne.w	fp, fp, #2
 800825c:	1bad      	subs	r5, r5, r6
 800825e:	f7ff fe07 	bl	8007e70 <rshift>
 8008262:	687e      	ldr	r6, [r7, #4]
 8008264:	f04f 0802 	mov.w	r8, #2
 8008268:	f1bb 0f00 	cmp.w	fp, #0
 800826c:	d04a      	beq.n	8008304 <__gethex+0x3c4>
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	2b02      	cmp	r3, #2
 8008272:	d016      	beq.n	80082a2 <__gethex+0x362>
 8008274:	2b03      	cmp	r3, #3
 8008276:	d018      	beq.n	80082aa <__gethex+0x36a>
 8008278:	2b01      	cmp	r3, #1
 800827a:	d109      	bne.n	8008290 <__gethex+0x350>
 800827c:	f01b 0f02 	tst.w	fp, #2
 8008280:	d006      	beq.n	8008290 <__gethex+0x350>
 8008282:	f8da 3000 	ldr.w	r3, [sl]
 8008286:	ea4b 0b03 	orr.w	fp, fp, r3
 800828a:	f01b 0f01 	tst.w	fp, #1
 800828e:	d10f      	bne.n	80082b0 <__gethex+0x370>
 8008290:	f048 0810 	orr.w	r8, r8, #16
 8008294:	e036      	b.n	8008304 <__gethex+0x3c4>
 8008296:	f04f 0b01 	mov.w	fp, #1
 800829a:	e7d0      	b.n	800823e <__gethex+0x2fe>
 800829c:	f04f 0801 	mov.w	r8, #1
 80082a0:	e7e2      	b.n	8008268 <__gethex+0x328>
 80082a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80082a4:	f1c3 0301 	rsb	r3, r3, #1
 80082a8:	930f      	str	r3, [sp, #60]	; 0x3c
 80082aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d0ef      	beq.n	8008290 <__gethex+0x350>
 80082b0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80082b4:	f104 0214 	add.w	r2, r4, #20
 80082b8:	ea4f 038b 	mov.w	r3, fp, lsl #2
 80082bc:	9301      	str	r3, [sp, #4]
 80082be:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 80082c2:	2300      	movs	r3, #0
 80082c4:	4694      	mov	ip, r2
 80082c6:	f852 1b04 	ldr.w	r1, [r2], #4
 80082ca:	f1b1 3fff 	cmp.w	r1, #4294967295
 80082ce:	d01e      	beq.n	800830e <__gethex+0x3ce>
 80082d0:	3101      	adds	r1, #1
 80082d2:	f8cc 1000 	str.w	r1, [ip]
 80082d6:	f1b8 0f02 	cmp.w	r8, #2
 80082da:	f104 0214 	add.w	r2, r4, #20
 80082de:	d13d      	bne.n	800835c <__gethex+0x41c>
 80082e0:	683b      	ldr	r3, [r7, #0]
 80082e2:	3b01      	subs	r3, #1
 80082e4:	42ab      	cmp	r3, r5
 80082e6:	d10b      	bne.n	8008300 <__gethex+0x3c0>
 80082e8:	1169      	asrs	r1, r5, #5
 80082ea:	2301      	movs	r3, #1
 80082ec:	f005 051f 	and.w	r5, r5, #31
 80082f0:	fa03 f505 	lsl.w	r5, r3, r5
 80082f4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80082f8:	421d      	tst	r5, r3
 80082fa:	bf18      	it	ne
 80082fc:	f04f 0801 	movne.w	r8, #1
 8008300:	f048 0820 	orr.w	r8, r8, #32
 8008304:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008306:	601c      	str	r4, [r3, #0]
 8008308:	9b02      	ldr	r3, [sp, #8]
 800830a:	601e      	str	r6, [r3, #0]
 800830c:	e6a2      	b.n	8008054 <__gethex+0x114>
 800830e:	4290      	cmp	r0, r2
 8008310:	f842 3c04 	str.w	r3, [r2, #-4]
 8008314:	d8d6      	bhi.n	80082c4 <__gethex+0x384>
 8008316:	68a2      	ldr	r2, [r4, #8]
 8008318:	4593      	cmp	fp, r2
 800831a:	db17      	blt.n	800834c <__gethex+0x40c>
 800831c:	6861      	ldr	r1, [r4, #4]
 800831e:	4648      	mov	r0, r9
 8008320:	3101      	adds	r1, #1
 8008322:	f7fd ffd3 	bl	80062cc <_Balloc>
 8008326:	4682      	mov	sl, r0
 8008328:	b918      	cbnz	r0, 8008332 <__gethex+0x3f2>
 800832a:	4b1b      	ldr	r3, [pc, #108]	; (8008398 <__gethex+0x458>)
 800832c:	4602      	mov	r2, r0
 800832e:	2184      	movs	r1, #132	; 0x84
 8008330:	e6b3      	b.n	800809a <__gethex+0x15a>
 8008332:	6922      	ldr	r2, [r4, #16]
 8008334:	3202      	adds	r2, #2
 8008336:	f104 010c 	add.w	r1, r4, #12
 800833a:	0092      	lsls	r2, r2, #2
 800833c:	300c      	adds	r0, #12
 800833e:	f7ff fd4b 	bl	8007dd8 <memcpy>
 8008342:	4621      	mov	r1, r4
 8008344:	4648      	mov	r0, r9
 8008346:	f7fe f801 	bl	800634c <_Bfree>
 800834a:	4654      	mov	r4, sl
 800834c:	6922      	ldr	r2, [r4, #16]
 800834e:	1c51      	adds	r1, r2, #1
 8008350:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008354:	6121      	str	r1, [r4, #16]
 8008356:	2101      	movs	r1, #1
 8008358:	6151      	str	r1, [r2, #20]
 800835a:	e7bc      	b.n	80082d6 <__gethex+0x396>
 800835c:	6921      	ldr	r1, [r4, #16]
 800835e:	4559      	cmp	r1, fp
 8008360:	dd0b      	ble.n	800837a <__gethex+0x43a>
 8008362:	2101      	movs	r1, #1
 8008364:	4620      	mov	r0, r4
 8008366:	f7ff fd83 	bl	8007e70 <rshift>
 800836a:	68bb      	ldr	r3, [r7, #8]
 800836c:	3601      	adds	r6, #1
 800836e:	42b3      	cmp	r3, r6
 8008370:	f6ff aedb 	blt.w	800812a <__gethex+0x1ea>
 8008374:	f04f 0801 	mov.w	r8, #1
 8008378:	e7c2      	b.n	8008300 <__gethex+0x3c0>
 800837a:	f015 051f 	ands.w	r5, r5, #31
 800837e:	d0f9      	beq.n	8008374 <__gethex+0x434>
 8008380:	9b01      	ldr	r3, [sp, #4]
 8008382:	441a      	add	r2, r3
 8008384:	f1c5 0520 	rsb	r5, r5, #32
 8008388:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800838c:	f7fe f890 	bl	80064b0 <__hi0bits>
 8008390:	42a8      	cmp	r0, r5
 8008392:	dbe6      	blt.n	8008362 <__gethex+0x422>
 8008394:	e7ee      	b.n	8008374 <__gethex+0x434>
 8008396:	bf00      	nop
 8008398:	08008ce9 	.word	0x08008ce9

0800839c <L_shift>:
 800839c:	f1c2 0208 	rsb	r2, r2, #8
 80083a0:	0092      	lsls	r2, r2, #2
 80083a2:	b570      	push	{r4, r5, r6, lr}
 80083a4:	f1c2 0620 	rsb	r6, r2, #32
 80083a8:	6843      	ldr	r3, [r0, #4]
 80083aa:	6804      	ldr	r4, [r0, #0]
 80083ac:	fa03 f506 	lsl.w	r5, r3, r6
 80083b0:	432c      	orrs	r4, r5
 80083b2:	40d3      	lsrs	r3, r2
 80083b4:	6004      	str	r4, [r0, #0]
 80083b6:	f840 3f04 	str.w	r3, [r0, #4]!
 80083ba:	4288      	cmp	r0, r1
 80083bc:	d3f4      	bcc.n	80083a8 <L_shift+0xc>
 80083be:	bd70      	pop	{r4, r5, r6, pc}

080083c0 <__match>:
 80083c0:	b530      	push	{r4, r5, lr}
 80083c2:	6803      	ldr	r3, [r0, #0]
 80083c4:	3301      	adds	r3, #1
 80083c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80083ca:	b914      	cbnz	r4, 80083d2 <__match+0x12>
 80083cc:	6003      	str	r3, [r0, #0]
 80083ce:	2001      	movs	r0, #1
 80083d0:	bd30      	pop	{r4, r5, pc}
 80083d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083d6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80083da:	2d19      	cmp	r5, #25
 80083dc:	bf98      	it	ls
 80083de:	3220      	addls	r2, #32
 80083e0:	42a2      	cmp	r2, r4
 80083e2:	d0f0      	beq.n	80083c6 <__match+0x6>
 80083e4:	2000      	movs	r0, #0
 80083e6:	e7f3      	b.n	80083d0 <__match+0x10>

080083e8 <__hexnan>:
 80083e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083ec:	680b      	ldr	r3, [r1, #0]
 80083ee:	6801      	ldr	r1, [r0, #0]
 80083f0:	115e      	asrs	r6, r3, #5
 80083f2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80083f6:	f013 031f 	ands.w	r3, r3, #31
 80083fa:	b087      	sub	sp, #28
 80083fc:	bf18      	it	ne
 80083fe:	3604      	addne	r6, #4
 8008400:	2500      	movs	r5, #0
 8008402:	1f37      	subs	r7, r6, #4
 8008404:	4682      	mov	sl, r0
 8008406:	4690      	mov	r8, r2
 8008408:	9301      	str	r3, [sp, #4]
 800840a:	f846 5c04 	str.w	r5, [r6, #-4]
 800840e:	46b9      	mov	r9, r7
 8008410:	463c      	mov	r4, r7
 8008412:	9502      	str	r5, [sp, #8]
 8008414:	46ab      	mov	fp, r5
 8008416:	784a      	ldrb	r2, [r1, #1]
 8008418:	1c4b      	adds	r3, r1, #1
 800841a:	9303      	str	r3, [sp, #12]
 800841c:	b342      	cbz	r2, 8008470 <__hexnan+0x88>
 800841e:	4610      	mov	r0, r2
 8008420:	9105      	str	r1, [sp, #20]
 8008422:	9204      	str	r2, [sp, #16]
 8008424:	f7ff fd76 	bl	8007f14 <__hexdig_fun>
 8008428:	2800      	cmp	r0, #0
 800842a:	d14f      	bne.n	80084cc <__hexnan+0xe4>
 800842c:	9a04      	ldr	r2, [sp, #16]
 800842e:	9905      	ldr	r1, [sp, #20]
 8008430:	2a20      	cmp	r2, #32
 8008432:	d818      	bhi.n	8008466 <__hexnan+0x7e>
 8008434:	9b02      	ldr	r3, [sp, #8]
 8008436:	459b      	cmp	fp, r3
 8008438:	dd13      	ble.n	8008462 <__hexnan+0x7a>
 800843a:	454c      	cmp	r4, r9
 800843c:	d206      	bcs.n	800844c <__hexnan+0x64>
 800843e:	2d07      	cmp	r5, #7
 8008440:	dc04      	bgt.n	800844c <__hexnan+0x64>
 8008442:	462a      	mov	r2, r5
 8008444:	4649      	mov	r1, r9
 8008446:	4620      	mov	r0, r4
 8008448:	f7ff ffa8 	bl	800839c <L_shift>
 800844c:	4544      	cmp	r4, r8
 800844e:	d950      	bls.n	80084f2 <__hexnan+0x10a>
 8008450:	2300      	movs	r3, #0
 8008452:	f1a4 0904 	sub.w	r9, r4, #4
 8008456:	f844 3c04 	str.w	r3, [r4, #-4]
 800845a:	f8cd b008 	str.w	fp, [sp, #8]
 800845e:	464c      	mov	r4, r9
 8008460:	461d      	mov	r5, r3
 8008462:	9903      	ldr	r1, [sp, #12]
 8008464:	e7d7      	b.n	8008416 <__hexnan+0x2e>
 8008466:	2a29      	cmp	r2, #41	; 0x29
 8008468:	d155      	bne.n	8008516 <__hexnan+0x12e>
 800846a:	3102      	adds	r1, #2
 800846c:	f8ca 1000 	str.w	r1, [sl]
 8008470:	f1bb 0f00 	cmp.w	fp, #0
 8008474:	d04f      	beq.n	8008516 <__hexnan+0x12e>
 8008476:	454c      	cmp	r4, r9
 8008478:	d206      	bcs.n	8008488 <__hexnan+0xa0>
 800847a:	2d07      	cmp	r5, #7
 800847c:	dc04      	bgt.n	8008488 <__hexnan+0xa0>
 800847e:	462a      	mov	r2, r5
 8008480:	4649      	mov	r1, r9
 8008482:	4620      	mov	r0, r4
 8008484:	f7ff ff8a 	bl	800839c <L_shift>
 8008488:	4544      	cmp	r4, r8
 800848a:	d934      	bls.n	80084f6 <__hexnan+0x10e>
 800848c:	f1a8 0204 	sub.w	r2, r8, #4
 8008490:	4623      	mov	r3, r4
 8008492:	f853 1b04 	ldr.w	r1, [r3], #4
 8008496:	f842 1f04 	str.w	r1, [r2, #4]!
 800849a:	429f      	cmp	r7, r3
 800849c:	d2f9      	bcs.n	8008492 <__hexnan+0xaa>
 800849e:	1b3b      	subs	r3, r7, r4
 80084a0:	f023 0303 	bic.w	r3, r3, #3
 80084a4:	3304      	adds	r3, #4
 80084a6:	3e03      	subs	r6, #3
 80084a8:	3401      	adds	r4, #1
 80084aa:	42a6      	cmp	r6, r4
 80084ac:	bf38      	it	cc
 80084ae:	2304      	movcc	r3, #4
 80084b0:	4443      	add	r3, r8
 80084b2:	2200      	movs	r2, #0
 80084b4:	f843 2b04 	str.w	r2, [r3], #4
 80084b8:	429f      	cmp	r7, r3
 80084ba:	d2fb      	bcs.n	80084b4 <__hexnan+0xcc>
 80084bc:	683b      	ldr	r3, [r7, #0]
 80084be:	b91b      	cbnz	r3, 80084c8 <__hexnan+0xe0>
 80084c0:	4547      	cmp	r7, r8
 80084c2:	d126      	bne.n	8008512 <__hexnan+0x12a>
 80084c4:	2301      	movs	r3, #1
 80084c6:	603b      	str	r3, [r7, #0]
 80084c8:	2005      	movs	r0, #5
 80084ca:	e025      	b.n	8008518 <__hexnan+0x130>
 80084cc:	3501      	adds	r5, #1
 80084ce:	2d08      	cmp	r5, #8
 80084d0:	f10b 0b01 	add.w	fp, fp, #1
 80084d4:	dd06      	ble.n	80084e4 <__hexnan+0xfc>
 80084d6:	4544      	cmp	r4, r8
 80084d8:	d9c3      	bls.n	8008462 <__hexnan+0x7a>
 80084da:	2300      	movs	r3, #0
 80084dc:	f844 3c04 	str.w	r3, [r4, #-4]
 80084e0:	2501      	movs	r5, #1
 80084e2:	3c04      	subs	r4, #4
 80084e4:	6822      	ldr	r2, [r4, #0]
 80084e6:	f000 000f 	and.w	r0, r0, #15
 80084ea:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80084ee:	6020      	str	r0, [r4, #0]
 80084f0:	e7b7      	b.n	8008462 <__hexnan+0x7a>
 80084f2:	2508      	movs	r5, #8
 80084f4:	e7b5      	b.n	8008462 <__hexnan+0x7a>
 80084f6:	9b01      	ldr	r3, [sp, #4]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d0df      	beq.n	80084bc <__hexnan+0xd4>
 80084fc:	f1c3 0320 	rsb	r3, r3, #32
 8008500:	f04f 32ff 	mov.w	r2, #4294967295
 8008504:	40da      	lsrs	r2, r3
 8008506:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800850a:	4013      	ands	r3, r2
 800850c:	f846 3c04 	str.w	r3, [r6, #-4]
 8008510:	e7d4      	b.n	80084bc <__hexnan+0xd4>
 8008512:	3f04      	subs	r7, #4
 8008514:	e7d2      	b.n	80084bc <__hexnan+0xd4>
 8008516:	2004      	movs	r0, #4
 8008518:	b007      	add	sp, #28
 800851a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800851e <__ascii_mbtowc>:
 800851e:	b082      	sub	sp, #8
 8008520:	b901      	cbnz	r1, 8008524 <__ascii_mbtowc+0x6>
 8008522:	a901      	add	r1, sp, #4
 8008524:	b142      	cbz	r2, 8008538 <__ascii_mbtowc+0x1a>
 8008526:	b14b      	cbz	r3, 800853c <__ascii_mbtowc+0x1e>
 8008528:	7813      	ldrb	r3, [r2, #0]
 800852a:	600b      	str	r3, [r1, #0]
 800852c:	7812      	ldrb	r2, [r2, #0]
 800852e:	1e10      	subs	r0, r2, #0
 8008530:	bf18      	it	ne
 8008532:	2001      	movne	r0, #1
 8008534:	b002      	add	sp, #8
 8008536:	4770      	bx	lr
 8008538:	4610      	mov	r0, r2
 800853a:	e7fb      	b.n	8008534 <__ascii_mbtowc+0x16>
 800853c:	f06f 0001 	mvn.w	r0, #1
 8008540:	e7f8      	b.n	8008534 <__ascii_mbtowc+0x16>

08008542 <_realloc_r>:
 8008542:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008546:	4680      	mov	r8, r0
 8008548:	4614      	mov	r4, r2
 800854a:	460e      	mov	r6, r1
 800854c:	b921      	cbnz	r1, 8008558 <_realloc_r+0x16>
 800854e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008552:	4611      	mov	r1, r2
 8008554:	f7fd be2e 	b.w	80061b4 <_malloc_r>
 8008558:	b92a      	cbnz	r2, 8008566 <_realloc_r+0x24>
 800855a:	f7fd fdb7 	bl	80060cc <_free_r>
 800855e:	4625      	mov	r5, r4
 8008560:	4628      	mov	r0, r5
 8008562:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008566:	f000 f842 	bl	80085ee <_malloc_usable_size_r>
 800856a:	4284      	cmp	r4, r0
 800856c:	4607      	mov	r7, r0
 800856e:	d802      	bhi.n	8008576 <_realloc_r+0x34>
 8008570:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008574:	d812      	bhi.n	800859c <_realloc_r+0x5a>
 8008576:	4621      	mov	r1, r4
 8008578:	4640      	mov	r0, r8
 800857a:	f7fd fe1b 	bl	80061b4 <_malloc_r>
 800857e:	4605      	mov	r5, r0
 8008580:	2800      	cmp	r0, #0
 8008582:	d0ed      	beq.n	8008560 <_realloc_r+0x1e>
 8008584:	42bc      	cmp	r4, r7
 8008586:	4622      	mov	r2, r4
 8008588:	4631      	mov	r1, r6
 800858a:	bf28      	it	cs
 800858c:	463a      	movcs	r2, r7
 800858e:	f7ff fc23 	bl	8007dd8 <memcpy>
 8008592:	4631      	mov	r1, r6
 8008594:	4640      	mov	r0, r8
 8008596:	f7fd fd99 	bl	80060cc <_free_r>
 800859a:	e7e1      	b.n	8008560 <_realloc_r+0x1e>
 800859c:	4635      	mov	r5, r6
 800859e:	e7df      	b.n	8008560 <_realloc_r+0x1e>

080085a0 <__ascii_wctomb>:
 80085a0:	b149      	cbz	r1, 80085b6 <__ascii_wctomb+0x16>
 80085a2:	2aff      	cmp	r2, #255	; 0xff
 80085a4:	bf85      	ittet	hi
 80085a6:	238a      	movhi	r3, #138	; 0x8a
 80085a8:	6003      	strhi	r3, [r0, #0]
 80085aa:	700a      	strbls	r2, [r1, #0]
 80085ac:	f04f 30ff 	movhi.w	r0, #4294967295
 80085b0:	bf98      	it	ls
 80085b2:	2001      	movls	r0, #1
 80085b4:	4770      	bx	lr
 80085b6:	4608      	mov	r0, r1
 80085b8:	4770      	bx	lr
	...

080085bc <fiprintf>:
 80085bc:	b40e      	push	{r1, r2, r3}
 80085be:	b503      	push	{r0, r1, lr}
 80085c0:	4601      	mov	r1, r0
 80085c2:	ab03      	add	r3, sp, #12
 80085c4:	4805      	ldr	r0, [pc, #20]	; (80085dc <fiprintf+0x20>)
 80085c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80085ca:	6800      	ldr	r0, [r0, #0]
 80085cc:	9301      	str	r3, [sp, #4]
 80085ce:	f000 f83f 	bl	8008650 <_vfiprintf_r>
 80085d2:	b002      	add	sp, #8
 80085d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80085d8:	b003      	add	sp, #12
 80085da:	4770      	bx	lr
 80085dc:	20000094 	.word	0x20000094

080085e0 <abort>:
 80085e0:	b508      	push	{r3, lr}
 80085e2:	2006      	movs	r0, #6
 80085e4:	f000 fa0c 	bl	8008a00 <raise>
 80085e8:	2001      	movs	r0, #1
 80085ea:	f7f9 fed1 	bl	8002390 <_exit>

080085ee <_malloc_usable_size_r>:
 80085ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80085f2:	1f18      	subs	r0, r3, #4
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	bfbc      	itt	lt
 80085f8:	580b      	ldrlt	r3, [r1, r0]
 80085fa:	18c0      	addlt	r0, r0, r3
 80085fc:	4770      	bx	lr

080085fe <__sfputc_r>:
 80085fe:	6893      	ldr	r3, [r2, #8]
 8008600:	3b01      	subs	r3, #1
 8008602:	2b00      	cmp	r3, #0
 8008604:	b410      	push	{r4}
 8008606:	6093      	str	r3, [r2, #8]
 8008608:	da08      	bge.n	800861c <__sfputc_r+0x1e>
 800860a:	6994      	ldr	r4, [r2, #24]
 800860c:	42a3      	cmp	r3, r4
 800860e:	db01      	blt.n	8008614 <__sfputc_r+0x16>
 8008610:	290a      	cmp	r1, #10
 8008612:	d103      	bne.n	800861c <__sfputc_r+0x1e>
 8008614:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008618:	f000 b934 	b.w	8008884 <__swbuf_r>
 800861c:	6813      	ldr	r3, [r2, #0]
 800861e:	1c58      	adds	r0, r3, #1
 8008620:	6010      	str	r0, [r2, #0]
 8008622:	7019      	strb	r1, [r3, #0]
 8008624:	4608      	mov	r0, r1
 8008626:	f85d 4b04 	ldr.w	r4, [sp], #4
 800862a:	4770      	bx	lr

0800862c <__sfputs_r>:
 800862c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800862e:	4606      	mov	r6, r0
 8008630:	460f      	mov	r7, r1
 8008632:	4614      	mov	r4, r2
 8008634:	18d5      	adds	r5, r2, r3
 8008636:	42ac      	cmp	r4, r5
 8008638:	d101      	bne.n	800863e <__sfputs_r+0x12>
 800863a:	2000      	movs	r0, #0
 800863c:	e007      	b.n	800864e <__sfputs_r+0x22>
 800863e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008642:	463a      	mov	r2, r7
 8008644:	4630      	mov	r0, r6
 8008646:	f7ff ffda 	bl	80085fe <__sfputc_r>
 800864a:	1c43      	adds	r3, r0, #1
 800864c:	d1f3      	bne.n	8008636 <__sfputs_r+0xa>
 800864e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008650 <_vfiprintf_r>:
 8008650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008654:	460d      	mov	r5, r1
 8008656:	b09d      	sub	sp, #116	; 0x74
 8008658:	4614      	mov	r4, r2
 800865a:	4698      	mov	r8, r3
 800865c:	4606      	mov	r6, r0
 800865e:	b118      	cbz	r0, 8008668 <_vfiprintf_r+0x18>
 8008660:	6a03      	ldr	r3, [r0, #32]
 8008662:	b90b      	cbnz	r3, 8008668 <_vfiprintf_r+0x18>
 8008664:	f7fc fd9a 	bl	800519c <__sinit>
 8008668:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800866a:	07d9      	lsls	r1, r3, #31
 800866c:	d405      	bmi.n	800867a <_vfiprintf_r+0x2a>
 800866e:	89ab      	ldrh	r3, [r5, #12]
 8008670:	059a      	lsls	r2, r3, #22
 8008672:	d402      	bmi.n	800867a <_vfiprintf_r+0x2a>
 8008674:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008676:	f7fc fea7 	bl	80053c8 <__retarget_lock_acquire_recursive>
 800867a:	89ab      	ldrh	r3, [r5, #12]
 800867c:	071b      	lsls	r3, r3, #28
 800867e:	d501      	bpl.n	8008684 <_vfiprintf_r+0x34>
 8008680:	692b      	ldr	r3, [r5, #16]
 8008682:	b99b      	cbnz	r3, 80086ac <_vfiprintf_r+0x5c>
 8008684:	4629      	mov	r1, r5
 8008686:	4630      	mov	r0, r6
 8008688:	f000 f93a 	bl	8008900 <__swsetup_r>
 800868c:	b170      	cbz	r0, 80086ac <_vfiprintf_r+0x5c>
 800868e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008690:	07dc      	lsls	r4, r3, #31
 8008692:	d504      	bpl.n	800869e <_vfiprintf_r+0x4e>
 8008694:	f04f 30ff 	mov.w	r0, #4294967295
 8008698:	b01d      	add	sp, #116	; 0x74
 800869a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800869e:	89ab      	ldrh	r3, [r5, #12]
 80086a0:	0598      	lsls	r0, r3, #22
 80086a2:	d4f7      	bmi.n	8008694 <_vfiprintf_r+0x44>
 80086a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80086a6:	f7fc fe90 	bl	80053ca <__retarget_lock_release_recursive>
 80086aa:	e7f3      	b.n	8008694 <_vfiprintf_r+0x44>
 80086ac:	2300      	movs	r3, #0
 80086ae:	9309      	str	r3, [sp, #36]	; 0x24
 80086b0:	2320      	movs	r3, #32
 80086b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80086b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80086ba:	2330      	movs	r3, #48	; 0x30
 80086bc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008870 <_vfiprintf_r+0x220>
 80086c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80086c4:	f04f 0901 	mov.w	r9, #1
 80086c8:	4623      	mov	r3, r4
 80086ca:	469a      	mov	sl, r3
 80086cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086d0:	b10a      	cbz	r2, 80086d6 <_vfiprintf_r+0x86>
 80086d2:	2a25      	cmp	r2, #37	; 0x25
 80086d4:	d1f9      	bne.n	80086ca <_vfiprintf_r+0x7a>
 80086d6:	ebba 0b04 	subs.w	fp, sl, r4
 80086da:	d00b      	beq.n	80086f4 <_vfiprintf_r+0xa4>
 80086dc:	465b      	mov	r3, fp
 80086de:	4622      	mov	r2, r4
 80086e0:	4629      	mov	r1, r5
 80086e2:	4630      	mov	r0, r6
 80086e4:	f7ff ffa2 	bl	800862c <__sfputs_r>
 80086e8:	3001      	adds	r0, #1
 80086ea:	f000 80a9 	beq.w	8008840 <_vfiprintf_r+0x1f0>
 80086ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80086f0:	445a      	add	r2, fp
 80086f2:	9209      	str	r2, [sp, #36]	; 0x24
 80086f4:	f89a 3000 	ldrb.w	r3, [sl]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	f000 80a1 	beq.w	8008840 <_vfiprintf_r+0x1f0>
 80086fe:	2300      	movs	r3, #0
 8008700:	f04f 32ff 	mov.w	r2, #4294967295
 8008704:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008708:	f10a 0a01 	add.w	sl, sl, #1
 800870c:	9304      	str	r3, [sp, #16]
 800870e:	9307      	str	r3, [sp, #28]
 8008710:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008714:	931a      	str	r3, [sp, #104]	; 0x68
 8008716:	4654      	mov	r4, sl
 8008718:	2205      	movs	r2, #5
 800871a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800871e:	4854      	ldr	r0, [pc, #336]	; (8008870 <_vfiprintf_r+0x220>)
 8008720:	f7f7 fd5e 	bl	80001e0 <memchr>
 8008724:	9a04      	ldr	r2, [sp, #16]
 8008726:	b9d8      	cbnz	r0, 8008760 <_vfiprintf_r+0x110>
 8008728:	06d1      	lsls	r1, r2, #27
 800872a:	bf44      	itt	mi
 800872c:	2320      	movmi	r3, #32
 800872e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008732:	0713      	lsls	r3, r2, #28
 8008734:	bf44      	itt	mi
 8008736:	232b      	movmi	r3, #43	; 0x2b
 8008738:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800873c:	f89a 3000 	ldrb.w	r3, [sl]
 8008740:	2b2a      	cmp	r3, #42	; 0x2a
 8008742:	d015      	beq.n	8008770 <_vfiprintf_r+0x120>
 8008744:	9a07      	ldr	r2, [sp, #28]
 8008746:	4654      	mov	r4, sl
 8008748:	2000      	movs	r0, #0
 800874a:	f04f 0c0a 	mov.w	ip, #10
 800874e:	4621      	mov	r1, r4
 8008750:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008754:	3b30      	subs	r3, #48	; 0x30
 8008756:	2b09      	cmp	r3, #9
 8008758:	d94d      	bls.n	80087f6 <_vfiprintf_r+0x1a6>
 800875a:	b1b0      	cbz	r0, 800878a <_vfiprintf_r+0x13a>
 800875c:	9207      	str	r2, [sp, #28]
 800875e:	e014      	b.n	800878a <_vfiprintf_r+0x13a>
 8008760:	eba0 0308 	sub.w	r3, r0, r8
 8008764:	fa09 f303 	lsl.w	r3, r9, r3
 8008768:	4313      	orrs	r3, r2
 800876a:	9304      	str	r3, [sp, #16]
 800876c:	46a2      	mov	sl, r4
 800876e:	e7d2      	b.n	8008716 <_vfiprintf_r+0xc6>
 8008770:	9b03      	ldr	r3, [sp, #12]
 8008772:	1d19      	adds	r1, r3, #4
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	9103      	str	r1, [sp, #12]
 8008778:	2b00      	cmp	r3, #0
 800877a:	bfbb      	ittet	lt
 800877c:	425b      	neglt	r3, r3
 800877e:	f042 0202 	orrlt.w	r2, r2, #2
 8008782:	9307      	strge	r3, [sp, #28]
 8008784:	9307      	strlt	r3, [sp, #28]
 8008786:	bfb8      	it	lt
 8008788:	9204      	strlt	r2, [sp, #16]
 800878a:	7823      	ldrb	r3, [r4, #0]
 800878c:	2b2e      	cmp	r3, #46	; 0x2e
 800878e:	d10c      	bne.n	80087aa <_vfiprintf_r+0x15a>
 8008790:	7863      	ldrb	r3, [r4, #1]
 8008792:	2b2a      	cmp	r3, #42	; 0x2a
 8008794:	d134      	bne.n	8008800 <_vfiprintf_r+0x1b0>
 8008796:	9b03      	ldr	r3, [sp, #12]
 8008798:	1d1a      	adds	r2, r3, #4
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	9203      	str	r2, [sp, #12]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	bfb8      	it	lt
 80087a2:	f04f 33ff 	movlt.w	r3, #4294967295
 80087a6:	3402      	adds	r4, #2
 80087a8:	9305      	str	r3, [sp, #20]
 80087aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008880 <_vfiprintf_r+0x230>
 80087ae:	7821      	ldrb	r1, [r4, #0]
 80087b0:	2203      	movs	r2, #3
 80087b2:	4650      	mov	r0, sl
 80087b4:	f7f7 fd14 	bl	80001e0 <memchr>
 80087b8:	b138      	cbz	r0, 80087ca <_vfiprintf_r+0x17a>
 80087ba:	9b04      	ldr	r3, [sp, #16]
 80087bc:	eba0 000a 	sub.w	r0, r0, sl
 80087c0:	2240      	movs	r2, #64	; 0x40
 80087c2:	4082      	lsls	r2, r0
 80087c4:	4313      	orrs	r3, r2
 80087c6:	3401      	adds	r4, #1
 80087c8:	9304      	str	r3, [sp, #16]
 80087ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087ce:	4829      	ldr	r0, [pc, #164]	; (8008874 <_vfiprintf_r+0x224>)
 80087d0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80087d4:	2206      	movs	r2, #6
 80087d6:	f7f7 fd03 	bl	80001e0 <memchr>
 80087da:	2800      	cmp	r0, #0
 80087dc:	d03f      	beq.n	800885e <_vfiprintf_r+0x20e>
 80087de:	4b26      	ldr	r3, [pc, #152]	; (8008878 <_vfiprintf_r+0x228>)
 80087e0:	bb1b      	cbnz	r3, 800882a <_vfiprintf_r+0x1da>
 80087e2:	9b03      	ldr	r3, [sp, #12]
 80087e4:	3307      	adds	r3, #7
 80087e6:	f023 0307 	bic.w	r3, r3, #7
 80087ea:	3308      	adds	r3, #8
 80087ec:	9303      	str	r3, [sp, #12]
 80087ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087f0:	443b      	add	r3, r7
 80087f2:	9309      	str	r3, [sp, #36]	; 0x24
 80087f4:	e768      	b.n	80086c8 <_vfiprintf_r+0x78>
 80087f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80087fa:	460c      	mov	r4, r1
 80087fc:	2001      	movs	r0, #1
 80087fe:	e7a6      	b.n	800874e <_vfiprintf_r+0xfe>
 8008800:	2300      	movs	r3, #0
 8008802:	3401      	adds	r4, #1
 8008804:	9305      	str	r3, [sp, #20]
 8008806:	4619      	mov	r1, r3
 8008808:	f04f 0c0a 	mov.w	ip, #10
 800880c:	4620      	mov	r0, r4
 800880e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008812:	3a30      	subs	r2, #48	; 0x30
 8008814:	2a09      	cmp	r2, #9
 8008816:	d903      	bls.n	8008820 <_vfiprintf_r+0x1d0>
 8008818:	2b00      	cmp	r3, #0
 800881a:	d0c6      	beq.n	80087aa <_vfiprintf_r+0x15a>
 800881c:	9105      	str	r1, [sp, #20]
 800881e:	e7c4      	b.n	80087aa <_vfiprintf_r+0x15a>
 8008820:	fb0c 2101 	mla	r1, ip, r1, r2
 8008824:	4604      	mov	r4, r0
 8008826:	2301      	movs	r3, #1
 8008828:	e7f0      	b.n	800880c <_vfiprintf_r+0x1bc>
 800882a:	ab03      	add	r3, sp, #12
 800882c:	9300      	str	r3, [sp, #0]
 800882e:	462a      	mov	r2, r5
 8008830:	4b12      	ldr	r3, [pc, #72]	; (800887c <_vfiprintf_r+0x22c>)
 8008832:	a904      	add	r1, sp, #16
 8008834:	4630      	mov	r0, r6
 8008836:	f7fb fe61 	bl	80044fc <_printf_float>
 800883a:	4607      	mov	r7, r0
 800883c:	1c78      	adds	r0, r7, #1
 800883e:	d1d6      	bne.n	80087ee <_vfiprintf_r+0x19e>
 8008840:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008842:	07d9      	lsls	r1, r3, #31
 8008844:	d405      	bmi.n	8008852 <_vfiprintf_r+0x202>
 8008846:	89ab      	ldrh	r3, [r5, #12]
 8008848:	059a      	lsls	r2, r3, #22
 800884a:	d402      	bmi.n	8008852 <_vfiprintf_r+0x202>
 800884c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800884e:	f7fc fdbc 	bl	80053ca <__retarget_lock_release_recursive>
 8008852:	89ab      	ldrh	r3, [r5, #12]
 8008854:	065b      	lsls	r3, r3, #25
 8008856:	f53f af1d 	bmi.w	8008694 <_vfiprintf_r+0x44>
 800885a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800885c:	e71c      	b.n	8008698 <_vfiprintf_r+0x48>
 800885e:	ab03      	add	r3, sp, #12
 8008860:	9300      	str	r3, [sp, #0]
 8008862:	462a      	mov	r2, r5
 8008864:	4b05      	ldr	r3, [pc, #20]	; (800887c <_vfiprintf_r+0x22c>)
 8008866:	a904      	add	r1, sp, #16
 8008868:	4630      	mov	r0, r6
 800886a:	f7fc f8eb 	bl	8004a44 <_printf_i>
 800886e:	e7e4      	b.n	800883a <_vfiprintf_r+0x1ea>
 8008870:	08008fa9 	.word	0x08008fa9
 8008874:	08008fb3 	.word	0x08008fb3
 8008878:	080044fd 	.word	0x080044fd
 800887c:	0800862d 	.word	0x0800862d
 8008880:	08008faf 	.word	0x08008faf

08008884 <__swbuf_r>:
 8008884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008886:	460e      	mov	r6, r1
 8008888:	4614      	mov	r4, r2
 800888a:	4605      	mov	r5, r0
 800888c:	b118      	cbz	r0, 8008896 <__swbuf_r+0x12>
 800888e:	6a03      	ldr	r3, [r0, #32]
 8008890:	b90b      	cbnz	r3, 8008896 <__swbuf_r+0x12>
 8008892:	f7fc fc83 	bl	800519c <__sinit>
 8008896:	69a3      	ldr	r3, [r4, #24]
 8008898:	60a3      	str	r3, [r4, #8]
 800889a:	89a3      	ldrh	r3, [r4, #12]
 800889c:	071a      	lsls	r2, r3, #28
 800889e:	d525      	bpl.n	80088ec <__swbuf_r+0x68>
 80088a0:	6923      	ldr	r3, [r4, #16]
 80088a2:	b31b      	cbz	r3, 80088ec <__swbuf_r+0x68>
 80088a4:	6823      	ldr	r3, [r4, #0]
 80088a6:	6922      	ldr	r2, [r4, #16]
 80088a8:	1a98      	subs	r0, r3, r2
 80088aa:	6963      	ldr	r3, [r4, #20]
 80088ac:	b2f6      	uxtb	r6, r6
 80088ae:	4283      	cmp	r3, r0
 80088b0:	4637      	mov	r7, r6
 80088b2:	dc04      	bgt.n	80088be <__swbuf_r+0x3a>
 80088b4:	4621      	mov	r1, r4
 80088b6:	4628      	mov	r0, r5
 80088b8:	f7ff fa2a 	bl	8007d10 <_fflush_r>
 80088bc:	b9e0      	cbnz	r0, 80088f8 <__swbuf_r+0x74>
 80088be:	68a3      	ldr	r3, [r4, #8]
 80088c0:	3b01      	subs	r3, #1
 80088c2:	60a3      	str	r3, [r4, #8]
 80088c4:	6823      	ldr	r3, [r4, #0]
 80088c6:	1c5a      	adds	r2, r3, #1
 80088c8:	6022      	str	r2, [r4, #0]
 80088ca:	701e      	strb	r6, [r3, #0]
 80088cc:	6962      	ldr	r2, [r4, #20]
 80088ce:	1c43      	adds	r3, r0, #1
 80088d0:	429a      	cmp	r2, r3
 80088d2:	d004      	beq.n	80088de <__swbuf_r+0x5a>
 80088d4:	89a3      	ldrh	r3, [r4, #12]
 80088d6:	07db      	lsls	r3, r3, #31
 80088d8:	d506      	bpl.n	80088e8 <__swbuf_r+0x64>
 80088da:	2e0a      	cmp	r6, #10
 80088dc:	d104      	bne.n	80088e8 <__swbuf_r+0x64>
 80088de:	4621      	mov	r1, r4
 80088e0:	4628      	mov	r0, r5
 80088e2:	f7ff fa15 	bl	8007d10 <_fflush_r>
 80088e6:	b938      	cbnz	r0, 80088f8 <__swbuf_r+0x74>
 80088e8:	4638      	mov	r0, r7
 80088ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088ec:	4621      	mov	r1, r4
 80088ee:	4628      	mov	r0, r5
 80088f0:	f000 f806 	bl	8008900 <__swsetup_r>
 80088f4:	2800      	cmp	r0, #0
 80088f6:	d0d5      	beq.n	80088a4 <__swbuf_r+0x20>
 80088f8:	f04f 37ff 	mov.w	r7, #4294967295
 80088fc:	e7f4      	b.n	80088e8 <__swbuf_r+0x64>
	...

08008900 <__swsetup_r>:
 8008900:	b538      	push	{r3, r4, r5, lr}
 8008902:	4b2a      	ldr	r3, [pc, #168]	; (80089ac <__swsetup_r+0xac>)
 8008904:	4605      	mov	r5, r0
 8008906:	6818      	ldr	r0, [r3, #0]
 8008908:	460c      	mov	r4, r1
 800890a:	b118      	cbz	r0, 8008914 <__swsetup_r+0x14>
 800890c:	6a03      	ldr	r3, [r0, #32]
 800890e:	b90b      	cbnz	r3, 8008914 <__swsetup_r+0x14>
 8008910:	f7fc fc44 	bl	800519c <__sinit>
 8008914:	89a3      	ldrh	r3, [r4, #12]
 8008916:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800891a:	0718      	lsls	r0, r3, #28
 800891c:	d422      	bmi.n	8008964 <__swsetup_r+0x64>
 800891e:	06d9      	lsls	r1, r3, #27
 8008920:	d407      	bmi.n	8008932 <__swsetup_r+0x32>
 8008922:	2309      	movs	r3, #9
 8008924:	602b      	str	r3, [r5, #0]
 8008926:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800892a:	81a3      	strh	r3, [r4, #12]
 800892c:	f04f 30ff 	mov.w	r0, #4294967295
 8008930:	e034      	b.n	800899c <__swsetup_r+0x9c>
 8008932:	0758      	lsls	r0, r3, #29
 8008934:	d512      	bpl.n	800895c <__swsetup_r+0x5c>
 8008936:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008938:	b141      	cbz	r1, 800894c <__swsetup_r+0x4c>
 800893a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800893e:	4299      	cmp	r1, r3
 8008940:	d002      	beq.n	8008948 <__swsetup_r+0x48>
 8008942:	4628      	mov	r0, r5
 8008944:	f7fd fbc2 	bl	80060cc <_free_r>
 8008948:	2300      	movs	r3, #0
 800894a:	6363      	str	r3, [r4, #52]	; 0x34
 800894c:	89a3      	ldrh	r3, [r4, #12]
 800894e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008952:	81a3      	strh	r3, [r4, #12]
 8008954:	2300      	movs	r3, #0
 8008956:	6063      	str	r3, [r4, #4]
 8008958:	6923      	ldr	r3, [r4, #16]
 800895a:	6023      	str	r3, [r4, #0]
 800895c:	89a3      	ldrh	r3, [r4, #12]
 800895e:	f043 0308 	orr.w	r3, r3, #8
 8008962:	81a3      	strh	r3, [r4, #12]
 8008964:	6923      	ldr	r3, [r4, #16]
 8008966:	b94b      	cbnz	r3, 800897c <__swsetup_r+0x7c>
 8008968:	89a3      	ldrh	r3, [r4, #12]
 800896a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800896e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008972:	d003      	beq.n	800897c <__swsetup_r+0x7c>
 8008974:	4621      	mov	r1, r4
 8008976:	4628      	mov	r0, r5
 8008978:	f000 f884 	bl	8008a84 <__smakebuf_r>
 800897c:	89a0      	ldrh	r0, [r4, #12]
 800897e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008982:	f010 0301 	ands.w	r3, r0, #1
 8008986:	d00a      	beq.n	800899e <__swsetup_r+0x9e>
 8008988:	2300      	movs	r3, #0
 800898a:	60a3      	str	r3, [r4, #8]
 800898c:	6963      	ldr	r3, [r4, #20]
 800898e:	425b      	negs	r3, r3
 8008990:	61a3      	str	r3, [r4, #24]
 8008992:	6923      	ldr	r3, [r4, #16]
 8008994:	b943      	cbnz	r3, 80089a8 <__swsetup_r+0xa8>
 8008996:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800899a:	d1c4      	bne.n	8008926 <__swsetup_r+0x26>
 800899c:	bd38      	pop	{r3, r4, r5, pc}
 800899e:	0781      	lsls	r1, r0, #30
 80089a0:	bf58      	it	pl
 80089a2:	6963      	ldrpl	r3, [r4, #20]
 80089a4:	60a3      	str	r3, [r4, #8]
 80089a6:	e7f4      	b.n	8008992 <__swsetup_r+0x92>
 80089a8:	2000      	movs	r0, #0
 80089aa:	e7f7      	b.n	800899c <__swsetup_r+0x9c>
 80089ac:	20000094 	.word	0x20000094

080089b0 <_raise_r>:
 80089b0:	291f      	cmp	r1, #31
 80089b2:	b538      	push	{r3, r4, r5, lr}
 80089b4:	4604      	mov	r4, r0
 80089b6:	460d      	mov	r5, r1
 80089b8:	d904      	bls.n	80089c4 <_raise_r+0x14>
 80089ba:	2316      	movs	r3, #22
 80089bc:	6003      	str	r3, [r0, #0]
 80089be:	f04f 30ff 	mov.w	r0, #4294967295
 80089c2:	bd38      	pop	{r3, r4, r5, pc}
 80089c4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80089c6:	b112      	cbz	r2, 80089ce <_raise_r+0x1e>
 80089c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80089cc:	b94b      	cbnz	r3, 80089e2 <_raise_r+0x32>
 80089ce:	4620      	mov	r0, r4
 80089d0:	f000 f830 	bl	8008a34 <_getpid_r>
 80089d4:	462a      	mov	r2, r5
 80089d6:	4601      	mov	r1, r0
 80089d8:	4620      	mov	r0, r4
 80089da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80089de:	f000 b817 	b.w	8008a10 <_kill_r>
 80089e2:	2b01      	cmp	r3, #1
 80089e4:	d00a      	beq.n	80089fc <_raise_r+0x4c>
 80089e6:	1c59      	adds	r1, r3, #1
 80089e8:	d103      	bne.n	80089f2 <_raise_r+0x42>
 80089ea:	2316      	movs	r3, #22
 80089ec:	6003      	str	r3, [r0, #0]
 80089ee:	2001      	movs	r0, #1
 80089f0:	e7e7      	b.n	80089c2 <_raise_r+0x12>
 80089f2:	2400      	movs	r4, #0
 80089f4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80089f8:	4628      	mov	r0, r5
 80089fa:	4798      	blx	r3
 80089fc:	2000      	movs	r0, #0
 80089fe:	e7e0      	b.n	80089c2 <_raise_r+0x12>

08008a00 <raise>:
 8008a00:	4b02      	ldr	r3, [pc, #8]	; (8008a0c <raise+0xc>)
 8008a02:	4601      	mov	r1, r0
 8008a04:	6818      	ldr	r0, [r3, #0]
 8008a06:	f7ff bfd3 	b.w	80089b0 <_raise_r>
 8008a0a:	bf00      	nop
 8008a0c:	20000094 	.word	0x20000094

08008a10 <_kill_r>:
 8008a10:	b538      	push	{r3, r4, r5, lr}
 8008a12:	4d07      	ldr	r5, [pc, #28]	; (8008a30 <_kill_r+0x20>)
 8008a14:	2300      	movs	r3, #0
 8008a16:	4604      	mov	r4, r0
 8008a18:	4608      	mov	r0, r1
 8008a1a:	4611      	mov	r1, r2
 8008a1c:	602b      	str	r3, [r5, #0]
 8008a1e:	f7f9 fca7 	bl	8002370 <_kill>
 8008a22:	1c43      	adds	r3, r0, #1
 8008a24:	d102      	bne.n	8008a2c <_kill_r+0x1c>
 8008a26:	682b      	ldr	r3, [r5, #0]
 8008a28:	b103      	cbz	r3, 8008a2c <_kill_r+0x1c>
 8008a2a:	6023      	str	r3, [r4, #0]
 8008a2c:	bd38      	pop	{r3, r4, r5, pc}
 8008a2e:	bf00      	nop
 8008a30:	2000039c 	.word	0x2000039c

08008a34 <_getpid_r>:
 8008a34:	f7f9 bc94 	b.w	8002360 <_getpid>

08008a38 <__swhatbuf_r>:
 8008a38:	b570      	push	{r4, r5, r6, lr}
 8008a3a:	460c      	mov	r4, r1
 8008a3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a40:	2900      	cmp	r1, #0
 8008a42:	b096      	sub	sp, #88	; 0x58
 8008a44:	4615      	mov	r5, r2
 8008a46:	461e      	mov	r6, r3
 8008a48:	da0d      	bge.n	8008a66 <__swhatbuf_r+0x2e>
 8008a4a:	89a3      	ldrh	r3, [r4, #12]
 8008a4c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008a50:	f04f 0100 	mov.w	r1, #0
 8008a54:	bf0c      	ite	eq
 8008a56:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008a5a:	2340      	movne	r3, #64	; 0x40
 8008a5c:	2000      	movs	r0, #0
 8008a5e:	6031      	str	r1, [r6, #0]
 8008a60:	602b      	str	r3, [r5, #0]
 8008a62:	b016      	add	sp, #88	; 0x58
 8008a64:	bd70      	pop	{r4, r5, r6, pc}
 8008a66:	466a      	mov	r2, sp
 8008a68:	f000 f848 	bl	8008afc <_fstat_r>
 8008a6c:	2800      	cmp	r0, #0
 8008a6e:	dbec      	blt.n	8008a4a <__swhatbuf_r+0x12>
 8008a70:	9901      	ldr	r1, [sp, #4]
 8008a72:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008a76:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008a7a:	4259      	negs	r1, r3
 8008a7c:	4159      	adcs	r1, r3
 8008a7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a82:	e7eb      	b.n	8008a5c <__swhatbuf_r+0x24>

08008a84 <__smakebuf_r>:
 8008a84:	898b      	ldrh	r3, [r1, #12]
 8008a86:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008a88:	079d      	lsls	r5, r3, #30
 8008a8a:	4606      	mov	r6, r0
 8008a8c:	460c      	mov	r4, r1
 8008a8e:	d507      	bpl.n	8008aa0 <__smakebuf_r+0x1c>
 8008a90:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008a94:	6023      	str	r3, [r4, #0]
 8008a96:	6123      	str	r3, [r4, #16]
 8008a98:	2301      	movs	r3, #1
 8008a9a:	6163      	str	r3, [r4, #20]
 8008a9c:	b002      	add	sp, #8
 8008a9e:	bd70      	pop	{r4, r5, r6, pc}
 8008aa0:	ab01      	add	r3, sp, #4
 8008aa2:	466a      	mov	r2, sp
 8008aa4:	f7ff ffc8 	bl	8008a38 <__swhatbuf_r>
 8008aa8:	9900      	ldr	r1, [sp, #0]
 8008aaa:	4605      	mov	r5, r0
 8008aac:	4630      	mov	r0, r6
 8008aae:	f7fd fb81 	bl	80061b4 <_malloc_r>
 8008ab2:	b948      	cbnz	r0, 8008ac8 <__smakebuf_r+0x44>
 8008ab4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ab8:	059a      	lsls	r2, r3, #22
 8008aba:	d4ef      	bmi.n	8008a9c <__smakebuf_r+0x18>
 8008abc:	f023 0303 	bic.w	r3, r3, #3
 8008ac0:	f043 0302 	orr.w	r3, r3, #2
 8008ac4:	81a3      	strh	r3, [r4, #12]
 8008ac6:	e7e3      	b.n	8008a90 <__smakebuf_r+0xc>
 8008ac8:	89a3      	ldrh	r3, [r4, #12]
 8008aca:	6020      	str	r0, [r4, #0]
 8008acc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ad0:	81a3      	strh	r3, [r4, #12]
 8008ad2:	9b00      	ldr	r3, [sp, #0]
 8008ad4:	6163      	str	r3, [r4, #20]
 8008ad6:	9b01      	ldr	r3, [sp, #4]
 8008ad8:	6120      	str	r0, [r4, #16]
 8008ada:	b15b      	cbz	r3, 8008af4 <__smakebuf_r+0x70>
 8008adc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ae0:	4630      	mov	r0, r6
 8008ae2:	f000 f81d 	bl	8008b20 <_isatty_r>
 8008ae6:	b128      	cbz	r0, 8008af4 <__smakebuf_r+0x70>
 8008ae8:	89a3      	ldrh	r3, [r4, #12]
 8008aea:	f023 0303 	bic.w	r3, r3, #3
 8008aee:	f043 0301 	orr.w	r3, r3, #1
 8008af2:	81a3      	strh	r3, [r4, #12]
 8008af4:	89a3      	ldrh	r3, [r4, #12]
 8008af6:	431d      	orrs	r5, r3
 8008af8:	81a5      	strh	r5, [r4, #12]
 8008afa:	e7cf      	b.n	8008a9c <__smakebuf_r+0x18>

08008afc <_fstat_r>:
 8008afc:	b538      	push	{r3, r4, r5, lr}
 8008afe:	4d07      	ldr	r5, [pc, #28]	; (8008b1c <_fstat_r+0x20>)
 8008b00:	2300      	movs	r3, #0
 8008b02:	4604      	mov	r4, r0
 8008b04:	4608      	mov	r0, r1
 8008b06:	4611      	mov	r1, r2
 8008b08:	602b      	str	r3, [r5, #0]
 8008b0a:	f7f9 fc90 	bl	800242e <_fstat>
 8008b0e:	1c43      	adds	r3, r0, #1
 8008b10:	d102      	bne.n	8008b18 <_fstat_r+0x1c>
 8008b12:	682b      	ldr	r3, [r5, #0]
 8008b14:	b103      	cbz	r3, 8008b18 <_fstat_r+0x1c>
 8008b16:	6023      	str	r3, [r4, #0]
 8008b18:	bd38      	pop	{r3, r4, r5, pc}
 8008b1a:	bf00      	nop
 8008b1c:	2000039c 	.word	0x2000039c

08008b20 <_isatty_r>:
 8008b20:	b538      	push	{r3, r4, r5, lr}
 8008b22:	4d06      	ldr	r5, [pc, #24]	; (8008b3c <_isatty_r+0x1c>)
 8008b24:	2300      	movs	r3, #0
 8008b26:	4604      	mov	r4, r0
 8008b28:	4608      	mov	r0, r1
 8008b2a:	602b      	str	r3, [r5, #0]
 8008b2c:	f7f9 fc8f 	bl	800244e <_isatty>
 8008b30:	1c43      	adds	r3, r0, #1
 8008b32:	d102      	bne.n	8008b3a <_isatty_r+0x1a>
 8008b34:	682b      	ldr	r3, [r5, #0]
 8008b36:	b103      	cbz	r3, 8008b3a <_isatty_r+0x1a>
 8008b38:	6023      	str	r3, [r4, #0]
 8008b3a:	bd38      	pop	{r3, r4, r5, pc}
 8008b3c:	2000039c 	.word	0x2000039c

08008b40 <_init>:
 8008b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b42:	bf00      	nop
 8008b44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b46:	bc08      	pop	{r3}
 8008b48:	469e      	mov	lr, r3
 8008b4a:	4770      	bx	lr

08008b4c <_fini>:
 8008b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b4e:	bf00      	nop
 8008b50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b52:	bc08      	pop	{r3}
 8008b54:	469e      	mov	lr, r3
 8008b56:	4770      	bx	lr
