module fa(a,b,ci,s,co);   //fa

input a,b,ci;         //input
output s,co;          //output
wire c1,c2,sm;        //wire

ha U0_ha(.a(a),.b(b),.s(sm),.co(c1));         //ha 2개와 or gate를 instance하여 설계
ha U1_ha(.a(sm),.b(ci),.s(s),.co(c2));
_or2 U2_or2(.a(c1),.b(c2),.y(co));

endmodule
