<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::SwingSchedulerDAG Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;17.0.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1SwingSchedulerDAG.html">SwingSchedulerDAG</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="classllvm_1_1SwingSchedulerDAG-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::SwingSchedulerDAG Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p>This class builds the dependence graph for the instructions in a loop, and attempts to schedule the instructions using the SMS algorithm.  
 <a href="#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="MachinePipeliner_8h_source.html">llvm/CodeGen/MachinePipeliner.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::SwingSchedulerDAG:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1SwingSchedulerDAG__inherit__graph.png" border="0" usemap="#allvm_1_1SwingSchedulerDAG_inherit__map" alt="Inheritance graph"/></div>
<map name="allvm_1_1SwingSchedulerDAG_inherit__map" id="allvm_1_1SwingSchedulerDAG_inherit__map">
<area shape="rect" title="This class builds the dependence graph for the instructions in a loop, and attempts to schedule the i..." alt="" coords="5,153,182,178"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr." alt="" coords="9,79,178,105"/>
<area shape="poly" title=" " alt="" coords="96,119,96,152,91,152,91,119"/>
<area shape="rect" href="classllvm_1_1ScheduleDAG.html" title=" " alt="" coords="25,5,162,31"/>
<area shape="poly" title=" " alt="" coords="96,46,96,79,91,79,91,46"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a682039af4aa49f562ba74775bc32b1c4" id="r_a682039af4aa49f562ba74775bc32b1c4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a682039af4aa49f562ba74775bc32b1c4">SwingSchedulerDAG</a> (<a class="el" href="classllvm_1_1MachinePipeliner.html">MachinePipeliner</a> &amp;<a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="classllvm_1_1MachineLoop.html">MachineLoop</a> &amp;L, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">lis</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">rci</a>, <a class="el" href="classunsigned.html">unsigned</a> II, <a class="el" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html">TargetInstrInfo::PipelinerLoopInfo</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">PLI</a>)</td></tr>
<tr class="separator:a682039af4aa49f562ba74775bc32b1c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87416d44c85818861fe0152759e9acb1" id="r_a87416d44c85818861fe0152759e9acb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a87416d44c85818861fe0152759e9acb1">schedule</a> () <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a87416d44c85818861fe0152759e9acb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">We override the schedule function in <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr.">ScheduleDAGInstrs</a> to implement the scheduling part of the Swing Modulo Scheduling algorithm.  <br /></td></tr>
<tr class="separator:a87416d44c85818861fe0152759e9acb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47f63b6ab42a97ca3b5346b6c7093b09" id="r_a47f63b6ab42a97ca3b5346b6c7093b09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a47f63b6ab42a97ca3b5346b6c7093b09">finishBlock</a> () <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a47f63b6ab42a97ca3b5346b6c7093b09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clean up after the software pipeliner runs.  <br /></td></tr>
<tr class="separator:a47f63b6ab42a97ca3b5346b6c7093b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56cf5c93a877b49ed7ce7b2dce45c62a" id="r_a56cf5c93a877b49ed7ce7b2dce45c62a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a56cf5c93a877b49ed7ce7b2dce45c62a">hasNewSchedule</a> ()</td></tr>
<tr class="memdesc:a56cf5c93a877b49ed7ce7b2dce45c62a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the loop kernel has been scheduled.  <br /></td></tr>
<tr class="separator:a56cf5c93a877b49ed7ce7b2dce45c62a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39271d8f98026cdac8a9fa7b8e90b333" id="r_a39271d8f98026cdac8a9fa7b8e90b333"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a39271d8f98026cdac8a9fa7b8e90b333">getASAP</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classNode.html">Node</a>)</td></tr>
<tr class="memdesc:a39271d8f98026cdac8a9fa7b8e90b333"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the earliest time an instruction may be scheduled.  <br /></td></tr>
<tr class="separator:a39271d8f98026cdac8a9fa7b8e90b333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7447e7e3cc13e37cf8738c523a7394e" id="r_ae7447e7e3cc13e37cf8738c523a7394e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae7447e7e3cc13e37cf8738c523a7394e">getALAP</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classNode.html">Node</a>)</td></tr>
<tr class="memdesc:ae7447e7e3cc13e37cf8738c523a7394e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the latest time an instruction my be scheduled.  <br /></td></tr>
<tr class="separator:ae7447e7e3cc13e37cf8738c523a7394e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ff8459ca7a8040add90e7c72a760a5e" id="r_a8ff8459ca7a8040add90e7c72a760a5e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8ff8459ca7a8040add90e7c72a760a5e">getMOV</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classNode.html">Node</a>)</td></tr>
<tr class="memdesc:a8ff8459ca7a8040add90e7c72a760a5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The mobility function, which the number of slots in which an instruction may be scheduled.  <br /></td></tr>
<tr class="separator:a8ff8459ca7a8040add90e7c72a760a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23e7afeb8a38aa0340c5644ebcd28f40" id="r_a23e7afeb8a38aa0340c5644ebcd28f40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a23e7afeb8a38aa0340c5644ebcd28f40">getDepth</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classNode.html">Node</a>)</td></tr>
<tr class="memdesc:a23e7afeb8a38aa0340c5644ebcd28f40"><td class="mdescLeft">&#160;</td><td class="mdescRight">The depth, in the dependence graph, for a node.  <br /></td></tr>
<tr class="separator:a23e7afeb8a38aa0340c5644ebcd28f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d8664e79797a05e27343b7e7c14a13f" id="r_a6d8664e79797a05e27343b7e7c14a13f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d8664e79797a05e27343b7e7c14a13f">getZeroLatencyDepth</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classNode.html">Node</a>)</td></tr>
<tr class="memdesc:a6d8664e79797a05e27343b7e7c14a13f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum unweighted length of a path from an arbitrary node to the given node in which each edge has latency 0.  <br /></td></tr>
<tr class="separator:a6d8664e79797a05e27343b7e7c14a13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3334289ef55f4f25b59ce3e4665a4b3" id="r_ae3334289ef55f4f25b59ce3e4665a4b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae3334289ef55f4f25b59ce3e4665a4b3">getHeight</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classNode.html">Node</a>)</td></tr>
<tr class="memdesc:ae3334289ef55f4f25b59ce3e4665a4b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">The height, in the dependence graph, for a node.  <br /></td></tr>
<tr class="separator:ae3334289ef55f4f25b59ce3e4665a4b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafdb9280bf95dfeed0282509233ebe29" id="r_aafdb9280bf95dfeed0282509233ebe29"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aafdb9280bf95dfeed0282509233ebe29">getZeroLatencyHeight</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classNode.html">Node</a>)</td></tr>
<tr class="memdesc:aafdb9280bf95dfeed0282509233ebe29"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum unweighted length of a path from the given node to an arbitrary node in which each edge has latency 0.  <br /></td></tr>
<tr class="separator:aafdb9280bf95dfeed0282509233ebe29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf65dc03e4068670595f73770a5c5e68" id="r_abf65dc03e4068670595f73770a5c5e68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abf65dc03e4068670595f73770a5c5e68">isBackedge</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *Source, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;Dep)</td></tr>
<tr class="memdesc:abf65dc03e4068670595f73770a5c5e68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the dependence is a back-edge in the data dependence graph.  <br /></td></tr>
<tr class="separator:abf65dc03e4068670595f73770a5c5e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7481e8a30019a2c7c9231e5a29d12af6" id="r_a7481e8a30019a2c7c9231e5a29d12af6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7481e8a30019a2c7c9231e5a29d12af6">isLoopCarriedDep</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *Source, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;Dep, <a class="el" href="classbool.html">bool</a> isSucc=<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</td></tr>
<tr class="memdesc:a7481e8a30019a2c7c9231e5a29d12af6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true for an order or output dependence that is loop carried potentially.  <br /></td></tr>
<tr class="separator:a7481e8a30019a2c7c9231e5a29d12af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8178869538b9f4c60c81f602517ef615" id="r_a8178869538b9f4c60c81f602517ef615"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8178869538b9f4c60c81f602517ef615">getDistance</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *U, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *V, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;Dep)</td></tr>
<tr class="memdesc:a8178869538b9f4c60c81f602517ef615"><td class="mdescLeft">&#160;</td><td class="mdescRight">The distance function, which indicates that operation V of iteration I depends on operations U of iteration I-distance.  <br /></td></tr>
<tr class="separator:a8178869538b9f4c60c81f602517ef615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fa089137317e93276cab5774d4bf11f" id="r_a3fa089137317e93276cab5774d4bf11f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3fa089137317e93276cab5774d4bf11f">applyInstrChange</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1SMSchedule.html">SMSchedule</a> &amp;Schedule)</td></tr>
<tr class="memdesc:a3fa089137317e93276cab5774d4bf11f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Apply changes to the instruction if needed.  <br /></td></tr>
<tr class="separator:a3fa089137317e93276cab5774d4bf11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51bda1806219d879123625c8d4ae3fbc" id="r_a51bda1806219d879123625c8d4ae3fbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51bda1806219d879123625c8d4ae3fbc">fixupRegisterOverlaps</a> (std::deque&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;Instrs)</td></tr>
<tr class="memdesc:a51bda1806219d879123625c8d4ae3fbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Attempt to fix the degenerate cases when the instruction serialization causes the register lifetimes to overlap.  <br /></td></tr>
<tr class="separator:a51bda1806219d879123625c8d4ae3fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34d16bb80a624ed949071dbfbbd31b59" id="r_a34d16bb80a624ed949071dbfbbd31b59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a34d16bb80a624ed949071dbfbbd31b59">getInstrBaseReg</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="memdesc:a34d16bb80a624ed949071dbfbbd31b59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the new base register that was stored away for the changed instruction.  <br /></td></tr>
<tr class="separator:a34d16bb80a624ed949071dbfbbd31b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6775a0e40c6e1ffd004c76d5391b7d0a" id="r_a6775a0e40c6e1ffd004c76d5391b7d0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6775a0e40c6e1ffd004c76d5391b7d0a">addMutation</a> (std::unique_ptr&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt; <a class="el" href="PPCVSXFMAMutate_8cpp.html#a11cb5628e531251532f100309802a146">Mutation</a>)</td></tr>
<tr class="separator:a6775a0e40c6e1ffd004c76d5391b7d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a5bcb745a3e78c329d1431608b1f51c25 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a5bcb745a3e78c329d1431608b1f51c25"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a5bcb745a3e78c329d1431608b1f51c25">ScheduleDAGInstrs</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">mli</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a>=false)</td></tr>
<tr class="separator:a5bcb745a3e78c329d1431608b1f51c25 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ec5f63fd13f77063e0fc05a722283a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a55ec5f63fd13f77063e0fc05a722283a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a55ec5f63fd13f77063e0fc05a722283a">~ScheduleDAGInstrs</a> () <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">default</a></td></tr>
<tr class="separator:a55ec5f63fd13f77063e0fc05a722283a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f70979bd43329e7ad53ad796db8112f inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a3f70979bd43329e7ad53ad796db8112f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a3f70979bd43329e7ad53ad796db8112f">getSchedModel</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3f70979bd43329e7ad53ad796db8112f inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the machine model for instruction scheduling.  <br /></td></tr>
<tr class="separator:a3f70979bd43329e7ad53ad796db8112f inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bf5573660c55924d68b517a0e9b4554 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a4bf5573660c55924d68b517a0e9b4554"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a4bf5573660c55924d68b517a0e9b4554">getSchedClass</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4bf5573660c55924d68b517a0e9b4554 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resolves and cache a resolved scheduling class for an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a4bf5573660c55924d68b517a0e9b4554 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79589a56769cd108d08e21544be1420 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_aa79589a56769cd108d08e21544be1420"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa79589a56769cd108d08e21544be1420">IsReachable</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">TargetSU</a>)</td></tr>
<tr class="memdesc:aa79589a56769cd108d08e21544be1420 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">IsReachable - Checks if SU is reachable from TargetSU.  <br /></td></tr>
<tr class="separator:aa79589a56769cd108d08e21544be1420 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab50b64c518a7455daf3e0bc87aee5514 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ab50b64c518a7455daf3e0bc87aee5514"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab50b64c518a7455daf3e0bc87aee5514 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an iterator to the top of the current scheduling region.  <br /></td></tr>
<tr class="separator:ab50b64c518a7455daf3e0bc87aee5514 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21805259f54dab47c2b3da009216996a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a21805259f54dab47c2b3da009216996a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a21805259f54dab47c2b3da009216996a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an iterator to the bottom of the current scheduling region.  <br /></td></tr>
<tr class="separator:a21805259f54dab47c2b3da009216996a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a6c497ec4b863f7d59aa3678740331c8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">newSUnit</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates a new <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> and return a ptr to it.  <br /></td></tr>
<tr class="separator:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab75cd37a7a0319d5a4c77189cca106ec inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ab75cd37a7a0319d5a4c77189cca106ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab75cd37a7a0319d5a4c77189cca106ec">getSUnit</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab75cd37a7a0319d5a4c77189cca106ec inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an existing <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> for this MI, or nullptr.  <br /></td></tr>
<tr class="separator:ab75cd37a7a0319d5a4c77189cca106ec inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af637149166f4dbc65315b9d6bd96e242 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_af637149166f4dbc65315b9d6bd96e242"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af637149166f4dbc65315b9d6bd96e242">doMBBSchedRegionsTopDown</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af637149166f4dbc65315b9d6bd96e242 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this method returns true, handling of the scheduling regions themselves (in case of a scheduling boundary in MBB) will be done beginning with the topmost region of MBB.  <br /></td></tr>
<tr class="separator:af637149166f4dbc65315b9d6bd96e242 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2822215b7634783aece96ef695a72f1d inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a2822215b7634783aece96ef695a72f1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2822215b7634783aece96ef695a72f1d">startBlock</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>)</td></tr>
<tr class="memdesc:a2822215b7634783aece96ef695a72f1d inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prepares to perform scheduling in the given block.  <br /></td></tr>
<tr class="separator:a2822215b7634783aece96ef695a72f1d inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8727d434d20639d563849891f5ca1e1 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ae8727d434d20639d563849891f5ca1e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae8727d434d20639d563849891f5ca1e1">enterRegion</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">bb</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">end</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">regioninstrs</a>)</td></tr>
<tr class="memdesc:ae8727d434d20639d563849891f5ca1e1 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the DAG and common scheduler state for a new scheduling region.  <br /></td></tr>
<tr class="separator:ae8727d434d20639d563849891f5ca1e1 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_abc5a5c32ac78a99ee2633dbbeec20397"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">exitRegion</a> ()</td></tr>
<tr class="memdesc:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Called when the scheduler has finished scheduling the current region.  <br /></td></tr>
<tr class="separator:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab580983de4f7b69ebcca992be9cb3223 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ab580983de4f7b69ebcca992be9cb3223"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab580983de4f7b69ebcca992be9cb3223">buildSchedGraph</a> (<a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *AA, <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> *RPTracker=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>, <a class="el" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">PDiffs</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a96bb77f51ee973b0613bf5083144fa69">TrackLaneMasks</a>=false)</td></tr>
<tr class="memdesc:ab580983de4f7b69ebcca992be9cb3223 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Builds SUnits for the current region.  <br /></td></tr>
<tr class="separator:ab580983de4f7b69ebcca992be9cb3223 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8625c1e6c9bc82f2eaef39d3fff65a8 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ae8625c1e6c9bc82f2eaef39d3fff65a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae8625c1e6c9bc82f2eaef39d3fff65a8">addSchedBarrierDeps</a> ()</td></tr>
<tr class="memdesc:ae8625c1e6c9bc82f2eaef39d3fff65a8 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies from instructions in the current list of instructions being scheduled to scheduling barrier.  <br /></td></tr>
<tr class="separator:ae8625c1e6c9bc82f2eaef39d3fff65a8 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c30ee6cdef3f4784c192654dcb9bab0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a7c30ee6cdef3f4784c192654dcb9bab0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a7c30ee6cdef3f4784c192654dcb9bab0">finalizeSchedule</a> ()</td></tr>
<tr class="memdesc:a7c30ee6cdef3f4784c192654dcb9bab0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow targets to perform final scheduling actions at the level of the whole <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a>.  <br /></td></tr>
<tr class="separator:a7c30ee6cdef3f4784c192654dcb9bab0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5f22315c4064579fca6cd88fb36ea5a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_aa5f22315c4064579fca6cd88fb36ea5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa5f22315c4064579fca6cd88fb36ea5a">dumpNode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:aa5f22315c4064579fca6cd88fb36ea5a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea2d4ef1e00ee834ab155abd18a560e4 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_aea2d4ef1e00ee834ab155abd18a560e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aea2d4ef1e00ee834ab155abd18a560e4">dump</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:aea2d4ef1e00ee834ab155abd18a560e4 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb37cc24abd3ed381b0fd496351bd17 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_afbb37cc24abd3ed381b0fd496351bd17"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#afbb37cc24abd3ed381b0fd496351bd17">getGraphNodeLabel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:afbb37cc24abd3ed381b0fd496351bd17 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a label for a DAG node that points to an instruction.  <br /></td></tr>
<tr class="separator:afbb37cc24abd3ed381b0fd496351bd17 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f7a6c4d1be0ca66f44eb4aa499075a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a23f7a6c4d1be0ca66f44eb4aa499075a"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a23f7a6c4d1be0ca66f44eb4aa499075a">getDAGName</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a23f7a6c4d1be0ca66f44eb4aa499075a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a label for the region of code covered by the DAG.  <br /></td></tr>
<tr class="separator:a23f7a6c4d1be0ca66f44eb4aa499075a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc06d4fb42d48a6ade1958f76334826 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a4dc06d4fb42d48a6ade1958f76334826"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a4dc06d4fb42d48a6ade1958f76334826">fixupKills</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>)</td></tr>
<tr class="memdesc:a4dc06d4fb42d48a6ade1958f76334826 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixes register kill flags that scheduling has made invalid.  <br /></td></tr>
<tr class="separator:a4dc06d4fb42d48a6ade1958f76334826 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac384df17605ecce542a6d2567c7f1ee0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ac384df17605ecce542a6d2567c7f1ee0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac384df17605ecce542a6d2567c7f1ee0">canAddEdge</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SuccSU</a>, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">PredSU</a>)</td></tr>
<tr class="memdesc:ac384df17605ecce542a6d2567c7f1ee0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if an edge can be added from PredSU to SuccSU without creating a cycle.  <br /></td></tr>
<tr class="separator:ac384df17605ecce542a6d2567c7f1ee0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86bfa4838cb7e42648615d27c94c8017 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a86bfa4838cb7e42648615d27c94c8017"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a86bfa4838cb7e42648615d27c94c8017">addEdge</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SuccSU</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;PredDep)</td></tr>
<tr class="memdesc:a86bfa4838cb7e42648615d27c94c8017 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a DAG edge to the given SU with the given predecessor dependence data.  <br /></td></tr>
<tr class="separator:a86bfa4838cb7e42648615d27c94c8017 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:a8bdf35180225e74794f7d23399a3db22 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a8bdf35180225e74794f7d23399a3db22"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a8bdf35180225e74794f7d23399a3db22">ScheduleDAG</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> &amp;)=<a class="el" href="classllvm_1_1ilist__node__impl.html">delete</a></td></tr>
<tr class="separator:a8bdf35180225e74794f7d23399a3db22 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a6dac3959c6817445a767a848061ff7 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a6a6dac3959c6817445a767a848061ff7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a6a6dac3959c6817445a767a848061ff7">operator=</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> &amp;)=<a class="el" href="classllvm_1_1ilist__node__impl.html">delete</a></td></tr>
<tr class="separator:a6a6dac3959c6817445a767a848061ff7 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2ebc23ff27164ec1d375d4bac6040de inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ae2ebc23ff27164ec1d375d4bac6040de"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ae2ebc23ff27164ec1d375d4bac6040de">ScheduleDAG</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf)</td></tr>
<tr class="separator:ae2ebc23ff27164ec1d375d4bac6040de inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f40bf3808799abdd4411ba209215dc inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a40f40bf3808799abdd4411ba209215dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a40f40bf3808799abdd4411ba209215dc">~ScheduleDAG</a> ()</td></tr>
<tr class="separator:a40f40bf3808799abdd4411ba209215dc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a20e10e20ded7655f844479a648aa0c66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a20e10e20ded7655f844479a648aa0c66">clearDAG</a> ()</td></tr>
<tr class="memdesc:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the DAG state (between regions).  <br /></td></tr>
<tr class="separator:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a100d476a583a34879b296908da01fdac inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a100d476a583a34879b296908da01fdac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a100d476a583a34879b296908da01fdac">getInstrDesc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a100d476a583a34879b296908da01fdac inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the <a class="el" href="classllvm_1_1MCInstrDesc.html" title="Describe properties that are true of each instruction in the target description file.">MCInstrDesc</a> of this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a100d476a583a34879b296908da01fdac inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a209b615edbcad3e1a7afd7411ce4eae2 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a209b615edbcad3e1a7afd7411ce4eae2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a209b615edbcad3e1a7afd7411ce4eae2">viewGraph</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Title</a>)</td></tr>
<tr class="memdesc:a209b615edbcad3e1a7afd7411ce4eae2 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pops up a GraphViz/gv window with the <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> rendered using 'dot'.  <br /></td></tr>
<tr class="separator:a209b615edbcad3e1a7afd7411ce4eae2 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e726201ecf499acd7f87ac1d4ff610e inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a7e726201ecf499acd7f87ac1d4ff610e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a7e726201ecf499acd7f87ac1d4ff610e">viewGraph</a> ()</td></tr>
<tr class="memdesc:a7e726201ecf499acd7f87ac1d4ff610e inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Out-of-line implementation with no arguments is handy for gdb.  <br /></td></tr>
<tr class="separator:a7e726201ecf499acd7f87ac1d4ff610e inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac464b0883162724583f0f124c8be8157 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ac464b0883162724583f0f124c8be8157"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ac464b0883162724583f0f124c8be8157">dumpNodeName</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac464b0883162724583f0f124c8be8157 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab73bd59791820601925b8535b61fba66 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ab73bd59791820601925b8535b61fba66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ab73bd59791820601925b8535b61fba66">addCustomGraphFeatures</a> (<a class="el" href="classllvm_1_1GraphWriter.html">GraphWriter</a>&lt; <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> * &gt; &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab73bd59791820601925b8535b61fba66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds custom features for a visualization of the <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a>.  <br /></td></tr>
<tr class="separator:ab73bd59791820601925b8535b61fba66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ab464241184b77be167ff521aa2552e29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ab464241184b77be167ff521aa2552e29">VerifyScheduledDAG</a> (<a class="el" href="classbool.html">bool</a> isBottomUp)</td></tr>
<tr class="memdesc:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verifies that all SUnits were scheduled and that their state is consistent.  <br /></td></tr>
<tr class="separator:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:ac186f04d2e32eb9be8028a51f1231fec" id="r_ac186f04d2e32eb9be8028a51f1231fec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac186f04d2e32eb9be8028a51f1231fec">classof</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *DAG)</td></tr>
<tr class="separator:ac186f04d2e32eb9be8028a51f1231fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="inherited" name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_types_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_types_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a8e1e9d0b1c64c405c0e99288f9225bd5 inherit pub_types_classllvm_1_1ScheduleDAGInstrs" id="r_a8e1e9d0b1c64c405c0e99288f9225bd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a8e1e9d0b1c64c405c0e99288f9225bd5">SUList</a> = std::list&lt;<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&gt;</td></tr>
<tr class="memdesc:a8e1e9d0b1c64c405c0e99288f9225bd5 inherit pub_types_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">A list of SUnits, used in Value2SUsMap, during DAG construction.  <br /></td></tr>
<tr class="separator:a8e1e9d0b1c64c405c0e99288f9225bd5 inherit pub_types_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_attribs_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_attribs_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Public Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a11e4c75a86f0b68953904db71681803c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLVMTargetMachine.html">LLVMTargetMachine</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a11e4c75a86f0b68953904db71681803c">TM</a></td></tr>
<tr class="memdesc:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> processor.  <br /></td></tr>
<tr class="separator:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a348590624c488b04d0f9e227e6c3960e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a></td></tr>
<tr class="memdesc:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> instruction information.  <br /></td></tr>
<tr class="separator:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a418bc6d3f660325fa6d5b9fb269add62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a></td></tr>
<tr class="memdesc:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> processor register info.  <br /></td></tr>
<tr class="separator:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a5a3d3d075a208011a24a0918b58d7daa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a></td></tr>
<tr class="memdesc:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Machine function.  <br /></td></tr>
<tr class="separator:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a1b09f4d9c91e25f7bc2ac60b3b929d11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a></td></tr>
<tr class="memdesc:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual/real register map.  <br /></td></tr>
<tr class="separator:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a3d5aacd5fc7d6a739ce913974ed1e53d"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a></td></tr>
<tr class="memdesc:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">The scheduling units.  <br /></td></tr>
<tr class="separator:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a521bf68518a92483130a58680716d153"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a521bf68518a92483130a58680716d153">EntrySU</a></td></tr>
<tr class="memdesc:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special node for the region entry.  <br /></td></tr>
<tr class="separator:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_af81f734d7fb268c95c1c63c399a7c4a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a></td></tr>
<tr class="memdesc:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special node for the region exit.  <br /></td></tr>
<tr class="separator:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de65d3a774ee7a23dc72e3d534e6ce6 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a8de65d3a774ee7a23dc72e3d534e6ce6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a8de65d3a774ee7a23dc72e3d534e6ce6">StressSched</a></td></tr>
<tr class="separator:a8de65d3a774ee7a23dc72e3d534e6ce6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_types_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_types_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Types inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a6aeb725848d197181f722cec8aa21511 inherit pro_types_classllvm_1_1ScheduleDAGInstrs" id="r_a6aeb725848d197181f722cec8aa21511"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6aeb725848d197181f722cec8aa21511">DbgValueVector</a></td></tr>
<tr class="separator:a6aeb725848d197181f722cec8aa21511 inherit pro_types_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a2e28b826aaa73d2dacf89ba8f8c775d1 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a2e28b826aaa73d2dacf89ba8f8c775d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2e28b826aaa73d2dacf89ba8f8c775d1">reduceHugeMemNodeMaps</a> (<a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;<a class="el" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a>, <a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;loads, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a2e28b826aaa73d2dacf89ba8f8c775d1 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reduces maps in FIFO order, by N SUs.  <br /></td></tr>
<tr class="separator:a2e28b826aaa73d2dacf89ba8f8c775d1 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee33e06ea8865a2fb2bf229325c07194 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_aee33e06ea8865a2fb2bf229325c07194"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aee33e06ea8865a2fb2bf229325c07194">addChainDependency</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SUa</a>, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SUb</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>=0)</td></tr>
<tr class="memdesc:aee33e06ea8865a2fb2bf229325c07194 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds a chain edge between SUa and SUb, but only if both <a class="el" href="classllvm_1_1AAResults.html">AAResults</a> and <a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> fail to deny the dependency.  <br /></td></tr>
<tr class="separator:aee33e06ea8865a2fb2bf229325c07194 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48e69d6ef017966f2a55dbf4d1d0b193 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a48e69d6ef017966f2a55dbf4d1d0b193"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">addChainDependencies</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a8e1e9d0b1c64c405c0e99288f9225bd5">SUList</a> &amp;SUs, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>)</td></tr>
<tr class="memdesc:a48e69d6ef017966f2a55dbf4d1d0b193 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies as needed from all SUs in list to SU.  <br /></td></tr>
<tr class="separator:a48e69d6ef017966f2a55dbf4d1d0b193 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe11e438e3ecc0381047e0e01958fea0 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_afe11e438e3ecc0381047e0e01958fea0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#afe11e438e3ecc0381047e0e01958fea0">addChainDependencies</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Val2SUsMap</a>)</td></tr>
<tr class="memdesc:afe11e438e3ecc0381047e0e01958fea0 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies as needed from all SUs in map, to SU.  <br /></td></tr>
<tr class="separator:afe11e438e3ecc0381047e0e01958fea0 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14962363da4c4a48ad6646cb05f49b77 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a14962363da4c4a48ad6646cb05f49b77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a14962363da4c4a48ad6646cb05f49b77">addChainDependencies</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Val2SUsMap</a>, <a class="el" href="namespacellvm.html#ad18871060ac1b051c7322cc6ad71e11c">ValueType</a> V)</td></tr>
<tr class="memdesc:a14962363da4c4a48ad6646cb05f49b77 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies as needed to SU, from all SUs mapped to V.  <br /></td></tr>
<tr class="separator:a14962363da4c4a48ad6646cb05f49b77 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cfd9da0e5724aa91bf1767dc1e2515e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a2cfd9da0e5724aa91bf1767dc1e2515e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2cfd9da0e5724aa91bf1767dc1e2515e">addBarrierChain</a> (<a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;map)</td></tr>
<tr class="memdesc:a2cfd9da0e5724aa91bf1767dc1e2515e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds barrier chain edges from all SUs in map, and then clear the map.  <br /></td></tr>
<tr class="separator:a2cfd9da0e5724aa91bf1767dc1e2515e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac483efdc6c5ab7a20f776b77f986b6cf inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ac483efdc6c5ab7a20f776b77f986b6cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac483efdc6c5ab7a20f776b77f986b6cf">insertBarrierChain</a> (<a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;map)</td></tr>
<tr class="memdesc:ac483efdc6c5ab7a20f776b77f986b6cf inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inserts a barrier chain in a huge region, far below current SU.  <br /></td></tr>
<tr class="separator:ac483efdc6c5ab7a20f776b77f986b6cf inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a705a0975de8335b0b6bdbbae165e8f5c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a705a0975de8335b0b6bdbbae165e8f5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a705a0975de8335b0b6bdbbae165e8f5c">initSUnits</a> ()</td></tr>
<tr class="memdesc:a705a0975de8335b0b6bdbbae165e8f5c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> for each real instruction, numbered in top-down topological order.  <br /></td></tr>
<tr class="separator:a705a0975de8335b0b6bdbbae165e8f5c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56fbc3f460289602ce8a51538ebc1e26 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a56fbc3f460289602ce8a51538ebc1e26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a56fbc3f460289602ce8a51538ebc1e26">addPhysRegDataDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OperIdx</a>)</td></tr>
<tr class="memdesc:a56fbc3f460289602ce8a51538ebc1e26 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">MO is an operand of SU's instruction that defines a physical register.  <br /></td></tr>
<tr class="separator:a56fbc3f460289602ce8a51538ebc1e26 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9425c046cf742bfbb9ebb96466d8e5 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a2e9425c046cf742bfbb9ebb96466d8e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2e9425c046cf742bfbb9ebb96466d8e5">addPhysRegDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OperIdx</a>)</td></tr>
<tr class="memdesc:a2e9425c046cf742bfbb9ebb96466d8e5 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds register dependencies (data, anti, and output) from this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> to following instructions in the same scheduling region that depend the physical register referenced at OperIdx.  <br /></td></tr>
<tr class="separator:a2e9425c046cf742bfbb9ebb96466d8e5 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10acc9310a21d9a8191d3d84916bdffb inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a10acc9310a21d9a8191d3d84916bdffb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a10acc9310a21d9a8191d3d84916bdffb">addVRegDefDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OperIdx</a>)</td></tr>
<tr class="memdesc:a10acc9310a21d9a8191d3d84916bdffb inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds register output and data dependencies from this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> to instructions that occur later in the same scheduling region if they read from or write to the virtual register defined at OperIdx.  <br /></td></tr>
<tr class="separator:a10acc9310a21d9a8191d3d84916bdffb inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f958ee7dc9902af4093fe8fabbabd6e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a0f958ee7dc9902af4093fe8fabbabd6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">addVRegUseDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OperIdx</a>)</td></tr>
<tr class="memdesc:a0f958ee7dc9902af4093fe8fabbabd6e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds a register data dependency if the instruction that defines the virtual register used at OperIdx is mapped to an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a0f958ee7dc9902af4093fe8fabbabd6e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a643ff7dd8c287dd58e75cbe79556e74c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a643ff7dd8c287dd58e75cbe79556e74c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a643ff7dd8c287dd58e75cbe79556e74c">getLaneMaskForMO</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a643ff7dd8c287dd58e75cbe79556e74c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a mask for which lanes get read/written by the given (register) machine operand.  <br /></td></tr>
<tr class="separator:a643ff7dd8c287dd58e75cbe79556e74c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8c24d6929051d24b35af1ef0550e54 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_afb8c24d6929051d24b35af1ef0550e54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#afb8c24d6929051d24b35af1ef0550e54">deadDefHasNoUse</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)</td></tr>
<tr class="memdesc:afb8c24d6929051d24b35af1ef0550e54 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the def register in <code>MO</code> has no uses.  <br /></td></tr>
<tr class="separator:afb8c24d6929051d24b35af1ef0550e54 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:a917f4d40ed0bbdaf4ab50e5df4de067b inherit pro_methods_classllvm_1_1ScheduleDAG" id="r_a917f4d40ed0bbdaf4ab50e5df4de067b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a917f4d40ed0bbdaf4ab50e5df4de067b">dumpNodeAll</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a917f4d40ed0bbdaf4ab50e5df4de067b inherit pro_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_attribs_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:ad2b3e1939f6f39819ad55c714deefad6 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_ad2b3e1939f6f39819ad55c714deefad6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ad2b3e1939f6f39819ad55c714deefad6">MLI</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="separator:ad2b3e1939f6f39819ad55c714deefad6 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2cd9b498508774a2da120d08b8d67cc inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_af2cd9b498508774a2da120d08b8d67cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af2cd9b498508774a2da120d08b8d67cc">MFI</a></td></tr>
<tr class="separator:af2cd9b498508774a2da120d08b8d67cc inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_abb11b650b88a61630eba2a1b2eaa6fd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a></td></tr>
<tr class="memdesc:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes.">TargetSchedModel</a> provides an interface to the machine model.  <br /></td></tr>
<tr class="separator:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf7cb9b8e5dda7b42273e79048f1b8b3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_adf7cb9b8e5dda7b42273e79048f1b8b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a></td></tr>
<tr class="memdesc:adf7cb9b8e5dda7b42273e79048f1b8b3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the DAG builder should remove kill flags (in preparation for rescheduling).  <br /></td></tr>
<tr class="separator:adf7cb9b8e5dda7b42273e79048f1b8b3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad332011e2040d133de24f33cf3f4cd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a2ad332011e2040d133de24f33cf3f4cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">CanHandleTerminators</a> = false</td></tr>
<tr class="memdesc:a2ad332011e2040d133de24f33cf3f4cd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The standard DAG builder does not normally include terminators as DAG nodes because it does not create the necessary dependencies to prevent reordering.  <br /></td></tr>
<tr class="separator:a2ad332011e2040d133de24f33cf3f4cd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96bb77f51ee973b0613bf5083144fa69 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a96bb77f51ee973b0613bf5083144fa69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a96bb77f51ee973b0613bf5083144fa69">TrackLaneMasks</a> = false</td></tr>
<tr class="memdesc:a96bb77f51ee973b0613bf5083144fa69 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether lane masks should get tracked.  <br /></td></tr>
<tr class="separator:a96bb77f51ee973b0613bf5083144fa69 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a254403f7804208ade3cb68086201cb7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="memdesc:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The block in which to insert instructions.  <br /></td></tr>
<tr class="separator:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_ae81ad8ece7681af658742f6d4e2fcfb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a></td></tr>
<tr class="memdesc:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The beginning of the range to be scheduled.  <br /></td></tr>
<tr class="separator:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a3f74b283acf0dfb537bc387e49344f04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a></td></tr>
<tr class="memdesc:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The end of the range to be scheduled.  <br /></td></tr>
<tr class="separator:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_af1c8be2ff5fd8eab8091e6ffa40ded8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">NumRegionInstrs</a> = 0</td></tr>
<tr class="memdesc:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instructions in this region (distance(RegionBegin, RegionEnd)).  <br /></td></tr>
<tr class="separator:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a077eef2c61ca462db1800cc506092d38 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a077eef2c61ca462db1800cc506092d38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a></td></tr>
<tr class="memdesc:a077eef2c61ca462db1800cc506092d38 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">After calling BuildSchedGraph, each machine instruction in the current scheduling region is mapped to an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a077eef2c61ca462db1800cc506092d38 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae384109023f32441ff89f13b79be6b89 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_ae384109023f32441ff89f13b79be6b89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a63c43ab5eafe72b53c3d25618c45b6ad">Reg2SUnitsMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a></td></tr>
<tr class="memdesc:ae384109023f32441ff89f13b79be6b89 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defs, Uses - Remember where defs and uses of each register are as we iterate upward through the instructions.  <br /></td></tr>
<tr class="separator:ae384109023f32441ff89f13b79be6b89 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b2bf4940e563082d1d2bf8a9e5521f inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_af0b2bf4940e563082d1d2bf8a9e5521f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a63c43ab5eafe72b53c3d25618c45b6ad">Reg2SUnitsMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a></td></tr>
<tr class="separator:af0b2bf4940e563082d1d2bf8a9e5521f inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae8addb45cc64764371ace084b48dc51 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_aae8addb45cc64764371ace084b48dc51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a1d9cbced9f5f0b7402f69721fd99597c">VReg2SUnitMultiMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aae8addb45cc64764371ace084b48dc51">CurrentVRegDefs</a></td></tr>
<tr class="memdesc:aae8addb45cc64764371ace084b48dc51 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tracks the last instruction(s) in this region defining each virtual register.  <br /></td></tr>
<tr class="separator:aae8addb45cc64764371ace084b48dc51 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a417ece2bf0f001181401c6c6b210194a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a417ece2bf0f001181401c6c6b210194a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a6d2caa8eb834330a1f8d4dafeb9bb3d8">VReg2SUnitOperIdxMultiMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a417ece2bf0f001181401c6c6b210194a">CurrentVRegUses</a></td></tr>
<tr class="memdesc:a417ece2bf0f001181401c6c6b210194a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tracks the last instructions in this region using each virtual register.  <br /></td></tr>
<tr class="separator:a417ece2bf0f001181401c6c6b210194a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc0d83b64990b090c9205e27b5e86b31 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_abc0d83b64990b090c9205e27b5e86b31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abc0d83b64990b090c9205e27b5e86b31">AAForDep</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="separator:abc0d83b64990b090c9205e27b5e86b31 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a948f446009b83c0bca40324131e27868 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a948f446009b83c0bca40324131e27868"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">BarrierChain</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="memdesc:a948f446009b83c0bca40324131e27868 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remember a generic side-effecting instruction as we proceed.  <br /></td></tr>
<tr class="separator:a948f446009b83c0bca40324131e27868 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad4b383d6bf0b66dd1a20a81505788fd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_aad4b383d6bf0b66dd1a20a81505788fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1UndefValue.html">UndefValue</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aad4b383d6bf0b66dd1a20a81505788fd">UnknownValue</a></td></tr>
<tr class="memdesc:aad4b383d6bf0b66dd1a20a81505788fd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">For an unanalyzable memory access, this <a class="el" href="classllvm_1_1Value.html" title="LLVM Value Representation.">Value</a> is used in maps.  <br /></td></tr>
<tr class="separator:aad4b383d6bf0b66dd1a20a81505788fd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd3eede9e2a32c7139cc5c7c481e08b inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a8cd3eede9e2a32c7139cc5c7c481e08b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGTopologicalSort.html">ScheduleDAGTopologicalSort</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a8cd3eede9e2a32c7139cc5c7c481e08b">Topo</a></td></tr>
<tr class="memdesc:a8cd3eede9e2a32c7139cc5c7c481e08b inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Topo - A topological ordering for SUnits which permits fast IsReachable and similar queries.  <br /></td></tr>
<tr class="separator:a8cd3eede9e2a32c7139cc5c7c481e08b inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6837fb2c08f4c8c986a4689a37ca93cf inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a6837fb2c08f4c8c986a4689a37ca93cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6aeb725848d197181f722cec8aa21511">DbgValueVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">DbgValues</a></td></tr>
<tr class="memdesc:a6837fb2c08f4c8c986a4689a37ca93cf inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remember instruction that precedes DBG_VALUE.  <br /></td></tr>
<tr class="separator:a6837fb2c08f4c8c986a4689a37ca93cf inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ae020b571d18d34d03097d91ca0f40 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a25ae020b571d18d34d03097d91ca0f40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">FirstDbgValue</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="separator:a25ae020b571d18d34d03097d91ca0f40 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab08cd73e241d82e154738462cce16970 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_ab08cd73e241d82e154738462cce16970"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab08cd73e241d82e154738462cce16970">LiveRegs</a></td></tr>
<tr class="memdesc:ab08cd73e241d82e154738462cce16970 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set of live physical registers for updating kill flags.  <br /></td></tr>
<tr class="separator:ab08cd73e241d82e154738462cce16970 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This class builds the dependence graph for the instructions in a loop, and attempts to schedule the instructions using the SMS algorithm. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00114">114</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a682039af4aa49f562ba74775bc32b1c4" name="a682039af4aa49f562ba74775bc32b1c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a682039af4aa49f562ba74775bc32b1c4">&#9670;&#160;</a></span>SwingSchedulerDAG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::SwingSchedulerDAG::SwingSchedulerDAG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachinePipeliner.html">MachinePipeliner</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>P</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineLoop.html">MachineLoop</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>L</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>lis</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>rci</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>II</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html">TargetInstrInfo::PipelinerLoopInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>PLI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00204">204</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

<p class="reference">References <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, and <a class="el" href="namespacellvm.html#ac4cb6fea209b09bdaa515dc24f0245eb">llvm::SwpEnableCopyToPhi</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a6775a0e40c6e1ffd004c76d5391b7d0a" name="a6775a0e40c6e1ffd004c76d5391b7d0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6775a0e40c6e1ffd004c76d5391b7d0a">&#9670;&#160;</a></span>addMutation()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> llvm::SwingSchedulerDAG::addMutation </td>
          <td>(</td>
          <td class="paramtype">std::unique_ptr&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Mutation</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00284">284</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

<p class="reference">References <a class="el" href="PPCVSXFMAMutate_8cpp_source.html#l00384">Mutation</a>.</p>

</div>
</div>
<a id="a3fa089137317e93276cab5774d4bf11f" name="a3fa089137317e93276cab5774d4bf11f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fa089137317e93276cab5774d4bf11f">&#9670;&#160;</a></span>applyInstrChange()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> SwingSchedulerDAG::applyInstrChange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SMSchedule.html">SMSchedule</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Schedule</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Apply changes to the instruction if needed. </p>
<p>The changes are need to improve the scheduling and depend up on the final schedule. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8cpp_source.html#l02175">2175</a> of file <a class="el" href="MachinePipeliner_8cpp_source.html">MachinePipeliner.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8cpp_source.html#l00399">llvm::MachineFunction::CloneMachineInstr()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00622">llvm::SMSchedule::cycleScheduled()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01424">llvm::TargetInstrInfo::getBaseAndOffsetPosition()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00391">llvm::ScheduleDAGInstrs::getSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::MF</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00159">llvm::ScheduleDAGInstrs::MISUnitMap</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00366">llvm::SUnit::setInstr()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00613">llvm::SMSchedule::stageScheduled()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00557">llvm::ScheduleDAG::TII</a>.</p>

</div>
</div>
<a id="ac186f04d2e32eb9be8028a51f1231fec" name="ac186f04d2e32eb9be8028a51f1231fec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac186f04d2e32eb9be8028a51f1231fec">&#9670;&#160;</a></span>classof()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> llvm::SwingSchedulerDAG::classof </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00288">288</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

</div>
</div>
<a id="a47f63b6ab42a97ca3b5346b6c7093b09" name="a47f63b6ab42a97ca3b5346b6c7093b09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47f63b6ab42a97ca3b5346b6c7093b09">&#9670;&#160;</a></span>finishBlock()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> SwingSchedulerDAG::finishBlock </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clean up after the software pipeliner runs. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a1f9a4461e2c9ac06b97f55554f836d66">llvm::ScheduleDAGInstrs</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8cpp_source.html#l00671">671</a> of file <a class="el" href="MachinePipeliner_8cpp_source.html">MachinePipeliner.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8cpp_source.html#l00434">llvm::MachineFunction::deleteMachineInstr()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00184">llvm::ScheduleDAGInstrs::finishBlock()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::MF</a>.</p>

</div>
</div>
<a id="a51bda1806219d879123625c8d4ae3fbc" name="a51bda1806219d879123625c8d4ae3fbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51bda1806219d879123625c8d4ae3fbc">&#9670;&#160;</a></span>fixupRegisterOverlaps()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> SwingSchedulerDAG::fixupRegisterOverlaps </td>
          <td>(</td>
          <td class="paramtype">std::deque&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Instrs</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Attempt to fix the degenerate cases when the instruction serialization causes the register lifetimes to overlap. </p>
<p>For example, p' = store_pi(p, b) = load p, offset In this case p and p' overlap, which means that two registers are needed. Instead, this function changes the load to use p' and updates the offset. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8cpp_source.html#l02850">2850</a> of file <a class="el" href="MachinePipeliner_8cpp_source.html">MachinePipeliner.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8cpp_source.html#l00399">llvm::MachineFunction::CloneMachineInstr()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01424">llvm::TargetInstrInfo::getBaseAndOffsetPosition()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00379">llvm::MachineOperand::isUse()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::MF</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00159">llvm::ScheduleDAGInstrs::MISUnitMap</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00366">llvm::SUnit::setInstr()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00557">llvm::ScheduleDAG::TII</a>.</p>

</div>
</div>
<a id="ae7447e7e3cc13e37cf8738c523a7394e" name="ae7447e7e3cc13e37cf8738c523a7394e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7447e7e3cc13e37cf8738c523a7394e">&#9670;&#160;</a></span>getALAP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::SwingSchedulerDAG::getALAP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>Node</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the latest time an instruction my be scheduled. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00225">225</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachinePipeliner_8h_source.html#l00229">getMOV()</a>.</p>

</div>
</div>
<a id="a39271d8f98026cdac8a9fa7b8e90b333" name="a39271d8f98026cdac8a9fa7b8e90b333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39271d8f98026cdac8a9fa7b8e90b333">&#9670;&#160;</a></span>getASAP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::SwingSchedulerDAG::getASAP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>Node</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the earliest time an instruction may be scheduled. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00222">222</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachinePipeliner_8h_source.html#l00229">getMOV()</a>.</p>

</div>
</div>
<a id="a23e7afeb8a38aa0340c5644ebcd28f40" name="a23e7afeb8a38aa0340c5644ebcd28f40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23e7afeb8a38aa0340c5644ebcd28f40">&#9670;&#160;</a></span>getDepth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SwingSchedulerDAG::getDepth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>Node</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The depth, in the dependence graph, for a node. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00232">232</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

</div>
</div>
<a id="a8178869538b9f4c60c81f602517ef615" name="a8178869538b9f4c60c81f602517ef615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8178869538b9f4c60c81f602517ef615">&#9670;&#160;</a></span>getDistance()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SwingSchedulerDAG::getDistance </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>U</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>V</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Dep</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The distance function, which indicates that operation V of iteration I depends on operations U of iteration I-distance. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00262">262</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00054">llvm::SDep::Anti</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00486">llvm::SDep::getKind()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachinePipeliner_8cpp_source.html#l02423">llvm::SMSchedule::computeStart()</a>.</p>

</div>
</div>
<a id="ae3334289ef55f4f25b59ce3e4665a4b3" name="ae3334289ef55f4f25b59ce3e4665a4b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3334289ef55f4f25b59ce3e4665a4b3">&#9670;&#160;</a></span>getHeight()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SwingSchedulerDAG::getHeight </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>Node</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The height, in the dependence graph, for a node. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00241">241</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

</div>
</div>
<a id="a34d16bb80a624ed949071dbfbbd31b59" name="a34d16bb80a624ed949071dbfbbd31b59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34d16bb80a624ed949071dbfbbd31b59">&#9670;&#160;</a></span>getInstrBaseReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SwingSchedulerDAG::getInstrBaseReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the new base register that was stored away for the changed instruction. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00276">276</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

</div>
</div>
<a id="a8ff8459ca7a8040add90e7c72a760a5e" name="a8ff8459ca7a8040add90e7c72a760a5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ff8459ca7a8040add90e7c72a760a5e">&#9670;&#160;</a></span>getMOV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::SwingSchedulerDAG::getMOV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>Node</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The mobility function, which the number of slots in which an instruction may be scheduled. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00229">229</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

<p class="reference">References <a class="el" href="MachinePipeliner_8h_source.html#l00225">getALAP()</a>, and <a class="el" href="MachinePipeliner_8h_source.html#l00222">getASAP()</a>.</p>

</div>
</div>
<a id="a6d8664e79797a05e27343b7e7c14a13f" name="a6d8664e79797a05e27343b7e7c14a13f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d8664e79797a05e27343b7e7c14a13f">&#9670;&#160;</a></span>getZeroLatencyDepth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::SwingSchedulerDAG::getZeroLatencyDepth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>Node</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The maximum unweighted length of a path from an arbitrary node to the given node in which each edge has latency 0. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00236">236</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

</div>
</div>
<a id="aafdb9280bf95dfeed0282509233ebe29" name="aafdb9280bf95dfeed0282509233ebe29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafdb9280bf95dfeed0282509233ebe29">&#9670;&#160;</a></span>getZeroLatencyHeight()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::SwingSchedulerDAG::getZeroLatencyHeight </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>Node</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The maximum unweighted length of a path from the given node to an arbitrary node in which each edge has latency 0. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00245">245</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

</div>
</div>
<a id="a56cf5c93a877b49ed7ce7b2dce45c62a" name="a56cf5c93a877b49ed7ce7b2dce45c62a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56cf5c93a877b49ed7ce7b2dce45c62a">&#9670;&#160;</a></span>hasNewSchedule()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SwingSchedulerDAG::hasNewSchedule </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the loop kernel has been scheduled. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00219">219</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

</div>
</div>
<a id="abf65dc03e4068670595f73770a5c5e68" name="abf65dc03e4068670595f73770a5c5e68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf65dc03e4068670595f73770a5c5e68">&#9670;&#160;</a></span>isBackedge()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SwingSchedulerDAG::isBackedge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>Source</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Dep</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the dependence is a back-edge in the data dependence graph. </p>
<p>Since the DAG doesn't contain cycles, we represent a cycle in the graph using an anti dependence from a Phi to an instruction. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00252">252</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00054">llvm::SDep::Anti</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00486">llvm::SDep::getKind()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, and <a class="el" href="MachineInstr_8h_source.html#l01360">llvm::MachineInstr::isPHI()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachinePipeliner_8cpp_source.html#l02423">llvm::SMSchedule::computeStart()</a>, and <a class="el" href="MachinePipeliner_8cpp_source.html#l02412">multipleIterations()</a>.</p>

</div>
</div>
<a id="a7481e8a30019a2c7c9231e5a29d12af6" name="a7481e8a30019a2c7c9231e5a29d12af6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7481e8a30019a2c7c9231e5a29d12af6">&#9670;&#160;</a></span>isLoopCarriedDep()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SwingSchedulerDAG::isLoopCarriedDep </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>Source</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Dep</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>isSucc</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a></span></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true for an order or output dependence that is loop carried potentially. </p>
<p>A dependence is loop carried if the destination defines a valu that may be used or defined by the source in a subsequent iteration. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8cpp_source.html#l02230">2230</a> of file <a class="el" href="MachinePipeliner_8cpp_source.html">MachinePipeliner.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00146">llvm::ScheduleDAGInstrs::BB</a>, <a class="el" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01452">llvm::TargetInstrInfo::getIncrementValue()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00486">llvm::SDep::getKind()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01273">llvm::TargetInstrInfo::getMemOperandWithOffset()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l00682">getPhiRegs()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00127">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="XtensaAsmBackend_8cpp_source.html#l00134">getSize()</a>, <a class="el" href="MachineFunction_8h_source.html#l00708">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00398">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01397">llvm::MachineInstr::hasOrderedMemoryRef()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01471">llvm::MachineInstr::hasUnmodeledSideEffects()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00200">llvm::SDep::isArtificial()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00344">llvm::SUnit::isBoundaryNode()</a>, <a class="el" href="MachineInstr_8h_source.html#l01141">llvm::MachineInstr::mayRaiseFPException()</a>, <a class="el" href="MachineInstr_8h_source.html#l01121">llvm::MachineInstr::mayStore()</a>, <a class="el" href="MachineInstr_8h_source.html#l00783">llvm::MachineInstr::memoperands_begin()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::MF</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::MRI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00056">llvm::SDep::Order</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00055">llvm::SDep::Output</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, <a class="el" href="MachinePipeliner_8cpp.html#a7b6b1d062b0c40fd5ead036b19c5ea60">SwpPruneLoopCarried</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00557">llvm::ScheduleDAG::TII</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00558">llvm::ScheduleDAG::TRI</a>, and <a class="el" href="MemoryLocation_8h_source.html#l00216">llvm::MemoryLocation::UnknownSize</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachinePipeliner_8cpp_source.html#l02423">llvm::SMSchedule::computeStart()</a>.</p>

</div>
</div>
<a id="a87416d44c85818861fe0152759e9acb1" name="a87416d44c85818861fe0152759e9acb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87416d44c85818861fe0152759e9acb1">&#9670;&#160;</a></span>schedule()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> SwingSchedulerDAG::schedule </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>We override the schedule function in <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr.">ScheduleDAGInstrs</a> to implement the scheduling part of the Swing Modulo Scheduling algorithm. </p>

<p>Implements <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac0cecc651db330128468e08794794f5c">llvm::ScheduleDAGInstrs</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8cpp_source.html#l00492">492</a> of file <a class="el" href="MachinePipeliner_8cpp_source.html">MachinePipeliner.cpp</a>.</p>

<p class="reference">References <a class="el" href="ModuloSchedule_8cpp_source.html#l02200">llvm::ModuloScheduleTestAnnotater::annotate()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00725">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="GenericCycleImpl_8h_source.html#l00030">DEBUG_TYPE</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01173">llvm::ScheduleDAGInstrs::dump()</a>, <a class="el" href="MachinePipeliner_8cpp.html#a551a277a8ae527efcc47f0e484af0e6a">EmitTestAnnotations</a>, <a class="el" href="MachinePipeliner_8cpp.html#a1cf5e102c99cccf5a676b6b4c5bd5c03">ExperimentalCodeGen</a>, <a class="el" href="PassAnalysisSupport_8h_source.html#l00230">llvm::Pass::getAnalysis()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00587">llvm::SMSchedule::getFinalCycle()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00584">llvm::SMSchedule::getFirstCycle()</a>, <a class="el" href="GenericLoopInfo_8h_source.html#l00090">llvm::LoopBase&lt; BlockT, LoopT &gt;::getHeader()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00634">llvm::SMSchedule::getInstructions()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00629">llvm::SMSchedule::getMaxStageCount()</a>, <a class="el" href="LoopInfo_8cpp_source.html#l00631">llvm::Loop::getStartLoc()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00391">llvm::ScheduleDAGInstrs::getSUnit()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00440">llvm::ScheduleDAGTopologicalSort::InitDAGTopologicalSorting()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::MF</a>, <a class="el" href="STLExtras_8h_source.html#l01981">llvm::stable_sort()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00613">llvm::SMSchedule::stageScheduled()</a>, <a class="el" href="MachinePipeliner_8cpp.html#a6cd9339d8034975d10b380cd19f2dfca">SwpIgnoreRecMII</a>, <a class="el" href="MachinePipeliner_8cpp.html#a8b6b2fb6ba0ee9688fb2b68ab8249a65">SwpMaxMii</a>, and <a class="el" href="MachinePipeliner_8cpp.html#aa52e4697ac2f28af2390eead4614c1d1">SwpMaxStages</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a></li>
<li>lib/CodeGen/<a class="el" href="MachinePipeliner_8cpp_source.html">MachinePipeliner.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Feb 21 2024 14:02:01 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
