############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite -depth 256 -offset slave "block_fir" input
set_directive_interface -mode s_axilite -depth 256 -offset slave "block_fir" output
set_directive_interface -mode s_axilite "block_fir" taps
set_directive_interface -mode s_axilite "block_fir" delay_line
set_directive_interface -mode s_axilite "block_fir"
