

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu May  2 10:26:48 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W32_16f10
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.326|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  19435|  19435|  19435|  19435|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop           |  19434|  19434|      3239|          -|          -|     6|    no    |
        | + Row_Loop             |   3237|   3237|       249|          -|          -|    13|    no    |
        |  ++ Col_Loop           |    247|    247|        19|          -|          -|    13|    no    |
        |   +++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |    ++++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    276|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    119|    -|
|Register         |        -|      -|     166|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     166|    395|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1494_fu_278_p2    |     *    |      0|  0|  17|           5|           5|
    |add_ln13_fu_207_p2      |     +    |      0|  0|  15|           8|           4|
    |add_ln1494_2_fu_381_p2  |     +    |      0|  0|   8|          13|          13|
    |add_ln1494_fu_350_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln203_3_fu_320_p2   |     +    |      0|  0|   8|          11|          11|
    |add_ln203_fu_288_p2     |     +    |      0|  0|  15|           8|           8|
    |c_fu_239_p2             |     +    |      0|  0|  13|           4|           1|
    |f_fu_193_p2             |     +    |      0|  0|  12|           3|           1|
    |i_fu_269_p2             |     +    |      0|  0|  15|           5|           5|
    |j_fu_341_p2             |     +    |      0|  0|  15|           5|           5|
    |mpc_fu_335_p2           |     +    |      0|  0|  10|           2|           1|
    |mpr_fu_263_p2           |     +    |      0|  0|  10|           2|           1|
    |r_fu_219_p2             |     +    |      0|  0|  13|           4|           1|
    |sub_ln1494_fu_375_p2    |     -    |      0|  0|   8|          13|          13|
    |sub_ln203_fu_314_p2     |     -    |      0|  0|   8|          11|          11|
    |icmp_ln10_fu_187_p2     |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln13_fu_213_p2     |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln1494_fu_390_p2   |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln16_fu_233_p2     |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln20_fu_257_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_fu_329_p2     |   icmp   |      0|  0|   9|           2|           3|
    |select_ln29_fu_396_p3   |  select  |      0|  0|  32|           1|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 276|         152|         169|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  47|         10|    1|         10|
    |c_0_reg_128      |   9|          2|    4|          8|
    |f_0_reg_94       |   9|          2|    3|          6|
    |max_0_reg_140    |   9|          2|   32|         64|
    |max_1_reg_164    |   9|          2|   32|         64|
    |mpc_0_reg_176    |   9|          2|    2|          4|
    |mpr_0_reg_153    |   9|          2|    2|          4|
    |phi_mul_reg_116  |   9|          2|    8|         16|
    |r_0_reg_105      |   9|          2|    4|          8|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 119|         26|   88|        184|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln13_reg_426      |   8|   0|    8|          0|
    |add_ln1494_2_reg_483  |  13|   0|   13|          0|
    |add_ln203_3_reg_470   |  11|   0|   11|          0|
    |ap_CS_fsm             |   9|   0|    9|          0|
    |c_0_reg_128           |   4|   0|    4|          0|
    |c_reg_447             |   4|   0|    4|          0|
    |f_0_reg_94            |   3|   0|    3|          0|
    |f_reg_411             |   3|   0|    3|          0|
    |max_0_reg_140         |  32|   0|   32|          0|
    |max_1_reg_164         |  32|   0|   32|          0|
    |mpc_0_reg_176         |   2|   0|    2|          0|
    |mpc_reg_478           |   2|   0|    2|          0|
    |mpr_0_reg_153         |   2|   0|    2|          0|
    |mpr_reg_460           |   2|   0|    2|          0|
    |mul_ln1494_reg_465    |   9|   0|   10|          1|
    |phi_mul_reg_116       |   8|   0|    8|          0|
    |r_0_reg_105           |   4|   0|    4|          0|
    |r_reg_434             |   4|   0|    4|          0|
    |shl_ln2_reg_452       |   4|   0|    5|          1|
    |shl_ln_reg_439        |   4|   0|    5|          1|
    |zext_ln13_2_reg_421   |   3|   0|   11|          8|
    |zext_ln13_reg_416     |   3|   0|   13|         10|
    +----------------------+----+----+-----+-----------+
    |Total                 | 166|   0|  187|         21|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_out_V_address0      | out |   12|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_ce0           | out |    1|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_q0            |  in |   32|  ap_memory |   conv_out_V   |     array    |
|max_pool_out_V_address0  | out |   10|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_ce0       | out |    1|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_we0       | out |    1|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_d0        | out |   32|  ap_memory | max_pool_out_V |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 9 6 
6 --> 7 5 
7 --> 8 
8 --> 6 
9 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_type/max_pool_1.cpp:10]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 11 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.13ns)   --->   "%icmp_ln10 = icmp eq i3 %f_0, -2" [cnn_ap_type/max_pool_1.cpp:10]   --->   Operation 12 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.65ns)   --->   "%f = add i3 %f_0, 1" [cnn_ap_type/max_pool_1.cpp:10]   --->   Operation 14 'add' 'f' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %6, label %Filter_Loop_begin" [cnn_ap_type/max_pool_1.cpp:10]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind" [cnn_ap_type/max_pool_1.cpp:11]   --->   Operation 16 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [cnn_ap_type/max_pool_1.cpp:11]   --->   Operation 17 'specregionbegin' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i3 %f_0 to i13" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 18 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i3 %f_0 to i11" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 19 'zext' 'zext_ln13_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 20 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_type/max_pool_1.cpp:40]   --->   Operation 21 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %Filter_Loop_begin ], [ %r, %Row_Loop_end ]"   --->   Operation 22 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %Filter_Loop_begin ], [ %add_ln13, %Row_Loop_end ]" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 23 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 %phi_mul, 13" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 24 'add' 'add_ln13' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 25 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 26 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 27 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop_end, label %Row_Loop_begin" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str16) nounwind" [cnn_ap_type/max_pool_1.cpp:14]   --->   Operation 29 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str16)" [cnn_ap_type/max_pool_1.cpp:14]   --->   Operation 30 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [cnn_ap_type/max_pool_1.cpp:26]   --->   Operation 31 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_type/max_pool_1.cpp:16]   --->   Operation 32 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)" [cnn_ap_type/max_pool_1.cpp:39]   --->   Operation 33 'specregionend' 'empty_51' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_type/max_pool_1.cpp:10]   --->   Operation 34 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 35 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [cnn_ap_type/max_pool_1.cpp:16]   --->   Operation 36 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 37 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [cnn_ap_type/max_pool_1.cpp:16]   --->   Operation 38 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %Row_Loop_end, label %Col_Loop_begin" [cnn_ap_type/max_pool_1.cpp:16]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str27) nounwind" [cnn_ap_type/max_pool_1.cpp:17]   --->   Operation 40 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str27)" [cnn_ap_type/max_pool_1.cpp:17]   --->   Operation 41 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0, i1 false)" [cnn_ap_type/max_pool_1.cpp:27]   --->   Operation 42 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.76ns)   --->   "br label %4" [cnn_ap_type/max_pool_1.cpp:20]   --->   Operation 43 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str16, i32 %tmp_4)" [cnn_ap_type/max_pool_1.cpp:38]   --->   Operation 44 'specregionend' 'empty_50' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_type/max_pool_1.cpp:13]   --->   Operation 45 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.67>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%max_0 = phi i32 [ 0, %Col_Loop_begin ], [ %max_1, %Pool_Row_Loop_end ]" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 46 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %Col_Loop_begin ], [ %mpr, %Pool_Row_Loop_end ]"   --->   Operation 47 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %mpr_0 to i5" [cnn_ap_type/max_pool_1.cpp:20]   --->   Operation 48 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0, -2" [cnn_ap_type/max_pool_1.cpp:20]   --->   Operation 49 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 50 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.56ns)   --->   "%mpr = add i2 %mpr_0, 1" [cnn_ap_type/max_pool_1.cpp:20]   --->   Operation 51 'add' 'mpr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %Col_Loop_end, label %Pool_Row_Loop_begin" [cnn_ap_type/max_pool_1.cpp:20]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str38) nounwind" [cnn_ap_type/max_pool_1.cpp:21]   --->   Operation 53 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str38)" [cnn_ap_type/max_pool_1.cpp:21]   --->   Operation 54 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.78ns)   --->   "%i = add i5 %zext_ln20, %shl_ln" [cnn_ap_type/max_pool_1.cpp:26]   --->   Operation 55 'add' 'i' <Predicate = (!icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i5 %i to i10" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 56 'zext' 'zext_ln1494' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (3.78ns)   --->   "%mul_ln1494 = mul i10 %zext_ln1494, 26" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 57 'mul' 'mul_ln1494' <Predicate = (!icmp_ln20)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (1.76ns)   --->   "br label %5" [cnn_ap_type/max_pool_1.cpp:23]   --->   Operation 58 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %c_0 to i8" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 59 'zext' 'zext_ln203' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.91ns)   --->   "%add_ln203 = add i8 %zext_ln203, %phi_mul" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 60 'add' 'add_ln203' <Predicate = (icmp_ln20)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln203, i3 0)" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 61 'bitconcatenate' 'p_shl2_cast' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln203, i1 false)" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 62 'bitconcatenate' 'tmp_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i9 %tmp_1 to i11" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 63 'zext' 'zext_ln203_4' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203 = sub i11 %p_shl2_cast, %zext_ln203_4" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 64 'sub' 'sub_ln203' <Predicate = (icmp_ln20)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 65 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_3 = add i11 %zext_ln13_2, %sub_ln203" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 65 'add' 'add_ln203_3' <Predicate = (icmp_ln20)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 7.32>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%max_1 = phi i32 [ %max_0, %Pool_Row_Loop_begin ], [ %select_ln29, %._crit_edge ]" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 66 'phi' 'max_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%mpc_0 = phi i2 [ 0, %Pool_Row_Loop_begin ], [ %mpc, %._crit_edge ]"   --->   Operation 67 'phi' 'mpc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %mpc_0 to i5" [cnn_ap_type/max_pool_1.cpp:23]   --->   Operation 68 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.95ns)   --->   "%icmp_ln23 = icmp eq i2 %mpc_0, -2" [cnn_ap_type/max_pool_1.cpp:23]   --->   Operation 69 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 70 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (1.56ns)   --->   "%mpc = add i2 %mpc_0, 1" [cnn_ap_type/max_pool_1.cpp:23]   --->   Operation 71 'add' 'mpc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %Pool_Row_Loop_end, label %._crit_edge" [cnn_ap_type/max_pool_1.cpp:23]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.78ns)   --->   "%j = add i5 %shl_ln2, %zext_ln23" [cnn_ap_type/max_pool_1.cpp:27]   --->   Operation 73 'add' 'j' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i5 %j to i10" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 74 'zext' 'zext_ln1494_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.73ns)   --->   "%add_ln1494 = add i10 %zext_ln1494_3, %mul_ln1494" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 75 'add' 'add_ln1494' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln1494, i3 0)" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 76 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln1494, i1 false)" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 77 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i11 %tmp_2 to i13" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 78 'zext' 'zext_ln1494_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494 = sub i13 %p_shl_cast, %zext_ln1494_4" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 79 'sub' 'sub_ln1494' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 80 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_2 = add i13 %zext_ln13, %sub_ln1494" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 80 'add' 'add_ln1494_2' <Predicate = (!icmp_ln23)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str38, i32 %tmp_6)" [cnn_ap_type/max_pool_1.cpp:34]   --->   Operation 81 'specregionend' 'empty_48' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "br label %4" [cnn_ap_type/max_pool_1.cpp:20]   --->   Operation 82 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1494_5 = zext i13 %add_ln1494_2 to i64" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 83 'zext' 'zext_ln1494_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [4056 x i32]* %conv_out_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 84 'getelementptr' 'conv_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [2/2] (3.25ns)   --->   "%max_V = load i32* %conv_out_V_addr, align 4" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 85 'load' 'max_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 6.42>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str49) nounwind" [cnn_ap_type/max_pool_1.cpp:24]   --->   Operation 86 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/2] (3.25ns)   --->   "%max_V = load i32* %conv_out_V_addr, align 4" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 87 'load' 'max_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 88 [1/1] (2.47ns)   --->   "%icmp_ln1494 = icmp sgt i32 %max_V, %max_1" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 88 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.69ns)   --->   "%select_ln29 = select i1 %icmp_ln1494, i32 %max_V, i32 %max_1" [cnn_ap_type/max_pool_1.cpp:29]   --->   Operation 89 'select' 'select_ln29' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/max_pool_1.cpp:23]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 3.25>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i11 %add_ln203_3 to i64" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 91 'zext' 'zext_ln203_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr = getelementptr [1014 x i32]* %max_pool_out_V, i64 0, i64 %zext_ln203_5" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 92 'getelementptr' 'max_pool_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (3.25ns)   --->   "store i32 %max_0, i32* %max_pool_out_V_addr, align 4" [cnn_ap_type/max_pool_1.cpp:36]   --->   Operation 93 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str27, i32 %tmp_5)" [cnn_ap_type/max_pool_1.cpp:37]   --->   Operation 94 'specregionend' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "br label %3" [cnn_ap_type/max_pool_1.cpp:16]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln10             (br               ) [ 0111111111]
f_0                 (phi              ) [ 0010000000]
icmp_ln10           (icmp             ) [ 0011111111]
empty               (speclooptripcount) [ 0000000000]
f                   (add              ) [ 0111111111]
br_ln10             (br               ) [ 0000000000]
specloopname_ln11   (specloopname     ) [ 0000000000]
tmp                 (specregionbegin  ) [ 0001111111]
zext_ln13           (zext             ) [ 0001111111]
zext_ln13_2         (zext             ) [ 0001111111]
br_ln13             (br               ) [ 0011111111]
ret_ln40            (ret              ) [ 0000000000]
r_0                 (phi              ) [ 0001000000]
phi_mul             (phi              ) [ 0001011110]
add_ln13            (add              ) [ 0011111111]
icmp_ln13           (icmp             ) [ 0011111111]
empty_44            (speclooptripcount) [ 0000000000]
r                   (add              ) [ 0011111111]
br_ln13             (br               ) [ 0000000000]
specloopname_ln14   (specloopname     ) [ 0000000000]
tmp_4               (specregionbegin  ) [ 0000111111]
shl_ln              (bitconcatenate   ) [ 0000111111]
br_ln16             (br               ) [ 0011111111]
empty_51            (specregionend    ) [ 0000000000]
br_ln10             (br               ) [ 0111111111]
c_0                 (phi              ) [ 0000111110]
icmp_ln16           (icmp             ) [ 0011111111]
empty_45            (speclooptripcount) [ 0000000000]
c                   (add              ) [ 0011111111]
br_ln16             (br               ) [ 0000000000]
specloopname_ln17   (specloopname     ) [ 0000000000]
tmp_5               (specregionbegin  ) [ 0000011111]
shl_ln2             (bitconcatenate   ) [ 0000011110]
br_ln20             (br               ) [ 0011111111]
empty_50            (specregionend    ) [ 0000000000]
br_ln13             (br               ) [ 0011111111]
max_0               (phi              ) [ 0000011111]
mpr_0               (phi              ) [ 0000010000]
zext_ln20           (zext             ) [ 0000000000]
icmp_ln20           (icmp             ) [ 0011111111]
empty_46            (speclooptripcount) [ 0000000000]
mpr                 (add              ) [ 0011111111]
br_ln20             (br               ) [ 0000000000]
specloopname_ln21   (specloopname     ) [ 0000000000]
tmp_6               (specregionbegin  ) [ 0000001110]
i                   (add              ) [ 0000000000]
zext_ln1494         (zext             ) [ 0000000000]
mul_ln1494          (mul              ) [ 0000001110]
br_ln23             (br               ) [ 0011111111]
zext_ln203          (zext             ) [ 0000000000]
add_ln203           (add              ) [ 0000000000]
p_shl2_cast         (bitconcatenate   ) [ 0000000000]
tmp_1               (bitconcatenate   ) [ 0000000000]
zext_ln203_4        (zext             ) [ 0000000000]
sub_ln203           (sub              ) [ 0000000000]
add_ln203_3         (add              ) [ 0000000001]
max_1               (phi              ) [ 0011111111]
mpc_0               (phi              ) [ 0000001000]
zext_ln23           (zext             ) [ 0000000000]
icmp_ln23           (icmp             ) [ 0011111111]
empty_47            (speclooptripcount) [ 0000000000]
mpc                 (add              ) [ 0011111111]
br_ln23             (br               ) [ 0000000000]
j                   (add              ) [ 0000000000]
zext_ln1494_3       (zext             ) [ 0000000000]
add_ln1494          (add              ) [ 0000000000]
p_shl_cast          (bitconcatenate   ) [ 0000000000]
tmp_2               (bitconcatenate   ) [ 0000000000]
zext_ln1494_4       (zext             ) [ 0000000000]
sub_ln1494          (sub              ) [ 0000000000]
add_ln1494_2        (add              ) [ 0000000100]
empty_48            (specregionend    ) [ 0000000000]
br_ln20             (br               ) [ 0011111111]
zext_ln1494_5       (zext             ) [ 0000000000]
conv_out_V_addr     (getelementptr    ) [ 0000000010]
specloopname_ln24   (specloopname     ) [ 0000000000]
max_V               (load             ) [ 0000000000]
icmp_ln1494         (icmp             ) [ 0000000000]
select_ln29         (select           ) [ 0011111111]
br_ln23             (br               ) [ 0011111111]
zext_ln203_5        (zext             ) [ 0000000000]
max_pool_out_V_addr (getelementptr    ) [ 0000000000]
store_ln36          (store            ) [ 0000000000]
empty_49            (specregionend    ) [ 0000000000]
br_ln16             (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="conv_out_V_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="13" slack="0"/>
<pin id="72" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_V_addr/7 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="12" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_V/7 "/>
</bind>
</comp>

<comp id="81" class="1004" name="max_pool_out_V_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="11" slack="0"/>
<pin id="85" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_V_addr/9 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln36_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="1"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/9 "/>
</bind>
</comp>

<comp id="94" class="1005" name="f_0_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="1"/>
<pin id="96" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="f_0_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="3" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="105" class="1005" name="r_0_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="1"/>
<pin id="107" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="r_0_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="4" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/3 "/>
</bind>
</comp>

<comp id="116" class="1005" name="phi_mul_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="1"/>
<pin id="118" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="phi_mul_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="128" class="1005" name="c_0_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="1"/>
<pin id="130" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="c_0_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/4 "/>
</bind>
</comp>

<comp id="140" class="1005" name="max_0_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="max_0_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="32" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0/5 "/>
</bind>
</comp>

<comp id="153" class="1005" name="mpr_0_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="1"/>
<pin id="155" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="mpr_0_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="2" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/5 "/>
</bind>
</comp>

<comp id="164" class="1005" name="max_1_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="max_1_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="32" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1/6 "/>
</bind>
</comp>

<comp id="176" class="1005" name="mpc_0_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="1"/>
<pin id="178" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="mpc_0_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="2" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0/6 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln10_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="3" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="f_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln13_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3" slack="0"/>
<pin id="201" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln13_2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_2/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln13_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="5" slack="0"/>
<pin id="210" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln13_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="r_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="shl_ln_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="0"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln16_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="4" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="c_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="shl_ln2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="0" index="1" bw="4" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln20_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln20_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="0"/>
<pin id="259" dir="0" index="1" bw="2" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="mpr_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="2" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="i_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="0"/>
<pin id="271" dir="0" index="1" bw="5" slack="2"/>
<pin id="272" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln1494_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="mul_ln1494_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="0" index="1" bw="6" slack="0"/>
<pin id="281" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1494/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln203_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="1"/>
<pin id="286" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln203_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="2"/>
<pin id="291" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_shl2_cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="11" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="0"/>
<pin id="305" dir="0" index="2" bw="1" slack="0"/>
<pin id="306" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln203_4_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="9" slack="0"/>
<pin id="312" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_4/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sub_ln203_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="11" slack="0"/>
<pin id="316" dir="0" index="1" bw="9" slack="0"/>
<pin id="317" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln203_3_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="3" slack="3"/>
<pin id="322" dir="0" index="1" bw="11" slack="0"/>
<pin id="323" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_3/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln23_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="0"/>
<pin id="327" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/6 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln23_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="2" slack="0"/>
<pin id="331" dir="0" index="1" bw="2" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="mpc_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpc/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="j_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="2"/>
<pin id="343" dir="0" index="1" bw="2" slack="0"/>
<pin id="344" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln1494_3_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_3/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln1494_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="0" index="1" bw="10" slack="1"/>
<pin id="353" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_shl_cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="13" slack="0"/>
<pin id="357" dir="0" index="1" bw="10" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="11" slack="0"/>
<pin id="365" dir="0" index="1" bw="10" slack="0"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln1494_4_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="11" slack="0"/>
<pin id="373" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_4/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sub_ln1494_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="13" slack="0"/>
<pin id="377" dir="0" index="1" bw="11" slack="0"/>
<pin id="378" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1494/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln1494_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="4"/>
<pin id="383" dir="0" index="1" bw="13" slack="0"/>
<pin id="384" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_2/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln1494_5_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="13" slack="1"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_5/7 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln1494_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="2"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/8 "/>
</bind>
</comp>

<comp id="396" class="1004" name="select_ln29_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="0" index="2" bw="32" slack="2"/>
<pin id="400" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/8 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln203_5_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="11" slack="1"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_5/9 "/>
</bind>
</comp>

<comp id="411" class="1005" name="f_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="3" slack="0"/>
<pin id="413" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="416" class="1005" name="zext_ln13_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="13" slack="4"/>
<pin id="418" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="421" class="1005" name="zext_ln13_2_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="11" slack="3"/>
<pin id="423" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln13_2 "/>
</bind>
</comp>

<comp id="426" class="1005" name="add_ln13_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="434" class="1005" name="r_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="0"/>
<pin id="436" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="439" class="1005" name="shl_ln_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="5" slack="2"/>
<pin id="441" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="447" class="1005" name="c_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="0"/>
<pin id="449" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="452" class="1005" name="shl_ln2_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="2"/>
<pin id="454" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln2 "/>
</bind>
</comp>

<comp id="460" class="1005" name="mpr_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="2" slack="0"/>
<pin id="462" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpr "/>
</bind>
</comp>

<comp id="465" class="1005" name="mul_ln1494_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="10" slack="1"/>
<pin id="467" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1494 "/>
</bind>
</comp>

<comp id="470" class="1005" name="add_ln203_3_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="11" slack="1"/>
<pin id="472" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_3 "/>
</bind>
</comp>

<comp id="478" class="1005" name="mpc_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="0"/>
<pin id="480" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpc "/>
</bind>
</comp>

<comp id="483" class="1005" name="add_ln1494_2_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="13" slack="1"/>
<pin id="485" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1494_2 "/>
</bind>
</comp>

<comp id="488" class="1005" name="conv_out_V_addr_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="12" slack="1"/>
<pin id="490" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_V_addr "/>
</bind>
</comp>

<comp id="493" class="1005" name="select_ln29_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="64" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="64" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="120" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="132" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="143"><net_src comp="42" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="151"><net_src comp="140" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="145" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="164" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="174"><net_src comp="140" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="168" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="179"><net_src comp="44" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="98" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="6" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="98" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="12" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="98" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="98" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="120" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="109" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="26" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="109" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="34" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="109" pin="4"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="36" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="132" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="26" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="132" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="30" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="132" pin="4"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="157" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="157" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="46" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="157" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="50" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="253" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="54" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="128" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="116" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="56" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="288" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="4" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="307"><net_src comp="58" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="288" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="36" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="313"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="294" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="310" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="314" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="180" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="180" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="46" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="180" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="50" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="325" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="341" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="60" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="350" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="4" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="368"><net_src comp="62" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="350" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="36" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="374"><net_src comp="363" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="355" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="371" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="375" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="386" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="394"><net_src comp="75" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="164" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="75" pin="3"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="164" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="407"><net_src comp="404" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="414"><net_src comp="193" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="419"><net_src comp="199" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="424"><net_src comp="203" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="429"><net_src comp="207" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="437"><net_src comp="219" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="442"><net_src comp="225" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="450"><net_src comp="239" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="455"><net_src comp="245" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="463"><net_src comp="263" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="468"><net_src comp="278" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="473"><net_src comp="320" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="481"><net_src comp="335" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="486"><net_src comp="381" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="491"><net_src comp="68" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="496"><net_src comp="396" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="168" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out_V | {9 }
 - Input state : 
	Port: max_pool_1 : conv_out_V | {7 8 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		f : 1
		br_ln10 : 2
		zext_ln13 : 1
		zext_ln13_2 : 1
	State 3
		add_ln13 : 1
		icmp_ln13 : 1
		r : 1
		br_ln13 : 2
		shl_ln : 1
	State 4
		icmp_ln16 : 1
		c : 1
		br_ln16 : 2
		shl_ln2 : 1
	State 5
		zext_ln20 : 1
		icmp_ln20 : 1
		mpr : 1
		br_ln20 : 2
		i : 2
		zext_ln1494 : 3
		mul_ln1494 : 4
		add_ln203 : 1
		p_shl2_cast : 2
		tmp_1 : 2
		zext_ln203_4 : 3
		sub_ln203 : 4
		add_ln203_3 : 5
	State 6
		zext_ln23 : 1
		icmp_ln23 : 1
		mpc : 1
		br_ln23 : 2
		j : 2
		zext_ln1494_3 : 3
		add_ln1494 : 4
		p_shl_cast : 5
		tmp_2 : 5
		zext_ln1494_4 : 6
		sub_ln1494 : 7
		add_ln1494_2 : 8
	State 7
		conv_out_V_addr : 1
		max_V : 2
	State 8
		icmp_ln1494 : 1
		select_ln29 : 2
	State 9
		max_pool_out_V_addr : 1
		store_ln36 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |       f_fu_193       |    0    |    0    |    12   |
|          |    add_ln13_fu_207   |    0    |    0    |    15   |
|          |       r_fu_219       |    0    |    0    |    13   |
|          |       c_fu_239       |    0    |    0    |    13   |
|          |      mpr_fu_263      |    0    |    0    |    10   |
|    add   |       i_fu_269       |    0    |    0    |    15   |
|          |   add_ln203_fu_288   |    0    |    0    |    15   |
|          |  add_ln203_3_fu_320  |    0    |    0    |    8    |
|          |      mpc_fu_335      |    0    |    0    |    10   |
|          |       j_fu_341       |    0    |    0    |    15   |
|          |   add_ln1494_fu_350  |    0    |    0    |    14   |
|          |  add_ln1494_2_fu_381 |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_187   |    0    |    0    |    9    |
|          |   icmp_ln13_fu_213   |    0    |    0    |    9    |
|   icmp   |   icmp_ln16_fu_233   |    0    |    0    |    9    |
|          |   icmp_ln20_fu_257   |    0    |    0    |    8    |
|          |   icmp_ln23_fu_329   |    0    |    0    |    8    |
|          |  icmp_ln1494_fu_390  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln29_fu_396  |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|    mul   |   mul_ln1494_fu_278  |    0    |    0    |    26   |
|----------|----------------------|---------|---------|---------|
|    sub   |   sub_ln203_fu_314   |    0    |    0    |    8    |
|          |   sub_ln1494_fu_375  |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln13_fu_199   |    0    |    0    |    0    |
|          |  zext_ln13_2_fu_203  |    0    |    0    |    0    |
|          |   zext_ln20_fu_253   |    0    |    0    |    0    |
|          |  zext_ln1494_fu_274  |    0    |    0    |    0    |
|          |   zext_ln203_fu_284  |    0    |    0    |    0    |
|   zext   |  zext_ln203_4_fu_310 |    0    |    0    |    0    |
|          |   zext_ln23_fu_325   |    0    |    0    |    0    |
|          | zext_ln1494_3_fu_346 |    0    |    0    |    0    |
|          | zext_ln1494_4_fu_371 |    0    |    0    |    0    |
|          | zext_ln1494_5_fu_386 |    0    |    0    |    0    |
|          |  zext_ln203_5_fu_404 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_225    |    0    |    0    |    0    |
|          |    shl_ln2_fu_245    |    0    |    0    |    0    |
|bitconcatenate|  p_shl2_cast_fu_294  |    0    |    0    |    0    |
|          |     tmp_1_fu_302     |    0    |    0    |    0    |
|          |   p_shl_cast_fu_355  |    0    |    0    |    0    |
|          |     tmp_2_fu_363     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    0    |   283   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln13_reg_426   |    8   |
|  add_ln1494_2_reg_483 |   13   |
|  add_ln203_3_reg_470  |   11   |
|      c_0_reg_128      |    4   |
|       c_reg_447       |    4   |
|conv_out_V_addr_reg_488|   12   |
|       f_0_reg_94      |    3   |
|       f_reg_411       |    3   |
|     max_0_reg_140     |   32   |
|     max_1_reg_164     |   32   |
|     mpc_0_reg_176     |    2   |
|      mpc_reg_478      |    2   |
|     mpr_0_reg_153     |    2   |
|      mpr_reg_460      |    2   |
|   mul_ln1494_reg_465  |   10   |
|    phi_mul_reg_116    |    8   |
|      r_0_reg_105      |    4   |
|       r_reg_434       |    4   |
|  select_ln29_reg_493  |   32   |
|    shl_ln2_reg_452    |    5   |
|     shl_ln_reg_439    |    5   |
|  zext_ln13_2_reg_421  |   11   |
|   zext_ln13_reg_416   |   13   |
+-----------------------+--------+
|         Total         |   222  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |  12  |   24   ||    9    |
|  phi_mul_reg_116 |  p0  |   2  |   8  |   16   ||    9    |
|    c_0_reg_128   |  p0  |   2  |   4  |    8   ||    9    |
|   max_0_reg_140  |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   112  ||  7.076  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   283  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   222  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   222  |   319  |
+-----------+--------+--------+--------+--------+
