Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jan 22 18:17:16 2023
| Host         : LAPTOP-RLSJ6GTT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.071        0.000                      0                   56        0.190        0.000                      0                   56        3.000        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.841}     39.683          25.200          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       35.071        0.000                      0                   56        0.190        0.000                      0                   56       19.341        0.000                       0                    36  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line37/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line37/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line37/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line37/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line37/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line37/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.071ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_blue_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.966ns (24.286%)  route 3.012ns (75.714%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.200 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.631    -0.881    impl_vga_counter/clk_out1
    SLICE_X4Y37          FDRE                                         r  impl_vga_counter/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.462 f  impl_vga_counter/pos_x_reg[2]/Q
                         net (fo=7, routed)           0.851     0.390    impl_vga_counter/pos_x[2]
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.299     0.689 r  impl_vga_counter/vga_red[3]_i_7/O
                         net (fo=1, routed)           0.807     1.495    impl_vga_counter/vga_red[3]_i_7_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     1.619 r  impl_vga_counter/vga_red[3]_i_3/O
                         net (fo=1, routed)           0.797     2.416    impl_vga_counter/vga_red[3]_i_3_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I0_O)        0.124     2.540 r  impl_vga_counter/vga_red[3]_i_1/O
                         net (fo=12, routed)          0.557     3.097    impl_vga_counter_n_0
    SLICE_X0Y34          FDSE                                         r  vga_blue_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.513    38.200    clk_25mhz
    SLICE_X0Y34          FDSE                                         r  vga_blue_reg[2]/C
                         clock pessimism              0.564    38.764    
                         clock uncertainty           -0.167    38.597    
    SLICE_X0Y34          FDSE (Setup_fdse_C_S)       -0.429    38.168    vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.168    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                 35.071    

Slack (MET) :             35.071ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_green_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.966ns (24.286%)  route 3.012ns (75.714%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.200 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.631    -0.881    impl_vga_counter/clk_out1
    SLICE_X4Y37          FDRE                                         r  impl_vga_counter/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.462 f  impl_vga_counter/pos_x_reg[2]/Q
                         net (fo=7, routed)           0.851     0.390    impl_vga_counter/pos_x[2]
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.299     0.689 r  impl_vga_counter/vga_red[3]_i_7/O
                         net (fo=1, routed)           0.807     1.495    impl_vga_counter/vga_red[3]_i_7_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     1.619 r  impl_vga_counter/vga_red[3]_i_3/O
                         net (fo=1, routed)           0.797     2.416    impl_vga_counter/vga_red[3]_i_3_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I0_O)        0.124     2.540 r  impl_vga_counter/vga_red[3]_i_1/O
                         net (fo=12, routed)          0.557     3.097    impl_vga_counter_n_0
    SLICE_X0Y34          FDSE                                         r  vga_green_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.513    38.200    clk_25mhz
    SLICE_X0Y34          FDSE                                         r  vga_green_reg[2]/C
                         clock pessimism              0.564    38.764    
                         clock uncertainty           -0.167    38.597    
    SLICE_X0Y34          FDSE (Setup_fdse_C_S)       -0.429    38.168    vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.168    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                 35.071    

Slack (MET) :             35.071ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.966ns (24.286%)  route 3.012ns (75.714%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.200 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.631    -0.881    impl_vga_counter/clk_out1
    SLICE_X4Y37          FDRE                                         r  impl_vga_counter/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.462 f  impl_vga_counter/pos_x_reg[2]/Q
                         net (fo=7, routed)           0.851     0.390    impl_vga_counter/pos_x[2]
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.299     0.689 r  impl_vga_counter/vga_red[3]_i_7/O
                         net (fo=1, routed)           0.807     1.495    impl_vga_counter/vga_red[3]_i_7_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     1.619 r  impl_vga_counter/vga_red[3]_i_3/O
                         net (fo=1, routed)           0.797     2.416    impl_vga_counter/vga_red[3]_i_3_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I0_O)        0.124     2.540 r  impl_vga_counter/vga_red[3]_i_1/O
                         net (fo=12, routed)          0.557     3.097    impl_vga_counter_n_0
    SLICE_X0Y34          FDSE                                         r  vga_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.513    38.200    clk_25mhz
    SLICE_X0Y34          FDSE                                         r  vga_green_reg[3]/C
                         clock pessimism              0.564    38.764    
                         clock uncertainty           -0.167    38.597    
    SLICE_X0Y34          FDSE (Setup_fdse_C_S)       -0.429    38.168    vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.168    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                 35.071    

Slack (MET) :             35.075ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_blue_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.966ns (24.312%)  route 3.007ns (75.688%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.200 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.631    -0.881    impl_vga_counter/clk_out1
    SLICE_X4Y37          FDRE                                         r  impl_vga_counter/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.462 f  impl_vga_counter/pos_x_reg[2]/Q
                         net (fo=7, routed)           0.851     0.390    impl_vga_counter/pos_x[2]
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.299     0.689 r  impl_vga_counter/vga_red[3]_i_7/O
                         net (fo=1, routed)           0.807     1.495    impl_vga_counter/vga_red[3]_i_7_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     1.619 r  impl_vga_counter/vga_red[3]_i_3/O
                         net (fo=1, routed)           0.797     2.416    impl_vga_counter/vga_red[3]_i_3_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I0_O)        0.124     2.540 r  impl_vga_counter/vga_red[3]_i_1/O
                         net (fo=12, routed)          0.552     3.093    impl_vga_counter_n_0
    SLICE_X1Y34          FDSE                                         r  vga_blue_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.513    38.200    clk_25mhz
    SLICE_X1Y34          FDSE                                         r  vga_blue_reg[1]/C
                         clock pessimism              0.564    38.764    
                         clock uncertainty           -0.167    38.597    
    SLICE_X1Y34          FDSE (Setup_fdse_C_S)       -0.429    38.168    vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         38.168    
                         arrival time                          -3.093    
  -------------------------------------------------------------------
                         slack                                 35.075    

Slack (MET) :             35.112ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.966ns (24.545%)  route 2.970ns (75.455%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.199 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.631    -0.881    impl_vga_counter/clk_out1
    SLICE_X4Y37          FDRE                                         r  impl_vga_counter/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.462 f  impl_vga_counter/pos_x_reg[2]/Q
                         net (fo=7, routed)           0.851     0.390    impl_vga_counter/pos_x[2]
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.299     0.689 r  impl_vga_counter/vga_red[3]_i_7/O
                         net (fo=1, routed)           0.807     1.495    impl_vga_counter/vga_red[3]_i_7_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     1.619 r  impl_vga_counter/vga_red[3]_i_3/O
                         net (fo=1, routed)           0.797     2.416    impl_vga_counter/vga_red[3]_i_3_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I0_O)        0.124     2.540 r  impl_vga_counter/vga_red[3]_i_1/O
                         net (fo=12, routed)          0.515     3.055    impl_vga_counter_n_0
    SLICE_X0Y33          FDSE                                         r  vga_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.512    38.199    clk_25mhz
    SLICE_X0Y33          FDSE                                         r  vga_green_reg[0]/C
                         clock pessimism              0.564    38.763    
                         clock uncertainty           -0.167    38.596    
    SLICE_X0Y33          FDSE (Setup_fdse_C_S)       -0.429    38.167    vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.167    
                         arrival time                          -3.055    
  -------------------------------------------------------------------
                         slack                                 35.112    

Slack (MET) :             35.112ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.966ns (24.545%)  route 2.970ns (75.455%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.199 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.631    -0.881    impl_vga_counter/clk_out1
    SLICE_X4Y37          FDRE                                         r  impl_vga_counter/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.462 f  impl_vga_counter/pos_x_reg[2]/Q
                         net (fo=7, routed)           0.851     0.390    impl_vga_counter/pos_x[2]
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.299     0.689 r  impl_vga_counter/vga_red[3]_i_7/O
                         net (fo=1, routed)           0.807     1.495    impl_vga_counter/vga_red[3]_i_7_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     1.619 r  impl_vga_counter/vga_red[3]_i_3/O
                         net (fo=1, routed)           0.797     2.416    impl_vga_counter/vga_red[3]_i_3_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I0_O)        0.124     2.540 r  impl_vga_counter/vga_red[3]_i_1/O
                         net (fo=12, routed)          0.515     3.055    impl_vga_counter_n_0
    SLICE_X0Y33          FDSE                                         r  vga_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.512    38.199    clk_25mhz
    SLICE_X0Y33          FDSE                                         r  vga_green_reg[1]/C
                         clock pessimism              0.564    38.763    
                         clock uncertainty           -0.167    38.596    
    SLICE_X0Y33          FDSE (Setup_fdse_C_S)       -0.429    38.167    vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.167    
                         arrival time                          -3.055    
  -------------------------------------------------------------------
                         slack                                 35.112    

Slack (MET) :             35.112ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_red_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.966ns (24.545%)  route 2.970ns (75.455%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.199 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.631    -0.881    impl_vga_counter/clk_out1
    SLICE_X4Y37          FDRE                                         r  impl_vga_counter/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.462 f  impl_vga_counter/pos_x_reg[2]/Q
                         net (fo=7, routed)           0.851     0.390    impl_vga_counter/pos_x[2]
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.299     0.689 r  impl_vga_counter/vga_red[3]_i_7/O
                         net (fo=1, routed)           0.807     1.495    impl_vga_counter/vga_red[3]_i_7_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     1.619 r  impl_vga_counter/vga_red[3]_i_3/O
                         net (fo=1, routed)           0.797     2.416    impl_vga_counter/vga_red[3]_i_3_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I0_O)        0.124     2.540 r  impl_vga_counter/vga_red[3]_i_1/O
                         net (fo=12, routed)          0.515     3.055    impl_vga_counter_n_0
    SLICE_X0Y33          FDSE                                         r  vga_red_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.512    38.199    clk_25mhz
    SLICE_X0Y33          FDSE                                         r  vga_red_reg[2]/C
                         clock pessimism              0.564    38.763    
                         clock uncertainty           -0.167    38.596    
    SLICE_X0Y33          FDSE (Setup_fdse_C_S)       -0.429    38.167    vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.167    
                         arrival time                          -3.055    
  -------------------------------------------------------------------
                         slack                                 35.112    

Slack (MET) :             35.112ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.966ns (24.545%)  route 2.970ns (75.455%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.199 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.631    -0.881    impl_vga_counter/clk_out1
    SLICE_X4Y37          FDRE                                         r  impl_vga_counter/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.462 f  impl_vga_counter/pos_x_reg[2]/Q
                         net (fo=7, routed)           0.851     0.390    impl_vga_counter/pos_x[2]
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.299     0.689 r  impl_vga_counter/vga_red[3]_i_7/O
                         net (fo=1, routed)           0.807     1.495    impl_vga_counter/vga_red[3]_i_7_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     1.619 r  impl_vga_counter/vga_red[3]_i_3/O
                         net (fo=1, routed)           0.797     2.416    impl_vga_counter/vga_red[3]_i_3_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I0_O)        0.124     2.540 r  impl_vga_counter/vga_red[3]_i_1/O
                         net (fo=12, routed)          0.515     3.055    impl_vga_counter_n_0
    SLICE_X0Y33          FDSE                                         r  vga_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.512    38.199    clk_25mhz
    SLICE_X0Y33          FDSE                                         r  vga_red_reg[3]/C
                         clock pessimism              0.564    38.763    
                         clock uncertainty           -0.167    38.596    
    SLICE_X0Y33          FDSE (Setup_fdse_C_S)       -0.429    38.167    vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.167    
                         arrival time                          -3.055    
  -------------------------------------------------------------------
                         slack                                 35.112    

Slack (MET) :             35.116ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_blue_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.966ns (24.572%)  route 2.965ns (75.428%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.199 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.631    -0.881    impl_vga_counter/clk_out1
    SLICE_X4Y37          FDRE                                         r  impl_vga_counter/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.462 f  impl_vga_counter/pos_x_reg[2]/Q
                         net (fo=7, routed)           0.851     0.390    impl_vga_counter/pos_x[2]
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.299     0.689 r  impl_vga_counter/vga_red[3]_i_7/O
                         net (fo=1, routed)           0.807     1.495    impl_vga_counter/vga_red[3]_i_7_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     1.619 r  impl_vga_counter/vga_red[3]_i_3/O
                         net (fo=1, routed)           0.797     2.416    impl_vga_counter/vga_red[3]_i_3_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I0_O)        0.124     2.540 r  impl_vga_counter/vga_red[3]_i_1/O
                         net (fo=12, routed)          0.510     3.051    impl_vga_counter_n_0
    SLICE_X1Y33          FDSE                                         r  vga_blue_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.512    38.199    clk_25mhz
    SLICE_X1Y33          FDSE                                         r  vga_blue_reg[0]/C
                         clock pessimism              0.564    38.763    
                         clock uncertainty           -0.167    38.596    
    SLICE_X1Y33          FDSE (Setup_fdse_C_S)       -0.429    38.167    vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         38.167    
                         arrival time                          -3.051    
  -------------------------------------------------------------------
                         slack                                 35.116    

Slack (MET) :             35.116ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.966ns (24.572%)  route 2.965ns (75.428%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.199 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.631    -0.881    impl_vga_counter/clk_out1
    SLICE_X4Y37          FDRE                                         r  impl_vga_counter/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.419    -0.462 f  impl_vga_counter/pos_x_reg[2]/Q
                         net (fo=7, routed)           0.851     0.390    impl_vga_counter/pos_x[2]
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.299     0.689 r  impl_vga_counter/vga_red[3]_i_7/O
                         net (fo=1, routed)           0.807     1.495    impl_vga_counter/vga_red[3]_i_7_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     1.619 r  impl_vga_counter/vga_red[3]_i_3/O
                         net (fo=1, routed)           0.797     2.416    impl_vga_counter/vga_red[3]_i_3_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I0_O)        0.124     2.540 r  impl_vga_counter/vga_red[3]_i_1/O
                         net (fo=12, routed)          0.510     3.051    impl_vga_counter_n_0
    SLICE_X1Y33          FDSE                                         r  vga_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.512    38.199    clk_25mhz
    SLICE_X1Y33          FDSE                                         r  vga_red_reg[0]/C
                         clock pessimism              0.564    38.763    
                         clock uncertainty           -0.167    38.596    
    SLICE_X1Y33          FDSE (Setup_fdse_C_S)       -0.429    38.167    vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                         38.167    
                         arrival time                          -3.051    
  -------------------------------------------------------------------
                         slack                                 35.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.030%)  route 0.085ns (28.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.590    -0.591    impl_vga_counter/clk_out1
    SLICE_X2Y33          FDRE                                         r  impl_vga_counter/pos_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  impl_vga_counter/pos_y_reg[1]/Q
                         net (fo=10, routed)          0.085    -0.342    impl_vga_counter/pos_y[1]
    SLICE_X3Y33          LUT6 (Prop_lut6_I4_O)        0.045    -0.297 r  impl_vga_counter/vga_vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.297    vsync
    SLICE_X3Y33          FDRE                                         r  vga_vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.859    -0.831    clk_25mhz
    SLICE_X3Y33          FDRE                                         r  vga_vsync_reg/C
                         clock pessimism              0.252    -0.578    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.091    -0.487    vga_vsync_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            impl_vga_counter/pos_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.607%)  route 0.102ns (29.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.592    -0.589    impl_vga_counter/clk_out1
    SLICE_X2Y37          FDRE                                         r  impl_vga_counter/pos_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  impl_vga_counter/pos_x_reg[7]/Q
                         net (fo=20, routed)          0.102    -0.339    impl_vga_counter/pos_x[7]
    SLICE_X2Y37          LUT6 (Prop_lut6_I4_O)        0.098    -0.241 r  impl_vga_counter/pos_x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    impl_vga_counter/pos_x_0[9]
    SLICE_X2Y37          FDRE                                         r  impl_vga_counter/pos_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.828    impl_vga_counter/clk_out1
    SLICE_X2Y37          FDRE                                         r  impl_vga_counter/pos_x_reg[9]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.121    -0.468    impl_vga_counter/pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.251%)  route 0.156ns (42.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.592    -0.589    impl_vga_counter/clk_out1
    SLICE_X2Y37          FDRE                                         r  impl_vga_counter/pos_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 f  impl_vga_counter/pos_x_reg[9]/Q
                         net (fo=18, routed)          0.156    -0.269    impl_vga_counter/pos_x[9]
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  impl_vga_counter/vga_hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.224    hsync
    SLICE_X2Y36          FDRE                                         r  vga_hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.861    -0.829    clk_25mhz
    SLICE_X2Y36          FDRE                                         r  vga_hsync_reg/C
                         clock pessimism              0.253    -0.575    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.121    -0.454    vga_hsync_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            impl_vga_counter/pos_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.806%)  route 0.194ns (48.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.591    -0.590    impl_vga_counter/clk_out1
    SLICE_X2Y35          FDRE                                         r  impl_vga_counter/pos_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  impl_vga_counter/pos_y_reg[2]/Q
                         net (fo=10, routed)          0.194    -0.232    impl_vga_counter/pos_y[2]
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.045    -0.187 r  impl_vga_counter/pos_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    impl_vga_counter/pos_y[5]_i_1_n_0
    SLICE_X2Y34          FDRE                                         r  impl_vga_counter/pos_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.860    -0.830    impl_vga_counter/clk_out1
    SLICE_X2Y34          FDRE                                         r  impl_vga_counter/pos_y_reg[5]/C
                         clock pessimism              0.253    -0.576    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.120    -0.456    impl_vga_counter/pos_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            impl_vga_counter/pos_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.187ns (44.843%)  route 0.230ns (55.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.590    -0.591    impl_vga_counter/clk_out1
    SLICE_X4Y37          FDRE                                         r  impl_vga_counter/pos_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  impl_vga_counter/pos_x_reg[1]/Q
                         net (fo=7, routed)           0.230    -0.220    impl_vga_counter/pos_x[1]
    SLICE_X3Y37          LUT5 (Prop_lut5_I3_O)        0.046    -0.174 r  impl_vga_counter/pos_x[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    impl_vga_counter/pos_x_0[4]
    SLICE_X3Y37          FDRE                                         r  impl_vga_counter/pos_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.828    impl_vga_counter/clk_out1
    SLICE_X3Y37          FDRE                                         r  impl_vga_counter/pos_x_reg[4]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.107    -0.446    impl_vga_counter/pos_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            impl_vga_counter/pos_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.591    -0.590    impl_vga_counter/clk_out1
    SLICE_X2Y35          FDRE                                         r  impl_vga_counter/pos_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.426 f  impl_vga_counter/pos_y_reg[0]/Q
                         net (fo=11, routed)          0.184    -0.242    impl_vga_counter/pos_y[0]
    SLICE_X2Y35          LUT6 (Prop_lut6_I4_O)        0.045    -0.197 r  impl_vga_counter/pos_y[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    impl_vga_counter/pos_y[0]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  impl_vga_counter/pos_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.861    -0.829    impl_vga_counter/clk_out1
    SLICE_X2Y35          FDRE                                         r  impl_vga_counter/pos_y_reg[0]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.121    -0.469    impl_vga_counter/pos_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            impl_vga_counter/pos_y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.813%)  route 0.209ns (50.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.591    -0.590    impl_vga_counter/clk_out1
    SLICE_X2Y34          FDRE                                         r  impl_vga_counter/pos_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  impl_vga_counter/pos_y_reg[5]/Q
                         net (fo=9, routed)           0.209    -0.218    impl_vga_counter/pos_y[5]
    SLICE_X2Y34          LUT5 (Prop_lut5_I1_O)        0.043    -0.175 r  impl_vga_counter/pos_y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    impl_vga_counter/pos_y[8]_i_1_n_0
    SLICE_X2Y34          FDRE                                         r  impl_vga_counter/pos_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.860    -0.830    impl_vga_counter/clk_out1
    SLICE_X2Y34          FDRE                                         r  impl_vga_counter/pos_y_reg[8]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.131    -0.459    impl_vga_counter/pos_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            impl_vga_counter/pos_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.207ns (49.683%)  route 0.210ns (50.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.592    -0.589    impl_vga_counter/clk_out1
    SLICE_X2Y37          FDRE                                         r  impl_vga_counter/pos_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  impl_vga_counter/pos_x_reg[6]/Q
                         net (fo=9, routed)           0.210    -0.216    impl_vga_counter/pos_x[6]
    SLICE_X2Y37          LUT4 (Prop_lut4_I0_O)        0.043    -0.173 r  impl_vga_counter/pos_x[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    impl_vga_counter/pos_x_0[7]
    SLICE_X2Y37          FDRE                                         r  impl_vga_counter/pos_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.828    impl_vga_counter/clk_out1
    SLICE_X2Y37          FDRE                                         r  impl_vga_counter/pos_x_reg[7]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.131    -0.458    impl_vga_counter/pos_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            impl_vga_counter/pos_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.591    -0.590    impl_vga_counter/clk_out1
    SLICE_X2Y36          FDRE                                         r  impl_vga_counter/pos_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.426 f  impl_vga_counter/pos_x_reg[8]/Q
                         net (fo=18, routed)          0.198    -0.228    impl_vga_counter/pos_x[8]
    SLICE_X2Y36          LUT6 (Prop_lut6_I1_O)        0.045    -0.183 r  impl_vga_counter/pos_x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    impl_vga_counter/pos_x_0[5]
    SLICE_X2Y36          FDRE                                         r  impl_vga_counter/pos_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.861    -0.829    impl_vga_counter/clk_out1
    SLICE_X2Y36          FDRE                                         r  impl_vga_counter/pos_x_reg[5]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.121    -0.469    impl_vga_counter/pos_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            impl_vga_counter/pos_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.591    -0.590    impl_vga_counter/clk_out1
    SLICE_X2Y35          FDRE                                         r  impl_vga_counter/pos_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  impl_vga_counter/pos_y_reg[2]/Q
                         net (fo=10, routed)          0.198    -0.228    impl_vga_counter/pos_y[2]
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.045    -0.183 r  impl_vga_counter/pos_y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    impl_vga_counter/pos_y[3]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  impl_vga_counter/pos_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.861    -0.829    impl_vga_counter/clk_out1
    SLICE_X2Y35          FDRE                                         r  impl_vga_counter/pos_y_reg[3]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.121    -0.469    impl_vga_counter/pos_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.841 }
Period(ns):         39.683
Sources:            { nolabel_line37/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.683      37.527     BUFGCTRL_X0Y0    nolabel_line37/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.683      38.434     MMCME2_ADV_X1Y0  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         39.683      38.683     SLICE_X1Y33      vga_blue_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.683      38.683     SLICE_X1Y34      vga_blue_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.683      38.683     SLICE_X0Y34      vga_blue_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.683      38.683     SLICE_X0Y35      vga_blue_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.683      38.683     SLICE_X0Y33      vga_green_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.683      38.683     SLICE_X0Y33      vga_green_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.683      38.683     SLICE_X0Y34      vga_green_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.683      38.683     SLICE_X0Y34      vga_green_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.683      173.677    MMCME2_ADV_X1Y0  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X1Y33      vga_blue_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X1Y33      vga_blue_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X1Y34      vga_blue_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X1Y34      vga_blue_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X0Y34      vga_blue_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X0Y34      vga_blue_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X0Y35      vga_blue_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X0Y35      vga_blue_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X0Y33      vga_green_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X0Y33      vga_green_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X1Y33      vga_blue_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X1Y33      vga_blue_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X1Y34      vga_blue_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X1Y34      vga_blue_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X0Y34      vga_blue_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X0Y34      vga_blue_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X0Y35      vga_blue_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X0Y35      vga_blue_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X0Y33      vga_green_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         19.841      19.341     SLICE_X0Y33      vga_green_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line37/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    nolabel_line37/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  nolabel_line37/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  nolabel_line37/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  nolabel_line37/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  nolabel_line37/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_green_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.116ns  (logic 3.986ns (65.180%)  route 2.130ns (34.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.631    -0.881    clk_25mhz
    SLICE_X0Y34          FDSE                                         r  vga_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDSE (Prop_fdse_C_Q)         0.456    -0.425 r  vga_green_reg[3]/Q
                         net (fo=1, routed)           2.130     1.705    vga_green_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     5.236 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.236    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.997ns  (logic 3.980ns (66.367%)  route 2.017ns (33.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.630    -0.882    clk_25mhz
    SLICE_X1Y33          FDSE                                         r  vga_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDSE (Prop_fdse_C_Q)         0.456    -0.426 r  vga_red_reg[0]/Q
                         net (fo=1, routed)           2.017     1.591    vga_red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     5.115 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.115    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.892ns  (logic 3.975ns (67.467%)  route 1.917ns (32.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.630    -0.882    clk_25mhz
    SLICE_X1Y33          FDSE                                         r  vga_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDSE (Prop_fdse_C_Q)         0.456    -0.426 r  vga_red_reg[1]/Q
                         net (fo=1, routed)           1.917     1.491    vga_red_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519     5.011 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.011    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.881ns  (logic 4.015ns (68.263%)  route 1.866ns (31.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.633    -0.879    clk_25mhz
    SLICE_X2Y36          FDRE                                         r  vga_hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  vga_hsync_reg/Q
                         net (fo=1, routed)           1.866     1.506    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.002 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.002    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.846ns  (logic 3.980ns (68.077%)  route 1.866ns (31.923%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.630    -0.882    clk_25mhz
    SLICE_X0Y33          FDSE                                         r  vga_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDSE (Prop_fdse_C_Q)         0.456    -0.426 r  vga_red_reg[2]/Q
                         net (fo=1, routed)           1.866     1.441    vga_red_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     4.965 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.965    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.842ns  (logic 3.961ns (67.814%)  route 1.880ns (32.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.630    -0.882    clk_25mhz
    SLICE_X0Y33          FDSE                                         r  vga_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDSE (Prop_fdse_C_Q)         0.456    -0.426 r  vga_green_reg[1]/Q
                         net (fo=1, routed)           1.880     1.455    vga_green_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505     4.960 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.960    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.830ns  (logic 3.959ns (67.909%)  route 1.871ns (32.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.630    -0.882    clk_25mhz
    SLICE_X3Y33          FDRE                                         r  vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  vga_vsync_reg/Q
                         net (fo=1, routed)           1.871     1.445    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     4.949 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.949    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.773ns  (logic 3.958ns (68.567%)  route 1.815ns (31.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.630    -0.882    clk_25mhz
    SLICE_X0Y33          FDSE                                         r  vga_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDSE (Prop_fdse_C_Q)         0.456    -0.426 r  vga_red_reg[3]/Q
                         net (fo=1, routed)           1.815     1.389    vga_red_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502     4.892 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.892    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.710ns  (logic 3.985ns (69.786%)  route 1.725ns (30.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.631    -0.881    clk_25mhz
    SLICE_X0Y34          FDSE                                         r  vga_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDSE (Prop_fdse_C_Q)         0.456    -0.425 r  vga_green_reg[2]/Q
                         net (fo=1, routed)           1.725     1.301    vga_green_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529     4.830 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.830    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.693ns  (logic 3.977ns (69.855%)  route 1.716ns (30.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.630    -0.882    clk_25mhz
    SLICE_X0Y33          FDSE                                         r  vga_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDSE (Prop_fdse_C_Q)         0.456    -0.426 r  vga_green_reg[0]/Q
                         net (fo=1, routed)           1.716     1.291    vga_green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521     4.812 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.812    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_blue_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.628ns  (logic 1.346ns (82.646%)  route 0.283ns (17.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.591    -0.590    clk_25mhz
    SLICE_X1Y34          FDSE                                         r  vga_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDSE (Prop_fdse_C_Q)         0.141    -0.449 r  vga_blue_reg[1]/Q
                         net (fo=1, routed)           0.283    -0.167    vga_blue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.038 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.038    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.653ns  (logic 1.367ns (82.689%)  route 0.286ns (17.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.591    -0.590    clk_25mhz
    SLICE_X0Y35          FDSE                                         r  vga_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDSE (Prop_fdse_C_Q)         0.141    -0.449 r  vga_blue_reg[3]/Q
                         net (fo=1, routed)           0.286    -0.163    vga_blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.062 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.062    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.663ns  (logic 1.338ns (80.452%)  route 0.325ns (19.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.590    -0.591    clk_25mhz
    SLICE_X1Y33          FDSE                                         r  vga_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDSE (Prop_fdse_C_Q)         0.141    -0.450 r  vga_blue_reg[0]/Q
                         net (fo=1, routed)           0.325    -0.125    vga_blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.071 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.071    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.361ns (80.010%)  route 0.340ns (19.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.591    -0.590    clk_25mhz
    SLICE_X0Y34          FDSE                                         r  vga_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDSE (Prop_fdse_C_Q)         0.141    -0.449 r  vga_blue_reg[2]/Q
                         net (fo=1, routed)           0.340    -0.109    vga_blue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.110 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.110    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 1.363ns (79.049%)  route 0.361ns (20.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.590    -0.591    clk_25mhz
    SLICE_X0Y33          FDSE                                         r  vga_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDSE (Prop_fdse_C_Q)         0.141    -0.450 r  vga_green_reg[0]/Q
                         net (fo=1, routed)           0.361    -0.089    vga_green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.133 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.133    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.723ns  (logic 1.371ns (79.554%)  route 0.352ns (20.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.591    -0.590    clk_25mhz
    SLICE_X0Y34          FDSE                                         r  vga_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDSE (Prop_fdse_C_Q)         0.141    -0.449 r  vga_green_reg[2]/Q
                         net (fo=1, routed)           0.352    -0.097    vga_green_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.133 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.133    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.345ns (77.042%)  route 0.401ns (22.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.590    -0.591    clk_25mhz
    SLICE_X0Y33          FDSE                                         r  vga_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDSE (Prop_fdse_C_Q)         0.141    -0.450 r  vga_red_reg[3]/Q
                         net (fo=1, routed)           0.401    -0.050    vga_red_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.154 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.154    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.348ns (76.404%)  route 0.416ns (23.596%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.590    -0.591    clk_25mhz
    SLICE_X0Y33          FDSE                                         r  vga_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDSE (Prop_fdse_C_Q)         0.141    -0.450 r  vga_green_reg[1]/Q
                         net (fo=1, routed)           0.416    -0.034    vga_green_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.172 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.172    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.767ns  (logic 1.345ns (76.124%)  route 0.422ns (23.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.590    -0.591    clk_25mhz
    SLICE_X3Y33          FDRE                                         r  vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_vsync_reg/Q
                         net (fo=1, routed)           0.422    -0.028    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.176 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.176    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.775ns  (logic 1.362ns (76.710%)  route 0.413ns (23.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.591    -0.590    clk_25mhz
    SLICE_X2Y36          FDRE                                         r  vga_hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga_hsync_reg/Q
                         net (fo=1, routed)           0.413    -0.013    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.185 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.185    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line37/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            nolabel_line37/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    nolabel_line37/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  nolabel_line37/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    nolabel_line37/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.311 f  nolabel_line37/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    nolabel_line37/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  nolabel_line37/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line37/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            nolabel_line37/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line37/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  nolabel_line37/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    nolabel_line37/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line37/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    nolabel_line37/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  nolabel_line37/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            vga_blue_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.021ns  (logic 1.582ns (31.504%)  route 3.439ns (68.496%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           3.439     4.897    impl_vga_counter/sw_IBUF[10]
    SLICE_X0Y34          LUT6 (Prop_lut6_I0_O)        0.124     5.021 r  impl_vga_counter/vga_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     5.021    impl_vga_counter_n_9
    SLICE_X0Y34          FDSE                                         r  vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.513    -1.482    clk_25mhz
    SLICE_X0Y34          FDSE                                         r  vga_blue_reg[2]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            vga_blue_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.002ns  (logic 1.588ns (31.744%)  route 3.414ns (68.256%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           3.414     4.878    impl_vga_counter/sw_IBUF[11]
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.124     5.002 r  impl_vga_counter/vga_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     5.002    impl_vga_counter_n_10
    SLICE_X0Y35          FDSE                                         r  vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.514    -1.481    clk_25mhz
    SLICE_X0Y35          FDSE                                         r  vga_blue_reg[3]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            vga_blue_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.745ns  (logic 1.576ns (33.216%)  route 3.169ns (66.784%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           3.169     4.621    impl_vga_counter/sw_IBUF[9]
    SLICE_X1Y34          LUT6 (Prop_lut6_I0_O)        0.124     4.745 r  impl_vga_counter/vga_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     4.745    impl_vga_counter_n_8
    SLICE_X1Y34          FDSE                                         r  vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.513    -1.482    clk_25mhz
    SLICE_X1Y34          FDSE                                         r  vga_blue_reg[1]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            vga_blue_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.460ns  (logic 1.578ns (35.390%)  route 2.882ns (64.610%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           2.882     4.336    impl_vga_counter/sw_IBUF[8]
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.124     4.460 r  impl_vga_counter/vga_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     4.460    impl_vga_counter_n_7
    SLICE_X1Y33          FDSE                                         r  vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.512    -1.483    clk_25mhz
    SLICE_X1Y33          FDSE                                         r  vga_blue_reg[0]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            vga_green_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.903ns  (logic 1.590ns (40.740%)  route 2.313ns (59.260%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           2.313     3.779    impl_vga_counter/sw_IBUF[5]
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     3.903 r  impl_vga_counter/vga_green[1]_i_1/O
                         net (fo=1, routed)           0.000     3.903    impl_vga_counter_n_4
    SLICE_X0Y33          FDSE                                         r  vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.512    -1.483    clk_25mhz
    SLICE_X0Y33          FDSE                                         r  vga_green_reg[1]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            vga_green_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.628ns  (logic 1.575ns (43.407%)  route 2.053ns (56.593%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           2.053     3.504    impl_vga_counter/sw_IBUF[4]
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     3.628 r  impl_vga_counter/vga_green[0]_i_1/O
                         net (fo=1, routed)           0.000     3.628    impl_vga_counter_n_3
    SLICE_X0Y33          FDSE                                         r  vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.512    -1.483    clk_25mhz
    SLICE_X0Y33          FDSE                                         r  vga_green_reg[0]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            vga_red_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.627ns  (logic 1.588ns (43.781%)  route 2.039ns (56.219%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           2.039     3.503    impl_vga_counter/sw_IBUF[2]
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     3.627 r  impl_vga_counter/vga_red[2]_i_1/O
                         net (fo=1, routed)           0.000     3.627    impl_vga_counter_n_13
    SLICE_X0Y33          FDSE                                         r  vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.512    -1.483    clk_25mhz
    SLICE_X0Y33          FDSE                                         r  vga_red_reg[2]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            vga_red_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.620ns  (logic 1.572ns (43.444%)  route 2.047ns (56.556%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           2.047     3.496    impl_vga_counter/sw_IBUF[3]
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     3.620 r  impl_vga_counter/vga_red[3]_i_2/O
                         net (fo=1, routed)           0.000     3.620    impl_vga_counter_n_14
    SLICE_X0Y33          FDSE                                         r  vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.512    -1.483    clk_25mhz
    SLICE_X0Y33          FDSE                                         r  vga_red_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vga_red_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.386ns  (logic 1.585ns (46.826%)  route 1.800ns (53.174%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           1.800     3.262    impl_vga_counter/sw_IBUF[1]
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.124     3.386 r  impl_vga_counter/vga_red[1]_i_1/O
                         net (fo=1, routed)           0.000     3.386    impl_vga_counter_n_12
    SLICE_X1Y33          FDSE                                         r  vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.512    -1.483    clk_25mhz
    SLICE_X1Y33          FDSE                                         r  vga_red_reg[1]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            vga_green_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.327ns  (logic 1.574ns (47.301%)  route 1.753ns (52.699%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           1.753     3.203    impl_vga_counter/sw_IBUF[6]
    SLICE_X0Y34          LUT6 (Prop_lut6_I0_O)        0.124     3.327 r  impl_vga_counter/vga_green[2]_i_1/O
                         net (fo=1, routed)           0.000     3.327    impl_vga_counter_n_5
    SLICE_X0Y34          FDSE                                         r  vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          1.513    -1.482    clk_25mhz
    SLICE_X0Y34          FDSE                                         r  vga_green_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            vga_green_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.272ns (31.012%)  route 0.605ns (68.988%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.605     0.832    impl_vga_counter/sw_IBUF[7]
    SLICE_X0Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.877 r  impl_vga_counter/vga_green[3]_i_1/O
                         net (fo=1, routed)           0.000     0.877    impl_vga_counter_n_6
    SLICE_X0Y34          FDSE                                         r  vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.860    -0.830    clk_25mhz
    SLICE_X0Y34          FDSE                                         r  vga_green_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_red_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.266ns (29.285%)  route 0.642ns (70.715%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.642     0.863    impl_vga_counter/sw_IBUF[0]
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.045     0.908 r  impl_vga_counter/vga_red[0]_i_1/O
                         net (fo=1, routed)           0.000     0.908    impl_vga_counter_n_11
    SLICE_X1Y33          FDSE                                         r  vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.859    -0.831    clk_25mhz
    SLICE_X1Y33          FDSE                                         r  vga_red_reg[0]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            vga_green_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.263ns (28.080%)  route 0.673ns (71.920%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.673     0.891    impl_vga_counter/sw_IBUF[6]
    SLICE_X0Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.936 r  impl_vga_counter/vga_green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.936    impl_vga_counter_n_5
    SLICE_X0Y34          FDSE                                         r  vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.860    -0.830    clk_25mhz
    SLICE_X0Y34          FDSE                                         r  vga_green_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vga_red_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.274ns (27.365%)  route 0.728ns (72.635%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.728     0.958    impl_vga_counter/sw_IBUF[1]
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.045     1.003 r  impl_vga_counter/vga_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.003    impl_vga_counter_n_12
    SLICE_X1Y33          FDSE                                         r  vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.859    -0.831    clk_25mhz
    SLICE_X1Y33          FDSE                                         r  vga_red_reg[1]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            vga_red_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.262ns (24.165%)  route 0.821ns (75.835%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.821     1.038    impl_vga_counter/sw_IBUF[3]
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.045     1.083 r  impl_vga_counter/vga_red[3]_i_2/O
                         net (fo=1, routed)           0.000     1.083    impl_vga_counter_n_14
    SLICE_X0Y33          FDSE                                         r  vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.859    -0.831    clk_25mhz
    SLICE_X0Y33          FDSE                                         r  vga_red_reg[3]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            vga_red_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.096ns  (logic 0.277ns (25.262%)  route 0.819ns (74.738%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.819     1.051    impl_vga_counter/sw_IBUF[2]
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.045     1.096 r  impl_vga_counter/vga_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.096    impl_vga_counter_n_13
    SLICE_X0Y33          FDSE                                         r  vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.859    -0.831    clk_25mhz
    SLICE_X0Y33          FDSE                                         r  vga_red_reg[2]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            vga_green_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.264ns (23.560%)  route 0.856ns (76.440%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.856     1.075    impl_vga_counter/sw_IBUF[4]
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.045     1.120 r  impl_vga_counter/vga_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.120    impl_vga_counter_n_3
    SLICE_X0Y33          FDSE                                         r  vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.859    -0.831    clk_25mhz
    SLICE_X0Y33          FDSE                                         r  vga_green_reg[0]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            vga_green_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.279ns (23.489%)  route 0.909ns (76.511%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.909     1.143    impl_vga_counter/sw_IBUF[5]
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.045     1.188 r  impl_vga_counter/vga_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.188    impl_vga_counter_n_4
    SLICE_X0Y33          FDSE                                         r  vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.859    -0.831    clk_25mhz
    SLICE_X0Y33          FDSE                                         r  vga_green_reg[1]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            vga_blue_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.268ns (16.453%)  route 1.359ns (83.547%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           1.359     1.581    impl_vga_counter/sw_IBUF[8]
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.045     1.626 r  impl_vga_counter/vga_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.626    impl_vga_counter_n_7
    SLICE_X1Y33          FDSE                                         r  vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.859    -0.831    clk_25mhz
    SLICE_X1Y33          FDSE                                         r  vga_blue_reg[0]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            vga_blue_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.737ns  (logic 0.265ns (15.271%)  route 1.472ns (84.729%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           1.472     1.692    impl_vga_counter/sw_IBUF[9]
    SLICE_X1Y34          LUT6 (Prop_lut6_I0_O)        0.045     1.737 r  impl_vga_counter/vga_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.737    impl_vga_counter_n_8
    SLICE_X1Y34          FDSE                                         r  vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line37/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line37/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line37/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line37/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line37/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line37/inst/clkout1_buf/O
                         net (fo=34, routed)          0.860    -0.830    clk_25mhz
    SLICE_X1Y34          FDSE                                         r  vga_blue_reg[1]/C





