blk_mem_gen_v8_3.v,verilog,blk_mem_gen_v8_3_2,../../../ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v,
Residual_BRAM.v,verilog,xil_defaultlib,../../../../frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
