--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu_instructor_copy.twx cpu_instructor_copy.ncd -o
cpu_instructor_copy.twr cpu_instructor_copy.pcf -ucf nexys3.ucf

Design file:              cpu_instructor_copy.ncd
Physical constraint file: cpu_instructor_copy.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31 paths analyzed, 25 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_2 (SLICE_X17Y36.C3), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_1 (FF)
  Destination:          clock_divider.counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.187ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_1 to clock_divider.counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.BQ      Tcko                  0.391   clock_divider.counter<3>
                                                       clock_divider.counter_1
    SLICE_X16Y36.B1      net (fanout=6)        0.642   clock_divider.counter<1>
    SLICE_X16Y36.CMUX    Topbc                 0.514   Result<3>
                                                       clock_divider.counter<1>_rt
                                                       Mcount_clock_divider.counter_xor<3>
    SLICE_X17Y36.C3      net (fanout=1)        0.318   Result<2>
    SLICE_X17Y36.CLK     Tas                   0.322   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_eqn_21
                                                       clock_divider.counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.187ns (1.227ns logic, 0.960ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_0 (FF)
  Destination:          clock_divider.counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.137ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_0 to clock_divider.counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.AQ      Tcko                  0.391   clock_divider.counter<3>
                                                       clock_divider.counter_0
    SLICE_X16Y36.A2      net (fanout=6)        0.573   clock_divider.counter<0>
    SLICE_X16Y36.CMUX    Topac                 0.533   Result<3>
                                                       Mcount_clock_divider.counter_lut<0>_INV_0
                                                       Mcount_clock_divider.counter_xor<3>
    SLICE_X17Y36.C3      net (fanout=1)        0.318   Result<2>
    SLICE_X17Y36.CLK     Tas                   0.322   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_eqn_21
                                                       clock_divider.counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.137ns (1.246ns logic, 0.891ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_2 (FF)
  Destination:          clock_divider.counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.054ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_2 to clock_divider.counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.CQ      Tcko                  0.391   clock_divider.counter<3>
                                                       clock_divider.counter_2
    SLICE_X16Y36.C1      net (fanout=6)        0.631   clock_divider.counter<2>
    SLICE_X16Y36.CMUX    Topcc                 0.392   Result<3>
                                                       clock_divider.counter<2>_rt
                                                       Mcount_clock_divider.counter_xor<3>
    SLICE_X17Y36.C3      net (fanout=1)        0.318   Result<2>
    SLICE_X17Y36.CLK     Tas                   0.322   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_eqn_21
                                                       clock_divider.counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.054ns (1.105ns logic, 0.949ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_3 (SLICE_X17Y36.D4), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_1 (FF)
  Destination:          clock_divider.counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.155ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_1 to clock_divider.counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.BQ      Tcko                  0.391   clock_divider.counter<3>
                                                       clock_divider.counter_1
    SLICE_X16Y36.B1      net (fanout=6)        0.642   clock_divider.counter<1>
    SLICE_X16Y36.DMUX    Topbd                 0.537   Result<3>
                                                       clock_divider.counter<1>_rt
                                                       Mcount_clock_divider.counter_xor<3>
    SLICE_X17Y36.D4      net (fanout=1)        0.263   Result<3>
    SLICE_X17Y36.CLK     Tas                   0.322   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_eqn_31
                                                       clock_divider.counter_3
    -------------------------------------------------  ---------------------------
    Total                                      2.155ns (1.250ns logic, 0.905ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_0 (FF)
  Destination:          clock_divider.counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_0 to clock_divider.counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.AQ      Tcko                  0.391   clock_divider.counter<3>
                                                       clock_divider.counter_0
    SLICE_X16Y36.A2      net (fanout=6)        0.573   clock_divider.counter<0>
    SLICE_X16Y36.DMUX    Topad                 0.550   Result<3>
                                                       Mcount_clock_divider.counter_lut<0>_INV_0
                                                       Mcount_clock_divider.counter_xor<3>
    SLICE_X17Y36.D4      net (fanout=1)        0.263   Result<3>
    SLICE_X17Y36.CLK     Tas                   0.322   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_eqn_31
                                                       clock_divider.counter_3
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (1.263ns logic, 0.836ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_2 (FF)
  Destination:          clock_divider.counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.018ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_2 to clock_divider.counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.CQ      Tcko                  0.391   clock_divider.counter<3>
                                                       clock_divider.counter_2
    SLICE_X16Y36.C1      net (fanout=6)        0.631   clock_divider.counter<2>
    SLICE_X16Y36.DMUX    Topcd                 0.411   Result<3>
                                                       clock_divider.counter<2>_rt
                                                       Mcount_clock_divider.counter_xor<3>
    SLICE_X17Y36.D4      net (fanout=1)        0.263   Result<3>
    SLICE_X17Y36.CLK     Tas                   0.322   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_eqn_31
                                                       clock_divider.counter_3
    -------------------------------------------------  ---------------------------
    Total                                      2.018ns (1.124ns logic, 0.894ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_1 (SLICE_X17Y36.B3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_1 (FF)
  Destination:          clock_divider.counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.050ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_1 to clock_divider.counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.BQ      Tcko                  0.391   clock_divider.counter<3>
                                                       clock_divider.counter_1
    SLICE_X16Y36.B1      net (fanout=6)        0.642   clock_divider.counter<1>
    SLICE_X16Y36.BMUX    Topbb                 0.368   Result<3>
                                                       clock_divider.counter<1>_rt
                                                       Mcount_clock_divider.counter_xor<3>
    SLICE_X17Y36.B3      net (fanout=1)        0.327   Result<1>
    SLICE_X17Y36.CLK     Tas                   0.322   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_eqn_11
                                                       clock_divider.counter_1
    -------------------------------------------------  ---------------------------
    Total                                      2.050ns (1.081ns logic, 0.969ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_0 (FF)
  Destination:          clock_divider.counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.045ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_0 to clock_divider.counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.AQ      Tcko                  0.391   clock_divider.counter<3>
                                                       clock_divider.counter_0
    SLICE_X16Y36.A2      net (fanout=6)        0.573   clock_divider.counter<0>
    SLICE_X16Y36.BMUX    Topab                 0.432   Result<3>
                                                       Mcount_clock_divider.counter_lut<0>_INV_0
                                                       Mcount_clock_divider.counter_xor<3>
    SLICE_X17Y36.B3      net (fanout=1)        0.327   Result<1>
    SLICE_X17Y36.CLK     Tas                   0.322   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_eqn_11
                                                       clock_divider.counter_1
    -------------------------------------------------  ---------------------------
    Total                                      2.045ns (1.145ns logic, 0.900ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X17Y35.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_clock (FF)
  Destination:          cpu_clock (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu_clock to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.DQ      Tcko                  0.198   cpu_clock
                                                       cpu_clock
    SLICE_X17Y35.D6      net (fanout=2)        0.022   cpu_clock
    SLICE_X17Y35.CLK     Tah         (-Th)    -0.215   cpu_clock
                                                       cpu_clock_rstpot
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_2 (SLICE_X17Y36.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_2 (FF)
  Destination:          clock_divider.counter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_2 to clock_divider.counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.CQ      Tcko                  0.198   clock_divider.counter<3>
                                                       clock_divider.counter_2
    SLICE_X17Y36.C5      net (fanout=6)        0.068   clock_divider.counter<2>
    SLICE_X17Y36.CLK     Tah         (-Th)    -0.215   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_eqn_21
                                                       clock_divider.counter_2
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.413ns logic, 0.068ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_1 (SLICE_X17Y36.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_1 (FF)
  Destination:          clock_divider.counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_1 to clock_divider.counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.BQ      Tcko                  0.198   clock_divider.counter<3>
                                                       clock_divider.counter_1
    SLICE_X17Y36.B5      net (fanout=6)        0.084   clock_divider.counter<1>
    SLICE_X17Y36.CLK     Tah         (-Th)    -0.215   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_eqn_11
                                                       clock_divider.counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.413ns logic, 0.084ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: cpu_clock/CLK
  Logical resource: cpu_clock/CK
  Location pin: SLICE_X17Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.606ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: cpu_clock/SR
  Logical resource: cpu_clock/SR
  Location pin: SLICE_X17Y35.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.222|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 31 paths, 0 nets, and 32 connections

Design statistics:
   Minimum period:   2.222ns{1}   (Maximum frequency: 450.045MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 02 22:43:23 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



