// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VComputer.h for the primary calling header

#include "VComputer__pch.h"
#include "VComputer__Syms.h"
#include "VComputer___024root.h"

#ifdef VL_DEBUG
VL_ATTR_COLD void VComputer___024root___dump_triggers__ico(VComputer___024root* vlSelf);
#endif  // VL_DEBUG

void VComputer___024root___eval_triggers__ico(VComputer___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VComputer___024root___eval_triggers__ico\n"); );
    VComputer__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSelfRef.__VicoTriggered.setBit(0U, (IData)(vlSelfRef.__VicoFirstIteration));
#ifdef VL_DEBUG
    if (VL_UNLIKELY(vlSymsp->_vm_contextp__->debug())) {
        VComputer___024root___dump_triggers__ico(vlSelf);
    }
#endif
}

void VComputer_PipelineCPU___ico_sequent__TOP__Computer__m_core0__0(VComputer_PipelineCPU* vlSelf);
void VComputer_CSR___ico_sequent__TOP__Computer__m_core0__m_CSR__0(VComputer_CSR* vlSelf);
void VComputer_PipelineCPU___ico_sequent__TOP__Computer__m_core0__1(VComputer_PipelineCPU* vlSelf);
void VComputer_CSR___ico_sequent__TOP__Computer__m_core0__m_CSR__1(VComputer_CSR* vlSelf);
void VComputer_CSRFile___ico_sequent__TOP__Computer__m_core0__m_CSR__m_CSRFile__0(VComputer_CSRFile* vlSelf);

void VComputer___024root___eval_ico(VComputer___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VComputer___024root___eval_ico\n"); );
    VComputer__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    if ((1ULL & vlSelfRef.__VicoTriggered.word(0U))) {
        VComputer_PipelineCPU___ico_sequent__TOP__Computer__m_core0__0((&vlSymsp->TOP__Computer__m_core0));
        vlSelfRef.__Vm_traceActivity[1U] = 1U;
        VComputer_CSR___ico_sequent__TOP__Computer__m_core0__m_CSR__0((&vlSymsp->TOP__Computer__m_core0__m_CSR));
        VComputer_PipelineCPU___ico_sequent__TOP__Computer__m_core0__1((&vlSymsp->TOP__Computer__m_core0));
        VComputer_CSR___ico_sequent__TOP__Computer__m_core0__m_CSR__1((&vlSymsp->TOP__Computer__m_core0__m_CSR));
        VComputer_CSRFile___ico_sequent__TOP__Computer__m_core0__m_CSR__m_CSRFile__0((&vlSymsp->TOP__Computer__m_core0__m_CSR__m_CSRFile));
    }
}

#ifdef VL_DEBUG
VL_ATTR_COLD void VComputer___024root___dump_triggers__act(VComputer___024root* vlSelf);
#endif  // VL_DEBUG

void VComputer___024root___eval_triggers__act(VComputer___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VComputer___024root___eval_triggers__act\n"); );
    VComputer__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSelfRef.__VactTriggered.setBit(0U, ((IData)(vlSelfRef.clk) 
                                          & (~ (IData)(vlSelfRef.__Vtrigprevexpr___TOP__clk__0))));
    vlSelfRef.__VactTriggered.setBit(1U, ((~ (IData)(vlSelfRef.rst_n)) 
                                          & (IData)(vlSelfRef.__Vtrigprevexpr___TOP__rst_n__0)));
    vlSelfRef.__VactTriggered.setBit(2U, ((~ (IData)(vlSelfRef.clk)) 
                                          & (IData)(vlSelfRef.__Vtrigprevexpr___TOP__clk__0)));
    vlSelfRef.__Vtrigprevexpr___TOP__clk__0 = vlSelfRef.clk;
    vlSelfRef.__Vtrigprevexpr___TOP__rst_n__0 = vlSelfRef.rst_n;
#ifdef VL_DEBUG
    if (VL_UNLIKELY(vlSymsp->_vm_contextp__->debug())) {
        VComputer___024root___dump_triggers__act(vlSelf);
    }
#endif
}

void VComputer_DataMemory___nba_sequent__TOP__Computer__m_DataMemory__0(VComputer_DataMemory* vlSelf);
void VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__0(VComputer_PipelineCPU* vlSelf);
void VComputer_CSRFile___nba_sequent__TOP__Computer__m_core0__m_CSR__m_CSRFile__0(VComputer_CSRFile* vlSelf);
void VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__1(VComputer_PipelineCPU* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_0_Reg__0(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_17_Reg__0(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__15__KET____DOT__m_DIV_Reg__0(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__0__KET____DOT__m_DIV_Reg__0(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__1__KET____DOT__m_DIV_Reg__0(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__2__KET____DOT__m_DIV_Reg__0(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__3__KET____DOT__m_DIV_Reg__0(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__4__KET____DOT__m_DIV_Reg__0(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__5__KET____DOT__m_DIV_Reg__0(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__6__KET____DOT__m_DIV_Reg__0(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__7__KET____DOT__m_DIV_Reg__0(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__8__KET____DOT__m_DIV_Reg__0(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__9__KET____DOT__m_DIV_Reg__0(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__10__KET____DOT__m_DIV_Reg__0(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__11__KET____DOT__m_DIV_Reg__0(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__12__KET____DOT__m_DIV_Reg__0(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__13__KET____DOT__m_DIV_Reg__0(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__14__KET____DOT__m_DIV_Reg__0(VComputer_DIV_Reg* vlSelf);
void VComputer_Writeback___nba_sequent__TOP__Computer__m_core0__m_WB__0(VComputer_Writeback* vlSelf);
void VComputer_DataMemory___nba_sequent__TOP__Computer__m_DataMemory__1(VComputer_DataMemory* vlSelf);
void VComputer_Computer___nba_sequent__TOP__Computer__0(VComputer_Computer* vlSelf);
void VComputer_CSRFile___nba_sequent__TOP__Computer__m_core0__m_CSR__m_CSRFile__1(VComputer_CSRFile* vlSelf);
void VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__2(VComputer_PipelineCPU* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__13__KET____DOT__m_DIV_Reg__1(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_17_Reg__1(VComputer_DIV_Reg* vlSelf);
void VComputer_CSR___nba_sequent__TOP__Computer__m_core0__m_CSR__0(VComputer_CSR* vlSelf);
void VComputer_Computer___nba_sequent__TOP__Computer__1(VComputer_Computer* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__12__KET____DOT__m_DIV_Reg__1(VComputer_DIV_Reg* vlSelf);
void VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__3(VComputer_PipelineCPU* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__15__KET____DOT__m_DIV_Reg__1(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__11__KET____DOT__m_DIV_Reg__1(VComputer_DIV_Reg* vlSelf);
void VComputer_CSRFile___nba_sequent__TOP__Computer__m_core0__m_CSR__m_CSRFile__2(VComputer_CSRFile* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__14__KET____DOT__m_DIV_Reg__1(VComputer_DIV_Reg* vlSelf);
void VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__4(VComputer_PipelineCPU* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__10__KET____DOT__m_DIV_Reg__1(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__13__KET____DOT__m_DIV_Reg__2(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__15__KET____DOT__m_DIV_Reg__2(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__9__KET____DOT__m_DIV_Reg__1(VComputer_DIV_Reg* vlSelf);
void VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__5(VComputer_PipelineCPU* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__12__KET____DOT__m_DIV_Reg__2(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__8__KET____DOT__m_DIV_Reg__1(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__14__KET____DOT__m_DIV_Reg__2(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__11__KET____DOT__m_DIV_Reg__2(VComputer_DIV_Reg* vlSelf);
void VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__6(VComputer_PipelineCPU* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__7__KET____DOT__m_DIV_Reg__1(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__10__KET____DOT__m_DIV_Reg__2(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__13__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__12__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__6__KET____DOT__m_DIV_Reg__1(VComputer_DIV_Reg* vlSelf);
void VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__7(VComputer_PipelineCPU* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__9__KET____DOT__m_DIV_Reg__2(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__5__KET____DOT__m_DIV_Reg__1(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__11__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__8__KET____DOT__m_DIV_Reg__2(VComputer_DIV_Reg* vlSelf);
void VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__8(VComputer_PipelineCPU* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__4__KET____DOT__m_DIV_Reg__1(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__7__KET____DOT__m_DIV_Reg__2(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__10__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__9__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__3__KET____DOT__m_DIV_Reg__1(VComputer_DIV_Reg* vlSelf);
void VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__9(VComputer_PipelineCPU* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__6__KET____DOT__m_DIV_Reg__2(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__2__KET____DOT__m_DIV_Reg__1(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__8__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__5__KET____DOT__m_DIV_Reg__2(VComputer_DIV_Reg* vlSelf);
void VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__10(VComputer_PipelineCPU* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__1__KET____DOT__m_DIV_Reg__1(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__4__KET____DOT__m_DIV_Reg__2(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__7__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__6__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__0__KET____DOT__m_DIV_Reg__1(VComputer_DIV_Reg* vlSelf);
void VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__11(VComputer_PipelineCPU* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__3__KET____DOT__m_DIV_Reg__2(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_0_Reg__1(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__5__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__2__KET____DOT__m_DIV_Reg__2(VComputer_DIV_Reg* vlSelf);
void VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__12(VComputer_PipelineCPU* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__1__KET____DOT__m_DIV_Reg__2(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__4__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__3__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__0__KET____DOT__m_DIV_Reg__2(VComputer_DIV_Reg* vlSelf);
void VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__13(VComputer_PipelineCPU* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_0_Reg__2(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__2__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__1__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__14(VComputer_PipelineCPU* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__0__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__15(VComputer_PipelineCPU* vlSelf);
void VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__16(VComputer_PipelineCPU* vlSelf);
void VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__17(VComputer_PipelineCPU* vlSelf);
void VComputer_Writeback___nba_sequent__TOP__Computer__m_core0__m_WB__1(VComputer_Writeback* vlSelf);
void VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__18(VComputer_PipelineCPU* vlSelf);
void VComputer_DataMemory___nba_sequent__TOP__Computer__m_DataMemory__2(VComputer_DataMemory* vlSelf);
void VComputer_PipelineCPU___nba_comb__TOP__Computer__m_core0__0(VComputer_PipelineCPU* vlSelf);
void VComputer_PipelineCPU___nba_comb__TOP__Computer__m_core0__1(VComputer_PipelineCPU* vlSelf);

void VComputer___024root___eval_nba(VComputer___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VComputer___024root___eval_nba\n"); );
    VComputer__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    if ((1ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VComputer_DataMemory___nba_sequent__TOP__Computer__m_DataMemory__0((&vlSymsp->TOP__Computer__m_DataMemory));
        VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__0((&vlSymsp->TOP__Computer__m_core0));
    }
    if ((3ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VComputer_CSRFile___nba_sequent__TOP__Computer__m_core0__m_CSR__m_CSRFile__0((&vlSymsp->TOP__Computer__m_core0__m_CSR__m_CSRFile));
        vlSelfRef.__Vm_traceActivity[2U] = 1U;
        VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__1((&vlSymsp->TOP__Computer__m_core0));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_0_Reg__0((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_0_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_17_Reg__0((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_17_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__15__KET____DOT__m_DIV_Reg__0((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__15__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__0__KET____DOT__m_DIV_Reg__0((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__0__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__1__KET____DOT__m_DIV_Reg__0((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__1__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__2__KET____DOT__m_DIV_Reg__0((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__2__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__3__KET____DOT__m_DIV_Reg__0((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__3__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__4__KET____DOT__m_DIV_Reg__0((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__4__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__5__KET____DOT__m_DIV_Reg__0((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__5__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__6__KET____DOT__m_DIV_Reg__0((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__6__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__7__KET____DOT__m_DIV_Reg__0((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__7__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__8__KET____DOT__m_DIV_Reg__0((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__8__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__9__KET____DOT__m_DIV_Reg__0((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__9__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__10__KET____DOT__m_DIV_Reg__0((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__10__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__11__KET____DOT__m_DIV_Reg__0((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__11__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__12__KET____DOT__m_DIV_Reg__0((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__12__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__13__KET____DOT__m_DIV_Reg__0((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__13__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__14__KET____DOT__m_DIV_Reg__0((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__14__KET____DOT__m_DIV_Reg));
        VComputer_Writeback___nba_sequent__TOP__Computer__m_core0__m_WB__0((&vlSymsp->TOP__Computer__m_core0__m_WB));
        VComputer_DataMemory___nba_sequent__TOP__Computer__m_DataMemory__1((&vlSymsp->TOP__Computer__m_DataMemory));
        VComputer_Computer___nba_sequent__TOP__Computer__0((&vlSymsp->TOP__Computer));
        VComputer_CSRFile___nba_sequent__TOP__Computer__m_core0__m_CSR__m_CSRFile__1((&vlSymsp->TOP__Computer__m_core0__m_CSR__m_CSRFile));
        VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__2((&vlSymsp->TOP__Computer__m_core0));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__13__KET____DOT__m_DIV_Reg__1((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__13__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_17_Reg__1((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_17_Reg));
        VComputer_CSR___nba_sequent__TOP__Computer__m_core0__m_CSR__0((&vlSymsp->TOP__Computer__m_core0__m_CSR));
        VComputer_Computer___nba_sequent__TOP__Computer__1((&vlSymsp->TOP__Computer));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__12__KET____DOT__m_DIV_Reg__1((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__12__KET____DOT__m_DIV_Reg));
        VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__3((&vlSymsp->TOP__Computer__m_core0));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__15__KET____DOT__m_DIV_Reg__1((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__15__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__11__KET____DOT__m_DIV_Reg__1((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__11__KET____DOT__m_DIV_Reg));
        VComputer_CSRFile___nba_sequent__TOP__Computer__m_core0__m_CSR__m_CSRFile__2((&vlSymsp->TOP__Computer__m_core0__m_CSR__m_CSRFile));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__14__KET____DOT__m_DIV_Reg__1((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__14__KET____DOT__m_DIV_Reg));
        VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__4((&vlSymsp->TOP__Computer__m_core0));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__10__KET____DOT__m_DIV_Reg__1((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__10__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__13__KET____DOT__m_DIV_Reg__2((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__13__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__15__KET____DOT__m_DIV_Reg__2((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__15__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__9__KET____DOT__m_DIV_Reg__1((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__9__KET____DOT__m_DIV_Reg));
        VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__5((&vlSymsp->TOP__Computer__m_core0));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__12__KET____DOT__m_DIV_Reg__2((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__12__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__8__KET____DOT__m_DIV_Reg__1((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__8__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__14__KET____DOT__m_DIV_Reg__2((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__14__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__11__KET____DOT__m_DIV_Reg__2((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__11__KET____DOT__m_DIV_Reg));
        VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__6((&vlSymsp->TOP__Computer__m_core0));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__7__KET____DOT__m_DIV_Reg__1((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__7__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__10__KET____DOT__m_DIV_Reg__2((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__10__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__13__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__13__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__12__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__12__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__6__KET____DOT__m_DIV_Reg__1((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__6__KET____DOT__m_DIV_Reg));
        VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__7((&vlSymsp->TOP__Computer__m_core0));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__9__KET____DOT__m_DIV_Reg__2((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__9__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__5__KET____DOT__m_DIV_Reg__1((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__5__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__11__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__11__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__8__KET____DOT__m_DIV_Reg__2((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__8__KET____DOT__m_DIV_Reg));
        VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__8((&vlSymsp->TOP__Computer__m_core0));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__4__KET____DOT__m_DIV_Reg__1((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__4__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__7__KET____DOT__m_DIV_Reg__2((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__7__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__10__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__10__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__9__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__9__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__3__KET____DOT__m_DIV_Reg__1((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__3__KET____DOT__m_DIV_Reg));
        VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__9((&vlSymsp->TOP__Computer__m_core0));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__6__KET____DOT__m_DIV_Reg__2((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__6__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__2__KET____DOT__m_DIV_Reg__1((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__2__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__8__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__8__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__5__KET____DOT__m_DIV_Reg__2((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__5__KET____DOT__m_DIV_Reg));
        VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__10((&vlSymsp->TOP__Computer__m_core0));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__1__KET____DOT__m_DIV_Reg__1((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__1__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__4__KET____DOT__m_DIV_Reg__2((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__4__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__7__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__7__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__6__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__6__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__0__KET____DOT__m_DIV_Reg__1((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__0__KET____DOT__m_DIV_Reg));
        VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__11((&vlSymsp->TOP__Computer__m_core0));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__3__KET____DOT__m_DIV_Reg__2((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__3__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_0_Reg__1((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_0_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__5__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__5__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__2__KET____DOT__m_DIV_Reg__2((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__2__KET____DOT__m_DIV_Reg));
        VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__12((&vlSymsp->TOP__Computer__m_core0));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__1__KET____DOT__m_DIV_Reg__2((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__1__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__4__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__4__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__3__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__3__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__0__KET____DOT__m_DIV_Reg__2((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__0__KET____DOT__m_DIV_Reg));
        VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__13((&vlSymsp->TOP__Computer__m_core0));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_0_Reg__2((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_0_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__2__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__2__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__1__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__1__KET____DOT__m_DIV_Reg));
        VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__14((&vlSymsp->TOP__Computer__m_core0));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__0__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__0__KET____DOT__m_DIV_Reg));
        VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__15((&vlSymsp->TOP__Computer__m_core0));
    }
    if ((6ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__16((&vlSymsp->TOP__Computer__m_core0));
        vlSelfRef.__Vm_traceActivity[3U] = 1U;
    }
    if ((3ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__17((&vlSymsp->TOP__Computer__m_core0));
        vlSelfRef.__Vm_traceActivity[4U] = 1U;
        VComputer_Writeback___nba_sequent__TOP__Computer__m_core0__m_WB__1((&vlSymsp->TOP__Computer__m_core0__m_WB));
        VComputer_PipelineCPU___nba_sequent__TOP__Computer__m_core0__18((&vlSymsp->TOP__Computer__m_core0));
        VComputer_CSR___ico_sequent__TOP__Computer__m_core0__m_CSR__1((&vlSymsp->TOP__Computer__m_core0__m_CSR));
        VComputer_CSRFile___ico_sequent__TOP__Computer__m_core0__m_CSR__m_CSRFile__0((&vlSymsp->TOP__Computer__m_core0__m_CSR__m_CSRFile));
    }
    if ((1ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VComputer_DataMemory___nba_sequent__TOP__Computer__m_DataMemory__2((&vlSymsp->TOP__Computer__m_DataMemory));
    }
    if ((3ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VComputer_PipelineCPU___nba_comb__TOP__Computer__m_core0__0((&vlSymsp->TOP__Computer__m_core0));
    }
    if ((7ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VComputer_PipelineCPU___nba_comb__TOP__Computer__m_core0__1((&vlSymsp->TOP__Computer__m_core0));
    }
}
