{
    "name": null, 
    "sim_quantum": 0, 
    "system": {
        "kernel": "", 
        "mmap_using_noreserve": false, 
        "kernel_addr_check": true, 
        "bridge": {
            "ranges": [
                "2147483648:2157969407"
            ], 
            "slave": {
                "peer": "system.membus.master[1]", 
                "role": "SLAVE"
            }, 
            "name": "bridge", 
            "p_state_clk_gate_min": 1000, 
            "p_state_clk_gate_bins": 20, 
            "cxx_class": "Bridge", 
            "req_size": 16, 
            "clk_domain": "system.clk_domain", 
            "power_model": null, 
            "delay": 0, 
            "eventq_index": 0, 
            "master": {
                "peer": "system.iobus.slave[0]", 
                "role": "MASTER"
            }, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "path": "system.bridge", 
            "resp_size": 16, 
            "type": "Bridge"
        }, 
        "iobus": {
            "forward_latency": 1, 
            "slave": {
                "peer": [
                    "system.bridge.master"
                ], 
                "role": "SLAVE"
            }, 
            "name": "iobus", 
            "p_state_clk_gate_min": 1000, 
            "p_state_clk_gate_bins": 20, 
            "cxx_class": "NoncoherentXBar", 
            "clk_domain": "system.clk_domain", 
            "power_model": null, 
            "width": 16, 
            "eventq_index": 0, 
            "master": {
                "peer": [
                    "system.cam_ctrl.pio"
                ], 
                "role": "MASTER"
            }, 
            "response_latency": 2, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "path": "system.iobus", 
            "type": "NoncoherentXBar", 
            "use_default_range": false, 
            "frontend_latency": 2
        }, 
        "symbolfile": "", 
        "readfile": "", 
        "thermal_model": null, 
        "cxx_class": "System", 
        "work_begin_cpu_id_exit": -1, 
        "load_offset": 0, 
        "work_begin_exit_count": 0, 
        "p_state_clk_gate_min": 1000, 
        "memories": [
            "system.physmem"
        ], 
        "work_begin_ckpt_count": 0, 
        "clk_domain": {
            "name": "clk_domain", 
            "clock": [
                1072
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "mem_ranges": [
            "0:2147483647", 
            "2147483648:2157969407"
        ], 
        "membus": {
            "point_of_coherency": true, 
            "system": "system", 
            "response_latency": 2, 
            "cxx_class": "CoherentXBar", 
            "forward_latency": 1, 
            "clk_domain": "system.clk_domain", 
            "width": 16, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "master": {
                "peer": [
                    "system.physmem.port", 
                    "system.bridge.slave"
                ], 
                "role": "MASTER"
            }, 
            "type": "CoherentXBar", 
            "frontend_latency": 2, 
            "slave": {
                "peer": [
                    "system.cpu.l2cache.mem_side", 
                    "system.system_port"
                ], 
                "role": "SLAVE"
            }, 
            "p_state_clk_gate_min": 1000, 
            "snoop_filter": null, 
            "power_model": null, 
            "path": "system.membus", 
            "snoop_response_latency": 2, 
            "name": "membus", 
            "p_state_clk_gate_bins": 20, 
            "use_default_range": false
        }, 
        "eventq_index": 0, 
        "default_p_state": "UNDEFINED", 
        "p_state_clk_gate_max": 1000000000000, 
        "dvfs_handler": {
            "enable": false, 
            "name": "dvfs_handler", 
            "sys_clk_domain": "system.clk_domain", 
            "transition_latency": 100000000, 
            "eventq_index": 0, 
            "cxx_class": "DVFSHandler", 
            "domains": [], 
            "path": "system.dvfs_handler", 
            "type": "DVFSHandler"
        }, 
        "work_end_exit_count": 0, 
        "type": "System", 
        "voltage_domain": {
            "name": "voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                "1.0"
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "cache_line_size": 64, 
        "boot_osflags": "a", 
        "system_port": {
            "peer": "system.membus.slave[1]", 
            "role": "MASTER"
        }, 
        "physmem": {
            "range": "0:2147483647", 
            "latency": 10000, 
            "name": "physmem", 
            "p_state_clk_gate_min": 1000, 
            "eventq_index": 0, 
            "p_state_clk_gate_bins": 20, 
            "default_p_state": "UNDEFINED", 
            "clk_domain": "system.mem_clk_domain", 
            "power_model": null, 
            "latency_var": 0, 
            "bandwidth": "62.000000", 
            "conf_table_reported": true, 
            "cxx_class": "SimpleMemory", 
            "p_state_clk_gate_max": 1000000000000, 
            "path": "system.physmem", 
            "null": false, 
            "type": "SimpleMemory", 
            "port": {
                "peer": "system.membus.master[0]", 
                "role": "SLAVE"
            }, 
            "in_addr_map": true
        }, 
        "cam_ctrl": {
            "exposure_time": 100000000, 
            "devicename": "Drone Camera", 
            "name": "cam_ctrl", 
            "p_state_clk_gate_min": 1000, 
            "pio": {
                "peer": "system.iobus.master[0]", 
                "role": "SLAVE"
            }, 
            "p_state_clk_gate_bins": 20, 
            "cxx_class": "CameraDevice", 
            "pio_latency": 2000, 
            "clk_domain": "system.clk_domain", 
            "power_model": null, 
            "system": "system", 
            "pio_size": 5760056, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "path": "system.cam_ctrl", 
            "pio_addr": 2147483648, 
            "type": "CameraDevice"
        }, 
        "power_model": null, 
        "work_cpus_ckpt_count": 0, 
        "thermal_components": [], 
        "path": "system", 
        "cpu_clk_domain": {
            "name": "cpu_clk_domain", 
            "clock": [
                496
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.cpu_clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "work_end_ckpt_count": 0, 
        "mem_mode": "timing", 
        "name": "system", 
        "init_param": 0, 
        "p_state_clk_gate_bins": 20, 
        "load_addr_mask": 1099511627775, 
        "cpu": {
            "SQEntries": 16, 
            "smtLSQThreshold": 100, 
            "fetchTrapLatency": 1, 
            "iewToRenameDelay": 1, 
            "l2cache": {
                "cpu_side": {
                    "peer": "system.cpu.toL2Bus.master[0]", 
                    "role": "SLAVE"
                }, 
                "clusivity": "mostly_excl", 
                "prefetcher": {
                    "queue_squash": true, 
                    "on_miss": false, 
                    "tag_prefetch": true, 
                    "cache_snoop": false, 
                    "cxx_class": "StridePrefetcher", 
                    "latency": 1, 
                    "use_master_id": true, 
                    "degree": 8, 
                    "max_conf": 7, 
                    "on_inst": true, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "on_read": true, 
                    "queue_filter": true, 
                    "start_conf": 4, 
                    "type": "StridePrefetcher", 
                    "p_state_clk_gate_min": 1000, 
                    "on_data": true, 
                    "on_write": true, 
                    "power_model": null, 
                    "sys": "system", 
                    "queue_size": 32, 
                    "path": "system.cpu.l2cache.prefetcher", 
                    "table_assoc": 4, 
                    "table_sets": 16, 
                    "name": "prefetcher", 
                    "p_state_clk_gate_bins": 20, 
                    "min_conf": 0, 
                    "thresh_conf": 4
                }, 
                "system": "system", 
                "write_buffers": 8, 
                "response_latency": 12, 
                "cxx_class": "Cache", 
                "size": 2097152, 
                "tags": {
                    "name": "tags", 
                    "p_state_clk_gate_min": 1000, 
                    "eventq_index": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "default_p_state": "UNDEFINED", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "power_model": null, 
                    "sequential_access": false, 
                    "assoc": 16, 
                    "cxx_class": "RandomRepl", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.cpu.l2cache.tags", 
                    "hit_latency": 12, 
                    "block_size": 64, 
                    "type": "RandomRepl", 
                    "size": 2097152
                }, 
                "clk_domain": "system.cpu_clk_domain", 
                "max_miss_count": 0, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "mem_side": {
                    "peer": "system.membus.slave[0]", 
                    "role": "MASTER"
                }, 
                "type": "Cache", 
                "writeback_clean": false, 
                "p_state_clk_gate_min": 1000, 
                "hit_latency": 12, 
                "tgts_per_mshr": 8, 
                "demand_mshr_reserve": 1, 
                "power_model": null, 
                "addr_ranges": [
                    "0:18446744073709551615"
                ], 
                "is_read_only": false, 
                "prefetch_on_access": true, 
                "path": "system.cpu.l2cache", 
                "mshrs": 16, 
                "name": "l2cache", 
                "p_state_clk_gate_bins": 20, 
                "sequential_access": false, 
                "assoc": 16
            }, 
            "itb": {
                "name": "itb", 
                "is_stage2": false, 
                "eventq_index": 0, 
                "cxx_class": "ArmISA::TLB", 
                "walker": {
                    "p_state_clk_gate_min": 1000, 
                    "name": "walker", 
                    "is_stage2": false, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "ArmISA::TableWalker", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "power_model": null, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.cpu.itb.walker", 
                    "type": "ArmTableWalker", 
                    "port": {
                        "peer": "system.cpu.toL2Bus.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "num_squash_per_cycle": 2
                }, 
                "path": "system.cpu.itb", 
                "type": "ArmTLB", 
                "size": 64
            }, 
            "fetchWidth": 3, 
            "max_loads_all_threads": 0, 
            "cpu_id": -1, 
            "fetchToDecodeDelay": 3, 
            "renameToDecodeDelay": 1, 
            "do_quiesce": true, 
            "renameToROBDelay": 1, 
            "power_model": null, 
            "max_insts_all_threads": 0, 
            "decodeWidth": 3, 
            "commitToFetchDelay": 1, 
            "needsTSO": false, 
            "smtIQThreshold": 100, 
            "workload": [
                {
                    "uid": 100, 
                    "pid": 100, 
                    "kvmInSE": false, 
                    "cxx_class": "LiveProcess", 
                    "executable": "", 
                    "drivers": [], 
                    "system": "system", 
                    "gid": 100, 
                    "eventq_index": 0, 
                    "env": [], 
                    "input": "cin", 
                    "ppid": 99, 
                    "type": "LiveProcess", 
                    "cwd": "", 
                    "simpoint": 0, 
                    "euid": 100, 
                    "path": "system.cpu.workload", 
                    "max_stack_size": 67108864, 
                    "name": "workload", 
                    "cmd": [
                        "/home/madgenius/projects/RobotSim/gem5/tests/test-progs/hello/bin/arm/linux/hello"
                    ], 
                    "errout": "cerr", 
                    "useArchPT": false, 
                    "egid": 100, 
                    "output": "cout"
                }
            ], 
            "name": "cpu", 
            "SSITSize": 1024, 
            "activity": 0, 
            "max_loads_any_thread": 0, 
            "tracer": {
                "eventq_index": 0, 
                "path": "system.cpu.tracer", 
                "type": "ExeTracer", 
                "name": "tracer", 
                "cxx_class": "Trace::ExeTracer"
            }, 
            "decodeToFetchDelay": 1, 
            "renameWidth": 3, 
            "numThreads": 1, 
            "squashWidth": 3, 
            "function_trace": true, 
            "backComSize": 5, 
            "decodeToRenameDelay": 2, 
            "store_set_clear_period": 250000, 
            "numPhysIntRegs": 90, 
            "p_state_clk_gate_max": 1000000000000, 
            "toL2Bus": {
                "point_of_coherency": false, 
                "system": "system", 
                "response_latency": 1, 
                "cxx_class": "CoherentXBar", 
                "forward_latency": 0, 
                "clk_domain": "system.cpu_clk_domain", 
                "width": 32, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "master": {
                    "peer": [
                        "system.cpu.l2cache.cpu_side"
                    ], 
                    "role": "MASTER"
                }, 
                "type": "CoherentXBar", 
                "frontend_latency": 1, 
                "slave": {
                    "peer": [
                        "system.cpu.icache.mem_side", 
                        "system.cpu.dcache.mem_side", 
                        "system.cpu.itb.walker.port", 
                        "system.cpu.dtb.walker.port"
                    ], 
                    "role": "SLAVE"
                }, 
                "p_state_clk_gate_min": 1000, 
                "snoop_filter": {
                    "name": "snoop_filter", 
                    "system": "system", 
                    "max_capacity": 8388608, 
                    "eventq_index": 0, 
                    "cxx_class": "SnoopFilter", 
                    "path": "system.cpu.toL2Bus.snoop_filter", 
                    "type": "SnoopFilter", 
                    "lookup_latency": 0
                }, 
                "power_model": null, 
                "path": "system.cpu.toL2Bus", 
                "snoop_response_latency": 1, 
                "name": "toL2Bus", 
                "p_state_clk_gate_bins": 20, 
                "use_default_range": false
            }, 
            "p_state_clk_gate_min": 1000, 
            "fuPool": {
                "name": "fuPool", 
                "FUList": [
                    {
                        "count": 2, 
                        "opList": [
                            {
                                "opClass": "IntAlu", 
                                "opLat": 1, 
                                "name": "opList", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList0.opList", 
                                "type": "OpDesc"
                            }
                        ], 
                        "name": "FUList0", 
                        "eventq_index": 0, 
                        "cxx_class": "FUDesc", 
                        "path": "system.cpu.fuPool.FUList0", 
                        "type": "FUDesc"
                    }, 
                    {
                        "count": 1, 
                        "opList": [
                            {
                                "opClass": "IntMult", 
                                "opLat": 3, 
                                "name": "opList0", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList1.opList0", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "IntDiv", 
                                "opLat": 12, 
                                "name": "opList1", 
                                "pipelined": false, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList1.opList1", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "IprAccess", 
                                "opLat": 3, 
                                "name": "opList2", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList1.opList2", 
                                "type": "OpDesc"
                            }
                        ], 
                        "name": "FUList1", 
                        "eventq_index": 0, 
                        "cxx_class": "FUDesc", 
                        "path": "system.cpu.fuPool.FUList1", 
                        "type": "FUDesc"
                    }, 
                    {
                        "count": 1, 
                        "opList": [
                            {
                                "opClass": "MemRead", 
                                "opLat": 2, 
                                "name": "opList", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList2.opList", 
                                "type": "OpDesc"
                            }
                        ], 
                        "name": "FUList2", 
                        "eventq_index": 0, 
                        "cxx_class": "FUDesc", 
                        "path": "system.cpu.fuPool.FUList2", 
                        "type": "FUDesc"
                    }, 
                    {
                        "count": 1, 
                        "opList": [
                            {
                                "opClass": "MemWrite", 
                                "opLat": 2, 
                                "name": "opList", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList3.opList", 
                                "type": "OpDesc"
                            }
                        ], 
                        "name": "FUList3", 
                        "eventq_index": 0, 
                        "cxx_class": "FUDesc", 
                        "path": "system.cpu.fuPool.FUList3", 
                        "type": "FUDesc"
                    }, 
                    {
                        "count": 2, 
                        "opList": [
                            {
                                "opClass": "SimdAdd", 
                                "opLat": 4, 
                                "name": "opList00", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList4.opList00", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "SimdAddAcc", 
                                "opLat": 4, 
                                "name": "opList01", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList4.opList01", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "SimdAlu", 
                                "opLat": 4, 
                                "name": "opList02", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList4.opList02", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "SimdCmp", 
                                "opLat": 4, 
                                "name": "opList03", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList4.opList03", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "SimdCvt", 
                                "opLat": 3, 
                                "name": "opList04", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList4.opList04", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "SimdMisc", 
                                "opLat": 3, 
                                "name": "opList05", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList4.opList05", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "SimdMult", 
                                "opLat": 5, 
                                "name": "opList06", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList4.opList06", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "SimdMultAcc", 
                                "opLat": 5, 
                                "name": "opList07", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList4.opList07", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "SimdShift", 
                                "opLat": 3, 
                                "name": "opList08", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList4.opList08", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "SimdShiftAcc", 
                                "opLat": 3, 
                                "name": "opList09", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList4.opList09", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "SimdSqrt", 
                                "opLat": 9, 
                                "name": "opList10", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList4.opList10", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "SimdFloatAdd", 
                                "opLat": 5, 
                                "name": "opList11", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList4.opList11", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "SimdFloatAlu", 
                                "opLat": 5, 
                                "name": "opList12", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList4.opList12", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "SimdFloatCmp", 
                                "opLat": 3, 
                                "name": "opList13", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList4.opList13", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "SimdFloatCvt", 
                                "opLat": 3, 
                                "name": "opList14", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList4.opList14", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "SimdFloatDiv", 
                                "opLat": 3, 
                                "name": "opList15", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList4.opList15", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "SimdFloatMisc", 
                                "opLat": 3, 
                                "name": "opList16", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList4.opList16", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "SimdFloatMult", 
                                "opLat": 3, 
                                "name": "opList17", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList4.opList17", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "SimdFloatMultAcc", 
                                "opLat": 1, 
                                "name": "opList18", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList4.opList18", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "SimdFloatSqrt", 
                                "opLat": 9, 
                                "name": "opList19", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList4.opList19", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "FloatAdd", 
                                "opLat": 5, 
                                "name": "opList20", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList4.opList20", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "FloatCmp", 
                                "opLat": 5, 
                                "name": "opList21", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList4.opList21", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "FloatCvt", 
                                "opLat": 5, 
                                "name": "opList22", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList4.opList22", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "FloatDiv", 
                                "opLat": 9, 
                                "name": "opList23", 
                                "pipelined": false, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList4.opList23", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "FloatSqrt", 
                                "opLat": 33, 
                                "name": "opList24", 
                                "pipelined": false, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList4.opList24", 
                                "type": "OpDesc"
                            }, 
                            {
                                "opClass": "FloatMult", 
                                "opLat": 4, 
                                "name": "opList25", 
                                "pipelined": true, 
                                "eventq_index": 0, 
                                "cxx_class": "OpDesc", 
                                "path": "system.cpu.fuPool.FUList4.opList25", 
                                "type": "OpDesc"
                            }
                        ], 
                        "name": "FUList4", 
                        "eventq_index": 0, 
                        "cxx_class": "FUDesc", 
                        "path": "system.cpu.fuPool.FUList4", 
                        "type": "FUDesc"
                    }
                ], 
                "eventq_index": 0, 
                "cxx_class": "FUPool", 
                "path": "system.cpu.fuPool", 
                "type": "FUPool"
            }, 
            "socket_id": 0, 
            "renameToFetchDelay": 1, 
            "icache": {
                "cpu_side": {
                    "peer": "system.cpu.icache_port", 
                    "role": "SLAVE"
                }, 
                "clusivity": "mostly_incl", 
                "prefetcher": null, 
                "system": "system", 
                "write_buffers": 8, 
                "response_latency": 1, 
                "cxx_class": "Cache", 
                "size": 32768, 
                "tags": {
                    "name": "tags", 
                    "p_state_clk_gate_min": 1000, 
                    "eventq_index": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "default_p_state": "UNDEFINED", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "power_model": null, 
                    "sequential_access": false, 
                    "assoc": 2, 
                    "cxx_class": "LRU", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.cpu.icache.tags", 
                    "hit_latency": 1, 
                    "block_size": 64, 
                    "type": "LRU", 
                    "size": 32768
                }, 
                "clk_domain": "system.cpu_clk_domain", 
                "max_miss_count": 0, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "mem_side": {
                    "peer": "system.cpu.toL2Bus.slave[0]", 
                    "role": "MASTER"
                }, 
                "type": "Cache", 
                "writeback_clean": true, 
                "p_state_clk_gate_min": 1000, 
                "hit_latency": 1, 
                "tgts_per_mshr": 8, 
                "demand_mshr_reserve": 1, 
                "power_model": null, 
                "addr_ranges": [
                    "0:18446744073709551615"
                ], 
                "is_read_only": true, 
                "prefetch_on_access": false, 
                "path": "system.cpu.icache", 
                "mshrs": 2, 
                "name": "icache", 
                "p_state_clk_gate_bins": 20, 
                "sequential_access": false, 
                "assoc": 2
            }, 
            "path": "system.cpu", 
            "numRobs": 1, 
            "switched_out": false, 
            "smtLSQPolicy": "Partitioned", 
            "fetchBufferSize": 16, 
            "simpoint_start_insts": [], 
            "max_insts_any_thread": 0, 
            "smtROBThreshold": 100, 
            "numIQEntries": 48, 
            "branchPred": {
                "useIndirect": true, 
                "indirectSets": 256, 
                "indirectWays": 2, 
                "choiceCtrBits": 2, 
                "name": "branchPred", 
                "globalCtrBits": 2, 
                "numThreads": 1, 
                "choicePredictorSize": 8192, 
                "instShiftAmt": 2, 
                "indirectHashGHR": true, 
                "indirectHashTargets": true, 
                "indirectTagSize": 16, 
                "eventq_index": 0, 
                "BTBTagSize": 18, 
                "BTBEntries": 2048, 
                "cxx_class": "BiModeBP", 
                "path": "system.cpu.branchPred", 
                "type": "BiModeBP", 
                "indirectPathLength": 3, 
                "RASSize": 16, 
                "globalPredictorSize": 8192
            }, 
            "LFSTSize": 1024, 
            "isa": [
                {
                    "pmu": null, 
                    "id_pfr1": 4113, 
                    "id_pfr0": 49, 
                    "id_isar1": 34677009, 
                    "id_isar0": 34607377, 
                    "id_isar3": 17899825, 
                    "id_isar2": 555950401, 
                    "id_isar5": 0, 
                    "id_isar4": 268501314, 
                    "cxx_class": "ArmISA::ISA", 
                    "id_aa64mmfr1_el1": 0, 
                    "id_aa64pfr1_el1": 0, 
                    "system": "system", 
                    "eventq_index": 0, 
                    "type": "ArmISA", 
                    "id_aa64dfr1_el1": 0, 
                    "fpsid": 1090793632, 
                    "id_mmfr0": 270536963, 
                    "id_mmfr1": 0, 
                    "id_mmfr2": 19070976, 
                    "id_mmfr3": 34611729, 
                    "id_aa64mmfr0_el1": 15728642, 
                    "id_aa64dfr0_el1": 1052678, 
                    "path": "system.cpu.isa", 
                    "id_aa64isar0_el1": 0, 
                    "decoderFlavour": "Generic", 
                    "name": "isa", 
                    "midr": 1091551472, 
                    "id_aa64afr0_el1": 0, 
                    "id_aa64isar1_el1": 0, 
                    "id_aa64afr1_el1": 0, 
                    "id_aa64pfr0_el1": 17
                }
            ], 
            "smtROBPolicy": "Partitioned", 
            "iewToFetchDelay": 1, 
            "do_statistics_insts": true, 
            "dispatchWidth": 3, 
            "dcache": {
                "cpu_side": {
                    "peer": "system.cpu.dcache_port", 
                    "role": "SLAVE"
                }, 
                "clusivity": "mostly_incl", 
                "prefetcher": null, 
                "system": "system", 
                "write_buffers": 16, 
                "response_latency": 1, 
                "cxx_class": "Cache", 
                "size": 32768, 
                "tags": {
                    "name": "tags", 
                    "p_state_clk_gate_min": 1000, 
                    "eventq_index": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "default_p_state": "UNDEFINED", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "power_model": null, 
                    "sequential_access": false, 
                    "assoc": 2, 
                    "cxx_class": "LRU", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.cpu.dcache.tags", 
                    "hit_latency": 1, 
                    "block_size": 64, 
                    "type": "LRU", 
                    "size": 32768
                }, 
                "clk_domain": "system.cpu_clk_domain", 
                "max_miss_count": 0, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "mem_side": {
                    "peer": "system.cpu.toL2Bus.slave[1]", 
                    "role": "MASTER"
                }, 
                "type": "Cache", 
                "writeback_clean": true, 
                "p_state_clk_gate_min": 1000, 
                "hit_latency": 1, 
                "tgts_per_mshr": 8, 
                "demand_mshr_reserve": 1, 
                "power_model": null, 
                "addr_ranges": [
                    "0:18446744073709551615"
                ], 
                "is_read_only": false, 
                "prefetch_on_access": false, 
                "path": "system.cpu.dcache", 
                "mshrs": 6, 
                "name": "dcache", 
                "p_state_clk_gate_bins": 20, 
                "sequential_access": false, 
                "assoc": 2
            }, 
            "commitToDecodeDelay": 1, 
            "smtIQPolicy": "Partitioned", 
            "issueWidth": 3, 
            "LSQCheckLoads": true, 
            "commitToRenameDelay": 1, 
            "cachePorts": 200, 
            "system": "system", 
            "checker": null, 
            "numPhysFloatRegs": 256, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "type": "DerivO3CPU", 
            "wbWidth": 3, 
            "interrupts": [
                {
                    "eventq_index": 0, 
                    "path": "system.cpu.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }
            ], 
            "dstage2_mmu": {
                "name": "dstage2_mmu", 
                "tlb": "system.cpu.dtb", 
                "sys": "system", 
                "stage2_tlb": {
                    "name": "stage2_tlb", 
                    "is_stage2": true, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": true, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu.dstage2_mmu.stage2_tlb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu.dstage2_mmu.stage2_tlb", 
                    "type": "ArmTLB", 
                    "size": 32
                }, 
                "eventq_index": 0, 
                "cxx_class": "ArmISA::Stage2MMU", 
                "path": "system.cpu.dstage2_mmu", 
                "type": "ArmStage2MMU"
            }, 
            "smtCommitPolicy": "RoundRobin", 
            "issueToExecuteDelay": 1, 
            "dtb": {
                "name": "dtb", 
                "is_stage2": false, 
                "eventq_index": 0, 
                "cxx_class": "ArmISA::TLB", 
                "walker": {
                    "p_state_clk_gate_min": 1000, 
                    "name": "walker", 
                    "is_stage2": false, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "ArmISA::TableWalker", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "power_model": null, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.cpu.dtb.walker", 
                    "type": "ArmTableWalker", 
                    "port": {
                        "peer": "system.cpu.toL2Bus.slave[3]", 
                        "role": "MASTER"
                    }, 
                    "num_squash_per_cycle": 2
                }, 
                "path": "system.cpu.dtb", 
                "type": "ArmTLB", 
                "size": 64
            }, 
            "numROBEntries": 60, 
            "fetchQueueSize": 32, 
            "iewToCommitDelay": 1, 
            "smtNumFetchingThreads": 1, 
            "istage2_mmu": {
                "name": "istage2_mmu", 
                "tlb": "system.cpu.itb", 
                "sys": "system", 
                "stage2_tlb": {
                    "name": "stage2_tlb", 
                    "is_stage2": true, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": true, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": null, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu.istage2_mmu.stage2_tlb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu.istage2_mmu.stage2_tlb", 
                    "type": "ArmTLB", 
                    "size": 32
                }, 
                "eventq_index": 0, 
                "cxx_class": "ArmISA::Stage2MMU", 
                "path": "system.cpu.istage2_mmu", 
                "type": "ArmStage2MMU"
            }, 
            "forwardComSize": 5, 
            "do_checkpoint_insts": true, 
            "cxx_class": "DerivO3CPU", 
            "commitToIEWDelay": 1, 
            "commitWidth": 3, 
            "clk_domain": "system.cpu_clk_domain", 
            "function_trace_start": 0, 
            "smtFetchPolicy": "SingleThread", 
            "profile": 0, 
            "icache_port": {
                "peer": "system.cpu.icache.cpu_side", 
                "role": "MASTER"
            }, 
            "dcache_port": {
                "peer": "system.cpu.dcache.cpu_side", 
                "role": "MASTER"
            }, 
            "LSQDepCheckShift": 0, 
            "trapLatency": 13, 
            "iewToDecodeDelay": 1, 
            "numPhysCCRegs": 450, 
            "renameToIEWDelay": 1, 
            "p_state_clk_gate_bins": 20, 
            "progress_interval": 0, 
            "LQEntries": 16
        }, 
        "multi_thread": false, 
        "mem_clk_domain": {
            "name": "mem_clk_domain", 
            "clk_domain": "system.clk_domain", 
            "eventq_index": 0, 
            "cxx_class": "DerivedClockDomain", 
            "path": "system.mem_clk_domain", 
            "type": "DerivedClockDomain", 
            "clk_divider": 2
        }, 
        "exit_on_work_items": false, 
        "work_item_id": -1, 
        "num_work_ids": 16
    }, 
    "time_sync_period": 100000000000, 
    "eventq_index": 0, 
    "time_sync_spin_threshold": 100000000, 
    "cxx_class": "Root", 
    "path": "root", 
    "time_sync_enable": false, 
    "type": "Root", 
    "full_system": false
}