<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="zh">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LHAL Driver: include/bflb_dma.h 源文件</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LHAL Driver<span id="projectnumber">&#160;1.0</span>
   </div>
   <div id="projectbrief">LHAL Drivers for bouffalolab Series MicroController</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','搜索');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('bflb__dma_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">载入中...</div>
<div class="SRStatus" id="Searching">搜索中...</div>
<div class="SRStatus" id="NoMatches">未找到</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">bflb_dma.h</div></div>
</div><!--header-->
<div class="contents">
<a href="bflb__dma_8h.html">浏览该文件的文档.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="preprocessor">#ifndef _BFLB_DMA_H</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="preprocessor">#define _BFLB_DMA_H</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span> </div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="preprocessor">#include &quot;<a class="code" href="bflb__core_8h.html">bflb_core.h</a>&quot;</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="group___d_m_a___d_i_r_e_c_t_i_o_n.html#ga0695035d725855ccf64d2d8452a33810">   17</a></span><span class="preprocessor">#define DMA_MEMORY_TO_MEMORY       0</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="group___d_m_a___d_i_r_e_c_t_i_o_n.html#ga9e76fc559a2d5c766c969e6e921b1ee9">   18</a></span><span class="preprocessor">#define DMA_MEMORY_TO_PERIPH       1</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="group___d_m_a___d_i_r_e_c_t_i_o_n.html#gacb2cbf03ecae6804ae4a6f60a3e37c12">   19</a></span><span class="preprocessor">#define DMA_PERIPH_TO_MEMORY       2</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="group___d_m_a___d_i_r_e_c_t_i_o_n.html#ga29a23fab3964ec4aa650c46d1406eb82">   20</a></span><span class="preprocessor">#define DMA_PERIPH_TO_PERIPH       3</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="group___d_m_a___a_d_d_r___i_n_c_r_e_m_e_n_t.html#ga272b335709c2e7a526b5eaa68b4567e5">   28</a></span><span class="preprocessor">#define DMA_ADDR_INCREMENT_DISABLE 0</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="group___d_m_a___a_d_d_r___i_n_c_r_e_m_e_n_t.html#ga15745da69de0be66fe5686894d21d516">   29</a></span><span class="preprocessor">#define DMA_ADDR_INCREMENT_ENABLE  1</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="group___d_m_a___d_a_t_a___w_i_d_t_h.html#ga8e1c603cfec57b436e452d2d11e3a3bd">   37</a></span><span class="preprocessor">#define DMA_DATA_WIDTH_8BIT        0</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="group___d_m_a___d_a_t_a___w_i_d_t_h.html#ga8ab93394eefd65a6a499ffe427cac6b6">   38</a></span><span class="preprocessor">#define DMA_DATA_WIDTH_16BIT       1</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="group___d_m_a___d_a_t_a___w_i_d_t_h.html#gad64b582a545500ee155f4fe043088318">   39</a></span><span class="preprocessor">#define DMA_DATA_WIDTH_32BIT       2</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="group___d_m_a___b_u_r_s_t___c_o_u_n_t.html#gaf87b9b62963504fe169f6bc8899c2d30">   47</a></span><span class="preprocessor">#define DMA_BURST_INCR1            0</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="group___d_m_a___b_u_r_s_t___c_o_u_n_t.html#ga46aec7b757fd036f45fe13ad33ac6591">   48</a></span><span class="preprocessor">#define DMA_BURST_INCR4            1</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="group___d_m_a___b_u_r_s_t___c_o_u_n_t.html#gafe9ed344a96fbdbde8db39fd88242e24">   49</a></span><span class="preprocessor">#define DMA_BURST_INCR8            2</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="group___d_m_a___b_u_r_s_t___c_o_u_n_t.html#gada524e15d82b60a1094ce3ec891af11e">   50</a></span><span class="preprocessor">#define DMA_BURST_INCR16           3</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">#if defined(BL702) || defined(BL602) || defined(BL702L)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">#define DMA_ADDR_UART0_TDR (0x4000A000 + 0x88)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">#define DMA_ADDR_UART0_RDR (0x4000A000 + 0x8C)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">#if !defined(BL702L)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="preprocessor">#define DMA_ADDR_UART1_TDR (0x4000A100 + 0x88)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">#define DMA_ADDR_UART1_RDR (0x4000A100 + 0x8C)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">#define DMA_ADDR_I2C0_TDR (0x4000A300 + 0x88)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">#define DMA_ADDR_I2C0_RDR (0x4000A300 + 0x8C)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">#define DMA_ADDR_SPI0_TDR (0x4000A200 + 0x88)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#define DMA_ADDR_SPI0_RDR (0x4000A200 + 0x8C)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">#if !defined(BL702L)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">#define DMA_ADDR_I2S_TDR (0x4000AA00 + 0x88)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#define DMA_ADDR_I2S_RDR (0x4000AA00 + 0x8C)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#define DMA_ADDR_ADC_RDR (0x40002000 + 0x04)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">#if !defined(BL702L)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">#define DMA_ADDR_DAC_TDR (0x40002000 + 0x48)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">#if defined(BL702L)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">#define DMA_ADDR_IR_TDR    (0x4000A600 + 0x88)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">#define DMA_ADDR_AUADC_RDR (0x4000AD00 + 0x88)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">#define DMA_REQUEST_NONE     0x00000000</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">#define DMA_REQUEST_UART0_RX 0x00000000</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">#define DMA_REQUEST_UART0_TX 0x00000001</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">#if !defined(BL702L)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">#define DMA_REQUEST_UART1_RX 0x00000002</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#define DMA_REQUEST_UART1_TX 0x00000003</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#define DMA_REQUEST_I2C0_RX 0x00000006</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#define DMA_REQUEST_I2C0_TX 0x00000007</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#if defined(BL702L)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#define DMA_REQUEST_IR_TX 0x00000008</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#define DMA_REQUEST_SPI0_RX 0x0000000A</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#define DMA_REQUEST_SPI0_TX 0x0000000B</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">#if defined(BL702L)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#define DMA_REQUEST_AUADC_RX 0x0000000D</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#if !defined(BL702L)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#define DMA_REQUEST_I2S_RX 0x00000014</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#define DMA_REQUEST_I2S_TX 0x00000015</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#define DMA_REQUEST_ADC 0x00000016</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#if !defined(BL702L)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#define DMA_REQUEST_DAC 0x00000017</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">#elif defined(BL616)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#define DMA_ADDR_UART0_TDR      (0x2000A000 + 0x88)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#define DMA_ADDR_UART0_RDR      (0x2000A000 + 0x8C)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#define DMA_ADDR_UART1_TDR      (0x2000A100 + 0x88)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#define DMA_ADDR_UART1_RDR      (0x2000A100 + 0x8C)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#define DMA_ADDR_I2C0_TDR       (0x2000A300 + 0x88)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#define DMA_ADDR_I2C0_RDR       (0x2000A300 + 0x8C)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#define DMA_ADDR_SPI0_TDR       (0x2000A200 + 0x88)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#define DMA_ADDR_SPI0_RDR       (0x2000A200 + 0x8C)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#define DMA_ADDR_I2S_TDR        (0x2000AB00 + 0x88)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#define DMA_ADDR_I2S_RDR        (0x2000AB00 + 0x8C)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#define DMA_ADDR_ADC_RDR        (0x20002000 + 0x04)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">#define DMA_ADDR_DAC_TDR        (0x20002000 + 0x48)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#define DMA_ADDR_DBI_TDR        (0x2000A800 + 0x88)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#define DMA_ADDR_AUDAC_TDR      (0x20055000 + 0x94)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#define DMA_ADDR_AUADC_RDR      (0x2000A000 + 0xC88)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#define DMA_REQUEST_NONE        0x00000000</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#define DMA_REQUEST_UART0_RX    0x00000000</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#define DMA_REQUEST_UART0_TX    0x00000001</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">#define DMA_REQUEST_UART1_RX    0x00000002</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#define DMA_REQUEST_UART1_TX    0x00000003</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#define DMA_REQUEST_I2C0_RX     0x00000006</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#define DMA_REQUEST_I2C0_TX     0x00000007</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#define DMA_REQUEST_SPI0_RX     0x0000000A</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">#define DMA_REQUEST_SPI0_TX     0x0000000B</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">#define DMA_REQUEST_DBI_TX      0x00000014</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">#define DMA_REQUEST_AUADC_RX    0x00000015</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#define DMA_REQUEST_AUDAC_TX    0x0000000D</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#define DMA_REQUEST_I2S_RX      0x00000010</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#define DMA_REQUEST_I2S_TX      0x00000011</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">#define DMA_REQUEST_ADC         0x00000016</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#define DMA_REQUEST_DAC         0x00000017</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#elif defined(BL808) || defined(BL606P)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#define DMA_ADDR_UART0_TDR   (0x2000A000 + 0x88)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">#define DMA_ADDR_UART0_RDR   (0x2000A000 + 0x8C)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#define DMA_ADDR_UART1_TDR   (0x2000A100 + 0x88)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#define DMA_ADDR_UART1_RDR   (0x2000A100 + 0x8C)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">#define DMA_ADDR_UART2_TDR   (0x2000AA00 + 0x88)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#define DMA_ADDR_UART2_RDR   (0x2000AA00 + 0x8C)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#define DMA_ADDR_UART3_TDR   (0x30002000 + 0x88)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define DMA_ADDR_UART3_RDR   (0x30002000 + 0x8C)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#define DMA_ADDR_I2C0_TDR    (0x2000A300 + 0x88)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#define DMA_ADDR_I2C0_RDR    (0x2000A300 + 0x8C)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#define DMA_ADDR_I2C1_TDR    (0x2000A900 + 0x88)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#define DMA_ADDR_I2C1_RDR    (0x2000A900 + 0x8C)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">#define DMA_ADDR_I2C2_TDR    (0x30003000 + 0x88)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">#define DMA_ADDR_I2C2_RDR    (0x30003000 + 0x8C)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">#define DMA_ADDR_I2C3_TDR    (0x30004000 + 0x88)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#define DMA_ADDR_I2C3_RDR    (0x30004000 + 0x8C)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">#define DMA_ADDR_SPI0_TDR    (0x2000A200 + 0x88)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#define DMA_ADDR_SPI0_RDR    (0x2000A200 + 0x8C)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#define DMA_ADDR_SPI1_TDR    (0x30008000 + 0x88)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#define DMA_ADDR_SPI1_RDR    (0x30008000 + 0x8C)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define DMA_ADDR_I2S_TDR     (0x2000AB00 + 0x88)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#define DMA_ADDR_I2S_RDR     (0x2000AB00 + 0x8C)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define DMA_ADDR_ADC_RDR     (0x20002000 + 0x04)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#define DMA_ADDR_DAC_TDR     (0x20002000 + 0x48)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#define DMA_ADDR_IR_TDR      (0x2000A600 + 0x88)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">#define DMA_REQUEST_NONE     0x00000000</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">#define DMA_REQUEST_UART0_RX 0x00000000</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#define DMA_REQUEST_UART0_TX 0x00000001</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">#define DMA_REQUEST_UART1_RX 0x00000002</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#define DMA_REQUEST_UART1_TX 0x00000003</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#define DMA_REQUEST_UART2_RX 0x00000004</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">#define DMA_REQUEST_UART2_TX 0x00000005</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">#define DMA_REQUEST_I2C0_RX  0x00000006</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#define DMA_REQUEST_I2C0_TX  0x00000007</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">#define DMA_REQUEST_IR_TX    0x00000008</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">#define DMA_REQUEST_SPI0_RX  0x0000000A</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">#define DMA_REQUEST_SPI0_TX  0x0000000B</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#define DMA_REQUEST_AUDIO_RX 0x0000000C</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#define DMA_REQUEST_AUDIO_TX 0x0000000D</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">#define DMA_REQUEST_I2C1_RX  0x0000000E</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#define DMA_REQUEST_I2C1_TX  0x0000000F</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">#define DMA_REQUEST_I2S_RX   0x00000010</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#define DMA_REQUEST_I2S_TX   0x00000011</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">#define DMA_REQUEST_ADC      0x00000016</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">#define DMA_REQUEST_DAC      0x00000017</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">/* Only support dma2 */</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">#define DMA_REQUEST_UART3_RX 0x00000000</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#define DMA_REQUEST_UART3_TX 0x00000001</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#define DMA_REQUEST_SPI1_RX  0x00000002</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">#define DMA_REQUEST_SPI1_TX  0x00000003</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">#define DMA_REQUEST_I2C2_RX  0x00000006</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#define DMA_REQUEST_I2C2_TX  0x00000007</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#define DMA_REQUEST_I2C3_RX  0x00000008</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">#define DMA_REQUEST_I2C3_TX  0x00000009</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">#elif defined(BL628)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">#define DMA_ADDR_UART0_TDR   (0x20010000 + 0x88)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">#define DMA_ADDR_UART0_RDR   (0x20010000 + 0x8C)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#define DMA_ADDR_UART1_TDR   (0x20011000 + 0x88)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">#define DMA_ADDR_UART1_RDR   (0x20011000 + 0x8C)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">#define DMA_ADDR_UART2_TDR   (0x20012000 + 0x88)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">#define DMA_ADDR_UART2_RDR   (0x20012000 + 0x8C)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#define DMA_ADDR_I2C0_TDR    (0x20014000 + 0x88)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">#define DMA_ADDR_I2C0_RDR    (0x20014000 + 0x8C)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">#define DMA_ADDR_I2C1_TDR    (0x20015000 + 0x88)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">#define DMA_ADDR_I2C1_RDR    (0x20015000 + 0x8C)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">#define DMA_ADDR_SPI0_TDR    (0x20018000 + 0x88)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">#define DMA_ADDR_SPI0_RDR    (0x20018000 + 0x8C)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">#define DMA_ADDR_I2S_TDR     (0x2001E000 + 0x88)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">#define DMA_ADDR_I2S_RDR     (0x2001E000 + 0x8C)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">#define DMA_ADDR_ADC_RDR     (0x20002000 + 0x04)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">#define DMA_ADDR_DAC_TDR     (0x20002000 + 0x48)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">#define DMA_REQUEST_NONE     0x00000000</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="preprocessor">#define DMA_REQUEST_UART0_RX 0x00000000</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">#define DMA_REQUEST_UART0_TX 0x00000001</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">#define DMA_REQUEST_UART1_RX 0x00000002</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">#define DMA_REQUEST_UART1_TX 0x00000003</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">#define DMA_REQUEST_UART2_RX 0x00000004</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">#define DMA_REQUEST_UART2_TX 0x00000005</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#define DMA_REQUEST_I2C0_RX  0x00000006</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="preprocessor">#define DMA_REQUEST_I2C0_TX  0x00000007</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="preprocessor">#define DMA_REQUEST_I2C1_RX  0x00000008</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="preprocessor">#define DMA_REQUEST_I2C1_TX  0x00000009</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="preprocessor">#define DMA_REQUEST_SPI0_RX  0x0000000A</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="preprocessor">#define DMA_REQUEST_SPI0_TX  0x0000000B</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="preprocessor">#define DMA_REQUEST_I2S_RX   0x00000010</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="preprocessor">#define DMA_REQUEST_I2S_TX   0x00000011</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">#define DMA_REQUEST_ADC      0x00000016</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="preprocessor">#define DMA_REQUEST_DAC      0x00000017</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="group___d_m_a___c_m_d.html#ga5929bb941f3a61ac78fbc991d26e2412">  287</a></span><span class="preprocessor">#define DMA_CMD_SET_SRCADDR_INCREMENT (0x01)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="group___d_m_a___c_m_d.html#ga5df526b2683502b255b0ac031e8349ab">  288</a></span><span class="preprocessor">#define DMA_CMD_SET_DSTADDR_INCREMENT (0x02)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="group___d_m_a___c_m_d.html#ga7eb0634e8c9fa4b345b78a4b4d1dabf0">  289</a></span><span class="preprocessor">#define DMA_CMD_SET_ADD_MODE          (0x03)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="group___d_m_a___c_m_d.html#ga0a609127041b7133c75c2403feee33a8">  290</a></span><span class="preprocessor">#define DMA_CMD_SET_REDUCE_MODE       (0x04)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="group___d_m_a___c_m_d.html#ga0c07cb769cdfb6593c5f3ab902f403d1">  291</a></span><span class="preprocessor">#define DMA_CMD_SET_LLI_CONFIG        (0x05)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="group___d_m_a___c_m_d.html#gad6822634063d4153c55a4dec3c167e83">  292</a></span><span class="preprocessor">#define DMA_CMD_GET_LLI_CONTROL       (0x06)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="unionbflb__dma__lli__control__s.html">  297</a></span><span class="keyword">union </span><a class="code hl_union" href="unionbflb__dma__lli__control__s.html">bflb_dma_lli_control_s</a> {</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>    <span class="keyword">struct</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>    {</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="unionbflb__dma__lli__control__s.html#aba6866821aad613d4dbe63ecfaff4cb4">  300</a></span>        uint32_t <a class="code hl_variable" href="unionbflb__dma__lli__control__s.html#aba6866821aad613d4dbe63ecfaff4cb4">TransferSize</a> : 12; <span class="comment">/* [11: 0],        r/w,        0x0 */</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="unionbflb__dma__lli__control__s.html#adcfba65fe06b445bff6622240a538e90">  301</a></span>        uint32_t <a class="code hl_variable" href="unionbflb__dma__lli__control__s.html#adcfba65fe06b445bff6622240a538e90">SBSize</a>       : 2;  <span class="comment">/* [13:12],        r/w,        0x1 */</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="unionbflb__dma__lli__control__s.html#aadd55217e3d756a18ff7db855a899767">  302</a></span>        uint32_t <a class="code hl_variable" href="unionbflb__dma__lli__control__s.html#aadd55217e3d756a18ff7db855a899767">dst_min_mode</a> : 1;  <span class="comment">/* [   14],        r/w,        0x0 */</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="unionbflb__dma__lli__control__s.html#a8b0921085df188e393daec5de02d97cf">  303</a></span>        uint32_t <a class="code hl_variable" href="unionbflb__dma__lli__control__s.html#a8b0921085df188e393daec5de02d97cf">DBSize</a>       : 2;  <span class="comment">/* [16:15],        r/w,        0x1 */</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="unionbflb__dma__lli__control__s.html#a3f38e4762db444a75a1899fd9e112088">  304</a></span>        uint32_t <a class="code hl_variable" href="unionbflb__dma__lli__control__s.html#a3f38e4762db444a75a1899fd9e112088">dst_add_mode</a> : 1;  <span class="comment">/* [   17],        r/w,        0x0 */</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="unionbflb__dma__lli__control__s.html#affef20bdda6c337dace69560fd722c06">  305</a></span>        uint32_t <a class="code hl_variable" href="unionbflb__dma__lli__control__s.html#affef20bdda6c337dace69560fd722c06">SWidth</a>       : 2;  <span class="comment">/* [19:18],        r/w,        0x2 */</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="unionbflb__dma__lli__control__s.html#a10fd34fdb15b71134e4f4b07774d63d7">  306</a></span>        uint32_t <a class="code hl_variable" href="unionbflb__dma__lli__control__s.html#a10fd34fdb15b71134e4f4b07774d63d7">reserved_20</a>  : 1;  <span class="comment">/* [   20],       rsvd,        0x0 */</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="unionbflb__dma__lli__control__s.html#accee30ac8707befb8139de98ffae8c88">  307</a></span>        uint32_t <a class="code hl_variable" href="unionbflb__dma__lli__control__s.html#accee30ac8707befb8139de98ffae8c88">DWidth</a>       : 2;  <span class="comment">/* [22:21],        r/w,        0x2 */</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="unionbflb__dma__lli__control__s.html#a5eb7985644f1af8c758a26c10ead9033">  308</a></span>        uint32_t <a class="code hl_variable" href="unionbflb__dma__lli__control__s.html#a5eb7985644f1af8c758a26c10ead9033">fix_cnt</a>      : 2;  <span class="comment">/* [24:23],        r/w,        0x0 */</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="unionbflb__dma__lli__control__s.html#a54187270311a7b8c4eef0f50983af5f4">  309</a></span>        uint32_t <a class="code hl_variable" href="unionbflb__dma__lli__control__s.html#a54187270311a7b8c4eef0f50983af5f4">SLargerD</a>     : 1;  <span class="comment">/* [   25],        r/w,        0x0 */</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="unionbflb__dma__lli__control__s.html#af2a322a834854e0a071d8663eaf5537a">  310</a></span>        uint32_t <a class="code hl_variable" href="unionbflb__dma__lli__control__s.html#af2a322a834854e0a071d8663eaf5537a">SI</a>           : 1;  <span class="comment">/* [   26],        r/w,        0x1 */</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="unionbflb__dma__lli__control__s.html#ae4582581ee6e2013e2679facea7c1b08">  311</a></span>        uint32_t <a class="code hl_variable" href="unionbflb__dma__lli__control__s.html#ae4582581ee6e2013e2679facea7c1b08">DI</a>           : 1;  <span class="comment">/* [   27],        r/w,        0x1 */</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="unionbflb__dma__lli__control__s.html#a99c1890a0ed4ce5d8510ab40e7a9fa41">  312</a></span>        uint32_t <a class="code hl_variable" href="unionbflb__dma__lli__control__s.html#a99c1890a0ed4ce5d8510ab40e7a9fa41">Prot</a>         : 3;  <span class="comment">/* [30:28],        r/w,        0x0 */</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="unionbflb__dma__lli__control__s.html#a4c9521189df41a29b4ae85fcd605d30c">  313</a></span>        uint32_t <a class="code hl_variable" href="unionbflb__dma__lli__control__s.html#a4c9521189df41a29b4ae85fcd605d30c">I</a>            : 1;  <span class="comment">/* [   31],        r/w,        0x0 */</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="unionbflb__dma__lli__control__s.html#a443572e47902e767213ac4cfbe460cf0">  314</a></span>    } <a class="code hl_variable" href="unionbflb__dma__lli__control__s.html#a443572e47902e767213ac4cfbe460cf0">bits</a>;</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="unionbflb__dma__lli__control__s.html#adb358c20ee228eecf09b17ae8d3b2f09">  315</a></span>    uint32_t <a class="code hl_variable" href="unionbflb__dma__lli__control__s.html#adb358c20ee228eecf09b17ae8d3b2f09">WORD</a>;</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>};</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="structbflb__dma__channel__lli__pool__s.html">  326</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structbflb__dma__channel__lli__pool__s.html">bflb_dma_channel_lli_pool_s</a> {</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="structbflb__dma__channel__lli__pool__s.html#a6a462ff6ecd832025b4f8934f226d5b5">  327</a></span>    uint32_t <a class="code hl_variable" href="structbflb__dma__channel__lli__pool__s.html#a6a462ff6ecd832025b4f8934f226d5b5">src_addr</a>;</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="structbflb__dma__channel__lli__pool__s.html#ad3367f6b5057b9c73b012338e5a437ae">  328</a></span>    uint32_t <a class="code hl_variable" href="structbflb__dma__channel__lli__pool__s.html#ad3367f6b5057b9c73b012338e5a437ae">dst_addr</a>;</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="structbflb__dma__channel__lli__pool__s.html#ade45c010be0a991063a23b83ab887ae4">  329</a></span>    uint32_t <a class="code hl_variable" href="structbflb__dma__channel__lli__pool__s.html#ade45c010be0a991063a23b83ab887ae4">nextlli</a>;</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="structbflb__dma__channel__lli__pool__s.html#a737f05cbf5040634743f7941b2d98e43">  330</a></span>    <span class="keyword">union </span><a class="code hl_union" href="unionbflb__dma__lli__control__s.html">bflb_dma_lli_control_s</a> <a class="code hl_variable" href="structbflb__dma__channel__lli__pool__s.html#a737f05cbf5040634743f7941b2d98e43">control</a>;</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>};</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="structbflb__dma__channel__lli__transfer__s.html">  340</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structbflb__dma__channel__lli__transfer__s.html">bflb_dma_channel_lli_transfer_s</a> {</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="structbflb__dma__channel__lli__transfer__s.html#a6a462ff6ecd832025b4f8934f226d5b5">  341</a></span>    uint32_t <a class="code hl_variable" href="structbflb__dma__channel__lli__transfer__s.html#a6a462ff6ecd832025b4f8934f226d5b5">src_addr</a>;</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="structbflb__dma__channel__lli__transfer__s.html#ad3367f6b5057b9c73b012338e5a437ae">  342</a></span>    uint32_t <a class="code hl_variable" href="structbflb__dma__channel__lli__transfer__s.html#ad3367f6b5057b9c73b012338e5a437ae">dst_addr</a>;</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="structbflb__dma__channel__lli__transfer__s.html#a80c8d9afd27a344ca543d05abe4209b0">  343</a></span>    uint32_t <a class="code hl_variable" href="structbflb__dma__channel__lli__transfer__s.html#a80c8d9afd27a344ca543d05abe4209b0">nbytes</a>;</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>};</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="structbflb__dma__channel__config__s.html">  359</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structbflb__dma__channel__config__s.html">bflb_dma_channel_config_s</a> {</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="structbflb__dma__channel__config__s.html#ac6116d5235e13e059e591879c46d7174">  360</a></span>    uint8_t <a class="code hl_variable" href="structbflb__dma__channel__config__s.html#ac6116d5235e13e059e591879c46d7174">direction</a>;</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="structbflb__dma__channel__config__s.html#a60191a23b1cb8ec9e4e98247ad69ed6c">  361</a></span>    uint32_t <a class="code hl_variable" href="structbflb__dma__channel__config__s.html#a60191a23b1cb8ec9e4e98247ad69ed6c">src_req</a>;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="structbflb__dma__channel__config__s.html#a8bdc4198616b3913b2e6b71afb90685f">  362</a></span>    uint32_t <a class="code hl_variable" href="structbflb__dma__channel__config__s.html#a8bdc4198616b3913b2e6b71afb90685f">dst_req</a>;</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="structbflb__dma__channel__config__s.html#ad45e97f9df28e051a0fdaaf0a5e2bcfe">  363</a></span>    uint8_t <a class="code hl_variable" href="structbflb__dma__channel__config__s.html#ad45e97f9df28e051a0fdaaf0a5e2bcfe">src_addr_inc</a>;</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="structbflb__dma__channel__config__s.html#a568dab5507e23ed43177af6efea8fd12">  364</a></span>    uint8_t <a class="code hl_variable" href="structbflb__dma__channel__config__s.html#a568dab5507e23ed43177af6efea8fd12">dst_addr_inc</a>;</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="structbflb__dma__channel__config__s.html#ac64297ac5bbc8aa47cd4198f65177850">  365</a></span>    uint8_t <a class="code hl_variable" href="structbflb__dma__channel__config__s.html#ac64297ac5bbc8aa47cd4198f65177850">src_burst_count</a>;</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="structbflb__dma__channel__config__s.html#a1c3e9f338332970541325a8bfc067e45">  366</a></span>    uint8_t <a class="code hl_variable" href="structbflb__dma__channel__config__s.html#a1c3e9f338332970541325a8bfc067e45">dst_burst_count</a>;</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="structbflb__dma__channel__config__s.html#aceac3a5fb7bc2fbbf86ee36c9ad30c6a">  367</a></span>    uint8_t <a class="code hl_variable" href="structbflb__dma__channel__config__s.html#aceac3a5fb7bc2fbbf86ee36c9ad30c6a">src_width</a>;</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="structbflb__dma__channel__config__s.html#a09984fa85e50ced9b95b88372b484688">  368</a></span>    uint8_t <a class="code hl_variable" href="structbflb__dma__channel__config__s.html#a09984fa85e50ced9b95b88372b484688">dst_width</a>;</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>};</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span> </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga27798bda62ef1525b59152ec53f8dbe1">  381</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___d_m_a.html#ga27798bda62ef1525b59152ec53f8dbe1">bflb_dma_channel_init</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structbflb__device__s.html">bflb_device_s</a> *dev, <span class="keyword">const</span> <span class="keyword">struct</span> <a class="code hl_struct" href="structbflb__dma__channel__config__s.html">bflb_dma_channel_config_s</a> *config);</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="group___d_m_a.html#gaa435cd40820ce5ce9b33360877d433d2">  388</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___d_m_a.html#gaa435cd40820ce5ce9b33360877d433d2">bflb_dma_channel_deinit</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structbflb__device__s.html">bflb_device_s</a> *dev);</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span> </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="group___d_m_a.html#gaf94b696acf79e3c987755ef79435e8a9">  395</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___d_m_a.html#gaf94b696acf79e3c987755ef79435e8a9">bflb_dma_channel_start</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structbflb__device__s.html">bflb_device_s</a> *dev);</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga97694fd00e8e38c4d9457462aa055477">  402</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___d_m_a.html#ga97694fd00e8e38c4d9457462aa055477">bflb_dma_channel_stop</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structbflb__device__s.html">bflb_device_s</a> *dev);</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span> </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga81ae4cf9b6c2a6ca42e74520b74fa203">  410</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="group___d_m_a.html#ga81ae4cf9b6c2a6ca42e74520b74fa203">bflb_dma_channel_isbusy</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structbflb__device__s.html">bflb_device_s</a> *dev);</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span> </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga619531259b8a5037248fe8f89d1aadbf">  419</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___d_m_a.html#ga619531259b8a5037248fe8f89d1aadbf">bflb_dma_channel_irq_attach</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structbflb__device__s.html">bflb_device_s</a> *dev, <span class="keywordtype">void</span> (*callback)(<span class="keywordtype">void</span> *arg), <span class="keywordtype">void</span> *arg);</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span> </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="group___d_m_a.html#gaca3597684b184fe5c250d62aa58ccc92">  426</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___d_m_a.html#gaca3597684b184fe5c250d62aa58ccc92">bflb_dma_channel_irq_detach</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structbflb__device__s.html">bflb_device_s</a> *dev);</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span> </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga474dd84d6195e1e5adc60947f3316453">  438</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="group___d_m_a.html#ga474dd84d6195e1e5adc60947f3316453">bflb_dma_channel_lli_reload</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structbflb__device__s.html">bflb_device_s</a> *dev,</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>                                <span class="keyword">struct</span> <a class="code hl_struct" href="structbflb__dma__channel__lli__pool__s.html">bflb_dma_channel_lli_pool_s</a> *lli_pool, uint32_t max_lli_count,</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>                                <span class="keyword">struct</span> <a class="code hl_struct" href="structbflb__dma__channel__lli__transfer__s.html">bflb_dma_channel_lli_transfer_s</a> *transfer, uint32_t count);</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga9144517bd10bedbb3e1994d81fe41987">  449</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___d_m_a.html#ga9144517bd10bedbb3e1994d81fe41987">bflb_dma_channel_lli_link_head</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structbflb__device__s.html">bflb_device_s</a> *dev,</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>                                    <span class="keyword">struct</span> <a class="code hl_struct" href="structbflb__dma__channel__lli__pool__s.html">bflb_dma_channel_lli_pool_s</a> *lli_pool,</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>                                    uint32_t used_lli_count);</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span> </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="group___d_m_a.html#gafda8f906799fc351ec0c667eb272972f">  461</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="group___d_m_a.html#gafda8f906799fc351ec0c667eb272972f">bflb_dma_feature_control</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structbflb__device__s.html">bflb_device_s</a> *dev, <span class="keywordtype">int</span> cmd, <span class="keywordtype">size_t</span> arg);</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span> </div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga197a07e9057dd908311bdbf1111b3894">  469</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___d_m_a.html#ga197a07e9057dd908311bdbf1111b3894">bflb_dma_channel_tcint_mask</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structbflb__device__s.html">bflb_device_s</a> *dev, <span class="keywordtype">bool</span> mask);</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga1e283bd0ba4a8438d7dac01ae34e808f">  477</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="group___d_m_a.html#ga1e283bd0ba4a8438d7dac01ae34e808f">bflb_dma_channel_get_tcint_status</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structbflb__device__s.html">bflb_device_s</a> *dev);</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span> </div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga94077efffc3e947ff8b9e4d6d5ea239e">  484</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___d_m_a.html#ga94077efffc3e947ff8b9e4d6d5ea239e">bflb_dma_channel_tcint_clear</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structbflb__device__s.html">bflb_device_s</a> *dev);</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span> </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>}</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span> </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="abflb__core_8h_html"><div class="ttname"><a href="bflb__core_8h.html">bflb_core.h</a></div></div>
<div class="ttc" id="agroup___d_m_a_html_ga197a07e9057dd908311bdbf1111b3894"><div class="ttname"><a href="group___d_m_a.html#ga197a07e9057dd908311bdbf1111b3894">bflb_dma_channel_tcint_mask</a></div><div class="ttdeci">void bflb_dma_channel_tcint_mask(struct bflb_device_s *dev, bool mask)</div><div class="ttdoc">Enable or disable dma channel transmission completion interrupt.</div></div>
<div class="ttc" id="agroup___d_m_a_html_ga1e283bd0ba4a8438d7dac01ae34e808f"><div class="ttname"><a href="group___d_m_a.html#ga1e283bd0ba4a8438d7dac01ae34e808f">bflb_dma_channel_get_tcint_status</a></div><div class="ttdeci">bool bflb_dma_channel_get_tcint_status(struct bflb_device_s *dev)</div><div class="ttdoc">Check if dma channel transfers completely.</div></div>
<div class="ttc" id="agroup___d_m_a_html_ga27798bda62ef1525b59152ec53f8dbe1"><div class="ttname"><a href="group___d_m_a.html#ga27798bda62ef1525b59152ec53f8dbe1">bflb_dma_channel_init</a></div><div class="ttdeci">void bflb_dma_channel_init(struct bflb_device_s *dev, const struct bflb_dma_channel_config_s *config)</div><div class="ttdoc">Initialize dma channel.</div></div>
<div class="ttc" id="agroup___d_m_a_html_ga474dd84d6195e1e5adc60947f3316453"><div class="ttname"><a href="group___d_m_a.html#ga474dd84d6195e1e5adc60947f3316453">bflb_dma_channel_lli_reload</a></div><div class="ttdeci">int bflb_dma_channel_lli_reload(struct bflb_device_s *dev, struct bflb_dma_channel_lli_pool_s *lli_pool, uint32_t max_lli_count, struct bflb_dma_channel_lli_transfer_s *transfer, uint32_t count)</div><div class="ttdoc">Config dma channel lli.</div></div>
<div class="ttc" id="agroup___d_m_a_html_ga619531259b8a5037248fe8f89d1aadbf"><div class="ttname"><a href="group___d_m_a.html#ga619531259b8a5037248fe8f89d1aadbf">bflb_dma_channel_irq_attach</a></div><div class="ttdeci">void bflb_dma_channel_irq_attach(struct bflb_device_s *dev, void(*callback)(void *arg), void *arg)</div><div class="ttdoc">Register dma channel transmission completion interrupt callback.</div></div>
<div class="ttc" id="agroup___d_m_a_html_ga81ae4cf9b6c2a6ca42e74520b74fa203"><div class="ttname"><a href="group___d_m_a.html#ga81ae4cf9b6c2a6ca42e74520b74fa203">bflb_dma_channel_isbusy</a></div><div class="ttdeci">bool bflb_dma_channel_isbusy(struct bflb_device_s *dev)</div><div class="ttdoc">Check if dma channel is in busy.</div></div>
<div class="ttc" id="agroup___d_m_a_html_ga9144517bd10bedbb3e1994d81fe41987"><div class="ttname"><a href="group___d_m_a.html#ga9144517bd10bedbb3e1994d81fe41987">bflb_dma_channel_lli_link_head</a></div><div class="ttdeci">void bflb_dma_channel_lli_link_head(struct bflb_device_s *dev, struct bflb_dma_channel_lli_pool_s *lli_pool, uint32_t used_lli_count)</div><div class="ttdoc">Enable lli continueous mode.</div></div>
<div class="ttc" id="agroup___d_m_a_html_ga94077efffc3e947ff8b9e4d6d5ea239e"><div class="ttname"><a href="group___d_m_a.html#ga94077efffc3e947ff8b9e4d6d5ea239e">bflb_dma_channel_tcint_clear</a></div><div class="ttdeci">void bflb_dma_channel_tcint_clear(struct bflb_device_s *dev)</div><div class="ttdoc">Clear dma channel transmission completion interrupt status.</div></div>
<div class="ttc" id="agroup___d_m_a_html_ga97694fd00e8e38c4d9457462aa055477"><div class="ttname"><a href="group___d_m_a.html#ga97694fd00e8e38c4d9457462aa055477">bflb_dma_channel_stop</a></div><div class="ttdeci">void bflb_dma_channel_stop(struct bflb_device_s *dev)</div><div class="ttdoc">Stop dma channel transfer.</div></div>
<div class="ttc" id="agroup___d_m_a_html_gaa435cd40820ce5ce9b33360877d433d2"><div class="ttname"><a href="group___d_m_a.html#gaa435cd40820ce5ce9b33360877d433d2">bflb_dma_channel_deinit</a></div><div class="ttdeci">void bflb_dma_channel_deinit(struct bflb_device_s *dev)</div><div class="ttdoc">Deinitialize dma channel.</div></div>
<div class="ttc" id="agroup___d_m_a_html_gaca3597684b184fe5c250d62aa58ccc92"><div class="ttname"><a href="group___d_m_a.html#gaca3597684b184fe5c250d62aa58ccc92">bflb_dma_channel_irq_detach</a></div><div class="ttdeci">void bflb_dma_channel_irq_detach(struct bflb_device_s *dev)</div><div class="ttdoc">Unregister dma channel transmission completion interrupt callback.</div></div>
<div class="ttc" id="agroup___d_m_a_html_gaf94b696acf79e3c987755ef79435e8a9"><div class="ttname"><a href="group___d_m_a.html#gaf94b696acf79e3c987755ef79435e8a9">bflb_dma_channel_start</a></div><div class="ttdeci">void bflb_dma_channel_start(struct bflb_device_s *dev)</div><div class="ttdoc">Start dma channel transfer.</div></div>
<div class="ttc" id="agroup___d_m_a_html_gafda8f906799fc351ec0c667eb272972f"><div class="ttname"><a href="group___d_m_a.html#gafda8f906799fc351ec0c667eb272972f">bflb_dma_feature_control</a></div><div class="ttdeci">int bflb_dma_feature_control(struct bflb_device_s *dev, int cmd, size_t arg)</div><div class="ttdoc">Control dma feature.</div></div>
<div class="ttc" id="astructbflb__device__s_html"><div class="ttname"><a href="structbflb__device__s.html">bflb_device_s</a></div><div class="ttdef"><b>Definition:</b> <a href="bflb__core_8h_source.html#l00091">bflb_core.h:91</a></div></div>
<div class="ttc" id="astructbflb__dma__channel__config__s_html"><div class="ttname"><a href="structbflb__dma__channel__config__s.html">bflb_dma_channel_config_s</a></div><div class="ttdoc">DMA configuration structure</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00359">bflb_dma.h:359</a></div></div>
<div class="ttc" id="astructbflb__dma__channel__config__s_html_a09984fa85e50ced9b95b88372b484688"><div class="ttname"><a href="structbflb__dma__channel__config__s.html#a09984fa85e50ced9b95b88372b484688">bflb_dma_channel_config_s::dst_width</a></div><div class="ttdeci">uint8_t dst_width</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00368">bflb_dma.h:368</a></div></div>
<div class="ttc" id="astructbflb__dma__channel__config__s_html_a1c3e9f338332970541325a8bfc067e45"><div class="ttname"><a href="structbflb__dma__channel__config__s.html#a1c3e9f338332970541325a8bfc067e45">bflb_dma_channel_config_s::dst_burst_count</a></div><div class="ttdeci">uint8_t dst_burst_count</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00366">bflb_dma.h:366</a></div></div>
<div class="ttc" id="astructbflb__dma__channel__config__s_html_a568dab5507e23ed43177af6efea8fd12"><div class="ttname"><a href="structbflb__dma__channel__config__s.html#a568dab5507e23ed43177af6efea8fd12">bflb_dma_channel_config_s::dst_addr_inc</a></div><div class="ttdeci">uint8_t dst_addr_inc</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00364">bflb_dma.h:364</a></div></div>
<div class="ttc" id="astructbflb__dma__channel__config__s_html_a60191a23b1cb8ec9e4e98247ad69ed6c"><div class="ttname"><a href="structbflb__dma__channel__config__s.html#a60191a23b1cb8ec9e4e98247ad69ed6c">bflb_dma_channel_config_s::src_req</a></div><div class="ttdeci">uint32_t src_req</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00361">bflb_dma.h:361</a></div></div>
<div class="ttc" id="astructbflb__dma__channel__config__s_html_a8bdc4198616b3913b2e6b71afb90685f"><div class="ttname"><a href="structbflb__dma__channel__config__s.html#a8bdc4198616b3913b2e6b71afb90685f">bflb_dma_channel_config_s::dst_req</a></div><div class="ttdeci">uint32_t dst_req</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00362">bflb_dma.h:362</a></div></div>
<div class="ttc" id="astructbflb__dma__channel__config__s_html_ac6116d5235e13e059e591879c46d7174"><div class="ttname"><a href="structbflb__dma__channel__config__s.html#ac6116d5235e13e059e591879c46d7174">bflb_dma_channel_config_s::direction</a></div><div class="ttdeci">uint8_t direction</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00360">bflb_dma.h:360</a></div></div>
<div class="ttc" id="astructbflb__dma__channel__config__s_html_ac64297ac5bbc8aa47cd4198f65177850"><div class="ttname"><a href="structbflb__dma__channel__config__s.html#ac64297ac5bbc8aa47cd4198f65177850">bflb_dma_channel_config_s::src_burst_count</a></div><div class="ttdeci">uint8_t src_burst_count</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00365">bflb_dma.h:365</a></div></div>
<div class="ttc" id="astructbflb__dma__channel__config__s_html_aceac3a5fb7bc2fbbf86ee36c9ad30c6a"><div class="ttname"><a href="structbflb__dma__channel__config__s.html#aceac3a5fb7bc2fbbf86ee36c9ad30c6a">bflb_dma_channel_config_s::src_width</a></div><div class="ttdeci">uint8_t src_width</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00367">bflb_dma.h:367</a></div></div>
<div class="ttc" id="astructbflb__dma__channel__config__s_html_ad45e97f9df28e051a0fdaaf0a5e2bcfe"><div class="ttname"><a href="structbflb__dma__channel__config__s.html#ad45e97f9df28e051a0fdaaf0a5e2bcfe">bflb_dma_channel_config_s::src_addr_inc</a></div><div class="ttdeci">uint8_t src_addr_inc</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00363">bflb_dma.h:363</a></div></div>
<div class="ttc" id="astructbflb__dma__channel__lli__pool__s_html"><div class="ttname"><a href="structbflb__dma__channel__lli__pool__s.html">bflb_dma_channel_lli_pool_s</a></div><div class="ttdoc">DMA channel lli pool structure</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00326">bflb_dma.h:326</a></div></div>
<div class="ttc" id="astructbflb__dma__channel__lli__pool__s_html_a6a462ff6ecd832025b4f8934f226d5b5"><div class="ttname"><a href="structbflb__dma__channel__lli__pool__s.html#a6a462ff6ecd832025b4f8934f226d5b5">bflb_dma_channel_lli_pool_s::src_addr</a></div><div class="ttdeci">uint32_t src_addr</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00327">bflb_dma.h:327</a></div></div>
<div class="ttc" id="astructbflb__dma__channel__lli__pool__s_html_a737f05cbf5040634743f7941b2d98e43"><div class="ttname"><a href="structbflb__dma__channel__lli__pool__s.html#a737f05cbf5040634743f7941b2d98e43">bflb_dma_channel_lli_pool_s::control</a></div><div class="ttdeci">union bflb_dma_lli_control_s control</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00330">bflb_dma.h:330</a></div></div>
<div class="ttc" id="astructbflb__dma__channel__lli__pool__s_html_ad3367f6b5057b9c73b012338e5a437ae"><div class="ttname"><a href="structbflb__dma__channel__lli__pool__s.html#ad3367f6b5057b9c73b012338e5a437ae">bflb_dma_channel_lli_pool_s::dst_addr</a></div><div class="ttdeci">uint32_t dst_addr</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00328">bflb_dma.h:328</a></div></div>
<div class="ttc" id="astructbflb__dma__channel__lli__pool__s_html_ade45c010be0a991063a23b83ab887ae4"><div class="ttname"><a href="structbflb__dma__channel__lli__pool__s.html#ade45c010be0a991063a23b83ab887ae4">bflb_dma_channel_lli_pool_s::nextlli</a></div><div class="ttdeci">uint32_t nextlli</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00329">bflb_dma.h:329</a></div></div>
<div class="ttc" id="astructbflb__dma__channel__lli__transfer__s_html"><div class="ttname"><a href="structbflb__dma__channel__lli__transfer__s.html">bflb_dma_channel_lli_transfer_s</a></div><div class="ttdoc">DMA channel lli transfer structure</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00340">bflb_dma.h:340</a></div></div>
<div class="ttc" id="astructbflb__dma__channel__lli__transfer__s_html_a6a462ff6ecd832025b4f8934f226d5b5"><div class="ttname"><a href="structbflb__dma__channel__lli__transfer__s.html#a6a462ff6ecd832025b4f8934f226d5b5">bflb_dma_channel_lli_transfer_s::src_addr</a></div><div class="ttdeci">uint32_t src_addr</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00341">bflb_dma.h:341</a></div></div>
<div class="ttc" id="astructbflb__dma__channel__lli__transfer__s_html_a80c8d9afd27a344ca543d05abe4209b0"><div class="ttname"><a href="structbflb__dma__channel__lli__transfer__s.html#a80c8d9afd27a344ca543d05abe4209b0">bflb_dma_channel_lli_transfer_s::nbytes</a></div><div class="ttdeci">uint32_t nbytes</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00343">bflb_dma.h:343</a></div></div>
<div class="ttc" id="astructbflb__dma__channel__lli__transfer__s_html_ad3367f6b5057b9c73b012338e5a437ae"><div class="ttname"><a href="structbflb__dma__channel__lli__transfer__s.html#ad3367f6b5057b9c73b012338e5a437ae">bflb_dma_channel_lli_transfer_s::dst_addr</a></div><div class="ttdeci">uint32_t dst_addr</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00342">bflb_dma.h:342</a></div></div>
<div class="ttc" id="aunionbflb__dma__lli__control__s_html"><div class="ttname"><a href="unionbflb__dma__lli__control__s.html">bflb_dma_lli_control_s</a></div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00297">bflb_dma.h:297</a></div></div>
<div class="ttc" id="aunionbflb__dma__lli__control__s_html_a10fd34fdb15b71134e4f4b07774d63d7"><div class="ttname"><a href="unionbflb__dma__lli__control__s.html#a10fd34fdb15b71134e4f4b07774d63d7">bflb_dma_lli_control_s::reserved_20</a></div><div class="ttdeci">uint32_t reserved_20</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00306">bflb_dma.h:306</a></div></div>
<div class="ttc" id="aunionbflb__dma__lli__control__s_html_a3f38e4762db444a75a1899fd9e112088"><div class="ttname"><a href="unionbflb__dma__lli__control__s.html#a3f38e4762db444a75a1899fd9e112088">bflb_dma_lli_control_s::dst_add_mode</a></div><div class="ttdeci">uint32_t dst_add_mode</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00304">bflb_dma.h:304</a></div></div>
<div class="ttc" id="aunionbflb__dma__lli__control__s_html_a443572e47902e767213ac4cfbe460cf0"><div class="ttname"><a href="unionbflb__dma__lli__control__s.html#a443572e47902e767213ac4cfbe460cf0">bflb_dma_lli_control_s::bits</a></div><div class="ttdeci">struct bflb_dma_lli_control_s::@0 bits</div></div>
<div class="ttc" id="aunionbflb__dma__lli__control__s_html_a4c9521189df41a29b4ae85fcd605d30c"><div class="ttname"><a href="unionbflb__dma__lli__control__s.html#a4c9521189df41a29b4ae85fcd605d30c">bflb_dma_lli_control_s::I</a></div><div class="ttdeci">uint32_t I</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00313">bflb_dma.h:313</a></div></div>
<div class="ttc" id="aunionbflb__dma__lli__control__s_html_a54187270311a7b8c4eef0f50983af5f4"><div class="ttname"><a href="unionbflb__dma__lli__control__s.html#a54187270311a7b8c4eef0f50983af5f4">bflb_dma_lli_control_s::SLargerD</a></div><div class="ttdeci">uint32_t SLargerD</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00309">bflb_dma.h:309</a></div></div>
<div class="ttc" id="aunionbflb__dma__lli__control__s_html_a5eb7985644f1af8c758a26c10ead9033"><div class="ttname"><a href="unionbflb__dma__lli__control__s.html#a5eb7985644f1af8c758a26c10ead9033">bflb_dma_lli_control_s::fix_cnt</a></div><div class="ttdeci">uint32_t fix_cnt</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00308">bflb_dma.h:308</a></div></div>
<div class="ttc" id="aunionbflb__dma__lli__control__s_html_a8b0921085df188e393daec5de02d97cf"><div class="ttname"><a href="unionbflb__dma__lli__control__s.html#a8b0921085df188e393daec5de02d97cf">bflb_dma_lli_control_s::DBSize</a></div><div class="ttdeci">uint32_t DBSize</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00303">bflb_dma.h:303</a></div></div>
<div class="ttc" id="aunionbflb__dma__lli__control__s_html_a99c1890a0ed4ce5d8510ab40e7a9fa41"><div class="ttname"><a href="unionbflb__dma__lli__control__s.html#a99c1890a0ed4ce5d8510ab40e7a9fa41">bflb_dma_lli_control_s::Prot</a></div><div class="ttdeci">uint32_t Prot</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00312">bflb_dma.h:312</a></div></div>
<div class="ttc" id="aunionbflb__dma__lli__control__s_html_aadd55217e3d756a18ff7db855a899767"><div class="ttname"><a href="unionbflb__dma__lli__control__s.html#aadd55217e3d756a18ff7db855a899767">bflb_dma_lli_control_s::dst_min_mode</a></div><div class="ttdeci">uint32_t dst_min_mode</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00302">bflb_dma.h:302</a></div></div>
<div class="ttc" id="aunionbflb__dma__lli__control__s_html_aba6866821aad613d4dbe63ecfaff4cb4"><div class="ttname"><a href="unionbflb__dma__lli__control__s.html#aba6866821aad613d4dbe63ecfaff4cb4">bflb_dma_lli_control_s::TransferSize</a></div><div class="ttdeci">uint32_t TransferSize</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00300">bflb_dma.h:300</a></div></div>
<div class="ttc" id="aunionbflb__dma__lli__control__s_html_accee30ac8707befb8139de98ffae8c88"><div class="ttname"><a href="unionbflb__dma__lli__control__s.html#accee30ac8707befb8139de98ffae8c88">bflb_dma_lli_control_s::DWidth</a></div><div class="ttdeci">uint32_t DWidth</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00307">bflb_dma.h:307</a></div></div>
<div class="ttc" id="aunionbflb__dma__lli__control__s_html_adb358c20ee228eecf09b17ae8d3b2f09"><div class="ttname"><a href="unionbflb__dma__lli__control__s.html#adb358c20ee228eecf09b17ae8d3b2f09">bflb_dma_lli_control_s::WORD</a></div><div class="ttdeci">uint32_t WORD</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00315">bflb_dma.h:315</a></div></div>
<div class="ttc" id="aunionbflb__dma__lli__control__s_html_adcfba65fe06b445bff6622240a538e90"><div class="ttname"><a href="unionbflb__dma__lli__control__s.html#adcfba65fe06b445bff6622240a538e90">bflb_dma_lli_control_s::SBSize</a></div><div class="ttdeci">uint32_t SBSize</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00301">bflb_dma.h:301</a></div></div>
<div class="ttc" id="aunionbflb__dma__lli__control__s_html_ae4582581ee6e2013e2679facea7c1b08"><div class="ttname"><a href="unionbflb__dma__lli__control__s.html#ae4582581ee6e2013e2679facea7c1b08">bflb_dma_lli_control_s::DI</a></div><div class="ttdeci">uint32_t DI</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00311">bflb_dma.h:311</a></div></div>
<div class="ttc" id="aunionbflb__dma__lli__control__s_html_af2a322a834854e0a071d8663eaf5537a"><div class="ttname"><a href="unionbflb__dma__lli__control__s.html#af2a322a834854e0a071d8663eaf5537a">bflb_dma_lli_control_s::SI</a></div><div class="ttdeci">uint32_t SI</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00310">bflb_dma.h:310</a></div></div>
<div class="ttc" id="aunionbflb__dma__lli__control__s_html_affef20bdda6c337dace69560fd722c06"><div class="ttname"><a href="unionbflb__dma__lli__control__s.html#affef20bdda6c337dace69560fd722c06">bflb_dma_lli_control_s::SWidth</a></div><div class="ttdeci">uint32_t SWidth</div><div class="ttdef"><b>Definition:</b> <a href="bflb__dma_8h_source.html#l00305">bflb_dma.h:305</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="bflb__dma_8h.html">bflb_dma.h</a></li>
    <li class="footer">制作者 <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
