###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       198494   # Number of WRITE/WRITEP commands
num_reads_done                 =      1831486   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1481015   # Number of read row buffer hits
num_read_cmds                  =      1831480   # Number of READ/READP commands
num_writes_done                =       198507   # Number of read requests issued
num_write_row_hits             =       135769   # Number of write row buffer hits
num_act_cmds                   =       416597   # Number of ACT commands
num_pre_cmds                   =       416566   # Number of PRE commands
num_ondemand_pres              =       389212   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9643597   # Cyles of rank active rank.0
rank_active_cycles.1           =      9602286   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       356403   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       397714   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1905459   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        54071   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        16869   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        11373   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        10056   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6534   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4639   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3361   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2269   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1748   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        13644   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           11   # Write cmd latency (cycles)
write_latency[20-39]           =           41   # Write cmd latency (cycles)
write_latency[40-59]           =           69   # Write cmd latency (cycles)
write_latency[60-79]           =          160   # Write cmd latency (cycles)
write_latency[80-99]           =          234   # Write cmd latency (cycles)
write_latency[100-119]         =          429   # Write cmd latency (cycles)
write_latency[120-139]         =          583   # Write cmd latency (cycles)
write_latency[140-159]         =          783   # Write cmd latency (cycles)
write_latency[160-179]         =          971   # Write cmd latency (cycles)
write_latency[180-199]         =         1172   # Write cmd latency (cycles)
write_latency[200-]            =       194041   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       392879   # Read request latency (cycles)
read_latency[40-59]            =       167310   # Read request latency (cycles)
read_latency[60-79]            =       173508   # Read request latency (cycles)
read_latency[80-99]            =       112731   # Read request latency (cycles)
read_latency[100-119]          =        92676   # Read request latency (cycles)
read_latency[120-139]          =        82067   # Read request latency (cycles)
read_latency[140-159]          =        66427   # Read request latency (cycles)
read_latency[160-179]          =        56928   # Read request latency (cycles)
read_latency[180-199]          =        49833   # Read request latency (cycles)
read_latency[200-]             =       637116   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.90882e+08   # Write energy
read_energy                    =  7.38453e+09   # Read energy
act_energy                     =  1.13981e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.71073e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.90903e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   6.0176e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.99183e+09   # Active standby energy rank.1
average_read_latency           =      269.053   # Average read request latency (cycles)
average_interarrival           =      4.92584   # Average request interarrival latency (cycles)
total_energy                   =  2.25913e+10   # Total energy (pJ)
average_power                  =      2259.13   # Average power (mW)
average_bandwidth              =      17.3226   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       205974   # Number of WRITE/WRITEP commands
num_reads_done                 =      1950088   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1583793   # Number of read row buffer hits
num_read_cmds                  =      1950080   # Number of READ/READP commands
num_writes_done                =       206000   # Number of read requests issued
num_write_row_hits             =       141212   # Number of write row buffer hits
num_act_cmds                   =       435199   # Number of ACT commands
num_pre_cmds                   =       435167   # Number of PRE commands
num_ondemand_pres              =       407182   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9640357   # Cyles of rank active rank.0
rank_active_cycles.1           =      9633051   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       359643   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       366949   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2035111   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        53201   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        16231   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        11196   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9567   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6099   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4294   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3226   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2208   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1709   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        13284   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =           40   # Write cmd latency (cycles)
write_latency[40-59]           =           43   # Write cmd latency (cycles)
write_latency[60-79]           =           84   # Write cmd latency (cycles)
write_latency[80-99]           =          194   # Write cmd latency (cycles)
write_latency[100-119]         =          283   # Write cmd latency (cycles)
write_latency[120-139]         =          413   # Write cmd latency (cycles)
write_latency[140-159]         =          573   # Write cmd latency (cycles)
write_latency[160-179]         =          709   # Write cmd latency (cycles)
write_latency[180-199]         =          861   # Write cmd latency (cycles)
write_latency[200-]            =       202764   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       360345   # Read request latency (cycles)
read_latency[40-59]            =       164341   # Read request latency (cycles)
read_latency[60-79]            =       164421   # Read request latency (cycles)
read_latency[80-99]            =       114031   # Read request latency (cycles)
read_latency[100-119]          =        94518   # Read request latency (cycles)
read_latency[120-139]          =        83946   # Read request latency (cycles)
read_latency[140-159]          =        70505   # Read request latency (cycles)
read_latency[160-179]          =        61675   # Read request latency (cycles)
read_latency[180-199]          =        54317   # Read request latency (cycles)
read_latency[200-]             =       781981   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.02822e+09   # Write energy
read_energy                    =  7.86272e+09   # Read energy
act_energy                     =   1.1907e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.72629e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.76136e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01558e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01102e+09   # Active standby energy rank.1
average_read_latency           =      308.239   # Average read request latency (cycles)
average_interarrival           =      4.63795   # Average request interarrival latency (cycles)
total_energy                   =  2.31617e+10   # Total energy (pJ)
average_power                  =      2316.17   # Average power (mW)
average_bandwidth              =      18.3986   # Average bandwidth
