From 55eb0a4a533cca4592123dbb06644df7c50dbbde Mon Sep 17 00:00:00 2001
From: Orel Eliyahu <orel_e@eyal-emi.co.il>
Date: Mon, 24 Mar 2025 10:54:14 +0200
Subject: [PATCH] add gpio support

---
 arch/arm64/boot/dts/freescale/gpio_named.h   |  8 ++--
 arch/arm64/boot/dts/freescale/imx8mp-evk.dts | 45 ++++++++++++++------
 2 files changed, 37 insertions(+), 16 deletions(-)

diff --git a/arch/arm64/boot/dts/freescale/gpio_named.h b/arch/arm64/boot/dts/freescale/gpio_named.h
index a263fe56d3af..a3e40d2451ac 100644
--- a/arch/arm64/boot/dts/freescale/gpio_named.h
+++ b/arch/arm64/boot/dts/freescale/gpio_named.h
@@ -3,10 +3,10 @@
         compatible = "kratos,kratos_station-pm";
         platform-unique;
         status = "okay";
-        pin_numbers = <13 12 11 15 4>;
-        pin_names = "PROG", "DONE", "INIT","FPGA_LOAD_LOCK","LAN7800_RESET";
-        pin_states = < GPIOF_IN GPIOF_OUT_INIT_LOW GPIOF_OUT_INIT_LOW GPIOF_IN GPIOF_IN>;
-        pin_init_val = < 0 1 1 0 1>;  
+        pin_numbers = <13 12 11 15 4 37 10 9 8 1 14 35 36 34 46 39 40 45 32 33>;
+        pin_names = "PROG", "DONE", "INIT","FPGA_LOAD_LOCK","LAN7800_RESET","ARM BUTTOM","PROG_EN_IN","LOADER_DETECT","INT_REBOOT","SRAM_LOCK","OTP_LOCK","LED0","LED1","LED2","GPIO0","GPIO1","GPIO2","GPIO3","GPIO4","GPIO5";
+        pin_states = < GPIOF_IN GPIOF_OUT_INIT_LOW GPIOF_OUT_INIT_LOW GPIOF_IN GPIOF_IN GPIOF_OUT_INIT_LOW GPIOF_OUT_INIT_LOW GPIOF_OUT_INIT_LOW GPIOF_IN GPIOF_IN GPIOF_IN GPIOF_IN GPIOF_IN GPIOF_IN GPIOF_OUT_INIT_LOW GPIOF_OUT_INIT_LOW GPIOF_OUT_INIT_LOW GPIOF_OUT_INIT_LOW GPIOF_OUT_INIT_LOW GPIOF_OUT_INIT_LOW >;
+        pin_init_val = < 0 1 1 0 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 1>;  
         
         interrupt-gpios = <&gpio2 17 IRQ_TYPE_EDGE_RISING>;
        
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
index 91fcf71d7733..8d1fbcfb9055 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
@@ -492,7 +492,7 @@ adv7535_from_dsim: endpoint {
 	lvds_bridge: lvds-to-hdmi-bridge@4c {
 		compatible = "ite,it6263";
 		reg = <0x4c>;
-		reset-gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;
+		reset-gpios = <&gpio1 20 GPIO_ACTIVE_LOW>;
 
 		port {
 			it6263_in: endpoint {
@@ -839,14 +839,42 @@ MX8MP_IOMUXC_HDMI_CEC__HDMIMIX_HDMI_CEC		0x40000010
 			
 			
 
-                	
+                	MX8MP_IOMUXC_GPIO1_IO00__GPIO1_IO00        0x00000106
+		        MX8MP_IOMUXC_GPIO1_IO01__GPIO1_IO01        0x00000106
+		        MX8MP_IOMUXC_GPIO1_IO03__GPIO1_IO03        0x00000106
+		        MX8MP_IOMUXC_GPIO1_IO04__GPIO1_IO04        0x00000106
+		        MX8MP_IOMUXC_GPIO1_IO05__GPIO1_IO05        0x00000146
+		        MX8MP_IOMUXC_GPIO1_IO06__GPIO1_IO06        0x00000106
+		        MX8MP_IOMUXC_GPIO1_IO07__GPIO1_IO07        0x00000106
+		        MX8MP_IOMUXC_GPIO1_IO08__GPIO1_IO08        0x00000106
+		        MX8MP_IOMUXC_GPIO1_IO09__GPIO1_IO09        0x00000106
+		        MX8MP_IOMUXC_GPIO1_IO10__GPIO1_IO10        0x00000106
                 	MX8MP_IOMUXC_GPIO1_IO11__GPIO1_IO11        0x00000106
                 	MX8MP_IOMUXC_GPIO1_IO12__GPIO1_IO12        0x00000106
                 	MX8MP_IOMUXC_GPIO1_IO13__GPIO1_IO13        0x00000106
+                	MX8MP_IOMUXC_GPIO1_IO14__GPIO1_IO14        0x00000106
                 	MX8MP_IOMUXC_GPIO1_IO15__GPIO1_IO15        0x00000106
                 	MX8MP_IOMUXC_SD2_DATA2__GPIO2_IO17         0x00000106
-                	
                 	MX8MP_IOMUXC_GPIO1_IO04__GPIO1_IO04        0x00000106
+                	MX8MP_IOMUXC_SD1_DATA3__GPIO2_IO05         0x00000106
+                	MX8MP_IOMUXC_SD1_CLK__GPIO2_IO00           0x00000106
+                	MX8MP_IOMUXC_SD1_CMD__GPIO2_IO01           0x00000106
+                	MX8MP_IOMUXC_SD1_DATA0__GPIO2_IO02         0x00000106
+                	MX8MP_IOMUXC_SD1_DATA1__GPIO2_IO03         0x00000106
+                	MX8MP_IOMUXC_SD1_DATA2__GPIO2_IO04         0x00000106
+                	MX8MP_IOMUXC_SD1_DATA3__GPIO2_IO05         0x00000106
+                	
+                	MX8MP_IOMUXC_SD1_DATA5__GPIO2_IO07         0x00000106
+               	MX8MP_IOMUXC_SD1_DATA6__GPIO2_IO08         0x00000106
+                	MX8MP_IOMUXC_SD1_DATA7__GPIO2_IO09         0x00000106
+                	MX8MP_IOMUXC_SD2_CLK__GPIO2_IO13           0x00000106
+                	MX8MP_IOMUXC_SD2_CMD__GPIO2_IO14           0x00000106
+                	MX8MP_IOMUXC_SD2_DATA0__GPIO2_IO15         0x00000106
+        		MX8MP_IOMUXC_SD2_DATA1__GPIO2_IO16         0x00000106
+                	MX8MP_IOMUXC_SD2_DATA2__GPIO2_IO17         0x00000106
+                	MX8MP_IOMUXC_SD2_DATA3__GPIO2_IO18         0x00000106
+                	MX8MP_IOMUXC_SD2_RESET_B__GPIO2_IO19       0x00000106
+                	MX8MP_IOMUXC_SD2_WP__GPIO2_IO20            0x00000106
                 	                
                 	
 			/*
@@ -859,13 +887,11 @@ MX8MP_IOMUXC_SD1_DATA7__GPIO2_IO09		0x1c4
 
 	pinctrl_pwm1: pwm1grp {
 		fsl,pins = <
-			MX8MP_IOMUXC_GPIO1_IO01__PWM1_OUT	0x116
 		>;
 	};
 
 	pinctrl_pwm2: pwm2grp {
 		fsl,pins = <
-			MX8MP_IOMUXC_GPIO1_IO01__PWM1_OUT	0x116
 		>;
 	};
 
@@ -1025,14 +1051,13 @@ MX8MP_IOMUXC_I2C3_SDA__I2C3_SDA		0x400001c2
 
 	pinctrl_mipi_dsi_en: mipi_dsi_en {
 		fsl,pins = <
-			MX8MP_IOMUXC_GPIO1_IO08__GPIO1_IO08	0x16
+
 		>;
 	};
 
 	pinctrl_pcie: pciegrp {
 		fsl,pins = <
 			MX8MP_IOMUXC_I2C4_SCL__PCIE_CLKREQ_B		0x60 /* open drain, pull up */
-			MX8MP_IOMUXC_SD1_DATA5__GPIO2_IO07		0x40
 			MX8MP_IOMUXC_I2C4_SDA__GPIO5_IO21		0x1c4
 		>;
 	};
@@ -1045,7 +1070,7 @@ MX8MP_IOMUXC_GPIO1_IO03__GPIO1_IO03	0x000001c0
 
 	pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp {
 		fsl,pins = <
-			MX8MP_IOMUXC_SD2_RESET_B__GPIO2_IO19	0x40
+
 		>;
 	};
 
@@ -1071,7 +1096,6 @@ MX8MP_IOMUXC_SAI3_RXFS__GPIO4_IO28		0xd6
 
 	pinctrl_i2c2_synaptics_dsx_io: synaptics_dsx_iogrp {
 		fsl,pins = <
-			MX8MP_IOMUXC_GPIO1_IO09__GPIO1_IO09		0x16
 		>;
 	};
 
@@ -1105,7 +1129,6 @@ MX8MP_IOMUXC_SAI3_TXFS__UART2_DTE_TX       0x00000106
 
 	pinctrl_usb1_vbus: usb1grp {
 		fsl,pins = <
-			MX8MP_IOMUXC_GPIO1_IO14__USB2_PWR		0x10
 		>;
 	};
 
@@ -1142,13 +1165,11 @@ MX8MP_IOMUXC_GPIO1_IO02__WDOG1_WDOG_B	0x166
 
 	pinctrl_csi0_pwn: csi0_pwn_grp {
 		fsl,pins = <
-			MX8MP_IOMUXC_SD1_STROBE__GPIO2_IO11	0x10
 		>;
 	};
 
 	pinctrl_csi0_rst: csi0_rst_grp {
 		fsl,pins = <
-			MX8MP_IOMUXC_GPIO1_IO06__GPIO1_IO06		0x10
 		>;
 	};
 
