# Simulation and Synthesis Outputs
*.log
*.lst
*.vcd
*.fsdb
*.wlf
*.vpd
*.dump
*.out
*.rpt
*.html
*.xml
*.bin
*.hex
*.coe
*.mem

# Tool-Specific Files and Directories (Examples for common tools)
# Xilinx Vivado/ISE
_xmsgs/
.Xil/
.ipcache/
.data/
.hw/
*.jou
*.tcl.backup
*.dcp
*.bit
*.mcs
*.prm
*.bmm
*.ngc
*.ncd
*.xdc.bak
*.xise
*.xpr

# Intel Quartus Prime
db/
incremental_db/
output_files/
*.qws
*.qpt
*.qpf
*.qsf
*.sof
*.pof
*.rbf
*.jic
*.srf
*.rpt
*.fit
*.sta
*.pin

# Synopsys VCS/DC
simv*
csrc/
AN.DB/
vc_hdrs.h

# Cadence Incisive/Genus/Innovus
ncsim.args
INCA_libs/
nc_libs/
cds.lib.bak
*.cdb
*.lib
*.gds
*.lef
*.def

# Other common exclusions
*~
*.bak
*.swp
*.tmp
*.orig
*.obj
*.o
*.a
*.so
*.dll
*.exe
*.pyc
__pycache__/
.DS_Store
.vscode/
.idea/