<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from SysReg_v81A_xml-00bet3-->
  <register_group name="TLB">
    <gui_name language="en">TLB</gui_name>
    <description language="en">TLB</description>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-alle1.html" name="TLBI_ALLE1" size="8">
      <gui_name language="en">TLB Invalidate All, EL1</gui_name>
      <device_name type="rvi">TLBI_ALLE1</device_name>
      <device_name type="cadi">TLBI ALLE1</device_name>
      <description language="en">Invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-alle1is.html" name="TLBI_ALLE1IS" size="8">
      <gui_name language="en">TLB Invalidate All, EL1, Inner Shareable</gui_name>
      <device_name type="rvi">TLBI_ALLE1IS</device_name>
      <device_name type="cadi">TLBI ALLE1IS</device_name>
      <description language="en">Invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-alle2.html" name="TLBI_ALLE2" size="8">
      <gui_name language="en">TLB Invalidate All, EL2</gui_name>
      <device_name type="rvi">TLBI_ALLE2</device_name>
      <device_name type="cadi">TLBI ALLE2</device_name>
      <description language="en">If EL2 is implemented, invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-alle2is.html" name="TLBI_ALLE2IS" size="8">
      <gui_name language="en">TLB Invalidate All, EL2, Inner Shareable</gui_name>
      <device_name type="rvi">TLBI_ALLE2IS</device_name>
      <device_name type="cadi">TLBI ALLE2IS</device_name>
      <description language="en">If EL2 is implemented, invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-alle3.html" name="TLBI_ALLE3" size="8">
      <gui_name language="en">TLB Invalidate All, EL3</gui_name>
      <device_name type="rvi">TLBI_ALLE3</device_name>
      <device_name type="cadi">TLBI ALLE3</device_name>
      <description language="en">If EL3 is implemented, invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-alle3is.html" name="TLBI_ALLE3IS" size="8">
      <gui_name language="en">TLB Invalidate All, EL3, Inner Shareable</gui_name>
      <device_name type="rvi">TLBI_ALLE3IS</device_name>
      <device_name type="cadi">TLBI ALLE3IS</device_name>
      <description language="en">If EL3 is implemented, invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-aside1.html" name="TLBI_ASIDE1" size="8">
      <gui_name language="en">TLB Invalidate by ASID, EL1</gui_name>
      <device_name type="rvi">TLBI_ASIDE1</device_name>
      <device_name type="cadi">TLBI ASIDE1</device_name>
      <description language="en">Invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
      <bitField name="ASID">
        <gui_name language="en">ASID</gui_name>
        <description language="en">ASID value to match. Any appropriate TLB entries that match the ASID values will be affected by this operation.</description>
        <definition>[63:48]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-aside1is.html" name="TLBI_ASIDE1IS" size="8">
      <gui_name language="en">TLB Invalidate by ASID, EL1, Inner Shareable</gui_name>
      <device_name type="rvi">TLBI_ASIDE1IS</device_name>
      <device_name type="cadi">TLBI ASIDE1IS</device_name>
      <description language="en">Invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
      <bitField name="ASID">
        <gui_name language="en">ASID</gui_name>
        <description language="en">ASID value to match. Any appropriate TLB entries that match the ASID values will be affected by this operation.</description>
        <definition>[63:48]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-ipas2e1.html" name="TLBI_IPAS2E1" size="8">
      <gui_name language="en">TLB Invalidate by Intermediate Physical Address, Stage 2, EL1</gui_name>
      <device_name type="rvi">TLBI_IPAS2E1</device_name>
      <device_name type="cadi">TLBI IPAS2E1</device_name>
      <description language="en">If EL2 is implemented, invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
      <bitField name="IPA_47_12">
        <gui_name language="en">IPA_47_12</gui_name>
        <description language="en">Bits[47:12] of the intermediate physical address to match.</description>
        <definition>[35:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-ipas2e1is.html" name="TLBI_IPAS2E1IS" size="8">
      <gui_name language="en">TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</gui_name>
      <device_name type="rvi">TLBI_IPAS2E1IS</device_name>
      <device_name type="cadi">TLBI IPAS2E1IS</device_name>
      <description language="en">If EL2 is implemented, invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
      <bitField name="IPA_47_12">
        <gui_name language="en">IPA_47_12</gui_name>
        <description language="en">Bits[47:12] of the intermediate physical address to match.</description>
        <definition>[35:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-ipas2le1.html" name="TLBI_IPAS2LE1" size="8">
      <gui_name language="en">TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</gui_name>
      <device_name type="rvi">TLBI_IPAS2LE1</device_name>
      <device_name type="cadi">TLBI IPAS2LE1</device_name>
      <description language="en">If EL2 is implemented, invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
      <bitField name="IPA_47_12">
        <gui_name language="en">IPA_47_12</gui_name>
        <description language="en">Bits[47:12] of the intermediate physical address to match.</description>
        <definition>[35:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-ipas2le1is.html" name="TLBI_IPAS2LE1IS" size="8">
      <gui_name language="en">TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</gui_name>
      <device_name type="rvi">TLBI_IPAS2LE1IS</device_name>
      <device_name type="cadi">TLBI IPAS2LE1IS</device_name>
      <description language="en">If EL2 is implemented, invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
      <bitField name="IPA_47_12">
        <gui_name language="en">IPA_47_12</gui_name>
        <description language="en">Bits[47:12] of the intermediate physical address to match.</description>
        <definition>[35:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-vaae1.html" name="TLBI_VAAE1" size="8">
      <gui_name language="en">TLB Invalidate by VA, All ASID, EL1</gui_name>
      <device_name type="rvi">TLBI_VAAE1</device_name>
      <device_name type="cadi">TLBI VAAE1</device_name>
      <description language="en">Invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
      <bitField name="VA_55_12">
        <gui_name language="en">VA_55_12</gui_name>
        <description language="en">Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the VA will be affected by this operation, regardless of the ASID.</description>
        <definition>[43:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-vaae1is.html" name="TLBI_VAAE1IS" size="8">
      <gui_name language="en">TLB Invalidate by VA, All ASID, EL1, Inner Shareable</gui_name>
      <device_name type="rvi">TLBI_VAAE1IS</device_name>
      <device_name type="cadi">TLBI VAAE1IS</device_name>
      <description language="en">Invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
      <bitField name="VA_55_12">
        <gui_name language="en">VA_55_12</gui_name>
        <description language="en">Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the VA will be affected by this operation, regardless of the ASID.</description>
        <definition>[43:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-vaale1.html" name="TLBI_VAALE1" size="8">
      <gui_name language="en">TLB Invalidate by VA, All ASID, Last level, EL1</gui_name>
      <device_name type="rvi">TLBI_VAALE1</device_name>
      <device_name type="cadi">TLBI VAALE1</device_name>
      <description language="en">Invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
      <bitField name="VA_55_12">
        <gui_name language="en">VA_55_12</gui_name>
        <description language="en">Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the VA will be affected by this operation, regardless of the ASID.</description>
        <definition>[43:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-vaale1is.html" name="TLBI_VAALE1IS" size="8">
      <gui_name language="en">TLB Invalidate by VA, All ASID, EL1, Last Level, Inner Shareable</gui_name>
      <device_name type="rvi">TLBI_VAALE1IS</device_name>
      <device_name type="cadi">TLBI VAALE1IS</device_name>
      <description language="en">Invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
      <bitField name="VA_55_12">
        <gui_name language="en">VA_55_12</gui_name>
        <description language="en">Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the VA will be affected by this operation, regardless of the ASID.</description>
        <definition>[43:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-vae1.html" name="TLBI_VAE1" size="8">
      <gui_name language="en">TLB Invalidate by VA, EL1</gui_name>
      <device_name type="rvi">TLBI_VAE1</device_name>
      <device_name type="cadi">TLBI VAE1</device_name>
      <description language="en">Invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
      <bitField name="ASID">
        <gui_name language="en">ASID</gui_name>
        <description language="en">ASID value to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.</description>
        <definition>[63:48]</definition>
      </bitField>
      <bitField name="VA_55_12">
        <gui_name language="en">VA_55_12</gui_name>
        <description language="en">Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this operation.</description>
        <definition>[43:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-vae1is.html" name="TLBI_VAE1IS" size="8">
      <gui_name language="en">TLB Invalidate by VA, EL1, Inner Shareable</gui_name>
      <device_name type="rvi">TLBI_VAE1IS</device_name>
      <device_name type="cadi">TLBI VAE1IS</device_name>
      <description language="en">Invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
      <bitField name="ASID">
        <gui_name language="en">ASID</gui_name>
        <description language="en">ASID value to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.</description>
        <definition>[63:48]</definition>
      </bitField>
      <bitField name="VA_55_12">
        <gui_name language="en">VA_55_12</gui_name>
        <description language="en">Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this operation.</description>
        <definition>[43:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-vae2.html" name="TLBI_VAE2" size="8">
      <gui_name language="en">TLB Invalidate by VA, EL2</gui_name>
      <device_name type="rvi">TLBI_VAE2</device_name>
      <device_name type="cadi">TLBI VAE2</device_name>
      <description language="en">If EL2 is implemented, invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
      <bitField name="VA_55_12">
        <gui_name language="en">VA_55_12</gui_name>
        <description language="en">Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this operation.</description>
        <definition>[43:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-vae2is.html" name="TLBI_VAE2IS" size="8">
      <gui_name language="en">TLB Invalidate by VA, EL2, Inner Shareable</gui_name>
      <device_name type="rvi">TLBI_VAE2IS</device_name>
      <device_name type="cadi">TLBI VAE2IS</device_name>
      <description language="en">If EL2 is implemented, invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
      <bitField name="VA_55_12">
        <gui_name language="en">VA_55_12</gui_name>
        <description language="en">Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this operation.</description>
        <definition>[43:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-vae3.html" name="TLBI_VAE3" size="8">
      <gui_name language="en">TLB Invalidate by VA, EL3</gui_name>
      <device_name type="rvi">TLBI_VAE3</device_name>
      <device_name type="cadi">TLBI VAE3</device_name>
      <description language="en">If EL3 is implemented, invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
      <bitField name="VA_55_12">
        <gui_name language="en">VA_55_12</gui_name>
        <description language="en">Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this operation.</description>
        <definition>[43:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-vae3is.html" name="TLBI_VAE3IS" size="8">
      <gui_name language="en">TLB Invalidate by VA, EL3, Inner Shareable</gui_name>
      <device_name type="rvi">TLBI_VAE3IS</device_name>
      <device_name type="cadi">TLBI VAE3IS</device_name>
      <description language="en">If EL3 is implemented, invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
      <bitField name="VA_55_12">
        <gui_name language="en">VA_55_12</gui_name>
        <description language="en">Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this operation.</description>
        <definition>[43:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-vale1.html" name="TLBI_VALE1" size="8">
      <gui_name language="en">TLB Invalidate by VA, Last level, EL1</gui_name>
      <device_name type="rvi">TLBI_VALE1</device_name>
      <device_name type="cadi">TLBI VALE1</device_name>
      <description language="en">Invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
      <bitField name="ASID">
        <gui_name language="en">ASID</gui_name>
        <description language="en">ASID value to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.</description>
        <definition>[63:48]</definition>
      </bitField>
      <bitField name="VA_55_12">
        <gui_name language="en">VA_55_12</gui_name>
        <description language="en">Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this operation.</description>
        <definition>[43:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-vale1is.html" name="TLBI_VALE1IS" size="8">
      <gui_name language="en">TLB Invalidate by VA, Last level, EL1, Inner Shareable</gui_name>
      <device_name type="rvi">TLBI_VALE1IS</device_name>
      <device_name type="cadi">TLBI VALE1IS</device_name>
      <description language="en">Invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
      <bitField name="ASID">
        <gui_name language="en">ASID</gui_name>
        <description language="en">ASID value to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.</description>
        <definition>[63:48]</definition>
      </bitField>
      <bitField name="VA_55_12">
        <gui_name language="en">VA_55_12</gui_name>
        <description language="en">Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this operation.</description>
        <definition>[43:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-vale2.html" name="TLBI_VALE2" size="8">
      <gui_name language="en">TLB Invalidate by VA, Last level, EL2</gui_name>
      <device_name type="rvi">TLBI_VALE2</device_name>
      <device_name type="cadi">TLBI VALE2</device_name>
      <description language="en">If EL2 is implemented, invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
      <bitField name="VA_55_12">
        <gui_name language="en">VA_55_12</gui_name>
        <description language="en">Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this operation.</description>
        <definition>[43:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-vale2is.html" name="TLBI_VALE2IS" size="8">
      <gui_name language="en">TLB Invalidate by VA, Last level, EL2, Inner Shareable</gui_name>
      <device_name type="rvi">TLBI_VALE2IS</device_name>
      <device_name type="cadi">TLBI VALE2IS</device_name>
      <description language="en">If EL2 is implemented, invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
      <bitField name="VA_55_12">
        <gui_name language="en">VA_55_12</gui_name>
        <description language="en">Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this operation.</description>
        <definition>[43:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-vale3.html" name="TLBI_VALE3" size="8">
      <gui_name language="en">TLB Invalidate by VA, Last level, EL3</gui_name>
      <device_name type="rvi">TLBI_VALE3</device_name>
      <device_name type="cadi">TLBI VALE3</device_name>
      <description language="en">If EL3 is implemented, invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
      <bitField name="VA_55_12">
        <gui_name language="en">VA_55_12</gui_name>
        <description language="en">Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this operation.</description>
        <definition>[43:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-vale3is.html" name="TLBI_VALE3IS" size="8">
      <gui_name language="en">TLB Invalidate by VA, Last level, EL3, Inner Shareable</gui_name>
      <device_name type="rvi">TLBI_VALE3IS</device_name>
      <device_name type="cadi">TLBI VALE3IS</device_name>
      <description language="en">If EL3 is implemented, invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
      <bitField name="VA_55_12">
        <gui_name language="en">VA_55_12</gui_name>
        <description language="en">Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this operation.</description>
        <definition>[43:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-vmalle1.html" name="TLBI_VMALLE1" size="8">
      <gui_name language="en">TLB Invalidate by VMID, All at stage 1, EL1</gui_name>
      <device_name type="rvi">TLBI_VMALLE1</device_name>
      <device_name type="cadi">TLBI VMALLE1</device_name>
      <description language="en">Invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-vmalle1is.html" name="TLBI_VMALLE1IS" size="8">
      <gui_name language="en">TLB Invalidate by VMID, All at stage 1, EL1, Inner Shareable</gui_name>
      <device_name type="rvi">TLBI_VMALLE1IS</device_name>
      <device_name type="cadi">TLBI VMALLE1IS</device_name>
      <description language="en">Invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-vmalls12e1.html" name="TLBI_VMALLS12E1" size="8">
      <gui_name language="en">TLB Invalidate by VMID, All at Stage 1 and 2, EL1</gui_name>
      <device_name type="rvi">TLBI_VMALLS12E1</device_name>
      <device_name type="cadi">TLBI VMALLS12E1</device_name>
      <description language="en">Invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-vmalls12e1is.html" name="TLBI_VMALLS12E1IS" size="8">
      <gui_name language="en">TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Inner Shareable</gui_name>
      <device_name type="rvi">TLBI_VMALLS12E1IS</device_name>
      <device_name type="cadi">TLBI VMALLS12E1IS</device_name>
      <description language="en">Invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
    </register>
  </register_group>
</register_list>
