/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [37:0] _01_;
  reg [7:0] _02_;
  reg [15:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [15:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [17:0] celloutsig_0_28z;
  wire [9:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire [27:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_0z ? celloutsig_1_3z : celloutsig_1_1z[6];
  assign celloutsig_1_9z = celloutsig_1_6z[3] ? celloutsig_1_7z : celloutsig_1_6z[0];
  assign celloutsig_0_6z = in_data[79] ? celloutsig_0_3z[6] : celloutsig_0_3z[0];
  assign celloutsig_0_9z = celloutsig_0_3z[6] ? celloutsig_0_6z : celloutsig_0_2z;
  assign celloutsig_0_12z = celloutsig_0_14z ? celloutsig_0_5z[1] : celloutsig_0_11z;
  assign celloutsig_0_15z = celloutsig_0_12z ? celloutsig_0_3z[2] : celloutsig_0_12z;
  assign celloutsig_1_3z = ~((_00_ | in_data[170]) & (celloutsig_1_1z[3] | celloutsig_1_1z[6]));
  assign celloutsig_1_10z = ~((celloutsig_1_0z | celloutsig_1_3z) & (celloutsig_1_4z | in_data[165]));
  assign celloutsig_1_11z = ~((celloutsig_1_5z[2] | celloutsig_1_1z[8]) & (celloutsig_1_0z | celloutsig_1_10z));
  assign celloutsig_1_1z = in_data[109:101] + { in_data[106:100], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_18z = celloutsig_1_6z + { celloutsig_1_14z[2:0], celloutsig_1_7z };
  assign celloutsig_0_5z = in_data[71:65] + celloutsig_0_0z[8:2];
  assign celloutsig_0_16z = { celloutsig_0_4z[17:12], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_7z } + { celloutsig_0_10z[2:0], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_9z };
  reg [37:0] _16_;
  always_ff @(negedge clkin_data[128], posedge clkin_data[32])
    if (clkin_data[32]) _16_ <= 38'h0000000000;
    else _16_ <= in_data[152:115];
  assign { _01_[37:27], _00_, _01_[25:0] } = _16_;
  always_ff @(posedge clkin_data[160], posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 8'h00;
    else _02_ <= { _01_[24:19], celloutsig_1_11z, celloutsig_1_4z };
  assign celloutsig_1_6z = in_data[173:170] / { 1'h1, in_data[174:173], celloutsig_1_3z };
  assign celloutsig_1_8z = celloutsig_1_1z[6:1] <= { celloutsig_1_6z[1:0], celloutsig_1_6z };
  assign celloutsig_1_16z = { celloutsig_1_12z[3:1], celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_9z } <= celloutsig_1_1z[5:0];
  assign celloutsig_0_7z = { in_data[36:25], celloutsig_0_2z } <= { celloutsig_0_3z[6:3], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_1z = celloutsig_0_0z[15:3] <= in_data[66:54];
  assign celloutsig_0_2z = celloutsig_0_0z[8:5] < celloutsig_0_0z[4:1];
  assign celloutsig_0_28z = { celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_19z } * { celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_9z };
  assign celloutsig_1_5z = { _01_[11], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z } * celloutsig_1_1z[3:0];
  assign celloutsig_1_19z = { _01_[28:27], _00_ } * { _02_[6:5], celloutsig_1_16z };
  assign celloutsig_0_4z = celloutsig_0_2z ? { in_data[70:62], 1'h1, celloutsig_0_1z, 1'h1, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z } : { celloutsig_0_3z[3:0], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, 2'h0, celloutsig_0_1z };
  assign celloutsig_1_4z = in_data[179:177] != celloutsig_1_1z[7:5];
  assign celloutsig_1_15z = { celloutsig_1_14z[5:1], celloutsig_1_3z, celloutsig_1_3z } != { celloutsig_1_5z[2:1], celloutsig_1_11z, celloutsig_1_5z };
  assign celloutsig_0_10z = - celloutsig_0_0z[5:0];
  assign celloutsig_0_29z = { celloutsig_0_4z[23:15], celloutsig_0_14z } | { celloutsig_0_19z[6:0], celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_0_3z = { in_data[59:54], celloutsig_0_1z } | { celloutsig_0_0z[9:4], celloutsig_0_2z };
  assign celloutsig_1_12z = { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_9z } | { celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_11z = | celloutsig_0_4z[19:15];
  assign celloutsig_1_14z = { _00_, _01_[25:22], celloutsig_1_8z, celloutsig_1_8z } - { celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_9z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_0z = 16'h0000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[64:49];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_19z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_19z = { celloutsig_0_16z[6:0], celloutsig_0_7z };
  assign celloutsig_1_0z = ~((in_data[116] & in_data[165]) | (in_data[130] & in_data[99]));
  assign celloutsig_0_14z = ~((celloutsig_0_2z & celloutsig_0_1z) | (celloutsig_0_5z[2] & celloutsig_0_6z));
  assign celloutsig_0_17z = ~((celloutsig_0_15z & celloutsig_0_2z) | (celloutsig_0_16z[2] & celloutsig_0_2z));
  assign _01_[26] = _00_;
  assign { out_data[131:128], out_data[98:96], out_data[49:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
