# Asynchronous-FIFO

Design and Verification of Asynchronous FIFO
• Verilog Based Verification of Each IP Block
• System Verilog Based Testbench Verification
The code is implemented online on EDA playground
