# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../controls.vhd" \
"../../../../../framebuffer.vhd" \
"../../../../../my_alu.vhd" \
"../../../../../pixel_pusher.vhd" \
"../../../../../regs.vhd" \
"../../../../../debounce.vhd" \
"../../../../../clock_div_25.vhd" \
"../../../../../clock_div_115200.vhd" \
"../../../../../vga_ctrl.vhd" \
"../../../../../tx.vhd" \
"../../../../../uart_rx.vhd" \
"../../../../../uart.vhd" \
"../../../../lab_5.ip_user_files/bd/design_1/ip/design_1_controls_0_0/sim/design_1_controls_0_0.vhd" \
"../../../../lab_5.ip_user_files/bd/design_1/ip/design_1_framebuffer_0_0/sim/design_1_framebuffer_0_0.vhd" \
"../../../../lab_5.ip_user_files/bd/design_1/ip/design_1_myALU_0_0/sim/design_1_myALU_0_0.vhd" \
"../../../../lab_5.ip_user_files/bd/design_1/ip/design_1_pixel_pusher_0_0/sim/design_1_pixel_pusher_0_0.vhd" \
"../../../../lab_5.ip_user_files/bd/design_1/ip/design_1_regs_0_0/sim/design_1_regs_0_0.vhd" \
"../../../../lab_5.ip_user_files/bd/design_1/ip/design_1_debounce_0_0/sim/design_1_debounce_0_0.vhd" \
"../../../../lab_5.ip_user_files/bd/design_1/ip/design_1_clock_div_25_0_0/sim/design_1_clock_div_25_0_0.vhd" \
"../../../../lab_5.ip_user_files/bd/design_1/ip/design_1_clock_div_112500_0_0/sim/design_1_clock_div_112500_0_0.vhd" \
"../../../../lab_5.ip_user_files/bd/design_1/ip/design_1_vga_ctrl_0_0/sim/design_1_vga_ctrl_0_0.vhd" \
"../../../../lab_5.ip_user_files/bd/design_1/ip/design_1_uart_0_0/sim/design_1_uart_0_0.vhd" \
"../../../../lab_5.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../lab_5.srcs/sources_1/new/controller_tb.vhd" \

# Do not sort compile order
nosort
