Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Jan 24 20:25:04 2019
| Host         : EECS-TOYODA running 64-bit major release  (build 9200)
| Command      : report_methodology -file OSC1_LITE_Control_methodology_drc_routed.rpt -rpx OSC1_LITE_Control_methodology_drc_routed.rpx
| Design       : OSC1_LITE_Control
| Device       : xc7a15tftg256-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 208
+-----------+----------+---------------------------------------------------+------------+
| Rule      | Severity | Description                                       | Violations |
+-----------+----------+---------------------------------------------------+------------+
| TIMING-17 | Warning  | Non-clocked sequential cell                       | 142        |
| TIMING-18 | Warning  | Missing input or output delay                     | 45         |
| XDCC-5    | Warning  | User Non-Timing constraint/property overwritten   | 1          |
| XDCH-1    | Warning  | Hold option missing in multicycle path constraint | 2          |
| XDCH-2    | Warning  | Same min and max delay values on IO port          | 18         |
+-----------+----------+---------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin clk_counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin clk_counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin clk_counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin clk_counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin clk_counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin clk_counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin clk_counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[0]/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[0]/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[0]/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[0]/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[0]/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[0]/latch_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[10]/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[10]/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[10]/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[10]/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[10]/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[10]/latch_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[11]/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[11]/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[11]/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[11]/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[11]/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[11]/latch_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[1]/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[1]/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[1]/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[1]/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[1]/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[1]/latch_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[2]/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[2]/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[2]/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[2]/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[2]/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[2]/latch_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[3]/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[3]/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[3]/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[3]/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[3]/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[3]/latch_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[4]/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[4]/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[4]/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[4]/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[4]/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[4]/latch_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[5]/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[5]/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[5]/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[5]/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[5]/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[5]/latch_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[6]/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[6]/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[6]/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[6]/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[6]/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[6]/latch_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[7]/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[7]/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[7]/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[7]/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[7]/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[7]/latch_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[8]/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[8]/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[8]/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[8]/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[8]/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[8]/latch_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[9]/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[9]/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[9]/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[9]/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[9]/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Warning
Non-clocked sequential cell  
The clock pin dac_spi0[9]/latch_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/complete_pulse_counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/complete_pulse_counter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/complete_pulse_counter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/complete_pulse_counter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/complete_pulse_counter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/complete_pulse_counter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/complete_pulse_counter_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/complete_pulse_counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/complete_pulse_counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/complete_pulse_counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/complete_pulse_counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/complete_pulse_counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/complete_pulse_counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/complete_pulse_counter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/complete_pulse_counter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/complete_pulse_counter_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/read_counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/read_counter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/read_counter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/read_counter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#129 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/read_counter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#130 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/read_counter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#131 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/read_counter_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#132 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/read_counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#133 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/read_counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#134 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/read_counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#135 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/read_counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#136 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/read_counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#137 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/read_counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#138 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/read_counter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#139 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/read_counter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#140 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/read_counter_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#141 Warning
Non-clocked sequential cell  
The clock pin my_amp_pipe/state_read_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#142 Warning
Non-clocked sequential cell  
The clock pin okHI/core0/core0/a0/d0/dna0/CLK is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on hi_aa relative to clock(s) VIRTUAL_mmcm0_clk0 okHostClk 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on clear[0] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on clear[10] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on clear[11] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on clear[1] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on clear[2] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on clear[3] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on clear[4] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on clear[5] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on clear[6] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on clear[7] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on clear[8] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on clear[9] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on din[0] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on din[10] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on din[11] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on din[1] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on din[2] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on din[3] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on din[4] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on din[5] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on din[6] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on din[7] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on din[8] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on din[9] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on sclk[0] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on sclk[10] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on sclk[11] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on sclk[1] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on sclk[2] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on sclk[3] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on sclk[4] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on sclk[5] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on sclk[6] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on sclk[7] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on sclk[8] relative to clock(s) okHostClk 
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on sclk[9] relative to clock(s) okHostClk 
Related violations: <none>

XDCC-5#1 Warning
User Non-Timing constraint/property overwritten  
A new XDC property PACKAGE_PIN on latch[10] overrides a previous user property.
New Source: C:/Users/yoongroup/Documents/Adam/vivado/project_LITE/project_LITE/17.srcs/constrs_1/imports/Desktop/xem7001.xdc (Line: 475)
Previous Source: C:/Users/yoongroup/Documents/Adam/vivado/project_LITE/project_LITE/17.srcs/constrs_1/imports/Desktop/xem7001.xdc (Line: 275)
Related violations: <none>

XDCH-1#1 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -from [get_ports {hi_in[*]}] 2
C:/Users/yoongroup/Documents/Adam/vivado/project_LITE/project_LITE/17.srcs/constrs_1/imports/Desktop/xem7001.xdc (Line: 64)
Related violations: <none>

XDCH-1#2 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -from [get_ports {hi_inout[*]}] 2
C:/Users/yoongroup/Documents/Adam/vivado/project_LITE/project_LITE/17.srcs/constrs_1/imports/Desktop/xem7001.xdc (Line: 60)
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same output delay of 8.900 ns has been defined on port 'hi_out[0]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 8.900 [get_ports {hi_out[*]}]
C:/Users/yoongroup/Documents/Adam/vivado/project_LITE/project_LITE/17.srcs/constrs_1/imports/Desktop/xem7001.xdc (Line: 66)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same output delay of 8.900 ns has been defined on port 'hi_out[1]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 8.900 [get_ports {hi_out[*]}]
C:/Users/yoongroup/Documents/Adam/vivado/project_LITE/project_LITE/17.srcs/constrs_1/imports/Desktop/xem7001.xdc (Line: 66)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[0]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yoongroup/Documents/Adam/vivado/project_LITE/project_LITE/17.srcs/constrs_1/imports/Desktop/xem7001.xdc (Line: 68)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[10]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yoongroup/Documents/Adam/vivado/project_LITE/project_LITE/17.srcs/constrs_1/imports/Desktop/xem7001.xdc (Line: 68)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[11]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yoongroup/Documents/Adam/vivado/project_LITE/project_LITE/17.srcs/constrs_1/imports/Desktop/xem7001.xdc (Line: 68)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[12]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yoongroup/Documents/Adam/vivado/project_LITE/project_LITE/17.srcs/constrs_1/imports/Desktop/xem7001.xdc (Line: 68)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[13]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yoongroup/Documents/Adam/vivado/project_LITE/project_LITE/17.srcs/constrs_1/imports/Desktop/xem7001.xdc (Line: 68)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[14]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yoongroup/Documents/Adam/vivado/project_LITE/project_LITE/17.srcs/constrs_1/imports/Desktop/xem7001.xdc (Line: 68)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[15]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yoongroup/Documents/Adam/vivado/project_LITE/project_LITE/17.srcs/constrs_1/imports/Desktop/xem7001.xdc (Line: 68)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[1]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yoongroup/Documents/Adam/vivado/project_LITE/project_LITE/17.srcs/constrs_1/imports/Desktop/xem7001.xdc (Line: 68)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[2]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yoongroup/Documents/Adam/vivado/project_LITE/project_LITE/17.srcs/constrs_1/imports/Desktop/xem7001.xdc (Line: 68)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[3]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yoongroup/Documents/Adam/vivado/project_LITE/project_LITE/17.srcs/constrs_1/imports/Desktop/xem7001.xdc (Line: 68)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[4]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yoongroup/Documents/Adam/vivado/project_LITE/project_LITE/17.srcs/constrs_1/imports/Desktop/xem7001.xdc (Line: 68)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[5]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yoongroup/Documents/Adam/vivado/project_LITE/project_LITE/17.srcs/constrs_1/imports/Desktop/xem7001.xdc (Line: 68)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[6]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yoongroup/Documents/Adam/vivado/project_LITE/project_LITE/17.srcs/constrs_1/imports/Desktop/xem7001.xdc (Line: 68)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[7]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yoongroup/Documents/Adam/vivado/project_LITE/project_LITE/17.srcs/constrs_1/imports/Desktop/xem7001.xdc (Line: 68)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[8]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yoongroup/Documents/Adam/vivado/project_LITE/project_LITE/17.srcs/constrs_1/imports/Desktop/xem7001.xdc (Line: 68)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[9]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yoongroup/Documents/Adam/vivado/project_LITE/project_LITE/17.srcs/constrs_1/imports/Desktop/xem7001.xdc (Line: 68)
Related violations: <none>


