#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x117604240 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1176043e0 .scope module, "INPUT_FILTER_tb" "INPUT_FILTER_tb" 3 3;
 .timescale -9 -10;
P_0x117604550 .param/l "CLK_PERIOD_100MHZ" 1 3 14, +C4<00000000000000000000000000001010>;
P_0x117604590 .param/l "CLK_PERIOD_20MHZ" 1 3 12, +C4<00000000000000000000000000110010>;
P_0x1176045d0 .param/l "CLK_PERIOD_50MHZ" 1 3 13, +C4<00000000000000000000000000010100>;
P_0x117604610 .param/l "GLITCH_DURATION" 1 3 20, +C4<00000000000000000000000000000010>;
P_0x117604650 .param/l "STABILIZATION_TIME" 1 3 17, +C4<00000000000000000000000000000101>;
P_0x117604690 .param/l "TRANSITION_WAIT" 1 3 21, +C4<00000000000000000000000000000010>;
v0x117615920_0 .var "CLK", 0 0;
v0x1176159e0_0 .var "RXC", 0 0;
v0x117615a90_0 .var "RXD_IN", 0 0;
v0x117615b60_0 .net "RXD_OUT", 0 0, L_0x1176160f0;  1 drivers
S_0x117604980 .scope module, "dut" "INPUT_FILTER" 3 24, 4 2 0, S_0x1176043e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "RXD_IN";
    .port_info 1 /INPUT 1 "RXC";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /OUTPUT 1 "RXD_OUT";
v0x117614c40_0 .array/port v0x117614c40, 0;
v0x117614c40_1 .array/port v0x117614c40, 1;
L_0x117615c10 .functor AND 1, v0x117614c40_0, v0x117614c40_1, C4<1>, C4<1>;
v0x117614c40_2 .array/port v0x117614c40, 2;
L_0x117615d00 .functor AND 1, L_0x117615c10, v0x117614c40_2, C4<1>, C4<1>;
L_0x117615df0 .functor OR 1, v0x117614c40_0, v0x117614c40_1, C4<0>, C4<0>;
L_0x117615f20 .functor OR 1, L_0x117615df0, v0x117614c40_2, C4<0>, C4<0>;
L_0x1176160f0 .functor BUFZ 1, v0x117615090_0, C4<0>, C4<0>, C4<0>;
v0x117604b90_0 .net "CLK", 0 0, v0x117615920_0;  1 drivers
v0x117614c40 .array "D_r", 0 2, 0 0;
v0x117614d20_0 .net "RXC", 0 0, v0x1176159e0_0;  1 drivers
v0x117614dd0_0 .net "RXD_IN", 0 0, v0x117615a90_0;  1 drivers
v0x117614e70_0 .net "RXD_OUT", 0 0, L_0x1176160f0;  alias, 1 drivers
v0x117614f50_0 .net "SR_R_w", 0 0, L_0x117616010;  1 drivers
v0x117614ff0_0 .net "SR_S_w", 0 0, L_0x117615d00;  1 drivers
v0x117615090_0 .var "SR_r", 0 0;
v0x117615130_0 .net *"_ivl_10", 0 0, L_0x117615df0;  1 drivers
v0x117615240_0 .net *"_ivl_13", 0 0, L_0x117615f20;  1 drivers
v0x1176152d0_0 .net *"_ivl_3", 0 0, L_0x117615c10;  1 drivers
E_0x117604b50 .event posedge, v0x117604b90_0;
L_0x117616010 .reduce/nor L_0x117615f20;
S_0x1176153d0 .scope autotask, "gen_clock" "gen_clock" 3 32, 3 32 0, S_0x1176043e0;
 .timescale -9 -10;
v0x117615590_0 .var/2s "period", 31 0;
TD_INPUT_FILTER_tb.gen_clock ;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x117615920_0, 0, 1;
    %load/vec4 v0x117615590_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %pad/s 64;
    %muli 10, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x117615920_0, 0, 1;
    %load/vec4 v0x117615590_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %pad/s 64;
    %muli 10, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %jmp T_0.0;
    %end;
S_0x117615620 .scope task, "test_filter" "test_filter" 3 42, 3 42 0, S_0x1176043e0;
 .timescale -9 -10;
v0x1176157e0_0 .var/2s "clk_period", 31 0;
v0x117615880_0 .var/str "test_name";
TD_INPUT_FILTER_tb.test_filter ;
    %vpi_call/w 3 43 "$display", "\012Starting %s with clock period %0d ns", v0x117615880_0, v0x1176157e0_0 {0 0 0};
    %vpi_call/w 3 46 "$display", "Test Case 1: Stable Input Test" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x117615a90_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_1.1 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.2, 5;
    %jmp/1 T_1.2, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x117604b50;
    %jmp T_1.1;
T_1.2 ;
    %pop/vec4 1;
    %load/vec4 v0x117615b60_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.3, 6;
    %vpi_call/w 3 50 "$error", "%s: Failed stable HIGH input test", v0x117615880_0 {0 0 0};
    %vpi_call/w 3 51 "$display", "RXD_IN=%b, RXD_OUT=%b, D_r=%b%b%b, SR_r=%b", v0x117615a90_0, v0x117615b60_0, &A<v0x117614c40, 2>, &A<v0x117614c40, 1>, &A<v0x117614c40, 0>, v0x117615090_0 {0 0 0};
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x117615a90_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_1.5 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.6, 5;
    %jmp/1 T_1.6, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x117604b50;
    %jmp T_1.5;
T_1.6 ;
    %pop/vec4 1;
    %load/vec4 v0x117615b60_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.7, 6;
    %vpi_call/w 3 58 "$error", "%s: Failed stable LOW input test", v0x117615880_0 {0 0 0};
    %vpi_call/w 3 59 "$display", "RXD_IN=%b, RXD_OUT=%b, D_r=%b%b%b, SR_r=%b", v0x117615a90_0, v0x117615b60_0, &A<v0x117614c40, 2>, &A<v0x117614c40, 1>, &A<v0x117614c40, 0>, v0x117615090_0 {0 0 0};
T_1.7 ;
    %vpi_call/w 3 64 "$display", "Test Case 2: Single Glitch Rejection Test" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x117615a90_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_1.9 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.10, 5;
    %jmp/1 T_1.10, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x117604b50;
    %jmp T_1.9;
T_1.10 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x117615a90_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_1.11 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.12, 5;
    %jmp/1 T_1.12, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x117604b50;
    %jmp T_1.11;
T_1.12 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x117615a90_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_1.13 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.14, 5;
    %jmp/1 T_1.14, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x117604b50;
    %jmp T_1.13;
T_1.14 ;
    %pop/vec4 1;
    %load/vec4 v0x117615b60_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.15, 6;
    %vpi_call/w 3 72 "$error", "%s: Failed single glitch test", v0x117615880_0 {0 0 0};
    %vpi_call/w 3 73 "$display", "RXD_IN=%b, RXD_OUT=%b, D_r=%b%b%b, SR_r=%b", v0x117615a90_0, v0x117615b60_0, &A<v0x117614c40, 2>, &A<v0x117614c40, 1>, &A<v0x117614c40, 0>, v0x117615090_0 {0 0 0};
T_1.15 ;
    %vpi_call/w 3 78 "$display", "Test Case 3: Multiple Rapid Transitions Test" {0 0 0};
    %pushi/vec4 5, 0, 32;
T_1.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.18, 5;
    %jmp/1 T_1.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x117615a90_0;
    %inv;
    %store/vec4 v0x117615a90_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_1.19 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.20, 5;
    %jmp/1 T_1.20, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x117604b50;
    %jmp T_1.19;
T_1.20 ;
    %pop/vec4 1;
    %vpi_call/w 3 82 "$display", "Rapid transition - RXD_IN=%b, RXD_OUT=%b, D_r=%b%b%b, SR_r=%b", v0x117615a90_0, v0x117615b60_0, &A<v0x117614c40, 2>, &A<v0x117614c40, 1>, &A<v0x117614c40, 0>, v0x117615090_0 {0 0 0};
    %jmp T_1.17;
T_1.18 ;
    %pop/vec4 1;
    %pushi/vec4 5, 0, 32;
T_1.21 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.22, 5;
    %jmp/1 T_1.22, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x117604b50;
    %jmp T_1.21;
T_1.22 ;
    %pop/vec4 1;
    %vpi_call/w 3 88 "$display", "Test Case 4: Long Pulse Rejection Test" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x117615a90_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_1.23 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.24, 5;
    %jmp/1 T_1.24, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x117604b50;
    %jmp T_1.23;
T_1.24 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x117615a90_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_1.25 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.26, 5;
    %jmp/1 T_1.26, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x117604b50;
    %jmp T_1.25;
T_1.26 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x117615a90_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_1.27 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.28, 5;
    %jmp/1 T_1.28, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x117604b50;
    %jmp T_1.27;
T_1.28 ;
    %pop/vec4 1;
    %load/vec4 v0x117615b60_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.29, 6;
    %vpi_call/w 3 96 "$error", "%s: Failed long pulse rejection test", v0x117615880_0 {0 0 0};
    %vpi_call/w 3 97 "$display", "RXD_IN=%b, RXD_OUT=%b, D_r=%b%b%b, SR_r=%b", v0x117615a90_0, v0x117615b60_0, &A<v0x117614c40, 2>, &A<v0x117614c40, 1>, &A<v0x117614c40, 0>, v0x117615090_0 {0 0 0};
T_1.29 ;
    %vpi_call/w 3 102 "$display", "Test Case 5: Alternating Pattern Test" {0 0 0};
    %pushi/vec4 4, 0, 32;
T_1.31 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.32, 5;
    %jmp/1 T_1.32, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x117615a90_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_1.33 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.34, 5;
    %jmp/1 T_1.34, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x117604b50;
    %jmp T_1.33;
T_1.34 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x117615a90_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_1.35 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.36, 5;
    %jmp/1 T_1.36, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x117604b50;
    %jmp T_1.35;
T_1.36 ;
    %pop/vec4 1;
    %jmp T_1.31;
T_1.32 ;
    %pop/vec4 1;
    %vpi_call/w 3 111 "$display", "Test Case 6: Burst Noise Rejection Test" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x117615a90_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_1.37 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.38, 5;
    %jmp/1 T_1.38, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x117604b50;
    %jmp T_1.37;
T_1.38 ;
    %pop/vec4 1;
    %pushi/vec4 8, 0, 32;
T_1.39 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.40, 5;
    %jmp/1 T_1.40, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x117615a90_0;
    %inv;
    %store/vec4 v0x117615a90_0, 0, 1;
    %wait E_0x117604b50;
    %jmp T_1.39;
T_1.40 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x117615a90_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_1.41 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.42, 5;
    %jmp/1 T_1.42, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x117604b50;
    %jmp T_1.41;
T_1.42 ;
    %pop/vec4 1;
    %load/vec4 v0x117615b60_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.43, 6;
    %vpi_call/w 3 121 "$error", "%s: Failed burst noise rejection test", v0x117615880_0 {0 0 0};
    %vpi_call/w 3 122 "$display", "RXD_IN=%b, RXD_OUT=%b, D_r=%b%b%b, SR_r=%b", v0x117615a90_0, v0x117615b60_0, &A<v0x117614c40, 2>, &A<v0x117614c40, 1>, &A<v0x117614c40, 0>, v0x117615090_0 {0 0 0};
T_1.43 ;
    %vpi_call/w 3 126 "$display", "%s completed\012", v0x117615880_0 {0 0 0};
    %end;
    .scope S_0x117604980;
T_2 ;
    %wait E_0x117604b50;
    %load/vec4 v0x117614dd0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x117614c40, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x117614c40, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x117614c40, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x117614c40, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x117614c40, 0, 4;
    %load/vec4 v0x117614f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x117614ff0_0;
    %assign/vec4 v0x117615090_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1176043e0;
T_3 ;
    %vpi_call/w 3 132 "$dumpfile", "INPUT_FILTER_tb.vcd" {0 0 0};
    %vpi_call/w 3 133 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1176043e0 {0 0 0};
    %vpi_call/w 3 136 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x117614c40, 0> {0 0 0};
    %vpi_call/w 3 137 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x117614c40, 1> {0 0 0};
    %vpi_call/w 3 138 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x117614c40, 2> {0 0 0};
    %vpi_call/w 3 139 "$dumpvars", 32'sb00000000000000000000000000000000, v0x117615090_0 {0 0 0};
    %vpi_call/w 3 140 "$dumpvars", 32'sb00000000000000000000000000000000, v0x117614ff0_0 {0 0 0};
    %vpi_call/w 3 141 "$dumpvars", 32'sb00000000000000000000000000000000, v0x117614f50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x117615a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1176159e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x117615920_0, 0, 1;
    %fork t_1, S_0x1176043e0;
    %fork t_2, S_0x1176043e0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %alloc S_0x1176153d0;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0x117615590_0, 0, 32;
    %fork TD_INPUT_FILTER_tb.gen_clock, S_0x1176153d0;
    %join;
    %free S_0x1176153d0;
    %end;
t_2 ;
    %delay 1000, 0;
    %pushi/str "20MHz Test";
    %store/str v0x117615880_0;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0x1176157e0_0, 0, 32;
    %fork TD_INPUT_FILTER_tb.test_filter, S_0x117615620;
    %join;
    %delay 2000, 0;
    %pushi/str "50MHz Test";
    %store/str v0x117615880_0;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x1176157e0_0, 0, 32;
    %fork TD_INPUT_FILTER_tb.test_filter, S_0x117615620;
    %join;
    %delay 2000, 0;
    %pushi/str "100MHz Test";
    %store/str v0x117615880_0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x1176157e0_0, 0, 32;
    %fork TD_INPUT_FILTER_tb.test_filter, S_0x117615620;
    %join;
    %delay 1000, 0;
    %vpi_call/w 3 157 "$finish" {0 0 0};
    %end;
    .scope S_0x1176043e0;
t_0 ;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "./VERIF/INPUT_FILTER_tb.sv";
    "./RTL/RX/INPUT_FILTER.sv";
