<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="cpu_sim_behav.wdb" id="1">
         <top_modules>
            <top_module name="cpu_sim" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="20670252fs"></ZoomEndTime>
      <Cursor1Time time="40000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="149"></NameColumnWidth>
      <ValueColumnWidth column_width="130"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="39" />
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/pc/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/pc/PCWre" type="logic">
      <obj_property name="ElementShortName">PCWre</obj_property>
      <obj_property name="ObjectShortName">PCWre</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/insMem/IDataOut" type="array">
      <obj_property name="ElementShortName">IDataOut[31:0]</obj_property>
      <obj_property name="ObjectShortName">IDataOut[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/pc/cur_PC" type="array">
      <obj_property name="ElementShortName">cur_PC[31:0]</obj_property>
      <obj_property name="ObjectShortName">cur_PC[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/regfile/RST" type="logic">
      <obj_property name="ElementShortName">RST</obj_property>
      <obj_property name="ObjectShortName">RST</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/regfile/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/regfile/RegWre" type="logic">
      <obj_property name="ElementShortName">RegWre</obj_property>
      <obj_property name="ObjectShortName">RegWre</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/regfile/ReadReg1" type="array">
      <obj_property name="ElementShortName">ReadReg1[4:0]</obj_property>
      <obj_property name="ObjectShortName">ReadReg1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/regfile/ReadReg2" type="array">
      <obj_property name="ElementShortName">ReadReg2[4:0]</obj_property>
      <obj_property name="ObjectShortName">ReadReg2[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/regfile/WriteReg" type="array">
      <obj_property name="ElementShortName">WriteReg[4:0]</obj_property>
      <obj_property name="ObjectShortName">WriteReg[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/regfile/WriteData" type="array">
      <obj_property name="ElementShortName">WriteData[31:0]</obj_property>
      <obj_property name="ObjectShortName">WriteData[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/regfile/ReadData1" type="array">
      <obj_property name="ElementShortName">ReadData1[31:0]</obj_property>
      <obj_property name="ObjectShortName">ReadData1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/regfile/ReadData2" type="array">
      <obj_property name="ElementShortName">ReadData2[31:0]</obj_property>
      <obj_property name="ObjectShortName">ReadData2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/regfile/registerf" type="array">
      <obj_property name="ElementShortName">registerf[1:31][31:0]</obj_property>
      <obj_property name="ObjectShortName">registerf[1:31][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/regfile/i" type="array">
      <obj_property name="ElementShortName">i[31:0]</obj_property>
      <obj_property name="ObjectShortName">i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/dataMem/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/dataMem/DAddr" type="array">
      <obj_property name="ElementShortName">DAddr[31:0]</obj_property>
      <obj_property name="ObjectShortName">DAddr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/dataMem/DataIn" type="array">
      <obj_property name="ElementShortName">DataIn[31:0]</obj_property>
      <obj_property name="ObjectShortName">DataIn[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/dataMem/RD" type="logic">
      <obj_property name="ElementShortName">RD</obj_property>
      <obj_property name="ObjectShortName">RD</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/dataMem/WR" type="logic">
      <obj_property name="ElementShortName">WR</obj_property>
      <obj_property name="ObjectShortName">WR</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/control/ControlCode" type="array">
      <obj_property name="ElementShortName">ControlCode[5:0]</obj_property>
      <obj_property name="ObjectShortName">ControlCode[5:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/dataMem/DataOut" type="array">
      <obj_property name="ElementShortName">DataOut[31:0]</obj_property>
      <obj_property name="ObjectShortName">DataOut[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/dataMem/rom" type="array">
      <obj_property name="ElementShortName">rom[0:60][7:0]</obj_property>
      <obj_property name="ObjectShortName">rom[0:60][7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/alu/A" type="array">
      <obj_property name="ElementShortName">A[31:0]</obj_property>
      <obj_property name="ObjectShortName">A[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/alu/B" type="array">
      <obj_property name="ElementShortName">B[31:0]</obj_property>
      <obj_property name="ObjectShortName">B[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/alu/ALUOp" type="array">
      <obj_property name="ElementShortName">ALUOp[2:0]</obj_property>
      <obj_property name="ObjectShortName">ALUOp[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/alu/result" type="array">
      <obj_property name="ElementShortName">result[31:0]</obj_property>
      <obj_property name="ObjectShortName">result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/alu/zero" type="logic">
      <obj_property name="ElementShortName">zero</obj_property>
      <obj_property name="ObjectShortName">zero</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/control/Reset" type="logic">
      <obj_property name="ElementShortName">Reset</obj_property>
      <obj_property name="ObjectShortName">Reset</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/control/ExtSel" type="logic">
      <obj_property name="ElementShortName">ExtSel</obj_property>
      <obj_property name="ObjectShortName">ExtSel</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/control/PCWre" type="logic">
      <obj_property name="ElementShortName">PCWre</obj_property>
      <obj_property name="ObjectShortName">PCWre</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/control/InsMemRW" type="logic">
      <obj_property name="ElementShortName">InsMemRW</obj_property>
      <obj_property name="ObjectShortName">InsMemRW</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/control/RegDst" type="logic">
      <obj_property name="ElementShortName">RegDst</obj_property>
      <obj_property name="ObjectShortName">RegDst</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/control/RegWre" type="logic">
      <obj_property name="ElementShortName">RegWre</obj_property>
      <obj_property name="ObjectShortName">RegWre</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/control/ALUSrcB" type="logic">
      <obj_property name="ElementShortName">ALUSrcB</obj_property>
      <obj_property name="ObjectShortName">ALUSrcB</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/control/PCSrc" type="logic">
      <obj_property name="ElementShortName">PCSrc</obj_property>
      <obj_property name="ObjectShortName">PCSrc</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/control/RD" type="logic">
      <obj_property name="ElementShortName">RD</obj_property>
      <obj_property name="ObjectShortName">RD</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/control/WR" type="logic">
      <obj_property name="ElementShortName">WR</obj_property>
      <obj_property name="ObjectShortName">WR</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/CPU_Single_Cycle/control/DBDataSrc" type="logic">
      <obj_property name="ElementShortName">DBDataSrc</obj_property>
      <obj_property name="ObjectShortName">DBDataSrc</obj_property>
   </wvobject>
</wave_config>
