4a5
> // modified  2011 Ed Spittles  added IOin port
11c12
< module I2CslaveWith8bitsIO(SDA, SCL, IOout);
---
> module i2cslave(SDA, SCL, IOout, IOin, serialTxDataAck, serialRxDataAck);
14a16,18
> input [7:0] IOin;
> output serialTxDataAck;
> output serialRxDataAck;
80c84,88
<     if(adr_phase & bitcnt==0) op_read <= SDAr;
---
>     if(adr_phase & bitcnt==0) begin
>         op_read <= SDAr;
>         if(SDAr) mem <= IOin; // memory write (from parallel)
>     end;
> 
83c91
<     if(adr_match & bit_DATA & data_phase & op_write) mem[bitcnt] <= SDAr;  // memory write
---
>     if(adr_match & bit_DATA & data_phase & op_write) mem[bitcnt] <= SDAr;  // memory write (from serial)
92a101,104
> // signal successful operations to our parallel side (true for one bit-time)
> assign serialTxDataAck = adr_match & data_phase & op_read & got_ACK;
> assign serialRxDataAck = adr_match & data_phase & op_write & got_ACK;
> 
