assignments_rom.v,verilog,xil_defaultlib,../../../../final_project_current.srcs/sources_1/ip/assignments_rom/sim/assignments_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
