<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="16-bit Counter/Timer"><title>lpc11xx::ct16b0 - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-1a91846b.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="lpc11xx" data-themes="" data-resource-suffix="" data-rustdoc-version="1.88.0 (6b00bc388 2025-06-23)" data-channel="1.88.0" data-search-js="search-f7877310.js" data-settings-js="settings-5514c975.js" ><script src="../../static.files/storage-4e99c027.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../static.files/main-7ef8a74a.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../lpc11xx/index.html">lpc11xx</a><span class="version">0.2.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module ct16b0</a></h2><h3><a href="#modules">Module Items</a></h3><ul class="block"><li><a href="#modules" title="Modules">Modules</a></li><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"><h2 class="in-crate"><a href="../index.html">In crate lpc11xx</a></h2></div></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../index.html">lpc11xx</a></div><h1>Module <span>ct16b0</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../src/lpc11xx/ct16b0.rs.html#1-160">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>16-bit Counter/Timer</p>
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="mod" href="ccr/index.html" title="mod lpc11xx::ct16b0::ccr">ccr</a></dt><dd>Capture Control Register (CCR). The CCR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated when a capture takes place</dd><dt><a class="mod" href="cr/index.html" title="mod lpc11xx::ct16b0::cr">cr</a></dt><dd>Capture Register (CR). CR is loaded with the value of TC when there is an event on the CT16Bn_CAPm input</dd><dt><a class="mod" href="ctcr/index.html" title="mod lpc11xx::ct16b0::ctcr">ctcr</a></dt><dd>Count Control Register (CTCR). The CTCR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting</dd><dt><a class="mod" href="emr/index.html" title="mod lpc11xx::ct16b0::emr">emr</a></dt><dd>External Match Register (EMR). The EMR controls the match function and the external match pins CT16B0_MAT[2:0]</dd><dt><a class="mod" href="ir/index.html" title="mod lpc11xx::ct16b0::ir">ir</a></dt><dd>Interrupt Register (IR). The IR can be written to clear interrupts. The IR can be read to identify which of five possible interrupt sources are pending</dd><dt><a class="mod" href="mcr/index.html" title="mod lpc11xx::ct16b0::mcr">mcr</a></dt><dd>Match Control Register (MCR). The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs</dd><dt><a class="mod" href="mr/index.html" title="mod lpc11xx::ct16b0::mr">mr</a></dt><dd>Match Register. MR can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR matches the TC</dd><dt><a class="mod" href="pc/index.html" title="mod lpc11xx::ct16b0::pc">pc</a></dt><dd>Prescale Counter (PC). The 16-bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface</dd><dt><a class="mod" href="pr/index.html" title="mod lpc11xx::ct16b0::pr">pr</a></dt><dd>Prescale Register (PR). When the Prescale Counter (below) is equal to this value, the next clock increments the TC and clears the PC</dd><dt><a class="mod" href="pwmc/index.html" title="mod lpc11xx::ct16b0::pwmc">pwmc</a></dt><dd>PWM Control Register (PWMCON). The PWMCON enables PWM mode for the external match pins CT16B0_MAT[2:0]</dd><dt><a class="mod" href="tc/index.html" title="mod lpc11xx::ct16b0::tc">tc</a></dt><dd>Timer Counter (TC). The 16-bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR</dd><dt><a class="mod" href="tcr/index.html" title="mod lpc11xx::ct16b0::tcr">tcr</a></dt><dd>Timer Control Register (TCR). The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR</dd></dl><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="struct" href="struct.RegisterBlock.html" title="struct lpc11xx::ct16b0::RegisterBlock">Register<wbr>Block</a></dt><dd>Register block</dd></dl><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="type" href="type.CCR.html" title="type lpc11xx::ct16b0::CCR">CCR</a></dt><dd>Capture Control Register (CCR). The CCR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated when a capture takes place</dd><dt><a class="type" href="type.CR.html" title="type lpc11xx::ct16b0::CR">CR</a></dt><dd>Capture Register (CR). CR is loaded with the value of TC when there is an event on the CT16Bn_CAPm input</dd><dt><a class="type" href="type.CTCR.html" title="type lpc11xx::ct16b0::CTCR">CTCR</a></dt><dd>Count Control Register (CTCR). The CTCR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting</dd><dt><a class="type" href="type.EMR.html" title="type lpc11xx::ct16b0::EMR">EMR</a></dt><dd>External Match Register (EMR). The EMR controls the match function and the external match pins CT16B0_MAT[2:0]</dd><dt><a class="type" href="type.IR.html" title="type lpc11xx::ct16b0::IR">IR</a></dt><dd>Interrupt Register (IR). The IR can be written to clear interrupts. The IR can be read to identify which of five possible interrupt sources are pending</dd><dt><a class="type" href="type.MCR.html" title="type lpc11xx::ct16b0::MCR">MCR</a></dt><dd>Match Control Register (MCR). The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs</dd><dt><a class="type" href="type.MR.html" title="type lpc11xx::ct16b0::MR">MR</a></dt><dd>Match Register. MR can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR matches the TC</dd><dt><a class="type" href="type.PC.html" title="type lpc11xx::ct16b0::PC">PC</a></dt><dd>Prescale Counter (PC). The 16-bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface</dd><dt><a class="type" href="type.PR.html" title="type lpc11xx::ct16b0::PR">PR</a></dt><dd>Prescale Register (PR). When the Prescale Counter (below) is equal to this value, the next clock increments the TC and clears the PC</dd><dt><a class="type" href="type.PWMC.html" title="type lpc11xx::ct16b0::PWMC">PWMC</a></dt><dd>PWM Control Register (PWMCON). The PWMCON enables PWM mode for the external match pins CT16B0_MAT[2:0]</dd><dt><a class="type" href="type.TC.html" title="type lpc11xx::ct16b0::TC">TC</a></dt><dd>Timer Counter (TC). The 16-bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR</dd><dt><a class="type" href="type.TCR.html" title="type lpc11xx::ct16b0::TCR">TCR</a></dt><dd>Timer Control Register (TCR). The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR</dd></dl></section></div></main></body></html>