<?xml version="1.0"?>
<dblpperson name="Jiang Hu" pid="20/5455" n="257">
<person key="homepages/20/5455" mdate="2009-06-10">
<author pid="20/5455">Jiang Hu</author>
</person>
<r><article key="journals/tcasII/Sanabria-Borbon21" mdate="2021-03-23">
<author orcid="0000-0003-3851-6259" pid="143/1320">Adriana C. Sanabria-Borbon</author>
<author orcid="0000-0002-5225-7903" pid="229/4226">Nithyashankari Gummidipoondi Jayasankaran</author>
<author pid="20/5455">Jiang Hu</author>
<author orcid="0000-0003-3687-3746" pid="79/9006">Jeyavijayan Rajendran</author>
<author orcid="0000-0003-2116-1842" pid="18/6813">Edgar S&#225;nchez-Sinencio</author>
<title>Analog/RF IP Protection: Attack Models, Defense Techniques, and Challenges.</title>
<pages>36-41</pages>
<year>2021</year>
<volume>68</volume>
<journal>IEEE Trans. Circuits Syst. II Express Briefs</journal>
<number>1</number>
<ee>https://doi.org/10.1109/TCSII.2020.3040725</ee>
<url>db/journals/tcasII/tcasII68.html#Sanabria-Borbon21</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/DharPLKMSMHHS21" mdate="2021-02-09">
<author pid="241/8470">Tonmoy Dhar</author>
<author pid="261/1871">Jitesh Poojary</author>
<author pid="123/7416">Yaguang Li</author>
<author pid="241/4371">Kishor Kunal</author>
<author pid="241/4342">Meghna Madhusudan</author>
<author pid="241/4326">Arvind K. Sharma</author>
<author pid="185/5739">Susmita Dey Manasi</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="22/2712">Ramesh Harjani</author>
<author pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<title>Fast and Efficient Constraint Evaluation of Analog Layout Using Machine Learning Models.</title>
<pages>158-163</pages>
<year>2021</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1145/3394885.3431547</ee>
<crossref>conf/aspdac/2021</crossref>
<url>db/conf/aspdac/aspdac2021.html#DharPLKMSMHHS21</url>
</inproceedings>
</r>
<r><inproceedings key="conf/aspdac/XieLXHDC21" mdate="2021-02-09">
<author pid="229/4361">Zhiyao Xie</author>
<author pid="257/8611">Rongjian Liang</author>
<author pid="135/7310">Xiaoqing Xu</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="263/7004">Yixiao Duan</author>
<author pid="80/1641">Yiran Chen</author>
<title>Net2: A Graph Attention Network Method Customized for Pre-Placement Net Length Estimation.</title>
<pages>671-677</pages>
<year>2021</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1145/3394885.3431562</ee>
<crossref>conf/aspdac/2021</crossref>
<url>db/conf/aspdac/aspdac2021.html#XieLXHDC21</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispd/DharKLLMPSBHHMY21" mdate="2021-04-12">
<author pid="241/8470">Tonmoy Dhar</author>
<author pid="241/4371">Kishor Kunal</author>
<author pid="123/7416">Yaguang Li</author>
<author pid="272/2677">Yishuang Lin</author>
<author pid="241/4342">Meghna Madhusudan</author>
<author pid="261/1871">Jitesh Poojary</author>
<author pid="241/4326">Arvind K. Sharma</author>
<author pid="50/774">Steven M. Burns</author>
<author pid="22/2712">Ramesh Harjani</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="69/10063">Parijat Mukherjee</author>
<author pid="91/5886">Soner Yaldiz</author>
<author pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<title>Machine Learning Techniques in Analog Layout Automation.</title>
<pages>71-72</pages>
<year>2021</year>
<booktitle>ISPD</booktitle>
<ee>https://doi.org/10.1145/3439706.3446896</ee>
<crossref>conf/ispd/2021</crossref>
<url>db/conf/ispd/ispd2021.html#DharKLLMPSBHHMY21</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/abs-2102-10031" mdate="2021-02-24">
<author pid="211/0071">Lang Feng</author>
<author pid="180/4976">Jiayi Huang</author>
<author pid="68/4706-1">Jeff Huang 0001</author>
<author pid="20/5455">Jiang Hu</author>
<title>Toward Taming the Overhead Monster for Data-Flow Integrity.</title>
<year>2021</year>
<volume>abs/2102.10031</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2102.10031</ee>
<url>db/journals/corr/corr2102.html#abs-2102-10031</url>
</article>
</r>
<r><article key="journals/bioinformatics/HuFSL20" mdate="2020-12-25">
<author orcid="0000-0002-8521-9161" pid="20/5455">Jiang Hu</author>
<author pid="257/4286">Junpeng Fan</author>
<author pid="08/7161">Zongyi Sun</author>
<author pid="146/9882">Shanlin Liu</author>
<title>NextPolish: a fast and efficient genome polishing tool for long-read assembly.</title>
<pages>2253-2255</pages>
<year>2020</year>
<volume>36</volume>
<journal>Bioinform.</journal>
<number>7</number>
<ee>https://doi.org/10.1093/bioinformatics/btz891</ee>
<ee>https://www.wikidata.org/entity/Q91505349</ee>
<url>db/journals/bioinformatics/bioinformatics36.html#HuFSL20</url>
</article>
</r>
<r><article key="journals/tcad/ZhuoLGHS20" mdate="2020-09-24">
<author orcid="0000-0002-2610-7522" pid="05/853">Cheng Zhuo</author>
<author pid="219/5252">Shaoheng Luo</author>
<author pid="96/4884">Houle Gan</author>
<author pid="20/5455">Jiang Hu</author>
<author orcid="0000-0001-9160-048X" pid="34/520">Zhiguo Shi</author>
<title>Noise-Aware DVFS for Efficient Transitions on Battery-Powered IoT Devices.</title>
<pages>1498-1510</pages>
<year>2020</year>
<volume>39</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>7</number>
<ee>https://doi.org/10.1109/TCAD.2019.2917844</ee>
<url>db/journals/tcad/tcad39.html#ZhuoLGHS20</url>
</article>
</r>
<r><article key="journals/tvlsi/JayasankaranSAS20" mdate="2021-04-07">
<author orcid="0000-0002-5225-7903" pid="229/4226">Nithyashankari Gummidipoondi Jayasankaran</author>
<author orcid="0000-0003-3851-6259" pid="143/1320">Adriana C. Sanabria-Borbon</author>
<author pid="228/3835">Amr Abuellil</author>
<author orcid="0000-0003-2116-1842" pid="18/6813">Edgar S&#225;nchez-Sinencio</author>
<author pid="20/5455">Jiang Hu</author>
<author orcid="0000-0003-3687-3746" pid="79/9006">Jeyavijayan Rajendran</author>
<title>Breaking Analog Locking Techniques.</title>
<pages>2157-2170</pages>
<year>2020</year>
<volume>28</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>10</number>
<ee>https://doi.org/10.1109/TVLSI.2020.3007159</ee>
<url>db/journals/tvlsi/tvlsi28.html#JayasankaranSAS20</url>
</article>
</r>
<r><article key="journals/wcl/FangHLN20" mdate="2020-05-04">
<author orcid="0000-0001-8298-6720" pid="62/2271">Zhaoxi Fang</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="221/3818">Yingzhi Lu</author>
<author orcid="0000-0002-4933-594X" pid="31/2597-1">Wei Ni 0001</author>
<title>Three-User Cooperative NOMA Transmission.</title>
<pages>465-469</pages>
<year>2020</year>
<volume>9</volume>
<journal>IEEE Wirel. Commun. Lett.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/LWC.2019.2959302</ee>
<url>db/journals/wcl/wcl9.html#FangHLN20</url>
</article>
</r>
<r><inproceedings key="conf/amcis/HuH20" mdate="2020-07-27">
<author pid="20/5455">Jiang Hu</author>
<author pid="20/6417">Wei He</author>
<title>Examining the Impacts of Fitness App Functionalities.</title>
<year>2020</year>
<booktitle>AMCIS</booktitle>
<ee>https://aisel.aisnet.org/amcis2020/healthcare_it/healthcare_it/5</ee>
<crossref>conf/amcis/2020</crossref>
<url>db/conf/amcis/amcis2020.html#HuH20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/aspdac/XieRKSSHC20" mdate="2020-03-30">
<author pid="229/4361">Zhiyao Xie</author>
<author pid="58/2578">Haoxing Ren</author>
<author pid="29/3580">Brucek Khailany</author>
<author pid="125/9262">Ye Sheng</author>
<author pid="261/7526">Santosh Santosh</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="80/1641">Yiran Chen</author>
<title>PowerNet: Transferable Dynamic IR Drop Estimation via Maximum Convolutional Neural Network.</title>
<pages>13-18</pages>
<year>2020</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASP-DAC47756.2020.9045574</ee>
<crossref>conf/aspdac/2020</crossref>
<url>db/conf/aspdac/aspdac2020.html#XieRKSSHC20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/aspdac/XieFHRZKFHCB20" mdate="2020-03-30">
<author pid="229/4361">Zhiyao Xie</author>
<author pid="221/2829">Guan-Qi Fang</author>
<author pid="54/11471">Yu-Hung Huang</author>
<author pid="58/2578">Haoxing Ren</author>
<author pid="z/YanqingZhang">Yanqing Zhang</author>
<author pid="29/3580">Brucek Khailany</author>
<author pid="53/8857">Shao-Yun Fang</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="80/1641">Yiran Chen</author>
<author pid="241/4279">Erick Carvajal Barboza</author>
<title>FIST: A Feature-Importance Sampling and Tree-Based Method for Automatic Design Flow Parameter Tuning.</title>
<pages>19-25</pages>
<year>2020</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASP-DAC47756.2020.9045201</ee>
<crossref>conf/aspdac/2020</crossref>
<url>db/conf/aspdac/aspdac2020.html#XieFHRZKFHCB20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/aspdac/YangLCH20" mdate="2020-06-04">
<author pid="163/3553">Chaofei Yang</author>
<author pid="30/5330-1">Hai Li 0001</author>
<author pid="80/1641">Yiran Chen</author>
<author pid="20/5455">Jiang Hu</author>
<title>Enhancing Generalization of Wafer Defect Detection by Data Discrepancy-aware Preprocessing and Contrast-varied Augmentation.</title>
<pages>145-150</pages>
<year>2020</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASP-DAC47756.2020.9045391</ee>
<crossref>conf/aspdac/2020</crossref>
<url>db/conf/aspdac/aspdac2020.html#YangLCH20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/aspdac/ZhouKHL20" mdate="2020-03-30">
<author pid="33/9985">He Zhou</author>
<author pid="15/884">Sunil P. Khatri</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="18/2008">Frank Liu</author>
<title>Scaled Population Arithmetic for Efficient Stochastic Computing.</title>
<pages>611-616</pages>
<year>2020</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASP-DAC47756.2020.9045292</ee>
<crossref>conf/aspdac/2020</crossref>
<url>db/conf/aspdac/aspdac2020.html#ZhouKHL20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/KunalDMPSXBHHS20" mdate="2021-04-09">
<author pid="241/4371">Kishor Kunal</author>
<author pid="241/8470">Tonmoy Dhar</author>
<author pid="241/4342">Meghna Madhusudan</author>
<author orcid="0000-0001-7548-9064" pid="261/1871">Jitesh Poojary</author>
<author pid="241/4326">Arvind K. Sharma</author>
<author pid="86/1049">Wenbin Xu</author>
<author pid="50/774">Steven M. Burns</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="22/2712">Ramesh Harjani</author>
<author orcid="0000-0002-5353-2364" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<title>GANA: Graph Convolutional Network Based Automated Netlist Annotation for Analog Circuits.</title>
<pages>55-60</pages>
<year>2020</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE48585.2020.9116329</ee>
<crossref>conf/date/2020</crossref>
<url>db/conf/date/date2020.html#KunalDMPSXBHHS20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/hicss/HuHD20" mdate="2021-01-29">
<author pid="20/5455">Jiang Hu</author>
<author pid="20/6417">Wei He</author>
<author pid="263/3153">Fred Davis</author>
<title>When Hosts Disclose Their Private Information on Accommodation Sharing Platforms: An Information Commercialization Perspective.</title>
<pages>1-9</pages>
<year>2020</year>
<booktitle>HICSS</booktitle>
<ee type="oa">http://hdl.handle.net/10125/63841</ee>
<crossref>conf/hicss/2020</crossref>
<url>db/conf/hicss/hicss2020.html#HuHD20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/XieLXHC20" mdate="2021-02-03">
<author pid="229/4361">Zhiyao Xie</author>
<author pid="30/5330-1">Hai Li 0001</author>
<author pid="135/7310">Xiaoqing Xu</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="80/1641">Yiran Chen</author>
<title>Fast IR Drop Estimation with Machine Learning : Invited Paper.</title>
<pages>13:1-13:8</pages>
<year>2020</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1145/3400302.3415763</ee>
<ee>https://ieeexplore.ieee.org/document/9256803</ee>
<crossref>conf/iccad/2020</crossref>
<url>db/conf/iccad/iccad2020.html#XieLXHC20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/DharKLLMPSBHHMY20" mdate="2021-01-18">
<author pid="241/8470">Tonmoy Dhar</author>
<author pid="241/4371">Kishor Kunal</author>
<author pid="123/7416">Yaguang Li</author>
<author pid="272/2677">Yishuang Lin</author>
<author pid="241/4342">Meghna Madhusudan</author>
<author pid="261/1871">Jitesh Poojary</author>
<author pid="241/4326">Arvind K. Sharma</author>
<author pid="50/774">Steven M. Burns</author>
<author pid="22/2712">Ramesh Harjani</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="69/10063">Parijat Mukherjee</author>
<author pid="91/5886">Soner Yaldiz</author>
<author pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<title>The ALIGN Open-Source Analog Layout Generator: v1.0 and Beyond (Invited talk).</title>
<pages>54:1-54:2</pages>
<year>2020</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1145/3400302.3415784</ee>
<ee>https://ieeexplore.ieee.org/document/9256499</ee>
<crossref>conf/iccad/2020</crossref>
<url>db/conf/iccad/iccad2020.html#DharKLLMPSBHHMY20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/LiLMSXSHH20" mdate="2021-01-18">
<author pid="123/7416">Yaguang Li</author>
<author pid="272/2677">Yishuang Lin</author>
<author pid="241/4342">Meghna Madhusudan</author>
<author pid="241/4326">Arvind K. Sharma</author>
<author pid="86/1049">Wenbin Xu</author>
<author pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<author pid="22/2712">Ramesh Harjani</author>
<author pid="20/5455">Jiang Hu</author>
<title>A Customized Graph Neural Network Model for Guiding Analog IC Placement.</title>
<pages>135:1-135:9</pages>
<year>2020</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1145/3400302.3415624</ee>
<ee>https://ieeexplore.ieee.org/document/9256781</ee>
<crossref>conf/iccad/2020</crossref>
<url>db/conf/iccad/iccad2020.html#LiLMSXSHH20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/LiangXJCCHXN20" mdate="2021-01-18">
<author pid="257/8611">Rongjian Liang</author>
<author pid="229/4361">Zhiyao Xie</author>
<author pid="37/5841">Jinwook Jung</author>
<author pid="279/8646">Vishnavi Chauha</author>
<author pid="80/1641">Yiran Chen</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="90/1977">Hua Xiang</author>
<author pid="37/3594">Gi-Joon Nam</author>
<title>Routing-Free Crosstalk Prediction.</title>
<pages>163:1-163:9</pages>
<year>2020</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1145/3400302.3415712</ee>
<ee>https://ieeexplore.ieee.org/document/9256755</ee>
<crossref>conf/iccad/2020</crossref>
<url>db/conf/iccad/iccad2020.html#LiangXJCCHXN20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccci/NguyenMH20" mdate="2020-11-23">
<author pid="38/6441">Nguyen Nguyen</author>
<author pid="279/1267">Bingkun Ma</author>
<author pid="20/5455">Jiang Hu</author>
<title>Predicting National Basketball Association Players Performance and Popularity: A Data Mining Approach.</title>
<pages>293-304</pages>
<year>2020</year>
<booktitle>ICCCI</booktitle>
<ee>https://doi.org/10.1007/978-3-030-63007-2_23</ee>
<crossref>conf/iccci/2020</crossref>
<url>db/conf/iccci/iccci2020.html#NguyenMH20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/BharathiHK20" mdate="2021-01-11">
<author pid="234/1618">Kunal Bharathi</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="15/884">Sunil P. Khatri</author>
<title>Scaled Population Subtraction for Approximate Computing.</title>
<pages>348-355</pages>
<year>2020</year>
<booktitle>ICCD</booktitle>
<ee>https://doi.org/10.1109/ICCD50377.2020.00065</ee>
<crossref>conf/iccd/2020</crossref>
<url>db/conf/iccd/iccd2020.html#BharathiHK20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispd/KunalDLMPSXBHHM20" mdate="2020-10-25">
<author pid="241/4371">Kishor Kunal</author>
<author pid="241/8470">Tonmoy Dhar</author>
<author pid="123/7416">Yaguang Li</author>
<author pid="241/4342">Meghna Madhusudan</author>
<author orcid="0000-0001-7548-9064" pid="261/1871">Jitesh Poojary</author>
<author pid="241/4326">Arvind K. Sharma</author>
<author pid="86/1049">Wenbin Xu</author>
<author pid="50/774">Steven M. Burns</author>
<author pid="22/2712">Ramesh Harjani</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="69/10063">Parijat Mukherjee</author>
<author pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<title>Learning from Experience: Applying ML to Analog Circuit Design.</title>
<pages>55</pages>
<year>2020</year>
<booktitle>ISPD</booktitle>
<ee>https://doi.org/10.1145/3372780.3378172</ee>
<crossref>conf/ispd/2020</crossref>
<url>db/conf/ispd/ispd2020.html#KunalDLMPSXBHHM20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispd/LiangXPRRNH20" mdate="2020-03-22">
<author pid="257/8611">Rongjian Liang</author>
<author pid="90/1977">Hua Xiang</author>
<author pid="161/2394">Diwesh Pandey</author>
<author pid="04/2781">Lakshmi N. Reddy</author>
<author pid="48/4412">Shyam Ramji</author>
<author pid="37/3594">Gi-Joon Nam</author>
<author pid="20/5455">Jiang Hu</author>
<title>DRC Hotspot Prediction at Sub-10nm Process Nodes Using Customized Convolutional Network.</title>
<pages>135-142</pages>
<year>2020</year>
<booktitle>ISPD</booktitle>
<ee>https://doi.org/10.1145/3372780.3375560</ee>
<crossref>conf/ispd/2020</crossref>
<url>db/conf/ispd/ispd2020.html#LiangXPRRNH20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/LiLMSXSHH20" mdate="2020-08-12">
<author pid="123/7416">Yaguang Li</author>
<author pid="272/2677">Yishuang Lin</author>
<author pid="241/4342">Meghna Madhusudan</author>
<author pid="241/4326">Arvind K. Sharma</author>
<author pid="86/1049">Wenbin Xu</author>
<author pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<author pid="22/2712">Ramesh Harjani</author>
<author pid="20/5455">Jiang Hu</author>
<title>Exploring a Machine Learning Approach to Performance Driven Analog IC Placement.</title>
<pages>24-29</pages>
<year>2020</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI49217.2020.00015</ee>
<crossref>conf/isvlsi/2020</crossref>
<url>db/conf/isvlsi/isvlsi2020.html#LiLMSXSHH20</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/abs-2008-10682" mdate="2020-08-28">
<author pid="241/8470">Tonmoy Dhar</author>
<author pid="241/4371">Kishor Kunal</author>
<author pid="123/7416">Yaguang Li</author>
<author pid="241/4342">Meghna Madhusudan</author>
<author pid="261/1871">Jitesh Poojary</author>
<author pid="241/4326">Arvind K. Sharma</author>
<author pid="86/1049">Wenbin Xu</author>
<author pid="50/774">Steven M. Burns</author>
<author pid="22/2712">Ramesh Harjani</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="53/2061">Desmond A. Kirkpatrick</author>
<author pid="69/10063">Parijat Mukherjee</author>
<author pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<author pid="91/5886">Soner Yaldiz</author>
<title>ALIGN: A System for Automating Analog Layout.</title>
<year>2020</year>
<volume>abs/2008.10682</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2008.10682</ee>
<url>db/journals/corr/corr2008.html#abs-2008-10682</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-2011-08781" mdate="2020-11-18">
<author pid="241/4279">Erick Carvajal Barboza</author>
<author pid="81/8700">Sara Jacob</author>
<author pid="80/6049">Mahesh Ketkar</author>
<author pid="04/5731">Michael Kishinevsky</author>
<author pid="18/4038">Paul Gratz</author>
<author pid="20/5455">Jiang Hu</author>
<title>Automatic Microprocessor Performance Bug Detection.</title>
<year>2020</year>
<volume>abs/2011.08781</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2011.08781</ee>
<url>db/journals/corr/corr2011.html#abs-2011-08781</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-2011-13491" mdate="2021-02-03">
<author pid="229/4361">Zhiyao Xie</author>
<author pid="30/5330-1">Hai Li 0001</author>
<author pid="135/7310">Xiaoqing Xu</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="80/1641">Yiran Chen</author>
<title>Fast IR Drop Estimation with Machine Learning.</title>
<year>2020</year>
<volume>abs/2011.13491</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2011.13491</ee>
<url>db/journals/corr/corr2011.html#abs-2011-13491</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-2011-13493" mdate="2020-12-01">
<author pid="229/4361">Zhiyao Xie</author>
<author pid="221/2829">Guan-Qi Fang</author>
<author pid="54/11471">Yu-Hung Huang</author>
<author pid="58/2578">Haoxing Ren</author>
<author pid="z/YanqingZhang">Yanqing Zhang</author>
<author pid="29/3580">Brucek Khailany</author>
<author pid="53/8857">Shao-Yun Fang</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="80/1641">Yiran Chen</author>
<author pid="241/4279">Erick Carvajal Barboza</author>
<title>FIST: A Feature-Importance Sampling and Tree-Based Method for Automatic Design Flow Parameter Tuning.</title>
<year>2020</year>
<volume>abs/2011.13493</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2011.13493</ee>
<url>db/journals/corr/corr2011.html#abs-2011-13493</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-2011-13494" mdate="2020-12-01">
<author pid="229/4361">Zhiyao Xie</author>
<author pid="58/2578">Haoxing Ren</author>
<author pid="29/3580">Brucek Khailany</author>
<author pid="125/9262">Ye Sheng</author>
<author pid="261/7526">Santosh Santosh</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="80/1641">Yiran Chen</author>
<title>PowerNet: Transferable Dynamic IR Drop Estimation via Maximum Convolutional Neural Network.</title>
<year>2020</year>
<volume>abs/2011.13494</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2011.13494</ee>
<url>db/journals/corr/corr2011.html#abs-2011-13494</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-2011-13522" mdate="2020-12-01">
<author pid="229/4361">Zhiyao Xie</author>
<author pid="257/8611">Rongjian Liang</author>
<author pid="135/7310">Xiaoqing Xu</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="263/7004">Yixiao Duan</author>
<author pid="80/1641">Yiran Chen</author>
<title>Net2: A Graph Attention Network Method Customized for Pre-Placement Net Length Estimation.</title>
<year>2020</year>
<volume>abs/2011.13522</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2011.13522</ee>
<url>db/journals/corr/corr2011.html#abs-2011-13522</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-2012-01737" mdate="2020-12-04">
<author pid="235/4987">Jingyu Pan</author>
<author pid="222/4501">Chen-Chia Chang</author>
<author pid="243/2713">Tunhou Zhang</author>
<author pid="229/4361">Zhiyao Xie</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="44/7830">Weiyi Qi</author>
<author pid="87/11">Chung-Wei Lin</author>
<author pid="257/8611">Rongjian Liang</author>
<author pid="65/1670">Joydeep Mitra</author>
<author pid="263/3081">Elias Fallon</author>
<author pid="80/1641">Yiran Chen</author>
<title>Automatic Routability Predictor Development Using Neural Architecture Search.</title>
<year>2020</year>
<volume>abs/2012.01737</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2012.01737</ee>
<url>db/journals/corr/corr2012.html#abs-2012-01737</url>
</article>
</r>
<r><article key="journals/db/Aguirre-UrretaH19" mdate="2020-05-20">
<author pid="69/4797">Miguel I. Aguirre-Urreta</author>
<author pid="20/5455">Jiang Hu</author>
<title>Detecting Common Method Bias: Performance of the Harman's Single-Factor Test.</title>
<pages>45-70</pages>
<year>2019</year>
<volume>50</volume>
<journal>Data Base</journal>
<number>2</number>
<ee>https://doi.org/10.1145/3330472.3330477</ee>
<url>db/journals/db/db50.html#Aguirre-UrretaH19</url>
</article>
</r>
<r><article key="journals/iam/SongWCBH19" mdate="2020-10-26">
<author pid="82/5132">Qi Song</author>
<author orcid="0000-0003-1239-5591" pid="17/221-23">Yi Wang 0023</author>
<author pid="48/4792-6">Yang Chen 0006</author>
<author pid="20/8099">Jose Benitez 0001</author>
<author pid="20/5455">Jiang Hu</author>
<title>Impact of the usage of social media in the workplace on team and employee performance.</title>
<year>2019</year>
<volume>56</volume>
<journal>Inf. Manag.</journal>
<number>8</number>
<ee>https://doi.org/10.1016/j.im.2019.04.003</ee>
<url>db/journals/iam/iam56.html#SongWCBH19</url>
</article>
</r>
<r><article key="journals/siamsc/HuJLWY19" mdate="2021-01-01">
<author pid="20/5455">Jiang Hu</author>
<author pid="34/2005">Bo Jiang</author>
<author orcid="0000-0001-6860-9566" pid="00/3361-1">Lin Lin 0001</author>
<author pid="26/8184">Zaiwen Wen</author>
<author pid="45/2834">Ya-Xiang Yuan</author>
<title>Structured Quasi-Newton Methods for Optimization with Orthogonality Constraints.</title>
<pages>A2239-A2269</pages>
<year>2019</year>
<volume>41</volume>
<journal>SIAM J. Sci. Comput.</journal>
<number>4</number>
<ee>https://doi.org/10.1137/18M121112X</ee>
<url>db/journals/siamsc/siamsc41.html#HuJLWY19</url>
</article>
</r>
<r><article key="journals/tcad/SenguptaSHS19" mdate="2020-09-24">
<author orcid="0000-0001-9894-6184" pid="142/0125">Deepashree Sengupta</author>
<author orcid="0000-0003-0657-7778" pid="56/10618">Farhana Sharmin Snigdha</author>
<author pid="20/5455">Jiang Hu</author>
<author orcid="0000-0002-5353-2364" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<title>An Analytical Approach for Error PMF Characterization in Approximate Circuits.</title>
<pages>70-83</pages>
<year>2019</year>
<volume>38</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>1</number>
<ee>https://doi.org/10.1109/TCAD.2018.2803626</ee>
<url>db/journals/tcad/tcad38.html#SenguptaSHS19</url>
</article>
</r>
<r><article key="journals/tcad/SnigdhaSHS19" mdate="2020-09-24">
<author orcid="0000-0003-0657-7778" pid="56/10618">Farhana Sharmin Snigdha</author>
<author orcid="0000-0001-9894-6184" pid="142/0125">Deepashree Sengupta</author>
<author pid="20/5455">Jiang Hu</author>
<author orcid="0000-0002-5353-2364" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<title>Dynamic Approximation of JPEG Hardware.</title>
<pages>295-308</pages>
<year>2019</year>
<volume>38</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TCAD.2018.2808224</ee>
<url>db/journals/tcad/tcad38.html#SnigdhaSHS19</url>
</article>
</r>
<r><article key="journals/tcad/Zhang0SHS19" mdate="2020-09-24">
<author orcid="0000-0002-8289-9288" pid="179/3068">Grace Li Zhang</author>
<author orcid="0000-0001-9752-7201" pid="13/2692-5">Bing Li 0005</author>
<author pid="94/5536">Yiyu Shi</author>
<author pid="20/5455">Jiang Hu</author>
<author orcid="0000-0003-4431-7619" pid="07/6841">Ulf Schlichtmann</author>
<title>EffiTest2: Efficient Delay Test and Prediction for Post-Silicon Clock Skew Configuration Under Process Variations.</title>
<pages>705-718</pages>
<year>2019</year>
<volume>38</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TCAD.2018.2818713</ee>
<url>db/journals/tcad/tcad38.html#Zhang0SHS19</url>
</article>
</r>
<r><article key="journals/tinstmc/HuM19" mdate="2021-04-09">
<author orcid="0000-0002-7862-7167" pid="20/5455">Jiang Hu</author>
<author pid="266/2076">Fuheng Ma</author>
<title>Zoned safety monitoring model for uplift pressures of concrete dams.</title>
<pages>3952-3969</pages>
<year>2019</year>
<volume>41</volume>
<journal>Trans. Inst. Meas. Control</journal>
<number>14</number>
<ee>https://doi.org/10.1177/0142331219842281</ee>
<url>db/journals/tinstmc/tinstmc41.html#HuM19</url>
</article>
</r>
<r><article key="journals/tit/HuLZ19" mdate="2020-03-10">
<author orcid="0000-0001-5603-2798" pid="20/5455">Jiang Hu</author>
<author orcid="0000-0002-5181-3437" pid="59/100">Weiming Li</author>
<author pid="04/8556">Wang Zhou</author>
<title>Central Limit Theorem for Mutual Information of Large MIMO Systems With Elliptically Correlated Channels.</title>
<pages>7168-7180</pages>
<year>2019</year>
<volume>65</volume>
<journal>IEEE Trans. Inf. Theory</journal>
<number>11</number>
<ee>https://doi.org/10.1109/TIT.2019.2913760</ee>
<url>db/journals/tit/tit65.html#HuLZ19</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/XuFRH19" mdate="2019-01-20">
<author pid="86/1049">Wenbin Xu</author>
<author pid="211/0071">Lang Feng</author>
<author pid="79/9006">Jeyavijayan Rajendran</author>
<author pid="20/5455">Jiang Hu</author>
<title>Layout recognition attacks on split manufacturing.</title>
<pages>45-50</pages>
<year>2019</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1145/3287624.3287698</ee>
<crossref>conf/aspdac/2019</crossref>
<url>db/conf/aspdac/aspdac2019.html#XuFRH19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/aspdac/SnigdhaAMMHS19" mdate="2019-02-18">
<author pid="56/10618">Farhana Sharmin Snigdha</author>
<author pid="182/3728-2">Ibrahim Ahmed 0002</author>
<author pid="185/5739">Susmita Dey Manasi</author>
<author pid="177/5128">Meghna G. Mankalale</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<title>SeFAct: selective feature activation and early classification for CNNs.</title>
<pages>487-492</pages>
<year>2019</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1145/3287624.3287663</ee>
<crossref>conf/aspdac/2019</crossref>
<url>db/conf/aspdac/aspdac2019.html#SnigdhaAMMHS19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/ZhouKHL19" mdate="2019-08-29">
<author pid="33/9985">He Zhou</author>
<author pid="15/884">Sunil P. Khatri</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="18/2008">Frank Liu</author>
<title>A Memory-Efficient Markov Decision Process Computation Framework Using BDD-based Sampling Representation.</title>
<pages>12</pages>
<year>2019</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3316781.3317748</ee>
<ee>http://ieeexplore.ieee.org/document/8806939</ee>
<crossref>conf/dac/2019</crossref>
<url>db/conf/dac/dac2019.html#ZhouKHL19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/KunalMSXBHHKS19" mdate="2019-08-29">
<author pid="241/4371">Kishor Kunal</author>
<author pid="241/4342">Meghna Madhusudan</author>
<author pid="241/4326">Arvind K. Sharma</author>
<author pid="86/1049">Wenbin Xu</author>
<author pid="50/774">Steven M. Burns</author>
<author pid="22/2712">Ramesh Harjani</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="53/2061">Desmond A. Kirkpatrick</author>
<author pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<title>ALIGN: Open-Source Analog Layout Automation from the Ground Up.</title>
<pages>77</pages>
<year>2019</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3316781.3323471</ee>
<ee>http://ieeexplore.ieee.org/document/8807057</ee>
<crossref>conf/dac/2019</crossref>
<url>db/conf/dac/dac2019.html#KunalMSXBHHKS19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/BarbozaSCH19" mdate="2019-08-29">
<author pid="241/4279">Erick Carvajal Barboza</author>
<author pid="241/4331">Nishchal Shukla</author>
<author pid="80/1641">Yiran Chen</author>
<author pid="20/5455">Jiang Hu</author>
<title>Machine Learning-Based Pre-Routing Timing Prediction with Reduced Pessimism.</title>
<pages>106</pages>
<year>2019</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3316781.3317857</ee>
<ee>http://ieeexplore.ieee.org/document/8807063</ee>
<crossref>conf/dac/2019</crossref>
<url>db/conf/dac/dac2019.html#BarbozaSCH19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/HuangXFYRFCH19" mdate="2019-05-20">
<author pid="54/11471">Yu-Hung Huang</author>
<author pid="229/4361">Zhiyao Xie</author>
<author pid="221/2829">Guan-Qi Fang</author>
<author pid="214/9907">Tao-Chun Yu</author>
<author pid="58/2578">Haoxing Ren</author>
<author pid="53/8857">Shao-Yun Fang</author>
<author pid="80/1641">Yiran Chen</author>
<author pid="20/5455">Jiang Hu</author>
<title>Routability-Driven Macro Placement with Embedded CNN-Based Prediction Model.</title>
<pages>180-185</pages>
<year>2019</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2019.8715126</ee>
<crossref>conf/date/2019</crossref>
<url>db/conf/date/date2019.html#HuangXFYRFCH19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isqed/LiSH19" mdate="2019-05-04">
<author pid="10/8541">Chaofan Li</author>
<author pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<author pid="20/5455">Jiang Hu</author>
<title>Fast Mapping-Based High-Level Synthesis of Pipelined Circuits.</title>
<pages>33-38</pages>
<year>2019</year>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2019.8697596</ee>
<crossref>conf/isqed/2019</crossref>
<url>db/conf/isqed/isqed2019.html#LiSH19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/itc/JayasankaranSAS19" mdate="2020-02-24">
<author pid="229/4226">Nithyashankari Gummidipoondi Jayasankaran</author>
<author pid="143/1320">Adriana C. Sanabria-Borbon</author>
<author pid="228/3835">Amr Abuellil</author>
<author pid="18/6813">Edgar S&#225;nchez-Sinencio</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="79/9006">Jeyavijayan Rajendran</author>
<title>Breaking Analog Locking Techniques via Satisfiability Modulo Theories.</title>
<pages>1-10</pages>
<year>2019</year>
<booktitle>ITC</booktitle>
<ee>https://doi.org/10.1109/ITC44170.2019.9000113</ee>
<crossref>conf/itc/2019</crossref>
<url>db/conf/itc/itc2019.html#JayasankaranSAS19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rtcsa/HuangHSH19" mdate="2019-10-17">
<author pid="74/2101">Lin Huang</author>
<author pid="21/1392">I-Hong Hou</author>
<author pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<author pid="20/5455">Jiang Hu</author>
<title>Improving QoS for Global Dual-Criticality Scheduling on Multiprocessors.</title>
<pages>1-11</pages>
<year>2019</year>
<booktitle>RTCSA</booktitle>
<ee>https://doi.org/10.1109/RTCSA.2019.8864597</ee>
<crossref>conf/rtcsa/2019</crossref>
<url>db/conf/rtcsa/rtcsa2019.html#HuangHSH19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rv/FengHHR19" mdate="2019-10-09">
<author pid="211/0071">Lang Feng</author>
<author pid="68/4706-1">Jeff Huang 0001</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="249/9855">Abhijith Reddy</author>
<title>FastCFI: Real-Time Control Flow Integrity Using FPGA Without Code Instrumentation.</title>
<pages>221-238</pages>
<year>2019</year>
<booktitle>RV</booktitle>
<ee>https://doi.org/10.1007/978-3-030-32079-9_13</ee>
<crossref>conf/rv/2019</crossref>
<url>db/conf/rv/rv2019.html#FengHHR19</url>
</inproceedings>
</r>
<r><incollection key="books/sp/19/SenguptaHS19" mdate="2020-02-02">
<author pid="142/0125">Deepashree Sengupta</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<title>Error Analysis and Optimization in Approximate Arithmetic Circuits.</title>
<pages>225-246</pages>
<year>2019</year>
<booktitle>Approximate Circuits</booktitle>
<ee>https://doi.org/10.1007/978-3-319-99322-5_11</ee>
<crossref>books/sp/19/SR2019</crossref>
<url>db/books/collections/SR2019.html#SenguptaHS19</url>
</incollection>
</r>
<r><article key="journals/access/FangWLHPY18" mdate="2018-07-10">
<author orcid="0000-0001-8298-6720" pid="62/2271">Zhaoxi Fang</author>
<author pid="28/1396">Yao-hui Wu</author>
<author pid="221/3818">Yingzhi Lu</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="89/6609">Tao Peng</author>
<author pid="80/2212">Jing Ye</author>
<title>Simultaneous Wireless Information and Power Transfer in Cellular Two-Way Relay Networks With Massive MIMO.</title>
<pages>29262-29270</pages>
<year>2018</year>
<volume>6</volume>
<journal>IEEE Access</journal>
<ee type="oa">https://doi.org/10.1109/ACCESS.2018.2834534</ee>
<url>db/journals/access/access6.html#FangWLHPY18</url>
</article>
</r>
<r><article key="journals/bmcbi/FangHWW18" mdate="2020-03-15">
<author orcid="0000-0003-2695-3961" pid="32/3735">Li Fang</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="220/2245">Depeng Wang</author>
<author pid="78/2022">Kai Wang</author>
<title>NextSV: a meta-caller for structural variants from low-coverage long-read sequencing data.</title>
<pages>180:1-180:11</pages>
<year>2018</year>
<volume>19</volume>
<journal>BMC Bioinform.</journal>
<number>1</number>
<ee type="oa">https://doi.org/10.1186/s12859-018-2207-1</ee>
<ee>https://www.wikidata.org/entity/Q55242881</ee>
<url>db/journals/bmcbi/bmcbi19.html#FangHWW18</url>
</article>
</r>
<r><article key="journals/ewc/SuHL18" mdate="2020-07-16">
<author pid="129/4148">Huaizhi Su 0001</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="17/5705">Hao Li</author>
<title>Multi-scale performance simulation and effect analysis for hydraulic concrete submitted to leaching and frost.</title>
<pages>821-842</pages>
<year>2018</year>
<volume>34</volume>
<journal>Eng. Comput.</journal>
<number>4</number>
<ee>https://doi.org/10.1007/s00366-018-0575-9</ee>
<url>db/journals/ewc/ewc34.html#SuHL18</url>
</article>
</r>
<r><article key="journals/siammax/HuMWY18" mdate="2020-05-26">
<author pid="20/5455">Jiang Hu</author>
<author pid="132/4928">Andre Milzarek</author>
<author pid="26/8184">Zaiwen Wen</author>
<author pid="45/2834">Yaxiang Yuan</author>
<title>Adaptive Quadratically Regularized Newton Method for Riemannian Optimization.</title>
<pages>1181-1207</pages>
<year>2018</year>
<volume>39</volume>
<journal>SIAM J. Matrix Anal. Appl.</journal>
<number>3</number>
<ee>https://doi.org/10.1137/17M1142478</ee>
<url>db/journals/siammax/siammax39.html#HuMWY18</url>
</article>
</r>
<r><article key="journals/tcas/LeeSWSOHS18" mdate="2020-05-22">
<author orcid="0000-0002-9927-3038" pid="58/6214-8">Sanghoon Lee 0008</author>
<author orcid="0000-0002-4527-0317" pid="15/9853">Congyin Shi</author>
<author pid="168/6451">Jiafan Wang</author>
<author orcid="0000-0003-3851-6259" pid="143/1320">Adriana C. Sanabria-Borbon</author>
<author orcid="0000-0002-5125-5498" pid="29/10351">Hatem Osman</author>
<author pid="20/5455">Jiang Hu</author>
<author orcid="0000-0003-2116-1842" pid="18/6813">Edgar S&#225;nchez-Sinencio</author>
<title>A Built-In Self-Test and In Situ Analog Circuit Optimization Platform.</title>
<pages>3445-3458</pages>
<year>2018</year>
<volume>65-I</volume>
<journal>IEEE Trans. Circuits Syst. I Regul. Pap.</journal>
<number>10</number>
<ee>https://doi.org/10.1109/TCSI.2018.2805641</ee>
<url>db/journals/tcas/tcasI65.html#LeeSWSOHS18</url>
</article>
</r>
<r><article key="journals/tvlsi/WangCHLR18" mdate="2020-03-11">
<author orcid="0000-0003-0646-4183" pid="00/8454">Yujie Wang</author>
<author pid="13/1885">Pu Chen</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="68/8404">Guofeng Li</author>
<author pid="79/9006">Jeyavijayan Rajendran</author>
<title>The Cat and Mouse in Split Manufacturing.</title>
<pages>805-817</pages>
<year>2018</year>
<volume>26</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>5</number>
<ee>http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2787754</ee>
<url>db/journals/tvlsi/tvlsi26.html#WangCHLR18</url>
</article>
</r>
<r><article key="journals/tvlsi/XuSH18" mdate="2020-03-11">
<author orcid="0000-0001-5165-8556" pid="86/1049">Wenbin Xu</author>
<author orcid="0000-0002-5353-2364" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<author pid="20/5455">Jiang Hu</author>
<title>A Simple Yet Efficient Accuracy-Configurable Adder Design.</title>
<pages>1112-1125</pages>
<year>2018</year>
<volume>26</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>6</number>
<ee>http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2803081</ee>
<url>db/journals/tvlsi/tvlsi26.html#XuSH18</url>
</article>
</r>
<r><inproceedings key="conf/IEEEcloud/FengKSH18" mdate="2018-09-25">
<author pid="211/0071">Lang Feng</author>
<author pid="64/571">Prabhakar Kudva</author>
<author pid="03/6463">Dilma Da Silva</author>
<author pid="20/5455">Jiang Hu</author>
<title>Exploring Serverless Computing for Neural Network Training.</title>
<pages>334-341</pages>
<year>2018</year>
<booktitle>IEEE CLOUD</booktitle>
<ee>https://doi.org/10.1109/CLOUD.2018.00049</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/CLOUD.2018.00049</ee>
<crossref>conf/IEEEcloud/2018</crossref>
<url>db/conf/IEEEcloud/IEEEcloud2018.html#FengKSH18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/amcis/Hu18" mdate="2018-10-22">
<author pid="20/5455">Jiang Hu</author>
<title>Analyze the Factors of Firms to Rely on Internal and External Suppliers.</title>
<year>2018</year>
<booktitle>AMCIS</booktitle>
<ee>https://aisel.aisnet.org/amcis2018/TREOsPDS/Presentations/84</ee>
<crossref>conf/amcis/2018</crossref>
<url>db/conf/amcis/amcis2018.html#Hu18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/amcis/HuH18" mdate="2018-10-22">
<author pid="20/5455">Jiang Hu</author>
<author pid="20/6417">Wei He</author>
<title>Experience on Consumer Purchasing Decision-making: a Study of Anchoring Effects.</title>
<year>2018</year>
<booktitle>AMCIS</booktitle>
<ee>https://aisel.aisnet.org/amcis2018/TREOsPDS/Presentations/78</ee>
<crossref>conf/amcis/2018</crossref>
<url>db/conf/amcis/amcis2018.html#HuH18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/HuangLSH18" mdate="2018-11-21">
<author pid="74/2101">Lin Huang</author>
<author pid="221/2895">Youmeng Li</author>
<author pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<author pid="20/5455">Jiang Hu</author>
<title>Using imprecise computing for improved non-preemptive real-time scheduling.</title>
<pages>71:1-71:6</pages>
<year>2018</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3195970.3196134</ee>
<ee>https://doi.org/10.1109/DAC.2018.8465865</ee>
<crossref>conf/dac/2018</crossref>
<url>db/conf/dac/dac2018.html#HuangLSH18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/JayasankaranSSH18" mdate="2019-01-07">
<author pid="229/4226">Nithyashankari Gummidipoondi Jayasankaran</author>
<author pid="143/1320">Adriana C. Sanabria-Borbon</author>
<author pid="18/6813">Edgar S&#225;nchez-Sinencio</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="79/9006">Jeyavijayan Rajendran</author>
<title>Towards provably-secure analog and mixed-signal locking against overproduction.</title>
<pages>7</pages>
<year>2018</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1145/3240765.3240858</ee>
<ee>http://ieeexplore.ieee.org/document/8587720/</ee>
<crossref>conf/iccad/2018</crossref>
<url>db/conf/iccad/iccad2018.html#JayasankaranSSH18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icves/KongCNH18" mdate="2020-01-09">
<author pid="229/7650">Hongxin Kong</author>
<author pid="78/5816-1">Jun Cheng 0001</author>
<author pid="72/4303">Krishna R. Narayanan</author>
<author pid="20/5455">Jiang Hu</author>
<title>DUCER: a Fast and Lightweight Error Correction Scheme for In-Vehicle Network Communication.</title>
<pages>1-6</pages>
<year>2018</year>
<booktitle>ICVES</booktitle>
<ee>https://doi.org/10.1109/ICVES.2018.8519508</ee>
<crossref>conf/icves/2018</crossref>
<url>db/conf/icves/icves2018.html#KongCNH18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispd/HuZWQRTN18" mdate="2018-11-21">
<author pid="20/5455">Jiang Hu</author>
<author pid="14/942">Ying Zhou</author>
<author pid="08/1542">Yaoguang Wei</author>
<author pid="61/2446">Stephen T. Quay</author>
<author pid="04/2781">Lakshmi N. Reddy</author>
<author pid="69/2239">Gustavo E. T&#233;llez</author>
<author pid="37/3594">Gi-Joon Nam</author>
<title>Interconnect Optimization Considering Multiple Critical Paths.</title>
<pages>132-138</pages>
<year>2018</year>
<booktitle>ISPD</booktitle>
<ee>https://doi.org/10.1145/3177540.3178237</ee>
<crossref>conf/ispd/2018</crossref>
<url>db/conf/ispd/ispd2018.html#HuZWQRTN18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rtns/HuangHSH18" mdate="2018-11-21">
<author pid="74/2101">Lin Huang</author>
<author pid="21/1392">I-Hong Hou</author>
<author pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<author pid="20/5455">Jiang Hu</author>
<title>Graceful Degradation of Low-Criticality Tasks in Multiprocessor Dual-Criticality Systems.</title>
<pages>159-169</pages>
<year>2018</year>
<booktitle>RTNS</booktitle>
<ee>https://doi.org/10.1145/3273905.3273909</ee>
<crossref>conf/rtns/2018</crossref>
<url>db/conf/rtns/rtns2018.html#HuangHSH18</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/iacr/JayasankaranSSH18" mdate="2020-05-11">
<author pid="229/4226">Nithyashankari Gummidipoondi Jayasankaran</author>
<author pid="143/1320">Adriana C. Sanabria-Borbon</author>
<author pid="18/6813">Edgar S&#225;nchez-Sinencio</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="79/9006">Jeyavijayan Rajendran</author>
<title>Towards Provably-Secure Analog and Mixed-Signal Locking Against Overproduction.</title>
<pages>1064</pages>
<year>2018</year>
<volume>2018</volume>
<journal>IACR Cryptol. ePrint Arch.</journal>
<ee type="oa">https://eprint.iacr.org/2018/1064</ee>
<url>db/journals/iacr/iacr2018.html#JayasankaranSSH18</url>
</article>
</r>
<r><inproceedings key="conf/amcis/Aguirre-UrretaH17" mdate="2018-09-14">
<author pid="69/4797">Miguel I. Aguirre-Urreta</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="59/945">Mikko R&#246;nkk&#246;</author>
<title>Polynomial Regression and Measurement Error: Implications for IS Research.</title>
<year>2017</year>
<booktitle>AMCIS</booktitle>
<ee>http://aisel.aisnet.org/amcis2017/AdvancesIS/Presentations/19</ee>
<crossref>conf/amcis/2017</crossref>
<url>db/conf/amcis/amcis2017.html#Aguirre-UrretaH17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/aspdac/WangCHR17" mdate="2017-05-26">
<author pid="00/8454">Yujie Wang</author>
<author pid="13/1885">Pu Chen</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="79/9006">Jeyavijayan J. V. Rajendran</author>
<title>Routing perturbation for enhanced security in split manufacturing.</title>
<pages>605-510</pages>
<year>2017</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2017.7858390</ee>
<crossref>conf/aspdac/2017</crossref>
<url>db/conf/aspdac/aspdac2017.html#WangCHR17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/bcb/ZhouKHLS17" mdate="2018-11-06">
<author pid="33/9985">He Zhou</author>
<author pid="15/884">Sunil P. Khatri</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="18/2008">Frank Liu</author>
<author pid="s/CliffNSze">Cliff C. N. Sze</author>
<title>Fast and Highly Scalable Bayesian MDP on a GPU Platform.</title>
<pages>158-167</pages>
<year>2017</year>
<booktitle>BCB</booktitle>
<ee>https://doi.org/10.1145/3107411.3107440</ee>
<crossref>conf/bcb/2017</crossref>
<url>db/conf/bcb/bcb2017.html#ZhouKHLS17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/cases/LiSSXHS17" mdate="2018-11-06">
<author pid="10/8541">Chaofan Li</author>
<author pid="142/0125">Deepashree Sengupta</author>
<author pid="56/10618">Farhana Sharmin Snigdha</author>
<author pid="86/1049">Wenbin Xu</author>
<author pid="20/5455">Jiang Hu</author>
<author orcid="0000-0002-5353-2364" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<title>A quantifiable approach to approximate computing: special session.</title>
<pages>1:1-1:2</pages>
<year>2017</year>
<booktitle>CASES</booktitle>
<ee>https://doi.org/10.1145/3125501.3125511</ee>
<crossref>conf/cases/2017</crossref>
<url>db/conf/cases/cases2017.html#LiSSXHS17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/SenguptaSHS17" mdate="2018-11-06">
<author pid="142/0125">Deepashree Sengupta</author>
<author pid="56/10618">Farhana Sharmin Snigdha</author>
<author pid="20/5455">Jiang Hu</author>
<author orcid="0000-0002-5353-2364" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<title>SABER: Selection of Approximate Bits for the Design of Error Tolerant Circuits.</title>
<pages>72:1-72:6</pages>
<year>2017</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3061639.3062314</ee>
<crossref>conf/dac/2017</crossref>
<url>db/conf/dac/dac2017.html#SenguptaSHS17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/WangCHR17" mdate="2018-04-12">
<author pid="00/8454">Yujie Wang</author>
<author pid="217/3502">Tri Cao</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="79/9006">Jeyavijayan Rajendran</author>
<title>Front-end-of-line attacks in split manufacturing.</title>
<pages>1-8</pages>
<year>2017</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD.2017.8329993</ee>
<crossref>conf/iccad/2017</crossref>
<url>db/conf/iccad/iccad2017.html#WangCHR17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/FengWHMR17" mdate="2018-04-09">
<author pid="211/0071">Lang Feng</author>
<author pid="00/8454">Yujie Wang</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="86/5539">Wai-Kei Mak</author>
<author pid="79/9006">Jeyavijayan Rajendran</author>
<title>Making split fabrication synergistically secure and manufacturable.</title>
<pages>313-320</pages>
<year>2017</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD.2017.8203794</ee>
<ee>http://dl.acm.org/citation.cfm?id=3199742</ee>
<crossref>conf/iccad/2017</crossref>
<url>db/conf/iccad/iccad2017.html#FengWHMR17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/FengWHMR17a" mdate="2018-04-09">
<author pid="211/0071">Lang Feng</author>
<author pid="00/8454">Yujie Wang</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="86/5539">Wai-Kei Mak</author>
<author pid="79/9006">Jeyavijayan Rajendran</author>
<title>Making split fabrication synergistically secure and manufacturable.</title>
<pages>321-328</pages>
<year>2017</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD.2017.8203795</ee>
<ee>http://dl.acm.org/citation.cfm?id=3199743</ee>
<crossref>conf/iccad/2017</crossref>
<url>db/conf/iccad/iccad2017.html#FengWHMR17a</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ipps/HeHS17" mdate="2019-02-12">
<author pid="18/813">Hao He</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="03/6463">Dilma Da Silva</author>
<title>Enhancing Datacenter Resource Management through Temporal Logic Constraints.</title>
<pages>133-142</pages>
<year>2017</year>
<booktitle>IPDPS</booktitle>
<ee>https://doi.org/10.1109/IPDPS.2017.27</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/IPDPS.2017.27</ee>
<crossref>conf/ipps/2017</crossref>
<url>db/conf/ipps/ipdps2017.html#HeHS17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/islped/XuSH17" mdate="2018-11-02">
<author pid="86/1049">Wenbin Xu</author>
<author orcid="0000-0002-5353-2364" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<author pid="20/5455">Jiang Hu</author>
<title>A simple yet efficient accuracy configurable adder design.</title>
<pages>1-6</pages>
<year>2017</year>
<booktitle>ISLPED</booktitle>
<ee>https://doi.org/10.1109/ISLPED.2017.8009206</ee>
<crossref>conf/islped/2017</crossref>
<url>db/conf/islped/islped2017.html#XuSH17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispa/SunYHPMH17" mdate="2019-06-13">
<author pid="221/4658">Lijia Sun</author>
<author pid="221/4650">Yanxiang Yang</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="133/1926">Dana Porter</author>
<author pid="133/1964">Thomas H. Marek</author>
<author pid="221/4704">Charles Hillyer</author>
<title>Reinforcement Learning Control for Water-Efficient Agricultural Irrigation.</title>
<pages>1334-1341</pages>
<year>2017</year>
<booktitle>ISPA/IUCC</booktitle>
<ee>https://doi.org/10.1109/ISPA/IUCC.2017.00203</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISPA/IUCC.2017.00203</ee>
<crossref>conf/ispa/2017</crossref>
<url>db/conf/ispa/ispa2017.html#SunYHPMH17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispa/YangSHPMH17" mdate="2019-06-13">
<author pid="221/4650">Yanxiang Yang</author>
<author pid="221/4658">Lijia Sun</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="133/1926">Dana Porter</author>
<author pid="133/1964">Thomas H. Marek</author>
<author pid="221/4704">Charles Hillyer</author>
<title>A Reliable Soil Moisture Sensing Methodology for Agricultural Irrigation.</title>
<pages>1342-1349</pages>
<year>2017</year>
<booktitle>ISPA/IUCC</booktitle>
<ee>https://doi.org/10.1109/ISPA/IUCC.2017.00204</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISPA/IUCC.2017.00204</ee>
<crossref>conf/ispa/2017</crossref>
<url>db/conf/ispa/ispa2017.html#YangSHPMH17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/itc/WangSSSH17" mdate="2018-01-05">
<author pid="168/6451">Jiafan Wang</author>
<author pid="15/9853">Congyin Shi</author>
<author pid="143/1320">Adriana C. Sanabria-Borbon</author>
<author pid="18/6813">Edgar S&#225;nchez-Sinencio</author>
<author pid="20/5455">Jiang Hu</author>
<title>Thwarting analog IC piracy via combinational locking.</title>
<pages>1-10</pages>
<year>2017</year>
<booktitle>ITC</booktitle>
<ee>https://doi.org/10.1109/TEST.2017.8242064</ee>
<crossref>conf/itc/2017</crossref>
<url>db/conf/itc/itc2017.html#WangSSSH17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/uic/SunHLLH17" mdate="2019-11-26">
<author pid="221/4658">Lijia Sun</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="51/3710-64">Yang Liu 0064</author>
<author pid="61/2115-13">Lin Liu 0013</author>
<author pid="97/422">Shiyan Hu</author>
<title>A comparative study on neural network-based prediction of smart community energy consumption.</title>
<pages>1-8</pages>
<year>2017</year>
<booktitle>SmartWorld/SCALCOM/UIC/ATC/CBDCom/IOP/SCI</booktitle>
<ee>https://doi.org/10.1109/UIC-ATC.2017.8397441</ee>
<crossref>conf/uic/2017</crossref>
<url>db/conf/uic/uic2017.html#SunHLLH17</url>
</inproceedings>
</r>
<r><article key="journals/asc/SuWWH16" mdate="2019-11-07">
<author pid="129/4148">Huaizhi Su 0001</author>
<author pid="11/2432">Zhiping Wen 0001</author>
<author pid="90/4225">Feng Wang</author>
<author orcid="0000-0002-7862-7167" pid="20/5455">Jiang Hu</author>
<title>Dam structural behavior identification and prediction by using variable dimension fractal model and iterated function system.</title>
<pages>612-620</pages>
<year>2016</year>
<volume>48</volume>
<journal>Appl. Soft Comput.</journal>
<ee>https://doi.org/10.1016/j.asoc.2016.07.044</ee>
<url>db/journals/asc/asc48.html#SuWWH16</url>
</article>
</r>
<r><article key="journals/todaes/WonGSH16" mdate="2020-12-29">
<author pid="126/5548">Jae-Yeon Won</author>
<author orcid="0000-0001-7120-7189" pid="18/4038">Paul V. Gratz</author>
<author pid="03/353">Srinivas Shakkottai</author>
<author pid="20/5455">Jiang Hu</author>
<title>Resource Sharing Centric Dynamic Voltage and Frequency Scaling for CMP Cores, Uncore, and Memory.</title>
<pages>69:1-69:25</pages>
<year>2016</year>
<volume>21</volume>
<journal>ACM Trans. Design Autom. Electr. Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1145/2897394</ee>
<url>db/journals/todaes/todaes21.html#WonGSH16</url>
</article>
</r>
<r><inproceedings key="conf/bhi/ZhouHKLSY16" mdate="2017-05-26">
<author pid="33/9985">He Zhou</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="15/884">Sunil P. Khatri</author>
<author pid="18/2008">Frank Liu</author>
<author pid="s/CliffNSze">Cliff C. N. Sze</author>
<author pid="87/7970">Mohammadmahdi R. Yousefi</author>
<title>GPU acceleration for Bayesian control of Markovian genetic regulatory networks.</title>
<pages>304-307</pages>
<year>2016</year>
<booktitle>BHI</booktitle>
<ee>https://doi.org/10.1109/BHI.2016.7455895</ee>
<crossref>conf/bhi/2016</crossref>
<url>db/conf/bhi/bhi2016.html#ZhouHKLSY16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/SnigdhaSHS16" mdate="2018-11-06">
<author pid="56/10618">Farhana Sharmin Snigdha</author>
<author pid="142/0125">Deepashree Sengupta</author>
<author pid="20/5455">Jiang Hu</author>
<author orcid="0000-0002-5353-2364" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<title>Optimal design of JPEG hardware under the approximate computing paradigm.</title>
<pages>106:1-106:6</pages>
<year>2016</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/2897937.2898057</ee>
<crossref>conf/dac/2016</crossref>
<url>db/conf/dac/dac2016.html#SnigdhaSHS16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/WangCHR16" mdate="2018-11-06">
<author pid="00/8454">Yujie Wang</author>
<author pid="13/1885">Pu Chen</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="79/9006">Jeyavijayan Rajendran</author>
<title>The cat and mouse in split manufacturing.</title>
<pages>165:1-165:6</pages>
<year>2016</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/2897937.2898104</ee>
<crossref>conf/dac/2016</crossref>
<url>db/conf/dac/dac2016.html#WangCHR16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/LiSH16" mdate="2018-11-06">
<author pid="10/8541">Chaofan Li</author>
<author orcid="0000-0002-5353-2364" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<author pid="20/5455">Jiang Hu</author>
<title>Control synthesis and delay sensor deployment for efficient ASV designs.</title>
<pages>64</pages>
<year>2016</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1145/2966986.2967017</ee>
<crossref>conf/iccad/2016</crossref>
<url>db/conf/iccad/iccad2016.html#LiSH16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispd/LuHH16" mdate="2018-11-06">
<author pid="161/0905">Ang Lu</author>
<author pid="18/813">Hao He</author>
<author pid="20/5455">Jiang Hu</author>
<title>Proximity Optimization for Adaptive Circuit Design.</title>
<pages>91-97</pages>
<year>2016</year>
<booktitle>ISPD</booktitle>
<ee>https://doi.org/10.1145/2872334.2872354</ee>
<crossref>conf/ispd/2016</crossref>
<url>db/conf/ispd/ispd2016.html#LuHH16</url>
</inproceedings>
</r>
<r><article key="journals/tcad/DavoodiHOS15" mdate="2020-09-24">
<author pid="67/2433">Azadeh Davoodi</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="71/5377">Muhammet Mustafa Ozdal</author>
<author pid="s/CliffNSze">Cliff C. N. Sze</author>
<title>Guest Editorial: Special Section on Physical Design Techniques for Advanced Technology Nodes.</title>
<pages>501</pages>
<year>2015</year>
<volume>34</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TCAD.2015.2410671</ee>
<url>db/journals/tcad/tcad34.html#DavoodiHOS15</url>
</article>
</r>
<r><article key="journals/tie/WonRDLH15" mdate="2020-05-22">
<author pid="126/5548">Jae-Yeon Won</author>
<author pid="56/5207">Hyunsurk Ryu</author>
<author pid="d/TobiDelbruck">Tobi Delbr&#252;ck</author>
<author pid="43/1416">Junhaeng Lee</author>
<author pid="20/5455">Jiang Hu</author>
<title>Proximity Sensing Based on a Dynamic Vision Sensor for Mobile Devices.</title>
<pages>536-544</pages>
<year>2015</year>
<volume>62</volume>
<journal>IEEE Trans. Ind. Electron.</journal>
<number>1</number>
<ee>https://doi.org/10.1109/TIE.2014.2334667</ee>
<url>db/journals/tie/tie62.html#WonRDLH15</url>
</article>
</r>
<r><inproceedings key="conf/dac/LiLSH15" mdate="2018-11-06">
<author pid="10/8541">Chaofan Li</author>
<author pid="05/6715">Wei Luo</author>
<author orcid="0000-0002-5353-2364" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<author pid="20/5455">Jiang Hu</author>
<title>Joint precision optimization and high level synthesis for approximate computing.</title>
<pages>104:1-104:6</pages>
<year>2015</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/2744769.2744863</ee>
<crossref>conf/dac/2015</crossref>
<url>db/conf/dac/dac2015.html#LiLSH15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/KumarLSSH15" mdate="2017-09-28">
<author pid="19/139-1">Rohit Kumar 0001</author>
<author pid="13/2692-5">Bing Li 0005</author>
<author pid="145/9123">Yiren Shen</author>
<author pid="07/6841">Ulf Schlichtmann</author>
<author pid="20/5455">Jiang Hu</author>
<title>Timing verification for adaptive integrated circuits.</title>
<pages>1587-1590</pages>
<year>2015</year>
<booktitle>DATE</booktitle>
<ee>http://dl.acm.org/citation.cfm?id=2757179</ee>
<ee>http://ieeexplore.ieee.org/document/7092645/</ee>
<crossref>conf/date/2015</crossref>
<url>db/conf/date/date2015.html#KumarLSSH15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/WuGH15" mdate="2017-05-24">
<author pid="00/7216">Chia-Yu Wu</author>
<author pid="44/608">Helmut Graeb</author>
<author pid="20/5455">Jiang Hu</author>
<title>A pre-search assisted ILP approach to analog integrated circuit routing.</title>
<pages>244-250</pages>
<year>2015</year>
<booktitle>ICCD</booktitle>
<ee>https://doi.org/10.1109/ICCD.2015.7357110</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCD.2015.7357110</ee>
<crossref>conf/iccd/2015</crossref>
<url>db/conf/iccd/iccd2015.html#WuGH15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/ShenH15" mdate="2017-05-24">
<author pid="145/9123">Yiren Shen</author>
<author pid="20/5455">Jiang Hu</author>
<title>GPU acceleration for PCA-based statistical static timing analysis.</title>
<pages>674-679</pages>
<year>2015</year>
<booktitle>ICCD</booktitle>
<ee>https://doi.org/10.1109/ICCD.2015.7357180</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCD.2015.7357180</ee>
<crossref>conf/iccd/2015</crossref>
<url>db/conf/iccd/iccd2015.html#ShenH15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/islped/HeWH15" mdate="2017-05-24">
<author pid="18/813">Hao He</author>
<author pid="168/6451">Jiafan Wang</author>
<author pid="20/5455">Jiang Hu</author>
<title>Collaborative gate implementation selection and adaptivity assignment for robust combinational circuits.</title>
<pages>122-127</pages>
<year>2015</year>
<booktitle>ISLPED</booktitle>
<ee>https://doi.org/10.1109/ISLPED.2015.7273501</ee>
<crossref>conf/islped/2015</crossref>
<url>db/conf/islped/islped2015.html#HeWH15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/islped/WonGSH15" mdate="2020-12-29">
<author pid="126/5548">Jae-Yeon Won</author>
<author orcid="0000-0001-7120-7189" pid="18/4038">Paul Gratz</author>
<author pid="03/353">Srinivas Shakkottai</author>
<author pid="20/5455">Jiang Hu</author>
<title>Having your cake and eating it too: Energy savings without performance loss through resource sharing driven power management.</title>
<pages>255-260</pages>
<year>2015</year>
<booktitle>ISLPED</booktitle>
<ee>https://doi.org/10.1109/ISLPED.2015.7273523</ee>
<crossref>conf/islped/2015</crossref>
<url>db/conf/islped/islped2015.html#WonGSH15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/WangSSH15" mdate="2017-05-21">
<author pid="168/6451">Jiafan Wang</author>
<author pid="15/9853">Congyin Shi</author>
<author pid="18/6813">Edgar S&#225;nchez-Sinencio</author>
<author pid="20/5455">Jiang Hu</author>
<title>Built-In Self Optimization for Variation Resilience of Analog Filters.</title>
<pages>656-661</pages>
<year>2015</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2015.79</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2015.79</ee>
<crossref>conf/isvlsi/2015</crossref>
<url>db/conf/isvlsi/isvlsi2015.html#WangSSH15</url>
</inproceedings>
</r>
<r><article key="journals/integration/ChenHX14" mdate="2020-02-20">
<author pid="16/3283">Xi Chen</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="04/5856">Ning Xu</author>
<title>Regularity-constrained floorplanning for multi-core processors.</title>
<pages>86-95</pages>
<year>2014</year>
<volume>47</volume>
<journal>Integr.</journal>
<number>1</number>
<ee>https://doi.org/10.1016/j.vlsi.2013.05.002</ee>
<url>db/journals/integration/integration47.html#ChenHX14</url>
</article>
</r>
<r><inproceedings key="conf/hpca/WonCGHS14" mdate="2020-12-29">
<author pid="126/5548">Jae-Yeon Won</author>
<author pid="16/3283">Xi Chen</author>
<author orcid="0000-0001-7120-7189" pid="18/4038">Paul Gratz</author>
<author pid="20/5455">Jiang Hu</author>
<author orcid="0000-0002-2818-0459" pid="32/2757">Vassos Soteriou</author>
<title>Up by their bootstraps: Online learning in Artificial Neural Networks for CMP uncore power management.</title>
<pages>308-319</pages>
<year>2014</year>
<booktitle>HPCA</booktitle>
<ee>https://doi.org/10.1109/HPCA.2014.6835941</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/HPCA.2014.6835941</ee>
<crossref>conf/hpca/2014</crossref>
<url>db/conf/hpca/hpca2014.html#WonCGHS14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/islped/HeYH14" mdate="2018-11-06">
<author pid="18/813">Hao He</author>
<author pid="139/6976">Gongming Yang</author>
<author pid="20/5455">Jiang Hu</author>
<title>Algorithms for power-efficient QoS in application specific NoCs.</title>
<pages>165-170</pages>
<year>2014</year>
<booktitle>ISLPED</booktitle>
<ee>https://doi.org/10.1145/2627369.2627607</ee>
<crossref>conf/islped/2014</crossref>
<url>db/conf/islped/islped2014.html#HeYH14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/mwscas/SinghH14" mdate="2020-03-27">
<author pid="240/3850">Amrinder Singh</author>
<author pid="20/5455">Jiang Hu</author>
<title>Case studies on variation tolerant and low power design using planar asymmetric double gate transistor.</title>
<pages>1021-1024</pages>
<year>2014</year>
<booktitle>MWSCAS</booktitle>
<ee>https://doi.org/10.1109/MWSCAS.2014.6908591</ee>
<crossref>conf/mwscas/2014</crossref>
<url>db/conf/mwscas/mwscas2014.html#SinghH14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/nocs/RasheedGSH14" mdate="2020-12-29">
<author pid="157/0825">Shalimar Rasheed</author>
<author orcid="0000-0001-7120-7189" pid="18/4038">Paul V. Gratz</author>
<author pid="03/353">Srinivas Shakkottai</author>
<author pid="20/5455">Jiang Hu</author>
<title>STORM: A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip.</title>
<pages>176-177</pages>
<year>2014</year>
<booktitle>NOCS</booktitle>
<ee>https://doi.org/10.1109/NOCS.2014.7008781</ee>
<crossref>conf/nocs/2014</crossref>
<url>db/conf/nocs/nocs2014.html#RasheedGSH14</url>
</inproceedings>
</r>
<r><article key="journals/eswa/SuWWWH13" mdate="2019-11-07">
<author pid="129/4148">Huaizhi Su 0001</author>
<author pid="11/2432">Zhiping Wen 0001</author>
<author pid="90/4225">Feng Wang</author>
<author pid="129/4127">Bowen Wei</author>
<author orcid="0000-0002-7862-7167" pid="20/5455">Jiang Hu</author>
<title>Multifractal scaling behavior analysis for existing dams.</title>
<pages>4922-4933</pages>
<year>2013</year>
<volume>40</volume>
<journal>Expert Syst. Appl.</journal>
<number>12</number>
<ee>https://doi.org/10.1016/j.eswa.2013.02.033</ee>
<url>db/journals/eswa/eswa40.html#SuWWWH13</url>
</article>
</r>
<r><article key="journals/tcad/HuK13" mdate="2020-09-24">
<author pid="20/5455">Jiang Hu</author>
<author pid="65/5850">Cheng-Kok Koh</author>
<title>Guest editorial: Special section on cross-domain physical optimization.</title>
<pages>173-174</pages>
<year>2013</year>
<volume>32</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TCAD.2013.2238475</ee>
<url>db/journals/tcad/tcad32.html#HuK13</url>
</article>
</r>
<r><article key="journals/todaes/ChenXKGHKO13" mdate="2020-12-29">
<author pid="16/3283">Xi Chen</author>
<author pid="83/2535-6">Zheng Xu 0006</author>
<author pid="46/7939">Hyungjun Kim</author>
<author orcid="0000-0001-7120-7189" pid="18/4038">Paul Gratz</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="04/5731">Michael Kishinevsky</author>
<author pid="63/628">&#220;mit Y. Ogras</author>
<title>In-network monitoring and control policy for DVFS of CMP networks-on-chip and last level caches.</title>
<pages>47:1-47:21</pages>
<year>2013</year>
<volume>18</volume>
<journal>ACM Trans. Design Autom. Electr. Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1145/2504905</ee>
<url>db/journals/todaes/todaes18.html#ChenXKGHKO13</url>
</article>
</r>
<r><article key="journals/tvlsi/ShimHS13" mdate="2020-03-11">
<author pid="26/8002">Kyu-Nam Shim</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="74/1750">Jos&#233; Silva-Mart&#237;nez</author>
<title>Dual-Level Adaptive Supply Voltage System for Variation Resilience.</title>
<pages>1041-1052</pages>
<year>2013</year>
<volume>21</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>6</number>
<ee>https://doi.org/10.1109/TVLSI.2012.2203326</ee>
<url>db/journals/tvlsi/tvlsi21.html#ShimHS13</url>
</article>
</r>
<r><article key="journals/tvlsi/ShimH13" mdate="2020-03-11">
<author pid="26/8002">Kyu-Nam Shim</author>
<author pid="20/5455">Jiang Hu</author>
<title>Boostable Repeater Design for Variation Resilience in VLSI Interconnects.</title>
<pages>1619-1631</pages>
<year>2013</year>
<volume>21</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>9</number>
<ee>https://doi.org/10.1109/TVLSI.2012.2212733</ee>
<url>db/journals/tvlsi/tvlsi21.html#ShimH13</url>
</article>
</r>
<r><inproceedings key="conf/dac/ChenXKGHKOA13" mdate="2020-12-29">
<author pid="16/3283">Xi Chen</author>
<author pid="83/2535-6">Zheng Xu 0006</author>
<author pid="46/7939">Hyungjun Kim</author>
<author orcid="0000-0001-7120-7189" pid="18/4038">Paul V. Gratz</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="04/5731">Michael Kishinevsky</author>
<author pid="63/628">&#220;mit Y. Ogras</author>
<author pid="91/7550">Raid Zuhair Ayoub</author>
<title>Dynamic voltage and frequency scaling for shared resources in multicore processor designs.</title>
<pages>114:1-114:7</pages>
<year>2013</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/2463209.2488874</ee>
<crossref>conf/dac/2013</crossref>
<url>db/conf/dac/dac2013.html#ChenXKGHKOA13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/KadjoKGHA13" mdate="2020-12-29">
<author pid="139/2520">David Kadjo</author>
<author pid="46/7939">Hyungjun Kim</author>
<author orcid="0000-0001-7120-7189" pid="18/4038">Paul Gratz</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="91/7550">Raid Ayoub</author>
<title>Power gating with block migration in chip-multiprocessor last-level caches.</title>
<pages>93-99</pages>
<year>2013</year>
<booktitle>ICCD</booktitle>
<ee>https://doi.org/10.1109/ICCD.2013.6657030</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCD.2013.6657030</ee>
<crossref>conf/iccd/2013</crossref>
<url>db/conf/iccd/iccd2013.html#KadjoKGHA13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/YangHH13" mdate="2019-02-11">
<author pid="139/6976">Gongming Yang</author>
<author pid="18/813">Hao He</author>
<author pid="20/5455">Jiang Hu</author>
<title>Resource allocation algorithms for guaranteed service in application-specific NoCs.</title>
<pages>483-486</pages>
<year>2013</year>
<booktitle>ICCD</booktitle>
<ee>https://doi.org/10.1109/ICCD.2013.6657088</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCD.2013.6657088</ee>
<crossref>conf/iccd/2013</crossref>
<url>db/conf/iccd/iccd2013.html#YangHH13</url>
</inproceedings>
</r>
<r><article key="journals/tcad/HuK12" mdate="2020-09-24">
<author pid="20/5455">Jiang Hu</author>
<author pid="65/5850">Cheng-Kok Koh</author>
<title>Guest Editorial Special Section on the 2011 International Symposium on Physical Design.</title>
<pages>165-166</pages>
<year>2012</year>
<volume>31</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TCAD.2011.2181741</ee>
<url>db/journals/tcad/tcad31.html#HuK12</url>
</article>
</r>
<r><article key="journals/tcad/OzdalBH12" mdate="2020-09-24">
<author pid="71/5377">Muhammet Mustafa Ozdal</author>
<author pid="50/774">Steven M. Burns</author>
<author pid="20/5455">Jiang Hu</author>
<title>Algorithms for Gate Sizing and Device Parameter Selection for High-Performance Designs.</title>
<pages>1558-1571</pages>
<year>2012</year>
<volume>31</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>10</number>
<ee>https://doi.org/10.1109/TCAD.2012.2196279</ee>
<url>db/journals/tcad/tcad31.html#OzdalBH12</url>
</article>
</r>
<r><inproceedings key="conf/dft/ShimH12" mdate="2017-05-17">
<author pid="26/8002">Kyu-Nam Shim</author>
<author pid="20/5455">Jiang Hu</author>
<title>A low overhead built-in delay testing with voltage and frequency adaptation for variation resilience.</title>
<pages>170-177</pages>
<year>2012</year>
<booktitle>DFT</booktitle>
<ee>https://doi.org/10.1109/DFT.2012.6378219</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/DFT.2012.6378219</ee>
<crossref>conf/dft/2012</crossref>
<url>db/conf/dft/dft2012.html#ShimH12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/ZhaoH12" mdate="2017-05-24">
<author pid="43/8499">Qiong Zhao</author>
<author pid="20/5455">Jiang Hu</author>
<title>Track assignment considering crosstalk-induced performance degradation.</title>
<pages>506-507</pages>
<year>2012</year>
<booktitle>ICCD</booktitle>
<ee>https://doi.org/10.1109/ICCD.2012.6378696</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCD.2012.6378696</ee>
<crossref>conf/iccd/2012</crossref>
<url>db/conf/iccd/iccd2012.html#ZhaoH12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/nocs/ChenXKGHKO12" mdate="2020-12-29">
<author pid="16/3283">Xi Chen</author>
<author pid="83/2535-6">Zheng Xu 0006</author>
<author pid="46/7939">Hyungjun Kim</author>
<author orcid="0000-0001-7120-7189" pid="18/4038">Paul Gratz</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="04/5731">Michael Kishinevsky</author>
<author pid="63/628">&#220;mit Y. Ogras</author>
<title>In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches.</title>
<pages>43-50</pages>
<year>2012</year>
<booktitle>NOCS</booktitle>
<ee>https://doi.org/10.1109/NOCS.2012.12</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/NOCS.2012.12</ee>
<crossref>conf/nocs/2012</crossref>
<url>db/conf/nocs/nocs2012.html#ChenXKGHKO12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/wts/KangHH12" mdate="2017-05-19">
<author pid="54/11351">Yimei Kang</author>
<author pid="78/4081">Yang Han</author>
<author pid="20/5455">Jiang Hu</author>
<title>A node scheduling based on partition for WSN.</title>
<pages>1-6</pages>
<year>2012</year>
<booktitle>WTS</booktitle>
<ee>https://doi.org/10.1109/WTS.2012.6266086</ee>
<crossref>conf/wts/2012</crossref>
<url>db/conf/wts/wts2012.html#KangHH12</url>
</inproceedings>
</r>
<r><proceedings key="conf/ispd/2012" mdate="2018-11-06">
<editor pid="20/5455">Jiang Hu</editor>
<editor pid="65/5850">Cheng-Kok Koh</editor>
<title>International Symposium on Physical Design, ISPD'12, Napa, CA, USA, March 25-28, 2012</title>
<publisher>ACM</publisher>
<booktitle>ISPD</booktitle>
<year>2012</year>
<isbn>978-1-4503-1167-0</isbn>
<ee>https://doi.org/10.1145/2160916</ee>
<url>db/conf/ispd/ispd2012.html</url>
</proceedings>
</r>
<r><article key="journals/tcad/LiuSH11" mdate="2020-09-24">
<author pid="39/62">Yifang Liu</author>
<author pid="04/3729">Rupesh S. Shelar</author>
<author pid="20/5455">Jiang Hu</author>
<title>Simultaneous Technology Mapping and Placement for Delay Minimization.</title>
<pages>416-426</pages>
<year>2011</year>
<volume>30</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>3</number>
<ee>https://doi.org/10.1109/TCAD.2010.2089569</ee>
<url>db/journals/tcad/tcad30.html#LiuSH11</url>
</article>
</r>
<r><article key="journals/todaes/LiuH11" mdate="2018-11-06">
<author pid="39/62">Yifang Liu</author>
<author pid="20/5455">Jiang Hu</author>
<title>GPU-Based Parallelization for Fast Circuit Optimization.</title>
<pages>24:1-24:14</pages>
<year>2011</year>
<volume>16</volume>
<journal>ACM Trans. Design Autom. Electr. Syst.</journal>
<number>3</number>
<ee>https://doi.org/10.1145/1970353.1970357</ee>
<url>db/journals/todaes/todaes16.html#LiuH11</url>
</article>
</r>
<r><article key="journals/vlsi/ChaudhryASH11" mdate="2018-11-24">
<author pid="69/6823">Mohammad Asad R. Chaudhry</author>
<author pid="08/10372">Zakia Asad</author>
<author orcid="0000-0002-5768-5800" pid="84/3296">Alexander Sprintson</author>
<author pid="20/5455">Jiang Hu</author>
<title>Efficient Congestion Mitigation Using Congestion-Aware Steiner Trees and Network Coding Topologies.</title>
<year>2011</year>
<volume>2011</volume>
<journal>VLSI Design</journal>
<ee type="oa">https://doi.org/10.1155/2011/892310</ee>
<ee>https://www.wikidata.org/entity/Q58694561</ee>
<url>db/journals/vlsi/vlsi2011.html#ChaudhryASH11</url>
<pages>892310:1-892310:9</pages>
</article>
</r>
<r><inproceedings key="conf/iccad/OzdalBH11" mdate="2017-05-24">
<author pid="71/5377">Muhammet Mustafa Ozdal</author>
<author pid="50/774">Steven M. Burns</author>
<author pid="20/5455">Jiang Hu</author>
<title>Gate sizing and device technology selection algorithms for high-performance industrial designs.</title>
<pages>724-731</pages>
<year>2011</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD.2011.6105409</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCAD.2011.6105409</ee>
<ee>http://dl.acm.org/citation.cfm?id=2132484</ee>
<crossref>conf/iccad/2011</crossref>
<url>db/conf/iccad/iccad2011.html#OzdalBH11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icspcs/KangWH11" mdate="2017-05-26">
<author pid="54/11351">Yimei Kang</author>
<author pid="87/4461">Guan Wang</author>
<author pid="20/5455">Jiang Hu</author>
<title>A bilinear interpolation mean shift small target tracking algorithm.</title>
<pages>1-6</pages>
<year>2011</year>
<booktitle>ICSPCS</booktitle>
<ee>https://doi.org/10.1109/ICSPCS.2011.6140873</ee>
<crossref>conf/icspcs/2011</crossref>
<url>db/conf/icspcs/icspcs2011.html#KangWH11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispd/ChenHX11" mdate="2018-11-06">
<author pid="16/3283">Xi Chen</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="04/5856">Ning Xu</author>
<title>Regularity-constrained floorplanning for multi-core processors.</title>
<pages>99-106</pages>
<year>2011</year>
<booktitle>ISPD</booktitle>
<ee>https://doi.org/10.1145/1960397.1960421</ee>
<crossref>conf/ispd/2011</crossref>
<url>db/conf/ispd/ispd2011.html#ChenHX11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispd/HuangHS11" mdate="2018-11-06">
<author pid="82/3255">Yi-Le Huang</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="s/WPShi">Weiping Shi</author>
<title>Lagrangian relaxation for gate implementation selection.</title>
<pages>167-174</pages>
<year>2011</year>
<booktitle>ISPD</booktitle>
<ee>https://doi.org/10.1145/1960397.1960436</ee>
<crossref>conf/ispd/2011</crossref>
<url>db/conf/ispd/ispd2011.html#HuangHS11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isqed/ShimH11" mdate="2017-05-25">
<author pid="26/8002">Kyu-Nam Shim</author>
<author pid="20/5455">Jiang Hu</author>
<title>Transient and fine-grained voltage adaptation for variation resilience in VLSI interconnects.</title>
<pages>80-86</pages>
<year>2011</year>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2011.5770707</ee>
<crossref>conf/isqed/2011</crossref>
<url>db/conf/isqed/isqed2011.html#ShimH11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/socpar/KangWH11" mdate="2017-05-19">
<author pid="54/11351">Yimei Kang</author>
<author pid="87/4461">Guan Wang</author>
<author pid="20/5455">Jiang Hu</author>
<title>A mean shift based small target tracking algorithm in colored video.</title>
<pages>407-412</pages>
<year>2011</year>
<booktitle>SoCPaR</booktitle>
<ee>https://doi.org/10.1109/SoCPaR.2011.6089278</ee>
<crossref>conf/socpar/2011</crossref>
<url>db/conf/socpar/socpar2011.html#KangWH11</url>
</inproceedings>
</r>
<r><proceedings key="conf/ispd/2011" mdate="2018-11-06">
<editor pid="c/YaoWenChang">Yao-Wen Chang</editor>
<editor pid="20/5455">Jiang Hu</editor>
<title>Proceedings of the 2011 International Symposium on Physical Design, ISPD 2011, Santa Barbara, California, USA, March 27-30, 2011</title>
<booktitle>ISPD</booktitle>
<publisher>ACM</publisher>
<year>2011</year>
<ee>https://doi.org/10.1145/1960397</ee>
<url>db/conf/ispd/ispd2011.html</url>
<isbn>978-1-4503-0550-1</isbn>
</proceedings>
</r>
<r><article key="journals/tcad/LiuH10" mdate="2020-09-24">
<author pid="39/62">Yifang Liu</author>
<author pid="20/5455">Jiang Hu</author>
<title>A New Algorithm for Simultaneous Gate Sizing and Threshold Voltage Assignment.</title>
<pages>223-234</pages>
<year>2010</year>
<volume>29</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TCAD.2009.2035575</ee>
<url>db/journals/tcad/tcad29.html#LiuH10</url>
</article>
</r>
<r><article key="journals/tcad/YeLZPH10" mdate="2020-09-24">
<author pid="55/783">Xiaoji Ye</author>
<author pid="83/6353-1">Peng Li 0001</author>
<author pid="67/1336-1">Min Zhao 0001</author>
<author pid="49/6971">Rajendran Panda</author>
<author pid="20/5455">Jiang Hu</author>
<title>Scalable Analysis of Mesh-Based Clock Distribution Networks Using Application-Specific Reduced Order Modeling.</title>
<pages>1342-1353</pages>
<year>2010</year>
<volume>29</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>9</number>
<ee>https://doi.org/10.1109/TCAD.2010.2059090</ee>
<url>db/journals/tcad/tcad29.html#YeLZPH10</url>
</article>
</r>
<r><article key="journals/tvlsi/VenkataramanFHL10" mdate="2020-03-11">
<author pid="05/6909">Ganesh Venkataraman</author>
<author pid="81/4441">Zhuo Feng</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="83/6353-1">Peng Li 0001</author>
<title>Combinatorial Algorithms for Fast Clock Mesh Optimization.</title>
<pages>131-141</pages>
<year>2010</year>
<volume>18</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>1</number>
<ee>https://doi.org/10.1109/TVLSI.2008.2007737</ee>
<url>db/journals/tvlsi/tvlsi18.html#VenkataramanFHL10</url>
</article>
</r>
<r><article key="journals/tvlsi/HuSH10" mdate="2020-03-11">
<author pid="97/422">Shiyan Hu</author>
<author pid="39/9124">Patrik Shah</author>
<author pid="20/5455">Jiang Hu</author>
<title>Pattern Sensitive Placement Perturbation for Manufacturability.</title>
<pages>1002-1006</pages>
<year>2010</year>
<volume>18</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>6</number>
<ee>https://doi.org/10.1109/TVLSI.2009.2017268</ee>
<url>db/journals/tvlsi/tvlsi18.html#HuSH10</url>
</article>
</r>
<r><article key="journals/tvlsi/SamantaHL10" mdate="2020-03-11">
<author pid="29/129">Rupak Samanta</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="83/6353-1">Peng Li 0001</author>
<title>Discrete Buffer and Wire Sizing for Link-Based Non-Tree Clock Networks.</title>
<pages>1025-1035</pages>
<year>2010</year>
<volume>18</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>7</number>
<ee>https://doi.org/10.1109/TVLSI.2009.2019088</ee>
<url>db/journals/tvlsi/tvlsi18.html#SamantaHL10</url>
</article>
</r>
<r><article key="journals/tvlsi/ShenCHH10" mdate="2020-03-11">
<author pid="52/5177">Weixiang Shen</author>
<author pid="09/2775">Yici Cai</author>
<author pid="49/3541">Xianlong Hong</author>
<author pid="20/5455">Jiang Hu</author>
<title>An Effective Gated Clock Tree Design Based on Activity and Register Aware Placement.</title>
<pages>1639-1648</pages>
<year>2010</year>
<volume>18</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>12</number>
<ee>https://doi.org/10.1109/TVLSI.2009.2030156</ee>
<url>db/journals/tvlsi/tvlsi18.html#ShenCHH10</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/WeiHLS10" mdate="2018-11-02">
<author pid="08/1542">Yaoguang Wei</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="18/2008">Frank Liu</author>
<author orcid="0000-0002-5353-2364" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<title>Physical design techniques for optimizing RTA-induced variations.</title>
<pages>745-750</pages>
<year>2010</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2010.5419789</ee>
<ee>http://dl.acm.org/citation.cfm?id=1899893</ee>
<crossref>conf/aspdac/2010</crossref>
<url>db/conf/aspdac/aspdac2010.html#WeiHLS10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/JindalAHLNW10" mdate="2018-11-06">
<author pid="42/8314">Tanuj Jindal</author>
<author pid="41/4379">Charles J. Alpert</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="51/4015-1">Zhuo Li 0001</author>
<author pid="37/3594">Gi-Joon Nam</author>
<author pid="51/8314">Charles B. Winn</author>
<title>Detecting tangled logic structures in VLSI netlists.</title>
<pages>603-608</pages>
<year>2010</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/1837274.1837422</ee>
<crossref>conf/dac/2010</crossref>
<url>db/conf/dac/dac2010.html#JindalAHLNW10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/YangCZH10" mdate="2018-01-30">
<author pid="29/3081">Fan Yang</author>
<author pid="09/2775">Yici Cai</author>
<author pid="43/3182-1">Qiang Zhou 0001</author>
<author pid="20/5455">Jiang Hu</author>
<title>SAT based multi-net rip-up-and-reroute for manufacturing hotspot removal.</title>
<pages>1369-1372</pages>
<year>2010</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2010.5457024</ee>
<ee>http://dl.acm.org/citation.cfm?id=1871255</ee>
<crossref>conf/date/2010</crossref>
<url>db/conf/date/date2010.html#YangCZH10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/LiuYH10" mdate="2019-02-11">
<author pid="39/62">Yifang Liu</author>
<author pid="16/4505">Yu Yang</author>
<author pid="20/5455">Jiang Hu</author>
<title>Clustering-based simultaneous task and voltage scheduling for NoC systems.</title>
<pages>277-283</pages>
<year>2010</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD.2010.5654180</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCAD.2010.5654180</ee>
<ee>http://dl.acm.org/citation.cfm?id=2133488</ee>
<crossref>conf/iccad/2010</crossref>
<url>db/conf/iccad/iccad2010.html#LiuYH10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispd/MekalaLYHL10" mdate="2018-11-06">
<author pid="34/5871">Venkata Rajesh Mekala</author>
<author pid="39/62">Yifang Liu</author>
<author pid="55/783">Xiaoji Ye</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="83/6353-1">Peng Li 0001</author>
<title>Accurate clock mesh sizing via sequential quadraticprogramming.</title>
<pages>135-142</pages>
<year>2010</year>
<booktitle>ISPD</booktitle>
<ee>https://doi.org/10.1145/1735023.1735057</ee>
<crossref>conf/ispd/2010</crossref>
<url>db/conf/ispd/ispd2010.html#MekalaLYHL10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isqed/ShimHS10" mdate="2017-05-25">
<author pid="26/8002">Kyu-Nam Shim</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="74/1750">Jos&#233; Silva-Mart&#237;nez</author>
<title>A dual-level adaptive supply voltage system for variation resilience.</title>
<pages>38-43</pages>
<year>2010</year>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2010.5450408</ee>
<crossref>conf/isqed/2010</crossref>
<url>db/conf/isqed/isqed2010.html#ShimHS10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isqed/ShenCCLZH10" mdate="2018-01-30">
<author pid="52/5177">Weixiang Shen</author>
<author pid="09/2775">Yici Cai</author>
<author pid="181/2832">Wei Chen</author>
<author pid="43/6243">Yongqiang Lu</author>
<author pid="43/3182-1">Qiang Zhou 0001</author>
<author pid="20/5455">Jiang Hu</author>
<title>Useful clock skew optimization under a multi-corner multi-mode design framework.</title>
<pages>62-68</pages>
<year>2010</year>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2010.5450402</ee>
<crossref>conf/isqed/2010</crossref>
<url>db/conf/isqed/isqed2010.html#ShenCCLZH10</url>
</inproceedings>
</r>
<r><article key="journals/chinaf/ShenCHHL09" mdate="2020-05-18">
<author pid="52/5177">Weixiang Shen</author>
<author pid="09/2775">Yici Cai</author>
<author pid="49/3541">Xianlong Hong</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="16/5814">Bing Lu</author>
<title>A single layer zero skew clock routing in X architecture.</title>
<pages>1466-1475</pages>
<year>2009</year>
<volume>52</volume>
<journal>Sci. China Ser. F Inf. Sci.</journal>
<number>8</number>
<ee>https://doi.org/10.1007/s11432-009-0028-6</ee>
<url>db/journals/chinaf/chinaf52.html#ShenCHHL09</url>
</article>
</r>
<r><article key="journals/mj/HuH09" mdate="2020-02-22">
<author pid="97/422">Shiyan Hu</author>
<author pid="20/5455">Jiang Hu</author>
<title>A fast general slew constrained minimum cost buffering algorithm.</title>
<pages>1482-1486</pages>
<year>2009</year>
<volume>40</volume>
<journal>Microelectron. J.</journal>
<number>10</number>
<ee>https://doi.org/10.1016/j.mejo.2009.08.003</ee>
<url>db/journals/mj/mj40.html#HuH09</url>
</article>
</r>
<r><article key="journals/tcad/HuKH09" mdate="2020-09-24">
<author pid="97/422">Shiyan Hu</author>
<author pid="80/6049">Mahesh Ketkar</author>
<author pid="20/5455">Jiang Hu</author>
<title>Gate Sizing for Cell-Library-Based Designs.</title>
<pages>818-825</pages>
<year>2009</year>
<volume>28</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>6</number>
<ee>https://doi.org/10.1109/TCAD.2009.2015735</ee>
<url>db/journals/tcad/tcad28.html#HuKH09</url>
</article>
</r>
<r><article key="journals/tvlsi/LiuZH09" mdate="2020-03-11">
<author pid="51/3710-16">Yang Liu 0016</author>
<author pid="07/4227-2">Tong Zhang 0002</author>
<author pid="20/5455">Jiang Hu</author>
<title>Design of Voltage Overscaled Low-Power Trellis Decoders in Presence of Process Variations.</title>
<pages>439-443</pages>
<year>2009</year>
<volume>17</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>3</number>
<ee>https://doi.org/10.1109/TVLSI.2008.2004545</ee>
<url>db/journals/tvlsi/tvlsi17.html#LiuZH09</url>
</article>
</r>
<r><article key="journals/tvlsi/SamantaVH09" mdate="2020-03-11">
<author pid="29/129">Rupak Samanta</author>
<author pid="05/6909">Ganesh Venkataraman</author>
<author pid="20/5455">Jiang Hu</author>
<title>Clock Buffer Polarity Assignment for Power Noise Reduction.</title>
<pages>770-780</pages>
<year>2009</year>
<volume>17</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>6</number>
<ee>https://doi.org/10.1109/TVLSI.2008.2009187</ee>
<url>db/journals/tvlsi/tvlsi17.html#SamantaVH09</url>
</article>
</r>
<r><inproceedings key="conf/dac/LiuH09" mdate="2018-11-06">
<author pid="39/62">Yifang Liu</author>
<author pid="20/5455">Jiang Hu</author>
<title>GPU-based parallelization for fast circuit optimization.</title>
<pages>943-946</pages>
<year>2009</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/1629911.1630153</ee>
<crossref>conf/dac/2009</crossref>
<url>db/conf/dac/dac2009.html#LiuH09</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/ShahH09" mdate="2018-11-06">
<author pid="26/954">Pratik J. Shah</author>
<author pid="20/5455">Jiang Hu</author>
<title>Impact of lithography-friendly circuit layout.</title>
<pages>385-388</pages>
<year>2009</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/1531542.1531629</ee>
<crossref>conf/glvlsi/2009</crossref>
<url>db/conf/glvlsi/glvlsi2009.html#ShahH09</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispd/LiuH09" mdate="2018-11-06">
<author pid="39/62">Yifang Liu</author>
<author pid="20/5455">Jiang Hu</author>
<title>A new algorithm for simultaneous gate sizing and threshold voltage assignment.</title>
<pages>27-34</pages>
<year>2009</year>
<booktitle>ISPD</booktitle>
<ee>https://doi.org/10.1145/1514932.1514940</ee>
<crossref>conf/ispd/2009</crossref>
<url>db/conf/ispd/ispd2009.html#LiuH09</url>
</inproceedings>
</r>
<r><article key="journals/ieicet/ShenCHH08" mdate="2020-04-11">
<author pid="52/5177">Weixiang Shen</author>
<author pid="09/2775">Yici Cai</author>
<author pid="49/3541">Xianlong Hong</author>
<author pid="20/5455">Jiang Hu</author>
<title>Low Power Gated Clock Tree Driven Placement.</title>
<pages>595-603</pages>
<year>2008</year>
<volume>91-A</volume>
<journal>IEICE Trans. Fundam. Electron. Commun. Comput. Sci.</journal>
<number>2</number>
<ee>https://doi.org/10.1093/ietfec/e91-a.2.595</ee>
<url>db/journals/ieicet/ieicet91a.html#ShenCHH08</url>
</article>
</r>
<r><article key="journals/iet-cds/CaoH08" mdate="2020-09-10">
<author pid="89/2111">Ke Cao</author>
<author pid="20/5455">Jiang Hu</author>
<title>ASIC design flow considering lithography-induced effects.</title>
<pages>23-29</pages>
<year>2008</year>
<volume>2</volume>
<journal>IET Circuits Devices Syst.</journal>
<number>1</number>
<ee>https://doi.org/10.1049/iet-cds:20070112</ee>
<url>db/journals/iet-cds/iet-cds2.html#CaoH08</url>
</article>
</r>
<r><article key="journals/integration/ShenCHHL08" mdate="2020-02-20">
<author pid="52/5177">Weixiang Shen</author>
<author pid="09/2775">Yici Cai</author>
<author pid="49/3541">Xianlong Hong</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="16/5814">Bing Lu</author>
<title>Zero skew clock routing in X-architecture based on an improved greedy matching algorithm.</title>
<pages>426-438</pages>
<year>2008</year>
<volume>41</volume>
<journal>Integr.</journal>
<number>3</number>
<ee>https://doi.org/10.1016/j.vlsi.2007.10.004</ee>
<url>db/journals/integration/integration41.html#ShenCHHL08</url>
</article>
</r>
<r><article key="journals/tcad/ZhuoHZC08" mdate="2020-09-24">
<author pid="05/853">Cheng Zhuo</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="67/1336-1">Min Zhao 0001</author>
<author pid="25/3695">Kangsheng Chen</author>
<title>Power Grid Analysis and Optimization Using Algebraic Multigrid.</title>
<pages>738-751</pages>
<year>2008</year>
<volume>27</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TCAD.2008.917587</ee>
<url>db/journals/tcad/tcad27.html#ZhuoHZC08</url>
</article>
</r>
<r><article key="journals/tcad/PadmanabhanWH08" mdate="2020-09-24">
<author pid="10/391">Uday Padmanabhan</author>
<author pid="w/JanetMeilingWang">Janet Meiling Wang</author>
<author pid="20/5455">Jiang Hu</author>
<title>Robust Clock Tree Routing in the Presence of Process Variations.</title>
<pages>1385-1397</pages>
<year>2008</year>
<volume>27</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>8</number>
<ee>https://doi.org/10.1109/TCAD.2008.925776</ee>
<url>db/journals/tcad/tcad27.html#PadmanabhanWH08</url>
</article>
</r>
<r><article key="journals/tcad/LiuHS08" mdate="2020-09-24">
<author pid="39/62">Yifang Liu</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="s/WPShi">Weiping Shi</author>
<title>Buffering Interconnect for Multicore Processor Designs.</title>
<pages>2183-2196</pages>
<year>2008</year>
<volume>27</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>12</number>
<ee>https://doi.org/10.1109/TCAD.2008.2006149</ee>
<url>db/journals/tcad/tcad27.html#LiuHS08</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/WangZCHHB08" mdate="2018-01-30">
<author pid="55/5407">Yanfeng Wang</author>
<author pid="43/3182-1">Qiang Zhou 0001</author>
<author pid="09/2775">Yici Cai</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="49/3541">Xianlong Hong</author>
<author pid="32/5098">Jinian Bian</author>
<title>Low power clock buffer planning methodology in F-D placement for large scale circuit design.</title>
<pages>370-375</pages>
<year>2008</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2008.4483977</ee>
<ee>http://dl.acm.org/citation.cfm?id=1356894</ee>
<crossref>conf/aspdac/2008</crossref>
<url>db/conf/aspdac/aspdac2008.html#WangZCHHB08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/aspdac/VaradanWH08" mdate="2017-05-26">
<author pid="48/6766">Sridhar Varadan</author>
<author pid="w/JanetMeilingWang">Janet Meiling Wang</author>
<author pid="20/5455">Jiang Hu</author>
<title>Handling partial correlations in yield prediction.</title>
<pages>543-548</pages>
<year>2008</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2008.4484010</ee>
<ee>http://dl.acm.org/citation.cfm?id=1356933</ee>
<crossref>conf/aspdac/2008</crossref>
<url>db/conf/aspdac/aspdac2008.html#VaradanWH08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dft/ShahSZHW08" mdate="2017-05-17">
<author pid="49/3654">Nimay Shah</author>
<author pid="29/129">Rupak Samanta</author>
<author pid="73/1844">Ming Zhang</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="08/576">Duncan Walker</author>
<title>Built-In Proactive Tuning System for Circuit Aging Resilience.</title>
<pages>96-104</pages>
<year>2008</year>
<booktitle>DFT</booktitle>
<ee>https://doi.org/10.1109/DFT.2008.49</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/DFT.2008.49</ee>
<crossref>conf/dft/2008</crossref>
<url>db/conf/dft/dft2008.html#ShahSZHW08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/LiuSH08" mdate="2018-11-26">
<author pid="39/62">Yifang Liu</author>
<author pid="04/3729">Rupesh S. Shelar</author>
<author pid="20/5455">Jiang Hu</author>
<title>Delay-optimal simultaneous technology mapping and placement with applications to timing optimization.</title>
<pages>101-106</pages>
<year>2008</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD.2008.4681558</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCAD.2008.4681558</ee>
<ee>https://dl.acm.org/citation.cfm?id=1509489</ee>
<crossref>conf/iccad/2008</crossref>
<url>db/conf/iccad/iccad2008.html#LiuSH08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/ShenCHH08" mdate="2019-02-11">
<author pid="52/5177">Weixiang Shen</author>
<author pid="09/2775">Yici Cai</author>
<author pid="49/3541">Xianlong Hong</author>
<author pid="20/5455">Jiang Hu</author>
<title>Gate planning during placement for gated clock network.</title>
<pages>128-133</pages>
<year>2008</year>
<booktitle>ICCD</booktitle>
<ee>https://doi.org/10.1109/ICCD.2008.4751851</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCD.2008.4751851</ee>
<crossref>conf/iccd/2008</crossref>
<url>db/conf/iccd/iccd2008.html#ShenCHH08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispd/LiuHS08" mdate="2018-11-06">
<author pid="39/62">Yifang Liu</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="s/WPShi">Weiping Shi</author>
<title>Multi-scenario buffer insertion in multi-core processor designs.</title>
<pages>15-22</pages>
<year>2008</year>
<booktitle>ISPD</booktitle>
<ee>https://doi.org/10.1145/1353629.1353635</ee>
<crossref>conf/ispd/2008</crossref>
<url>db/conf/ispd/ispd2008.html#LiuHS08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispd/SamantaHL08" mdate="2019-10-31">
<author pid="29/129">Rupak Samanta</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="83/6353-1">Peng Li 0001</author>
<title>Discrete buffer and wire sizing for link-based non-tree clock networks.</title>
<pages>175-181</pages>
<year>2008</year>
<booktitle>ISPD</booktitle>
<ee>https://doi.org/10.1145/1353629.1353667</ee>
<crossref>conf/ispd/2008</crossref>
<url>db/conf/ispd/ispd2008.html#SamantaHL08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispd/ShenCHH08" mdate="2018-11-06">
<author pid="52/5177">Weixiang Shen</author>
<author pid="09/2775">Yici Cai</author>
<author pid="49/3541">Xianlong Hong</author>
<author pid="20/5455">Jiang Hu</author>
<title>Activity and register placement aware gated clock network design.</title>
<pages>182-189</pages>
<year>2008</year>
<booktitle>ISPD</booktitle>
<ee>https://doi.org/10.1145/1353629.1353668</ee>
<crossref>conf/ispd/2008</crossref>
<url>db/conf/ispd/ispd2008.html#ShenCHH08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isqed/SamantaVSH08" mdate="2017-05-11">
<author pid="29/129">Rupak Samanta</author>
<author pid="05/6909">Ganesh Venkataraman</author>
<author pid="49/3654">Nimay Shah</author>
<author pid="20/5455">Jiang Hu</author>
<title>Elastic Timing Scheme for Energy-Efficient and Robust Performance.</title>
<pages>537-542</pages>
<year>2008</year>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2008.4479792</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISQED.2008.82</ee>
<crossref>conf/isqed/2008</crossref>
<url>db/conf/isqed/isqed2008.html#SamantaVSH08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isqed/YeZPLH08" mdate="2018-06-26">
<author pid="55/783">Xiaoji Ye</author>
<author pid="67/1336-1">Min Zhao 0001</author>
<author pid="49/6971">Rajendran Panda</author>
<author pid="83/6353-1">Peng Li 0001</author>
<author pid="20/5455">Jiang Hu</author>
<title>Accelerating Clock Mesh Simulation Using Matrix-Level Macromodels and Dynamic Time Step Rounding.</title>
<pages>627-632</pages>
<year>2008</year>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2008.4479810</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISQED.2008.18</ee>
<crossref>conf/isqed/2008</crossref>
<url>db/conf/isqed/isqed2008.html#YeZPLH08</url>
</inproceedings>
</r>
<r><incollection publtype="encyclopedia" key="reference/crc/Hu0H08" mdate="2017-07-12">
<author pid="20/5455">Jiang Hu</author>
<author pid="51/4015-1">Zhuo Li 0001</author>
<author pid="97/422">Shiyan Hu</author>
<title>Buffer Insertion Basics.</title>
<year>2008</year>
<booktitle>Handbook of Algorithms for Physical Design Automation</booktitle>
<ee>https://doi.org/10.1201/9781420013481.ch26</ee>
<crossref>reference/crc/2008apda</crossref>
<url>db/reference/crc/apda2008.html#Hu0H08</url>
</incollection>
</r>
<r><incollection publtype="encyclopedia" key="reference/crc/HuRS08" mdate="2017-07-12">
<author pid="20/5455">Jiang Hu</author>
<author pid="88/875">Gabriel Robins</author>
<author pid="s/CliffNSze">Cliff C. N. Sze</author>
<title>Timing-Driven Interconnect Synthesis.</title>
<year>2008</year>
<booktitle>Handbook of Algorithms for Physical Design Automation</booktitle>
<ee>https://doi.org/10.1201/9781420013481.ch25</ee>
<crossref>reference/crc/2008apda</crossref>
<url>db/reference/crc/apda2008.html#HuRS08</url>
</incollection>
</r>
<r><incollection publtype="encyclopedia" key="reference/crc/HuS08" mdate="2017-07-12">
<author pid="20/5455">Jiang Hu</author>
<author pid="s/CliffNSze">Cliff C. N. Sze</author>
<title>Buffering in the Layout Environment.</title>
<year>2008</year>
<booktitle>Handbook of Algorithms for Physical Design Automation</booktitle>
<ee>https://doi.org/10.1201/9781420013481.ch28</ee>
<crossref>reference/crc/2008apda</crossref>
<url>db/reference/crc/apda2008.html#HuS08</url>
</incollection>
</r>
<r><article key="journals/tcad/HuM07" mdate="2020-09-24">
<author pid="20/5455">Jiang Hu</author>
<author pid="61/3778">Patrick H. Madden</author>
<title>Guest Editorial.</title>
<pages>617-618</pages>
<year>2007</year>
<volume>26</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TCAD.2007.892957</ee>
<url>db/journals/tcad/tcad26.html#HuM07</url>
</article>
</r>
<r><article key="journals/tcad/SuCH07" mdate="2020-09-24">
<author pid="28/2057">Bor-Yiing Su</author>
<author orcid="0000-0002-0564-5719" pid="c/YaoWenChang">Yao-Wen Chang</author>
<author pid="20/5455">Jiang Hu</author>
<title>An Exact Jumper-Insertion Algorithm for Antenna Violation Avoidance/Fixing Considering Routing Obstacles.</title>
<pages>719-733</pages>
<year>2007</year>
<volume>26</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TCAD.2007.892338</ee>
<url>db/journals/tcad/tcad26.html#SuCH07</url>
</article>
</r>
<r><article key="journals/tcad/SzeAHS07" mdate="2020-09-24">
<author pid="s/CliffNSze">Chin Ngai Sze</author>
<author pid="41/4379">Charles J. Alpert</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="s/WPShi">Weiping Shi</author>
<title>Path-Based Buffer Insertion.</title>
<pages>1346-1355</pages>
<year>2007</year>
<volume>26</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>7</number>
<ee>https://doi.org/10.1109/TCAD.2006.888281</ee>
<url>db/journals/tcad/tcad26.html#SzeAHS07</url>
</article>
</r>
<r><article key="journals/tcad/HuAHKLSS07" mdate="2020-09-24">
<author pid="97/422">Shiyan Hu</author>
<author pid="41/4379">Charles J. Alpert</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="39/2375">Shrirang K. Karandikar</author>
<author pid="51/4015-1">Zhuo Li 0001</author>
<author pid="s/WPShi">Weiping Shi</author>
<author pid="s/CliffNSze">Chin Ngai Sze</author>
<title>Fast Algorithms for Slew-Constrained Minimum Cost Buffering.</title>
<pages>2009-2022</pages>
<year>2007</year>
<volume>26</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>11</number>
<ee>https://doi.org/10.1109/TCAD.2007.906477</ee>
<url>db/journals/tcad/tcad26.html#HuAHKLSS07</url>
</article>
</r>
<r><article key="journals/tvlsi/VenkataramanHL07" mdate="2020-03-11">
<author pid="05/6909">Ganesh Venkataraman</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="18/2008">Frank Liu</author>
<title>Integrated Placement and Skew Optimization for Rotary Clocking.</title>
<pages>149-158</pages>
<year>2007</year>
<volume>15</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TVLSI.2007.893577</ee>
<url>db/journals/tvlsi/tvlsi15.html#VenkataramanHL07</url>
</article>
</r>
<r><article key="journals/tvlsi/HuLHL07" mdate="2020-03-11">
<author pid="97/422">Shiyan Hu</author>
<author pid="31/357">Qiuyang Li</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="83/6353-1">Peng Li 0001</author>
<title>Utilizing Redundancy for Timing Critical Interconnect.</title>
<pages>1067-1080</pages>
<year>2007</year>
<volume>15</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>10</number>
<ee>https://doi.org/10.1109/TVLSI.2007.903911</ee>
<url>db/journals/tvlsi/tvlsi15.html#HuLHL07</url>
</article>
</r>
<r><article key="journals/tvlsi/CaoHC07" mdate="2020-03-11">
<author pid="89/2111">Ke Cao</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="16/6519">Mosong Cheng</author>
<title>Wire Sizing and Spacing for Lithographic Printability and Timing Optimization.</title>
<pages>1332-1340</pages>
<year>2007</year>
<volume>15</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>12</number>
<ee>https://doi.org/10.1109/TVLSI.2007.909807</ee>
<url>db/journals/tvlsi/tvlsi15.html#CaoHC07</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/LiuKXHV07" mdate="2018-01-30">
<author pid="79/6542">Bao Liu</author>
<author pid="k/AndrewBKahng">Andrew B. Kahng</author>
<author pid="50/5827-1">Xu Xu 0001</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="05/6909">Ganesh Venkataraman</author>
<title>A Global Minimum Clock Distribution Network Augmentation Algorithm for Guaranteed Clock Skew Yield.</title>
<pages>24-31</pages>
<year>2007</year>
<crossref>conf/aspdac/2007</crossref>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2007.357787</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2007.357787</ee>
<ee>http://dl.acm.org/citation.cfm?id=1323441</ee>
<url>db/conf/aspdac/aspdac2007.html#LiuKXHV07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/chi/HuWNMI07" mdate="2018-11-06">
<author pid="20/5455">Jiang Hu</author>
<author pid="02/2540">Andi Winterboer</author>
<author pid="n/CliffordNass">Clifford Nass</author>
<author pid="m/JohannaDMoore">Johanna D. Moore</author>
<author pid="22/2817">Rebecca Illowsky</author>
<title>Context &#38; usability testing: user-modeled information presentation in easy and difficult driving conditions.</title>
<pages>1343-1346</pages>
<year>2007</year>
<crossref>conf/chi/2007</crossref>
<booktitle>CHI</booktitle>
<ee>https://doi.org/10.1145/1240624.1240827</ee>
<url>db/conf/chi/chi2007.html#HuWNMI07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/HuKH07" mdate="2018-11-06">
<author pid="97/422">Shiyan Hu</author>
<author pid="80/6049">Mahesh Ketkar</author>
<author pid="20/5455">Jiang Hu</author>
<title>Gate Sizing For Cell Library-Based Designs.</title>
<pages>847-852</pages>
<year>2007</year>
<crossref>conf/dac/2007</crossref>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/1278480.1278690</ee>
<url>db/conf/dac/dac2007.html#HuKH07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/HuH07" mdate="2019-02-11">
<author pid="97/422">Shiyan Hu</author>
<author pid="20/5455">Jiang Hu</author>
<title>Unified adaptivity optimization of clock and logic signals.</title>
<pages>125-130</pages>
<year>2007</year>
<crossref>conf/iccad/2007</crossref>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD.2007.4397254</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCAD.2007.4397254</ee>
<ee>https://dl.acm.org/citation.cfm?id=1326099</ee>
<url>db/conf/iccad/iccad2007.html#HuH07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/ZhuoZSHC07" mdate="2019-02-11">
<author pid="05/853">Cheng Zhuo</author>
<author pid="55/2590">Huafeng Zhang</author>
<author pid="29/129">Rupak Samanta</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="25/3695">Kangsheng Chen</author>
<title>Modeling, optimization and control of rotary traveling-wave oscillator.</title>
<pages>476-480</pages>
<year>2007</year>
<crossref>conf/iccad/2007</crossref>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD.2007.4397310</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCAD.2007.4397310</ee>
<ee>https://dl.acm.org/citation.cfm?id=1326171</ee>
<url>db/conf/iccad/iccad2007.html#ZhuoZSHC07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/YeLZPH07" mdate="2019-02-11">
<author pid="55/783">Xiaoji Ye</author>
<author pid="83/6353-1">Peng Li 0001</author>
<author pid="67/1336-1">Min Zhao 0001</author>
<author pid="49/6971">Rajendran Panda</author>
<author pid="20/5455">Jiang Hu</author>
<title>Analysis of large clock meshes via harmonic-weighted model order reduction and port sliding.</title>
<pages>627-631</pages>
<year>2007</year>
<crossref>conf/iccad/2007</crossref>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD.2007.4397335</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCAD.2007.4397335</ee>
<ee>https://dl.acm.org/citation.cfm?id=1326204</ee>
<url>db/conf/iccad/iccad2007.html#YeLZPH07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/interspeech/WinterboerHMN07" mdate="2011-03-10">
<author pid="02/2540">Andi Winterboer</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="m/JohannaDMoore">Johanna D. Moore</author>
<author pid="n/CliffordNass">Clifford Nass</author>
<title>The influence of user tailoring and cognitive load on user performance in spoken dialogue systems.</title>
<pages>2717-2720</pages>
<year>2007</year>
<booktitle>INTERSPEECH</booktitle>
<ee>http://www.isca-speech.org/archive/interspeech_2007/i07_2717.html</ee>
<crossref>conf/interspeech/2007</crossref>
<url>db/conf/interspeech/interspeech2007.html#WinterboerHMN07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispd/HuH07" mdate="2018-11-06">
<author pid="97/422">Shiyan Hu</author>
<author pid="20/5455">Jiang Hu</author>
<title>Pattern sensitive placement for manufacturability.</title>
<pages>27-34</pages>
<year>2007</year>
<crossref>conf/ispd/2007</crossref>
<booktitle>ISPD</booktitle>
<ee>https://doi.org/10.1145/1231996.1232004</ee>
<url>db/conf/ispd/ispd2007.html#HuH07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isqed/JiangHHS07" mdate="2017-05-25">
<author pid="80/2865">Zhanyuan Jiang</author>
<author pid="97/422">Shiyan Hu</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="s/WPShi">Weiping Shi</author>
<title>An Efficient Algorithm for RLC Buffer Insertion.</title>
<pages>171-175</pages>
<year>2007</year>
<crossref>conf/isqed/2007</crossref>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2007.33</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISQED.2007.33</ee>
<url>db/conf/isqed/isqed2007.html#JiangHHS07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isqed/ShenCHHL07" mdate="2017-05-25">
<author pid="52/5177">Weixiang Shen</author>
<author pid="09/2775">Yici Cai</author>
<author pid="49/3541">Xianlong Hong</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="16/5814">Bing Lu</author>
<title>Planar-CRX: A Single-Layer Zero Skew Clock Routing in X-Architecture.</title>
<pages>299-304</pages>
<year>2007</year>
<crossref>conf/isqed/2007</crossref>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2007.120</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISQED.2007.120</ee>
<url>db/conf/isqed/isqed2007.html#ShenCHHL07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isqed/LiuZH07" mdate="2017-05-25">
<author pid="51/3710-16">Yang Liu 0016</author>
<author pid="07/4227-2">Tong Zhang 0002</author>
<author pid="20/5455">Jiang Hu</author>
<title>Soft Clock Skew Scheduling for Variation-Tolerant Signal Processing Circuits: A Case Study of Viterbi Decoders.</title>
<pages>749-754</pages>
<year>2007</year>
<crossref>conf/isqed/2007</crossref>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2007.146</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISQED.2007.146</ee>
<url>db/conf/isqed/isqed2007.html#LiuZH07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/ShenCHH07" mdate="2017-05-21">
<author pid="52/5177">Weixiang Shen</author>
<author pid="09/2775">Yici Cai</author>
<author pid="49/3541">Xianlong Hong</author>
<author pid="20/5455">Jiang Hu</author>
<title>Activity-Aware Registers Placement for Low Power Gated Clock Tree Construction.</title>
<pages>383-388</pages>
<year>2007</year>
<crossref>conf/isvlsi/2007</crossref>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2007.20</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2007.20</ee>
<url>db/conf/isvlsi/isvlsi2007.html#ShenCHH07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/VenkataramanH07" mdate="2017-05-23">
<author pid="05/6909">Ganesh Venkataraman</author>
<author pid="20/5455">Jiang Hu</author>
<title>A Placement Methodology for Robust Clocking.</title>
<pages>881-886</pages>
<year>2007</year>
<crossref>conf/vlsid/2007</crossref>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2007.20</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2007.20</ee>
<url>db/conf/vlsid/vlsid2007.html#VenkataramanH07</url>
</inproceedings>
</r>
<r><article key="journals/tcad/WuHM06" mdate="2020-09-24">
<author pid="52/328-17">Di Wu 0017</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="01/3441">Rabi N. Mahapatra</author>
<title>Antenna Avoidance in Layer Assignment.</title>
<pages>734-738</pages>
<year>2006</year>
<volume>25</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TCAD.2006.870061</ee>
<url>db/journals/tcad/tcad25.html#WuHM06</url>
</article>
</r>
<r><article key="journals/tcad/AlpertHSS06" mdate="2020-09-24">
<author pid="41/4379">Charles J. Alpert</author>
<author pid="20/5455">Jiang Hu</author>
<author orcid="0000-0002-5353-2364" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<author pid="s/CliffNSze">Cliff C. N. Sze</author>
<title>Accurate estimation of global buffer delay within a floorplan.</title>
<pages>1140-1145</pages>
<year>2006</year>
<volume>25</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>6</number>
<ee>https://doi.org/10.1109/TCAD.2005.855889</ee>
<url>db/journals/tcad/tcad25.html#AlpertHSS06</url>
</article>
</r>
<r><article key="journals/tcad/RajaramHM06" mdate="2020-09-24">
<author pid="35/4830">Anand Rajaram</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="01/3441">Rabi N. Mahapatra</author>
<title>Reducing clock skew variability via crosslinks.</title>
<pages>1176-1182</pages>
<year>2006</year>
<volume>25</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>6</number>
<ee>https://doi.org/10.1109/TCAD.2005.855928</ee>
<url>db/journals/tcad/tcad25.html#RajaramHM06</url>
</article>
</r>
<r><article key="journals/tcad/RajaramLHMG06" mdate="2020-09-24">
<author pid="35/4830">Anand Rajaram</author>
<author pid="16/5814">Bing Lu</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="01/3441">Rabi N. Mahapatra</author>
<author pid="71/6601">Wei Guo</author>
<title>Analytical bound for unwanted clock skew due to wire width variation.</title>
<pages>1869-1876</pages>
<year>2006</year>
<volume>25</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>9</number>
<ee>https://doi.org/10.1109/TCAD.2005.857398</ee>
<url>db/journals/tcad/tcad25.html#RajaramLHMG06</url>
</article>
</r>
<r><inproceedings key="conf/chi/BrzozowskiCKMHN06" mdate="2018-11-06">
<author pid="42/1918">Mike Brzozowski</author>
<author pid="09/5193">Kendra Carattini</author>
<author pid="97/4414">Scott R. Klemmer</author>
<author pid="70/5679">Patrick Mihelich</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="n/AndrewYNg">Andrew Y. Ng</author>
<title>groupTime: preference based group scheduling.</title>
<pages>1047-1056</pages>
<year>2006</year>
<crossref>conf/chi/2006</crossref>
<booktitle>CHI</booktitle>
<ee>https://doi.org/10.1145/1124772.1124929</ee>
<url>db/conf/chi/chi2006.html#BrzozowskiCKMHN06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/chi/PearsonHBPN06" mdate="2019-10-19">
<author pid="94/3890">Jamie Pearson</author>
<author pid="20/5455">Jiang Hu</author>
<author orcid="0000-0002-7845-8850" pid="13/0">Holly P. Branigan</author>
<author pid="42/603">Martin J. Pickering</author>
<author pid="n/CliffordNass">Clifford Nass</author>
<title>Adaptive language behavior in HCI: how expectations and beliefs about a system affect users' word choice.</title>
<pages>1177-1180</pages>
<year>2006</year>
<crossref>conf/chi/2006</crossref>
<booktitle>CHI</booktitle>
<ee>https://doi.org/10.1145/1124772.1124948</ee>
<url>db/conf/chi/chi2006.html#PearsonHBPN06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/HuAHKLSS06" mdate="2018-11-06">
<author pid="97/422">Shiyan Hu</author>
<author pid="41/4379">Charles J. Alpert</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="39/2375">Shrirang K. Karandikar</author>
<author pid="51/4015-1">Zhuo Li 0001</author>
<author pid="s/WPShi">Weiping Shi</author>
<author pid="s/CliffNSze">Cliff C. N. Sze</author>
<title>Fast algorithms for slew constrained minimum cost buffering.</title>
<pages>308-313</pages>
<year>2006</year>
<crossref>conf/dac/2006</crossref>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/1146909.1146990</ee>
<url>db/conf/dac/dac2006.html#HuAHKLSS06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/HuLHL06" mdate="2019-10-31">
<author pid="97/422">Shiyan Hu</author>
<author pid="31/357">Qiuyang Li</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="83/6353-1">Peng Li 0001</author>
<title>Steiner network construction for timing critical nets.</title>
<pages>379-384</pages>
<year>2006</year>
<crossref>conf/dac/2006</crossref>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/1146909.1147010</ee>
<url>db/conf/dac/dac2006.html#HuLHL06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/CaoDH06" mdate="2018-11-06">
<author pid="89/2111">Ke Cao</author>
<author pid="66/6799">Sorin Dobre</author>
<author pid="20/5455">Jiang Hu</author>
<title>Standard cell characterization considering lithography induced variations.</title>
<pages>801-804</pages>
<year>2006</year>
<crossref>conf/dac/2006</crossref>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/1146909.1147111</ee>
<url>db/conf/dac/dac2006.html#CaoDH06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/VenkataramanHLS06" mdate="2017-05-23">
<author pid="05/6909">Ganesh Venkataraman</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="18/2008">Frank Liu</author>
<author pid="s/CliffNSze">Cliff C. N. Sze</author>
<title>Integrated placement and skew optimization for rotary clocking.</title>
<pages>756-761</pages>
<year>2006</year>
<crossref>conf/date/2006p</crossref>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2006.244115</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/DATE.2006.244115</ee>
<ee>http://dl.acm.org/citation.cfm?id=1131698</ee>
<url>db/conf/date/date2006p.html#VenkataramanHLS06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/KimH06" mdate="2017-05-23">
<author pid="94/6999">Min-Seok Kim</author>
<author pid="20/5455">Jiang Hu</author>
<title>Associative skew clock routing for difficult instances.</title>
<pages>762-767</pages>
<year>2006</year>
<crossref>conf/date/2006p</crossref>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2006.244116</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/DATE.2006.244116</ee>
<ee>http://dl.acm.org/citation.cfm?id=1131699</ee>
<url>db/conf/date/date2006p.html#KimH06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/ZhuoHZC06" mdate="2019-02-11">
<author pid="05/853">Cheng Zhuo</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="67/1336-1">Min Zhao 0001</author>
<author pid="25/3695">Kangsheng Chen</author>
<title>Fast decap allocation based on algebraic multigrid.</title>
<pages>107-111</pages>
<year>2006</year>
<crossref>conf/iccad/2006</crossref>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1145/1233501.1233525</ee>
<ee>https://doi.org/10.1109/ICCAD.2006.320073</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCAD.2006.320073</ee>
<url>db/conf/iccad/iccad2006.html#ZhuoHZC06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/JiangHHLS06" mdate="2019-02-11">
<author pid="80/2865">Zhanyuan Jiang</author>
<author pid="97/422">Shiyan Hu</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="51/4015-1">Zhuo Li 0001</author>
<author pid="s/WPShi">Weiping Shi</author>
<title>A new RLC buffer insertion algorithm.</title>
<pages>553-557</pages>
<year>2006</year>
<crossref>conf/iccad/2006</crossref>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1145/1233501.1233614</ee>
<ee>https://doi.org/10.1109/ICCAD.2006.320173</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCAD.2006.320173</ee>
<url>db/conf/iccad/iccad2006.html#JiangHHLS06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/SamantaVH06" mdate="2019-02-11">
<author pid="29/129">Rupak Samanta</author>
<author pid="05/6909">Ganesh Venkataraman</author>
<author pid="20/5455">Jiang Hu</author>
<title>Clock buffer polarity assignment for power noise reduction.</title>
<pages>558-562</pages>
<year>2006</year>
<crossref>conf/iccad/2006</crossref>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1145/1233501.1233615</ee>
<ee>https://doi.org/10.1109/ICCAD.2006.320174</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCAD.2006.320174</ee>
<url>db/conf/iccad/iccad2006.html#SamantaVH06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/VenkataramanFHL06" mdate="2019-02-11">
<author pid="05/6909">Ganesh Venkataraman</author>
<author pid="81/4441">Zhuo Feng</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="83/6353-1">Peng Li 0001</author>
<title>Combinatorial algorithms for fast clock mesh optimization.</title>
<pages>563-567</pages>
<year>2006</year>
<crossref>conf/iccad/2006</crossref>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1145/1233501.1233616</ee>
<ee>https://doi.org/10.1109/ICCAD.2006.320175</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCAD.2006.320175</ee>
<url>db/conf/iccad/iccad2006.html#VenkataramanFHL06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/ShenCHHL06" mdate="2017-05-26">
<author pid="52/5177">Weixiang Shen</author>
<author pid="09/2775">Yici Cai</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="49/3541">Xianlong Hong</author>
<author pid="16/5814">Bing Lu</author>
<title>High performance clock routing in X-architecture.</title>
<year>2006</year>
<crossref>conf/iscas/2006</crossref>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2006.1693026</ee>
<url>db/conf/iscas/iscas2006.html#ShenCHHL06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispd/SuCH06" mdate="2018-11-06">
<author pid="28/2057">Bor-Yiing Su</author>
<author pid="c/YaoWenChang">Yao-Wen Chang</author>
<author pid="20/5455">Jiang Hu</author>
<title>An optimal jumper insertion algorithm for antenna avoidance/fixing on general routing trees with obstacles.</title>
<pages>56-63</pages>
<year>2006</year>
<crossref>conf/ispd/2006</crossref>
<booktitle>ISPD</booktitle>
<ee>https://doi.org/10.1145/1123008.1123021</ee>
<url>db/conf/ispd/ispd2006.html#SuCH06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispd/PadmanabhanWH06" mdate="2018-11-06">
<author pid="10/391">Uday Padmanabhan</author>
<author pid="w/JanetMeilingWang">Janet Meiling Wang</author>
<author pid="20/5455">Jiang Hu</author>
<title>Statistical clock tree routing for robustness to process variations.</title>
<pages>149-156</pages>
<year>2006</year>
<crossref>conf/ispd/2006</crossref>
<booktitle>ISPD</booktitle>
<ee>https://doi.org/10.1145/1123008.1123037</ee>
<url>db/conf/ispd/ispd2006.html#PadmanabhanWH06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isqed/FengLH06" mdate="2018-07-01">
<author pid="81/4441">Zhuo Feng</author>
<author pid="83/6353-1">Peng Li 0001</author>
<author pid="20/5455">Jiang Hu</author>
<title>Efficient Model Update for General Link-Insertion Networks.</title>
<pages>43-50</pages>
<year>2006</year>
<crossref>conf/isqed/2006</crossref>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2006.55</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISQED.2006.55</ee>
<url>db/conf/isqed/isqed2006.html#FengLH06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isqed/ZhuoHC06" mdate="2017-05-25">
<author pid="05/853">Cheng Zhuo</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="25/3695">Kangsheng Chen</author>
<title>An Improved AMG-based Method for Fast Power Grid Analysis.</title>
<pages>290-295</pages>
<year>2006</year>
<crossref>conf/isqed/2006</crossref>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2006.23</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISQED.2006.23</ee>
<url>db/conf/isqed/isqed2006.html#ZhuoHC06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sips/LiuZH06" mdate="2017-05-21">
<author pid="51/3710-16">Yang Liu 0016</author>
<author pid="07/4227-2">Tong Zhang 0002</author>
<author pid="20/5455">Jiang Hu</author>
<title>Low Power Trellis Decoder with Overscaled Supply Voltage.</title>
<pages>205-208</pages>
<year>2006</year>
<booktitle>SiPS</booktitle>
<ee>https://doi.org/10.1109/SIPS.2006.352582</ee>
<crossref>conf/sips/2006</crossref>
<url>db/conf/sips/sips2006.html#LiuZH06</url>
</inproceedings>
</r>
<r><article key="journals/ieicet/LuSHZCHH05" mdate="2020-04-11">
<author pid="43/6243">Yongqiang Lu</author>
<author pid="s/CliffNSze">Chin Ngai Sze</author>
<author pid="49/3541">Xianlong Hong</author>
<author pid="43/3182-1">Qiang Zhou 0001</author>
<author pid="09/2775">Yici Cai</author>
<author pid="03/5847">Liang Huang</author>
<author pid="20/5455">Jiang Hu</author>
<title>Navigating Register Placement for Low Power Clock Network Design.</title>
<pages>3405-3411</pages>
<year>2005</year>
<volume>88-A</volume>
<journal>IEICE Trans. Fundam. Electron. Commun. Comput. Sci.</journal>
<number>12</number>
<ee>https://doi.org/10.1093/ietfec/e88-a.12.3405</ee>
<url>db/journals/ieicet/ieicet88a.html#LuSHZCHH05</url>
</article>
</r>
<r><article key="journals/tvlsi/ChaturvediH05" mdate="2020-03-11">
<author pid="15/2615">Rishi Chaturvedi</author>
<author pid="20/5455">Jiang Hu</author>
<title>An efficient merging scheme for prescribed skew clock routing.</title>
<pages>750-754</pages>
<year>2005</year>
<volume>13</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>6</number>
<ee>https://doi.org/10.1109/TVLSI.2005.848821</ee>
<url>db/journals/tvlsi/tvlsi13.html#ChaturvediH05</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/LiSAHS05" mdate="2018-11-06">
<author pid="51/4015-1">Zhuo Li 0001</author>
<author pid="s/CliffNSze">Cliff C. N. Sze</author>
<author pid="41/4379">Charles J. Alpert</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="s/WPShi">Weiping Shi</author>
<title>Making fast buffer insertion even faster via approximation techniques.</title>
<pages>13-18</pages>
<year>2005</year>
<crossref>conf/aspdac/2005</crossref>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1145/1120725.1120733</ee>
<ee>https://doi.org/10.1109/ASPDAC.2005.1466121</ee>
<url>db/conf/aspdac/aspdac2005.html#LiSAHS05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/aspdac/HuangCZHHL05" mdate="2018-11-06">
<author pid="03/5847">Liang Huang</author>
<author pid="09/2775">Yici Cai</author>
<author pid="43/3182-1">Qiang Zhou 0001</author>
<author pid="49/3541">Xianlong Hong</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="43/6243">Yongqiang Lu</author>
<title>Clock network minimization methodology based on incremental placement.</title>
<pages>99-102</pages>
<year>2005</year>
<crossref>conf/aspdac/2005</crossref>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1145/1120725.1120755</ee>
<ee>https://doi.org/10.1109/ASPDAC.2005.1466138</ee>
<url>db/conf/aspdac/aspdac2005.html#HuangCZHHL05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/aspdac/CaoDH05" mdate="2018-11-06">
<author pid="89/2111">Ke Cao</author>
<author pid="53/1068">Puneet Dhawan</author>
<author pid="20/5455">Jiang Hu</author>
<title>Library cell layout with Alt-PSM compliance and composability.</title>
<pages>216-219</pages>
<year>2005</year>
<crossref>conf/aspdac/2005</crossref>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1145/1120725.1120808</ee>
<ee>https://doi.org/10.1109/ASPDAC.2005.1466161</ee>
<url>db/conf/aspdac/aspdac2005.html#CaoDH05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/aspdac/LuSHZCHH05" mdate="2018-11-06">
<author pid="43/6243">Yongqiang Lu</author>
<author pid="s/CliffNSze">Cliff C. N. Sze</author>
<author pid="49/3541">Xianlong Hong</author>
<author pid="43/3182-1">Qiang Zhou 0001</author>
<author pid="09/2775">Yici Cai</author>
<author pid="03/5847">Liang Huang</author>
<author pid="20/5455">Jiang Hu</author>
<title>Register placement for low power clock network.</title>
<pages>588-593</pages>
<year>2005</year>
<crossref>conf/aspdac/2005</crossref>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1145/1120725.1120971</ee>
<ee>https://doi.org/10.1109/ASPDAC.2005.1466232</ee>
<url>db/conf/aspdac/aspdac2005.html#LuSHZCHH05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/aspdac/VenkataramanSH05" mdate="2018-11-06">
<author pid="05/6909">Ganesh Venkataraman</author>
<author pid="s/CliffNSze">Cliff C. N. Sze</author>
<author pid="20/5455">Jiang Hu</author>
<title>Skew scheduling and clock routing for improved tolerance to process variations.</title>
<pages>594-599</pages>
<year>2005</year>
<crossref>conf/aspdac/2005</crossref>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1145/1120725.1120972</ee>
<ee>https://doi.org/10.1109/ASPDAC.2005.1466233</ee>
<url>db/conf/aspdac/aspdac2005.html#VenkataramanSH05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/aspdac/WuHZM05" mdate="2018-11-06">
<author pid="52/328-17">Di Wu 0017</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="67/1336-1">Min Zhao 0001</author>
<author pid="01/3441">Rabi N. Mahapatra</author>
<title>Timing driven track routing considering coupling capacitance.</title>
<pages>1156-1159</pages>
<year>2005</year>
<crossref>conf/aspdac/2005</crossref>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1145/1120725.1120929</ee>
<ee>https://doi.org/10.1109/ASPDAC.2005.1466546</ee>
<url>db/conf/aspdac/aspdac2005.html#WuHZM05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/LuSHZCHH05" mdate="2018-11-06">
<author pid="43/6243">Yongqiang Lu</author>
<author pid="s/CliffNSze">Cliff C. N. Sze</author>
<author pid="49/3541">Xianlong Hong</author>
<author pid="43/3182-1">Qiang Zhou 0001</author>
<author pid="09/2775">Yici Cai</author>
<author pid="03/5847">Liang Huang</author>
<author pid="20/5455">Jiang Hu</author>
<title>Navigating registers in placement for clock network minimization.</title>
<pages>176-181</pages>
<year>2005</year>
<crossref>conf/dac/2005</crossref>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/1065579.1065628</ee>
<url>db/conf/dac/dac2005.html#LuSHZCHH05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/SzeAHS05" mdate="2018-11-06">
<author pid="s/CliffNSze">Cliff C. N. Sze</author>
<author pid="41/4379">Charles J. Alpert</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="s/WPShi">Weiping Shi</author>
<title>Path based buffer insertion.</title>
<pages>509-514</pages>
<year>2005</year>
<crossref>conf/dac/2005</crossref>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/1065579.1065711</ee>
<url>db/conf/dac/dac2005.html#SzeAHS05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/WuVHLM05" mdate="2017-05-24">
<author pid="52/328-17">Di Wu 0017</author>
<author pid="05/6909">Ganesh Venkataraman</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="41/5724">Quiyang Li</author>
<author pid="01/3441">Rabi N. Mahapatra</author>
<title>DiCER: distributed and cost-effective redundancy for variation tolerance.</title>
<pages>393-397</pages>
<year>2005</year>
<crossref>conf/iccad/2005</crossref>
<booktitle>ICCAD</booktitle>
<url>db/conf/iccad/iccad2005.html#WuVHLM05</url>
<ee>https://doi.org/10.1109/ICCAD.2005.1560100</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCAD.2005.1560100</ee>
<ee>http://dl.acm.org/citation.cfm?id=1129658</ee>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/VenkataramanJHLKRMA05" mdate="2019-10-31">
<author pid="05/6909">Ganesh Venkataraman</author>
<author pid="96/941">Nikhil Jayakumar</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="83/6353-1">Peng Li 0001</author>
<author pid="15/884">Sunil P. Khatri</author>
<author pid="35/4830">Anand Rajaram</author>
<author pid="53/3329">Patrick McGuinness</author>
<author pid="41/4379">Charles J. Alpert</author>
<title>Practical techniques to reduce skew and its variations in buffered clock networks.</title>
<pages>592-596</pages>
<year>2005</year>
<crossref>conf/iccad/2005</crossref>
<booktitle>ICCAD</booktitle>
<url>db/conf/iccad/iccad2005.html#VenkataramanJHLKRMA05</url>
<ee>https://doi.org/10.1109/ICCAD.2005.1560135</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCAD.2005.1560135</ee>
<ee>http://dl.acm.org/citation.cfm?id=1129685</ee>
</inproceedings>
</r>
<r><inproceedings key="conf/interact/WangNH05" mdate="2020-05-18">
<author pid="86/11012">Qianying Wang</author>
<author pid="n/CliffordNass">Clifford Nass</author>
<author pid="20/5455">Jiang Hu</author>
<title>Natural Language Query vs. Keyword Search: Effects of Task Complexity on Search Performance, Participant Perceptions, and Preferences.</title>
<pages>106-116</pages>
<year>2005</year>
<crossref>conf/interact/2005</crossref>
<booktitle>INTERACT</booktitle>
<ee type="oa">https://doi.org/10.1007/11555261_12</ee>
<url>db/conf/interact/interact2005.html#WangNH05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/interact/HuB05" mdate="2018-06-26">
<author pid="20/5455">Jiang Hu</author>
<author pid="42/1918">Mike Brzozowski</author>
<title>Preference-Based Group Scheduling.</title>
<pages>990-993</pages>
<year>2005</year>
<crossref>conf/interact/2005</crossref>
<booktitle>INTERACT</booktitle>
<ee type="oa">https://doi.org/10.1007/11555261_87</ee>
<url>db/conf/interact/interact2005.html#HuB05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispd/WuHM05" mdate="2018-11-06">
<author pid="52/328-17">Di Wu 0017</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="01/3441">Rabi N. Mahapatra</author>
<title>Coupling aware timing optimization and antenna avoidance in layer assignment.</title>
<pages>20-27</pages>
<year>2005</year>
<crossref>conf/ispd/2005</crossref>
<booktitle>ISPD</booktitle>
<ee>https://doi.org/10.1145/1055137.1055144</ee>
<url>db/conf/ispd/ispd2005.html#WuHM05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispd/RajaramPH05" mdate="2018-11-06">
<author pid="35/4830">Anand Rajaram</author>
<author pid="p/DavidZhigangPan">David Z. Pan</author>
<author pid="20/5455">Jiang Hu</author>
<title>Improved algorithms for link-based non-tree clock networks for skew variability reduction.</title>
<pages>55-62</pages>
<year>2005</year>
<crossref>conf/ispd/2005</crossref>
<booktitle>ISPD</booktitle>
<ee>https://doi.org/10.1145/1055137.1055150</ee>
<url>db/conf/ispd/ispd2005.html#RajaramPH05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/nlucs/WangHN05" mdate="2020-05-18">
<author pid="86/11012">Qianying Wang</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="n/CliffordNass">Clifford Nass</author>
<title>Natural Language Interface Put in Perspective: Interaction of Search Method and Task Complexity.</title>
<pages>3-12</pages>
<year>2005</year>
<crossref>conf/nlucs/2005</crossref>
<booktitle>NLUCS</booktitle>
<url>db/conf/nlucs/nlucs2005.html#WangHN05</url>
</inproceedings>
</r>
<r><article key="journals/tcad/AlpertCGHHKQ04" mdate="2020-09-24">
<author pid="41/4379">Charles J. Alpert</author>
<author pid="c/ChrisCNChu">Chris C. N. Chu</author>
<author pid="53/5094">Gopal Gandham</author>
<author pid="38/6608">Milos Hrkic</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="08/4485">Chandramouli V. Kashyap</author>
<author pid="61/2446">Stephen T. Quay</author>
<title>Simultaneous driver sizing and buffer insertion using a delay penalty estimation technique.</title>
<pages>136-141</pages>
<year>2004</year>
<volume>23</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>1</number>
<ee>https://doi.org/10.1109/TCAD.2003.819910</ee>
<url>db/journals/tcad/tcad23.html#AlpertCGHHKQ04</url>
</article>
</r>
<r><article key="journals/tcad/AlpertGHHQS04" mdate="2020-09-24">
<author pid="41/4379">Charles J. Alpert</author>
<author pid="53/5094">Gopal Gandham</author>
<author pid="38/6608">Milos Hrkic</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="61/2446">Stephen T. Quay</author>
<author pid="s/CliffNSze">Cliff C. N. Sze</author>
<title>Porosity-aware buffered Steiner tree construction.</title>
<pages>517-526</pages>
<year>2004</year>
<volume>23</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TCAD.2004.825864</ee>
<url>db/journals/tcad/tcad23.html#AlpertGHHQS04</url>
</article>
</r>
<r><article key="journals/tcad/SuHSN04" mdate="2020-09-24">
<author pid="24/4226">Haihua Su</author>
<author pid="20/5455">Jiang Hu</author>
<author orcid="0000-0002-5353-2364" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<author pid="47/2849">Sani R. Nassif</author>
<title>A methodology for the simultaneous design of supply and signal networks.</title>
<pages>1614-1624</pages>
<year>2004</year>
<volume>23</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>12</number>
<ee>https://doi.org/10.1109/TCAD.2004.837728</ee>
<url>db/journals/tcad/tcad23.html#SuHSN04</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/WuHMZ04" mdate="2018-11-27">
<author pid="52/328-17">Di Wu 0017</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="01/3441">Rabi N. Mahapatra</author>
<author pid="67/1336-1">Min Zhao 0001</author>
<title>Layer assignment for crosstalk risk minimization.</title>
<pages>159-162</pages>
<year>2004</year>
<crossref>conf/aspdac/2004</crossref>
<booktitle>ASP-DAC</booktitle>
<ee>http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2004.125</ee>
<ee>https://dl.acm.org/citation.cfm?id=1015128</ee>
<url>db/conf/aspdac/aspdac2004.html#WuHMZ04</url>
</inproceedings>
</r>
<r><inproceedings key="conf/aspdac/SzeHA04" mdate="2018-11-27">
<author pid="s/CliffNSze">Cliff C. N. Sze</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="41/4379">Charles J. Alpert</author>
<title>A place and route aware buffered Steiner tree construction.</title>
<pages>355-360</pages>
<year>2004</year>
<crossref>conf/aspdac/2004</crossref>
<booktitle>ASP-DAC</booktitle>
<ee>http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2004.29</ee>
<ee>https://dl.acm.org/citation.cfm?id=1015180</ee>
<url>db/conf/aspdac/aspdac2004.html#SzeHA04</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/RajaramHM04" mdate="2018-11-06">
<author pid="35/4830">Anand Rajaram</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="01/3441">Rabi N. Mahapatra</author>
<title>Reducing clock skew variability via cross links.</title>
<pages>18-23</pages>
<year>2004</year>
<crossref>conf/dac/2004</crossref>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/996566.996574</ee>
<url>db/conf/dac/dac2004.html#RajaramHM04</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/AlpertHHQ04" mdate="2018-11-06">
<author pid="41/4379">Charles J. Alpert</author>
<author pid="38/6608">Milos Hrkic</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="61/2446">Stephen T. Quay</author>
<title>Fast and flexible buffer trees that navigate the physical layout environment.</title>
<pages>24-29</pages>
<year>2004</year>
<crossref>conf/dac/2004</crossref>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/996566.996575</ee>
<url>db/conf/dac/dac2004.html#AlpertHHQ04</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/SethZH04" mdate="2018-11-26">
<author pid="95/6977">V. Seth</author>
<author pid="67/1336-1">Min Zhao 0001</author>
<author pid="20/5455">Jiang Hu</author>
<title>Exploiting level sensitive latches in wire pipelining.</title>
<pages>283-290</pages>
<year>2004</year>
<crossref>conf/iccad/2004</crossref>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD.2004.1382587</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCAD.2004.1382587</ee>
<ee>https://dl.acm.org/citation.cfm?id=1112289</ee>
<url>db/conf/iccad/iccad2004.html#SethZH04</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/AlpertHSS04" mdate="2018-11-26">
<author pid="41/4379">Charles J. Alpert</author>
<author pid="20/5455">Jiang Hu</author>
<author orcid="0000-0002-5353-2364" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<author pid="s/CliffNSze">Cliff C. N. Sze</author>
<title>Accurate estimation of global buffer delay within a floorplan.</title>
<pages>706-711</pages>
<year>2004</year>
<crossref>conf/iccad/2004</crossref>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD.2004.1382667</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCAD.2004.1382667</ee>
<ee>https://dl.acm.org/citation.cfm?id=1112350</ee>
<url>db/conf/iccad/iccad2004.html#AlpertHSS04</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isqed/ChaturvediH04" mdate="2017-05-25">
<author pid="15/2615">Rishi Chaturvedi</author>
<author pid="20/5455">Jiang Hu</author>
<title>Buffered Clock Tree for High Quality IC Design.</title>
<pages>381-386</pages>
<year>2004</year>
<crossref>conf/isqed/2004</crossref>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2004.1283704</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISQED.2004.1283704</ee>
<url>db/conf/isqed/isqed2004.html#ChaturvediH04</url>
</inproceedings>
</r>
<r><article key="journals/tcad/HuAQG03" mdate="2020-09-24">
<author pid="20/5455">Jiang Hu</author>
<author pid="41/4379">Charles J. Alpert</author>
<author pid="61/2446">Stephen T. Quay</author>
<author pid="53/5094">Gopal Gandham</author>
<title>Buffer insertion with adaptive blockage avoidance.</title>
<pages>492-498</pages>
<year>2003</year>
<volume>22</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TCAD.2003.809647</ee>
<url>db/journals/tcad/tcad22.html#HuAQG03</url>
</article>
</r>
<r><article key="journals/tcad/AlpertHSV03" mdate="2020-09-24">
<author pid="41/4379">Charles J. Alpert</author>
<author pid="20/5455">Jiang Hu</author>
<author orcid="0000-0002-5353-2364" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<author pid="v/PaulGVillarrubia">Paul Villarrubia</author>
<title>A practical methodology for early buffer and wire resource allocation.</title>
<pages>573-583</pages>
<year>2003</year>
<volume>22</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>5</number>
<ee>https://doi.org/10.1109/TCAD.2003.810749</ee>
<url>db/journals/tcad/tcad22.html#AlpertHSV03</url>
</article>
</r>
<r><inproceedings key="conf/iccad/RajaramLGMH03" mdate="2018-11-26">
<author pid="35/4830">Anand Rajaram</author>
<author pid="16/5814">Bing Lu</author>
<author pid="71/6601">Wei Guo</author>
<author pid="01/3441">Rabi N. Mahapatra</author>
<author pid="20/5455">Jiang Hu</author>
<title>Analytical Bound for Unwanted Clock Skew due to Wire Width Variation.</title>
<pages>401-407</pages>
<year>2003</year>
<crossref>conf/iccad/2003</crossref>
<booktitle>ICCAD</booktitle>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257809</ee>
<ee>https://dl.acm.org/citation.cfm?id=1009921</ee>
<url>db/conf/iccad/iccad2003.html#RajaramLGMH03</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/ChaturvediH03" mdate="2017-05-24">
<author pid="15/2615">Rishi Chaturvedi</author>
<author pid="20/5455">Jiang Hu</author>
<title>A Simple Yet Effective Merging Scheme for Prescribed-Skew Clock Routing.</title>
<pages>282-</pages>
<year>2003</year>
<crossref>conf/iccd/2003</crossref>
<booktitle>ICCD</booktitle>
<ee>https://doi.org/10.1109/ICCD.2003.1240908</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCD.2003.1240908</ee>
<url>db/conf/iccd/iccd2003.html#ChaturvediH03</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispd/AlpertGHHQ03" mdate="2018-11-06">
<author pid="41/4379">Charles J. Alpert</author>
<author pid="53/5094">Gopal Gandham</author>
<author pid="38/6608">Milos Hrkic</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="61/2446">Stephen T. Quay</author>
<title>Porosity aware buffered steiner tree construction.</title>
<pages>158-165</pages>
<year>2003</year>
<crossref>conf/ispd/2003</crossref>
<booktitle>ISPD</booktitle>
<ee>https://doi.org/10.1145/640000.640035</ee>
<url>db/conf/ispd/ispd2003.html#AlpertGHHQ03</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispd/LuHES03" mdate="2018-11-06">
<author pid="16/5814">Bing Lu</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="56/3598">Gary Ellis</author>
<author pid="24/4226">Haihua Su</author>
<title>Process variation aware clock tree routing.</title>
<pages>174-181</pages>
<year>2003</year>
<crossref>conf/ispd/2003</crossref>
<booktitle>ISPD</booktitle>
<ee>https://doi.org/10.1145/640000.640037</ee>
<url>db/conf/ispd/ispd2003.html#LuHES03</url>
</inproceedings>
</r>
<r><article key="journals/tcad/HuS02" mdate="2020-09-24">
<author pid="20/5455">Jiang Hu</author>
<author orcid="0000-0002-5353-2364" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<title>A timing-constrained simultaneous global routing algorithm.</title>
<pages>1025-1036</pages>
<year>2002</year>
<volume>21</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>9</number>
<ee>https://doi.org/10.1109/TCAD.2002.801083</ee>
<url>db/journals/tcad/tcad21.html#HuS02</url>
</article>
</r>
<r><article key="journals/vlsi/HuS02" mdate="2018-11-02">
<author pid="20/5455">Jiang Hu</author>
<author orcid="0000-0002-5353-2364" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<title>Performance Driven Global Routing Through Gradual Refinement.</title>
<pages>595-604</pages>
<year>2002</year>
<volume>2002</volume>
<journal>VLSI Design</journal>
<number>3</number>
<ee type="oa">https://doi.org/10.1080/1065514021000012219</ee>
<url>db/journals/vlsi/vlsi2002.html#HuS02</url>
</article>
</r>
<r><inproceedings key="conf/dac/SuHSN02" mdate="2018-11-06">
<author pid="24/4226">Haihua Su</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<author pid="47/2849">Sani R. Nassif</author>
<title>Congestion-driven codesign of power and signal networks.</title>
<pages>64-69</pages>
<year>2002</year>
<crossref>conf/dac/2002</crossref>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/513918.513936</ee>
<url>db/conf/dac/dac2002.html#SuHSN02</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispd/HuAQG02" mdate="2018-11-06">
<author pid="20/5455">Jiang Hu</author>
<author pid="41/4379">Charles J. Alpert</author>
<author pid="61/2446">Stephen T. Quay</author>
<author pid="53/5094">Gopal Gandham</author>
<title>Buffer insertion with adaptive blockage avoidance.</title>
<pages>92-97</pages>
<year>2002</year>
<crossref>conf/ispd/2002</crossref>
<booktitle>ISPD</booktitle>
<ee>https://doi.org/10.1145/505388.505412</ee>
<url>db/conf/ispd/ispd2002.html#HuAQG02</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispd/AlpertCGHHKQ02" mdate="2018-11-06">
<author pid="41/4379">Charles J. Alpert</author>
<author pid="c/ChrisCNChu">Chris C. N. Chu</author>
<author pid="53/5094">Gopal Gandham</author>
<author pid="38/6608">Milos Hrkic</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="08/4485">Chandramouli V. Kashyap</author>
<author pid="61/2446">Stephen T. Quay</author>
<title>Simultaneous driver sizing and buffer insertion using a delay penalty estimation technique.</title>
<pages>104-109</pages>
<year>2002</year>
<crossref>conf/ispd/2002</crossref>
<booktitle>ISPD</booktitle>
<ee>https://doi.org/10.1145/505388.505414</ee>
<url>db/conf/ispd/ispd2002.html#AlpertCGHHKQ02</url>
</inproceedings>
</r>
<r><article key="journals/integration/HuS01" mdate="2020-02-20">
<author pid="20/5455">Jiang Hu</author>
<author orcid="0000-0002-5353-2364" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<title>A survey on multi-net global routing for integrated circuits.</title>
<pages>1-49</pages>
<year>2001</year>
<volume>31</volume>
<journal>Integr.</journal>
<number>1</number>
<ee>https://doi.org/10.1016/S0167-9260(01)00020-7</ee>
<url>db/journals/integration/integration31.html#HuS01</url>
</article>
</r>
<r><article key="journals/tcad/AlpertGHNQS01" mdate="2020-09-24">
<author pid="41/4379">Charles J. Alpert</author>
<author pid="53/5094">Gopal Gandham</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="68/6003">Jos&#233; Luis Neves</author>
<author pid="61/2446">Stephen T. Quay</author>
<author orcid="0000-0002-5353-2364" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<title>Steiner tree optimization for buffers, blockages, and bays.</title>
<pages>556-562</pages>
<year>2001</year>
<volume>20</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/43.918213</ee>
<url>db/journals/tcad/tcad20.html#AlpertGHNQS01</url>
</article>
</r>
<r><inproceedings key="conf/dac/AlpertHSV01" mdate="2018-11-06">
<author pid="41/4379">Charles J. Alpert</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<author pid="v/PaulGVillarrubia">Paul Villarrubia</author>
<title>A Practical Methodology for Early Buffer and Wire Resource Allocation.</title>
<pages>189-194</pages>
<year>2001</year>
<crossref>conf/dac/2001</crossref>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/378239.378461</ee>
<url>db/conf/dac/dac2001.html#AlpertHSV01</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/HuS01" mdate="2017-05-24">
<author pid="20/5455">Jiang Hu</author>
<author pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<title>Performance Driven Global Routing Through Gradual Refinement.</title>
<pages>481-483</pages>
<year>2001</year>
<crossref>conf/iccd/2001</crossref>
<booktitle>ICCD</booktitle>
<url>db/conf/iccd/iccd2001.html#HuS01</url>
<ee>https://doi.org/10.1109/ICCD.2001.955070</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCD.2001.955070</ee>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/AlpertGHNQS01" mdate="2017-05-26">
<author pid="41/4379">Charles J. Alpert</author>
<author pid="53/5094">Gopal Gandham</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="68/6003">Jos&#233; Luis Neves</author>
<author pid="61/2446">Stephen T. Quay</author>
<author pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<title>Steiner tree optimization for buffers. Blockages and bays.</title>
<pages>399-402</pages>
<year>2001</year>
<crossref>conf/iscas/2001</crossref>
<booktitle>ISCAS (5)</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2001.922069</ee>
<url>db/conf/iscas/iscas2001-5.html#AlpertGHNQS01</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispd/AlpertHHKLLQSSV01" mdate="2018-11-06">
<author pid="41/4379">Charles J. Alpert</author>
<author pid="38/6608">Milos Hrkic</author>
<author pid="20/5455">Jiang Hu</author>
<author pid="k/AndrewBKahng">Andrew B. Kahng</author>
<author pid="94/1334">John Lillis</author>
<author pid="79/6542">Bao Liu</author>
<author pid="61/2446">Stephen T. Quay</author>
<author pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<author pid="24/3274">A. J. Sullivan</author>
<author pid="v/PaulGVillarrubia">Paul Villarrubia</author>
<title>Buffered Steiner trees for difficult instances.</title>
<pages>4-9</pages>
<year>2001</year>
<crossref>conf/ispd/2001</crossref>
<booktitle>ISPD</booktitle>
<ee>https://doi.org/10.1145/369691.369699</ee>
<url>db/conf/ispd/ispd2001.html#AlpertHHKLLQSSV01</url>
</inproceedings>
</r>
<r><article key="journals/tcad/HuS00" mdate="2020-09-24">
<author pid="20/5455">Jiang Hu</author>
<author orcid="0000-0002-5353-2364" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<title>Algorithms for non-Hanan-based optimization for VLSI interconnectunder a higher-order AWE model.</title>
<pages>446-458</pages>
<year>2000</year>
<volume>19</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/43.838994</ee>
<url>db/journals/tcad/tcad19.html#HuS00</url>
</article>
</r>
<r><inproceedings key="conf/iccad/HuS00" mdate="2017-05-24">
<author pid="20/5455">Jiang Hu</author>
<author pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<title>A Timing-Constrained Algorithm for Simultaneous Global Routing of Multiple Nets.</title>
<pages>99-103</pages>
<year>2000</year>
<crossref>conf/iccad/2000</crossref>
<booktitle>ICCAD</booktitle>
<url>db/conf/iccad/iccad2000.html#HuS00</url>
<ee>https://doi.org/10.1109/ICCAD.2000.896457</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCAD.2000.896457</ee>
<ee>http://dl.acm.org/citation.cfm?id=602926</ee>
</inproceedings>
</r>
<r><article key="journals/tcad/HouHS99" mdate="2020-09-24">
<author pid="97/3351">Huibo Hou</author>
<author pid="20/5455">Jiang Hu</author>
<author orcid="0000-0002-5353-2364" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<title>Non-Hanan routing.</title>
<pages>436-444</pages>
<year>1999</year>
<volume>18</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/43.752927</ee>
<url>db/journals/tcad/tcad18.html#HouHS99</url>
</article>
</r>
<r><inproceedings key="conf/dac/HuS99" mdate="2018-11-06">
<author pid="20/5455">Jiang Hu</author>
<author pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<title>FAR-DS: Full-Plane AWE Routing with Driver Sizing.</title>
<pages>84-89</pages>
<year>1999</year>
<crossref>conf/dac/1999</crossref>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/309847.309881</ee>
<url>db/conf/dac/dac99.html#HuS99</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ispd/HuS99" mdate="2018-11-06">
<author pid="20/5455">Jiang Hu</author>
<author pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</author>
<title>Simultaneous buffer insertion and non-Hanan optimization for VLSI interconnect under a higher order AWE model.</title>
<pages>133-138</pages>
<year>1999</year>
<crossref>conf/ispd/1999</crossref>
<booktitle>ISPD</booktitle>
<ee>https://doi.org/10.1145/299996.300041</ee>
<url>db/conf/ispd/ispd1999.html#HuS99</url>
</inproceedings>
</r>
<coauthors n="268" nc="6">
<co c="0"><na f="a/Abuellil:Amr" pid="228/3835">Amr Abuellil</na></co>
<co c="4"><na f="a/Aguirre=Urreta:Miguel_I=" pid="69/4797">Miguel I. Aguirre-Urreta</na></co>
<co c="0"><na f="a/Ahmed_0002:Ibrahim" pid="182/3728-2">Ibrahim Ahmed 0002</na></co>
<co c="0"><na f="a/Alpert:Charles_J=" pid="41/4379">Charles J. Alpert</na></co>
<co c="0"><na f="a/Asad:Zakia" pid="08/10372">Zakia Asad</na></co>
<co c="0" n="2"><na f="a/Ayoub:Raid" pid="91/7550">Raid Ayoub</na><na>Raid Zuhair Ayoub</na></co>
<co c="0"><na f="b/Barboza:Erick_Carvajal" pid="241/4279">Erick Carvajal Barboza</na></co>
<co c="0" n="2"><na f="b/Benitez=Amado:Jose" pid="20/8099">Jose Benitez-Amado</na><na>Jose Benitez 0001</na></co>
<co c="0"><na f="b/Bharathi:Kunal" pid="234/1618">Kunal Bharathi</na></co>
<co c="0"><na f="b/Bian:Jinian" pid="32/5098">Jinian Bian</na></co>
<co c="1"><na f="b/Branigan:Holly_P=" pid="13/0">Holly P. Branigan</na></co>
<co c="0"><na f="b/Brzozowski:Mike" pid="42/1918">Mike Brzozowski</na></co>
<co c="0"><na f="b/Burns:Steven_M=" pid="50/774">Steven M. Burns</na></co>
<co c="0"><na f="c/Cai:Yici" pid="09/2775">Yici Cai</na></co>
<co c="0"><na f="c/Cao:Ke" pid="89/2111">Ke Cao</na></co>
<co c="0"><na f="c/Cao:Tri" pid="217/3502">Tri Cao</na></co>
<co c="0"><na f="c/Carattini:Kendra" pid="09/5193">Kendra Carattini</na></co>
<co c="0"><na f="c/Chang:Chen=Chia" pid="222/4501">Chen-Chia Chang</na></co>
<co c="0"><na f="c/Chang:Yao=Wen" pid="c/YaoWenChang">Yao-Wen Chang</na></co>
<co c="-1"><na f="c/Chaturvedi:Rishi" pid="15/2615">Rishi Chaturvedi</na></co>
<co c="0"><na f="c/Chaudhry:Mohammad_Asad_R=" pid="69/6823">Mohammad Asad R. Chaudhry</na></co>
<co c="0"><na f="c/Chauha:Vishnavi" pid="279/8646">Vishnavi Chauha</na></co>
<co c="0"><na f="c/Chen:Kangsheng" pid="25/3695">Kangsheng Chen</na></co>
<co c="0"><na f="c/Chen:Pu" pid="13/1885">Pu Chen</na></co>
<co c="0"><na f="c/Chen:Wei" pid="181/2832">Wei Chen</na></co>
<co c="0"><na f="c/Chen:Xi" pid="16/3283">Xi Chen</na></co>
<co c="0"><na f="c/Chen_0006:Yang" pid="48/4792-6">Yang Chen 0006</na></co>
<co c="0"><na f="c/Chen:Yiran" pid="80/1641">Yiran Chen</na></co>
<co c="0"><na f="c/Cheng_0001:Jun" pid="78/5816-1">Jun Cheng 0001</na></co>
<co c="0"><na f="c/Cheng:Mosong" pid="16/6519">Mosong Cheng</na></co>
<co c="0"><na f="c/Chu:Chris_C=_N=" pid="c/ChrisCNChu">Chris C. N. Chu</na></co>
<co c="0"><na f="d/Davis:Fred" pid="263/3153">Fred Davis</na></co>
<co c="0"><na f="d/Davoodi:Azadeh" pid="67/2433">Azadeh Davoodi</na></co>
<co c="0"><na f="d/Delbr=uuml=ck:Tobi" pid="d/TobiDelbruck">Tobi Delbr&#252;ck</na></co>
<co c="0"><na f="d/Dhar:Tonmoy" pid="241/8470">Tonmoy Dhar</na></co>
<co c="0"><na f="d/Dhawan:Puneet" pid="53/1068">Puneet Dhawan</na></co>
<co c="0"><na f="d/Dobre:Sorin" pid="66/6799">Sorin Dobre</na></co>
<co c="0"><na f="d/Duan:Yixiao" pid="263/7004">Yixiao Duan</na></co>
<co c="0"><na f="e/Ellis:Gary" pid="56/3598">Gary Ellis</na></co>
<co c="0"><na f="f/Fallon:Elias" pid="263/3081">Elias Fallon</na></co>
<co c="3"><na f="f/Fan:Junpeng" pid="257/4286">Junpeng Fan</na></co>
<co c="0"><na f="f/Fang:Guan=Qi" pid="221/2829">Guan-Qi Fang</na></co>
<co c="0"><na f="f/Fang:Li" pid="32/3735">Li Fang</na></co>
<co c="0"><na f="f/Fang:Shao=Yun" pid="53/8857">Shao-Yun Fang</na></co>
<co c="0"><na f="f/Fang:Zhaoxi" pid="62/2271">Zhaoxi Fang</na></co>
<co c="0"><na f="f/Feng:Lang" pid="211/0071">Lang Feng</na></co>
<co c="0"><na f="f/Feng:Zhuo" pid="81/4441">Zhuo Feng</na></co>
<co c="0"><na f="g/Gan:Houle" pid="96/4884">Houle Gan</na></co>
<co c="0"><na f="g/Gandham:Gopal" pid="53/5094">Gopal Gandham</na></co>
<co c="0" n="2"><na f="g/Graeb:Helmut_E=" pid="44/608">Helmut E. Graeb</na><na>Helmut Graeb</na></co>
<co c="0" n="2"><na f="g/Gratz:Paul" pid="18/4038">Paul Gratz</na><na>Paul V. Gratz</na></co>
<co c="0"><na f="g/Guo:Wei" pid="71/6601">Wei Guo</na></co>
<co c="2"><na f="h/Han:Yang" pid="78/4081">Yang Han</na></co>
<co c="0"><na f="h/Harjani:Ramesh" pid="22/2712">Ramesh Harjani</na></co>
<co c="0"><na f="h/He:Hao" pid="18/813">Hao He</na></co>
<co c="0"><na f="h/He:Wei" pid="20/6417">Wei He</na></co>
<co c="0"><na f="h/Hillyer:Charles" pid="221/4704">Charles Hillyer</na></co>
<co c="0"><na f="h/Hong:Xianlong" pid="49/3541">Xianlong Hong</na></co>
<co c="0"><na f="h/Hou:Huibo" pid="97/3351">Huibo Hou</na></co>
<co c="0"><na f="h/Hou:I=Hong" pid="21/1392">I-Hong Hou</na></co>
<co c="0"><na f="h/Hrkic:Milos" pid="38/6608">Milos Hrkic</na></co>
<co c="0"><na f="h/Hu:Shiyan" pid="97/422">Shiyan Hu</na></co>
<co c="0"><na f="h/Huang_0001:Jeff" pid="68/4706-1">Jeff Huang 0001</na></co>
<co c="0"><na f="h/Huang:Jiayi" pid="180/4976">Jiayi Huang</na></co>
<co c="0"><na f="h/Huang:Liang" pid="03/5847">Liang Huang</na></co>
<co c="0"><na f="h/Huang:Lin" pid="74/2101">Lin Huang</na></co>
<co c="0"><na f="h/Huang:Yi=Le" pid="82/3255">Yi-Le Huang</na></co>
<co c="0"><na f="h/Huang:Yu=Hung" pid="54/11471">Yu-Hung Huang</na></co>
<co c="1"><na f="i/Illowsky:Rebecca" pid="22/2817">Rebecca Illowsky</na></co>
<co c="0"><na f="j/Jacob:Sara" pid="81/8700">Sara Jacob</na></co>
<co c="0"><na f="j/Jayakumar:Nikhil" pid="96/941">Nikhil Jayakumar</na></co>
<co c="0"><na f="j/Jayasankaran:Nithyashankari_Gummidipoondi" pid="229/4226">Nithyashankari Gummidipoondi Jayasankaran</na></co>
<co c="0"><na f="j/Jiang:Bo" pid="34/2005">Bo Jiang</na></co>
<co c="0"><na f="j/Jiang:Zhanyuan" pid="80/2865">Zhanyuan Jiang</na></co>
<co c="0"><na f="j/Jindal:Tanuj" pid="42/8314">Tanuj Jindal</na></co>
<co c="0"><na f="j/Jung:Jinwook" pid="37/5841">Jinwook Jung</na></co>
<co c="0"><na f="k/Kadjo:David" pid="139/2520">David Kadjo</na></co>
<co c="0"><na f="k/Kahng:Andrew_B=" pid="k/AndrewBKahng">Andrew B. Kahng</na></co>
<co c="2"><na f="k/Kang:Yimei" pid="54/11351">Yimei Kang</na></co>
<co c="0"><na f="k/Karandikar:Shrirang_K=" pid="39/2375">Shrirang K. Karandikar</na></co>
<co c="0"><na f="k/Kashyap:Chandramouli_V=" pid="08/4485">Chandramouli V. Kashyap</na></co>
<co c="0"><na f="k/Ketkar:Mahesh" pid="80/6049">Mahesh Ketkar</na></co>
<co c="0"><na f="k/Khailany:Brucek" pid="29/3580">Brucek Khailany</na></co>
<co c="0"><na f="k/Khatri:Sunil_P=" pid="15/884">Sunil P. Khatri</na></co>
<co c="0"><na f="k/Kim:Hyungjun" pid="46/7939">Hyungjun Kim</na></co>
<co c="-1"><na f="k/Kim:Min=Seok" pid="94/6999">Min-Seok Kim</na></co>
<co c="0" n="2"><na f="k/Kirkpatrick:Desmond" pid="53/2061">Desmond Kirkpatrick</na><na>Desmond A. Kirkpatrick</na></co>
<co c="0"><na f="k/Kishinevsky:Michael" pid="04/5731">Michael Kishinevsky</na></co>
<co c="0"><na f="k/Klemmer:Scott_R=" pid="97/4414">Scott R. Klemmer</na></co>
<co c="0"><na f="k/Koh:Cheng=Kok" pid="65/5850">Cheng-Kok Koh</na></co>
<co c="0"><na f="k/Kong:Hongxin" pid="229/7650">Hongxin Kong</na></co>
<co c="0"><na f="k/Kudva:Prabhakar" pid="64/571">Prabhakar Kudva</na></co>
<co c="0"><na f="k/Kumar_0001:Rohit" pid="19/139-1">Rohit Kumar 0001</na></co>
<co c="0"><na f="k/Kunal:Kishor" pid="241/4371">Kishor Kunal</na></co>
<co c="0"><na f="l/Lee:Junhaeng" pid="43/1416">Junhaeng Lee</na></co>
<co c="0"><na f="l/Lee_0008:Sanghoon" pid="58/6214-8">Sanghoon Lee 0008</na></co>
<co c="0"><na f="l/Li_0005:Bing" pid="13/2692-5">Bing Li 0005</na></co>
<co c="0"><na f="l/Li:Chaofan" pid="10/8541">Chaofan Li</na></co>
<co c="0"><na f="l/Li:Guofeng" pid="68/8404">Guofeng Li</na></co>
<co c="0" n="2"><na f="l/Li:Hai_Helen" pid="30/5330-1">Hai Helen Li</na><na>Hai Li 0001</na></co>
<co c="0"><na f="l/Li:Hao" pid="17/5705">Hao Li</na></co>
<co c="0"><na f="l/Li_0001:Peng" pid="83/6353-1">Peng Li 0001</na></co>
<co c="0"><na f="l/Li:Qiuyang" pid="31/357">Qiuyang Li</na></co>
<co c="0"><na f="l/Li:Quiyang" pid="41/5724">Quiyang Li</na></co>
<co c="5"><na f="l/Li:Weiming" pid="59/100">Weiming Li</na></co>
<co c="0"><na f="l/Li:Yaguang" pid="123/7416">Yaguang Li</na></co>
<co c="0"><na f="l/Li:Youmeng" pid="221/2895">Youmeng Li</na></co>
<co c="0"><na f="l/Li_0001:Zhuo" pid="51/4015-1">Zhuo Li 0001</na></co>
<co c="0"><na f="l/Liang:Rongjian" pid="257/8611">Rongjian Liang</na></co>
<co c="0"><na f="l/Lillis:John" pid="94/1334">John Lillis</na></co>
<co c="0"><na f="l/Lin:Chung=Wei" pid="87/11">Chung-Wei Lin</na></co>
<co c="0"><na f="l/Lin_0001:Lin" pid="00/3361-1">Lin Lin 0001</na></co>
<co c="0"><na f="l/Lin:Yishuang" pid="272/2677">Yishuang Lin</na></co>
<co c="0"><na f="l/Liu:Bao" pid="79/6542">Bao Liu</na></co>
<co c="0"><na f="l/Liu:Frank" pid="18/2008">Frank Liu</na></co>
<co c="0"><na f="l/Liu_0013:Lin" pid="61/2115-13">Lin Liu 0013</na></co>
<co c="3"><na f="l/Liu:Shanlin" pid="146/9882">Shanlin Liu</na></co>
<co c="0"><na f="l/Liu_0016:Yang" pid="51/3710-16">Yang Liu 0016</na></co>
<co c="0"><na f="l/Liu_0064:Yang" pid="51/3710-64">Yang Liu 0064</na></co>
<co c="0"><na f="l/Liu:Yifang" pid="39/62">Yifang Liu</na></co>
<co c="0"><na f="l/Lu:Ang" pid="161/0905">Ang Lu</na></co>
<co c="0"><na f="l/Lu:Bing" pid="16/5814">Bing Lu</na></co>
<co c="0"><na f="l/Lu:Yingzhi" pid="221/3818">Yingzhi Lu</na></co>
<co c="0"><na f="l/Luo:Shaoheng" pid="219/5252">Shaoheng Luo</na></co>
<co c="0"><na f="l/Luo:Wei" pid="05/6715">Wei Luo</na></co>
<co c="0" n="2"><na f="l/Lyu:Yongqiang" pid="43/6243">Yongqiang Lyu</na><na>Yongqiang Lu</na></co>
<co c="0"><na f="m/Ma:Bingkun" pid="279/1267">Bingkun Ma</na></co>
<co c="-1"><na f="m/Ma:Fuheng" pid="266/2076">Fuheng Ma</na></co>
<co c="0"><na f="m/Madden:Patrick_H=" pid="61/3778">Patrick H. Madden</na></co>
<co c="0"><na f="m/Madhusudan:Meghna" pid="241/4342">Meghna Madhusudan</na></co>
<co c="0"><na f="m/Mahapatra:Rabi_N=" pid="01/3441">Rabi N. Mahapatra</na></co>
<co c="0"><na f="m/Mak:Wai=Kei" pid="86/5539">Wai-Kei Mak</na></co>
<co c="0"><na f="m/Manasi:Susmita_Dey" pid="185/5739">Susmita Dey Manasi</na></co>
<co c="0"><na f="m/Mankalale:Meghna_G=" pid="177/5128">Meghna G. Mankalale</na></co>
<co c="0"><na f="m/Marek:Thomas_H=" pid="133/1964">Thomas H. Marek</na></co>
<co c="0"><na f="m/McGuinness:Patrick" pid="53/3329">Patrick McGuinness</na></co>
<co c="0"><na f="m/Mekala:Venkata_Rajesh" pid="34/5871">Venkata Rajesh Mekala</na></co>
<co c="0"><na f="m/Mihelich:Patrick" pid="70/5679">Patrick Mihelich</na></co>
<co c="0"><na f="m/Milzarek:Andre" pid="132/4928">Andre Milzarek</na></co>
<co c="0"><na f="m/Mitra:Joydeep" pid="65/1670">Joydeep Mitra</na></co>
<co c="1"><na f="m/Moore:Johanna_D=" pid="m/JohannaDMoore">Johanna D. Moore</na></co>
<co c="0"><na f="m/Mukherjee:Parijat" pid="69/10063">Parijat Mukherjee</na></co>
<co c="0"><na f="n/Nam:Gi=Joon" pid="37/3594">Gi-Joon Nam</na></co>
<co c="0" n="2"><na f="n/Narayanan_0001:Krishna" pid="72/4303">Krishna Narayanan 0001</na><na>Krishna R. Narayanan</na></co>
<co c="1"><na f="n/Nass:Clifford" pid="n/CliffordNass">Clifford Nass</na></co>
<co c="0"><na f="n/Nassif:Sani_R=" pid="47/2849">Sani R. Nassif</na></co>
<co c="0" n="2"><na f="n/Neves_0002:Jos=eacute=" pid="68/6003">Jos&#233; Neves 0002</na><na>Jos&#233; Luis Neves</na></co>
<co c="0"><na f="n/Ng:Andrew_Y=" pid="n/AndrewYNg">Andrew Y. Ng</na></co>
<co c="0"><na f="n/Nguyen:Nguyen" pid="38/6441">Nguyen Nguyen</na></co>
<co c="0"><na f="n/Ni_0001:Wei" pid="31/2597-1">Wei Ni 0001</na></co>
<co c="0"><na f="o/Ogras:=Uuml=mit_Y=" pid="63/628">&#220;mit Y. Ogras</na></co>
<co c="0"><na f="o/Osman:Hatem" pid="29/10351">Hatem Osman</na></co>
<co c="0"><na f="o/Ozdal:Muhammet_Mustafa" pid="71/5377">Muhammet Mustafa Ozdal</na></co>
<co c="0"><na f="p/Padmanabhan:Uday" pid="10/391">Uday Padmanabhan</na></co>
<co c="0"><na f="p/Pan:David_Z=" pid="p/DavidZhigangPan">David Z. Pan</na></co>
<co c="0"><na f="p/Pan:Jingyu" pid="235/4987">Jingyu Pan</na></co>
<co c="0"><na f="p/Panda:Rajendran" pid="49/6971">Rajendran Panda</na></co>
<co c="0"><na f="p/Pandey:Diwesh" pid="161/2394">Diwesh Pandey</na></co>
<co c="1"><na f="p/Pearson:Jamie" pid="94/3890">Jamie Pearson</na></co>
<co c="0"><na f="p/Peng:Tao" pid="89/6609">Tao Peng</na></co>
<co c="1"><na f="p/Pickering:Martin_J=" pid="42/603">Martin J. Pickering</na></co>
<co c="0"><na f="p/Poojary:Jitesh" pid="261/1871">Jitesh Poojary</na></co>
<co c="0"><na f="p/Porter:Dana" pid="133/1926">Dana Porter</na></co>
<co c="0"><na f="q/Qi:Weiyi" pid="44/7830">Weiyi Qi</na></co>
<co c="0"><na f="q/Quay:Stephen_T=" pid="61/2446">Stephen T. Quay</na></co>
<co c="0"><na f="r/Rajaram:Anand" pid="35/4830">Anand Rajaram</na></co>
<co c="0" n="2"><na f="r/Rajendran:Jeyavijayan" pid="79/9006">Jeyavijayan Rajendran</na><na>Jeyavijayan J. V. Rajendran</na></co>
<co c="0"><na f="r/Ramji:Shyam" pid="48/4412">Shyam Ramji</na></co>
<co c="0"><na f="r/Rasheed:Shalimar" pid="157/0825">Shalimar Rasheed</na></co>
<co c="0"><na f="r/Reddy:Abhijith" pid="249/9855">Abhijith Reddy</na></co>
<co c="0"><na f="r/Reddy:Lakshmi_N=" pid="04/2781">Lakshmi N. Reddy</na></co>
<co c="0"><na f="r/Ren:Haoxing" pid="58/2578">Haoxing Ren</na></co>
<co c="0"><na f="r/Robins:Gabriel" pid="88/875">Gabriel Robins</na></co>
<co c="4"><na f="r/R=ouml=nkk=ouml=:Mikko" pid="59/945">Mikko R&#246;nkk&#246;</na></co>
<co c="0" n="2"><na f="r/Roveda:Janet" pid="w/JanetMeilingWang">Janet Roveda</na><na>Janet Meiling Wang</na></co>
<co c="0"><na f="r/Ryu:Hyunsurk" pid="56/5207">Hyunsurk Ryu</na></co>
<co c="0"><na f="s/Samanta:Rupak" pid="29/129">Rupak Samanta</na></co>
<co c="0"><na f="s/Sanabria=Borbon:Adriana_C=" pid="143/1320">Adriana C. Sanabria-Borbon</na></co>
<co c="0"><na f="s/S=aacute=nchez=Sinencio:Edgar" pid="18/6813">Edgar S&#225;nchez-Sinencio</na></co>
<co c="0"><na f="s/Santosh:Santosh" pid="261/7526">Santosh Santosh</na></co>
<co c="0"><na f="s/Sapatnekar:Sachin_S=" pid="s/SachinSSapatnekar">Sachin S. Sapatnekar</na></co>
<co c="0"><na f="s/Schlichtmann:Ulf" pid="07/6841">Ulf Schlichtmann</na></co>
<co c="0"><na f="s/Sengupta:Deepashree" pid="142/0125">Deepashree Sengupta</na></co>
<co c="0"><na f="s/Seth:V=" pid="95/6977">V. Seth</na></co>
<co c="0"><na f="s/Shah:Nimay" pid="49/3654">Nimay Shah</na></co>
<co c="0"><na f="s/Shah:Patrik" pid="39/9124">Patrik Shah</na></co>
<co c="-1"><na f="s/Shah:Pratik_J=" pid="26/954">Pratik J. Shah</na></co>
<co c="0"><na f="s/Shakkottai:Srinivas" pid="03/353">Srinivas Shakkottai</na></co>
<co c="0"><na f="s/Sharma:Arvind_K=" pid="241/4326">Arvind K. Sharma</na></co>
<co c="0"><na f="s/Shelar:Rupesh_S=" pid="04/3729">Rupesh S. Shelar</na></co>
<co c="0"><na f="s/Shen:Weixiang" pid="52/5177">Weixiang Shen</na></co>
<co c="0"><na f="s/Shen:Yiren" pid="145/9123">Yiren Shen</na></co>
<co c="0"><na f="s/Sheng:Ye" pid="125/9262">Ye Sheng</na></co>
<co c="0"><na f="s/Shi:Congyin" pid="15/9853">Congyin Shi</na></co>
<co c="0"><na f="s/Shi:Weiping" pid="s/WPShi">Weiping Shi</na></co>
<co c="0"><na f="s/Shi:Yiyu" pid="94/5536">Yiyu Shi</na></co>
<co c="0"><na f="s/Shi:Zhiguo" pid="34/520">Zhiguo Shi</na></co>
<co c="0"><na f="s/Shim:Kyu=Nam" pid="26/8002">Kyu-Nam Shim</na></co>
<co c="0"><na f="s/Shukla:Nishchal" pid="241/4331">Nishchal Shukla</na></co>
<co c="0"><na f="s/Silva:Dilma_Da" pid="03/6463">Dilma Da Silva</na></co>
<co c="0"><na f="s/Silva=Mart=iacute=nez:Jos=eacute=" pid="74/1750">Jos&#233; Silva-Mart&#237;nez</na></co>
<co c="-1"><na f="s/Singh:Amrinder" pid="240/3850">Amrinder Singh</na></co>
<co c="0"><na f="s/Snigdha:Farhana_Sharmin" pid="56/10618">Farhana Sharmin Snigdha</na></co>
<co c="0"><na f="s/Song:Qi" pid="82/5132">Qi Song</na></co>
<co c="0"><na f="s/Soteriou:Vassos" pid="32/2757">Vassos Soteriou</na></co>
<co c="0"><na f="s/Sprintson:Alexander" pid="84/3296">Alexander Sprintson</na></co>
<co c="0"><na f="s/Su:Bor=Yiing" pid="28/2057">Bor-Yiing Su</na></co>
<co c="0"><na f="s/Su:Haihua" pid="24/4226">Haihua Su</na></co>
<co c="0"><na f="s/Su_0001:Huaizhi" pid="129/4148">Huaizhi Su 0001</na></co>
<co c="0"><na f="s/Sullivan:A=_J=" pid="24/3274">A. J. Sullivan</na></co>
<co c="0"><na f="s/Sun:Lijia" pid="221/4658">Lijia Sun</na></co>
<co c="3"><na f="s/Sun:Zongyi" pid="08/7161">Zongyi Sun</na></co>
<co c="0" n="2"><na f="s/Sze:Cliff_C=_N=" pid="s/CliffNSze">Cliff C. N. Sze</na><na>Chin Ngai Sze</na></co>
<co c="0"><na f="t/T=eacute=llez:Gustavo_E=" pid="69/2239">Gustavo E. T&#233;llez</na></co>
<co c="0"><na f="v/Varadan:Sridhar" pid="48/6766">Sridhar Varadan</na></co>
<co c="0"><na f="v/Venkataraman:Ganesh" pid="05/6909">Ganesh Venkataraman</na></co>
<co c="0" n="2"><na f="v/Villarrubia:Paul_G=" pid="v/PaulGVillarrubia">Paul G. Villarrubia</na><na>Paul Villarrubia</na></co>
<co c="0"><na f="w/Walker:Duncan" pid="08/576">Duncan Walker</na></co>
<co c="0"><na f="w/Wang:Depeng" pid="220/2245">Depeng Wang</na></co>
<co c="0"><na f="w/Wang:Feng" pid="90/4225">Feng Wang</na></co>
<co c="2"><na f="w/Wang:Guan" pid="87/4461">Guan Wang</na></co>
<co c="0"><na f="w/Wang:Jiafan" pid="168/6451">Jiafan Wang</na></co>
<co c="0"><na f="w/Wang:Kai" pid="78/2022">Kai Wang</na></co>
<co c="1"><na f="w/Wang:Qianying" pid="86/11012">Qianying Wang</na></co>
<co c="0"><na f="w/Wang:Yanfeng" pid="55/5407">Yanfeng Wang</na></co>
<co c="0"><na f="w/Wang_0023:Yi" pid="17/221-23">Yi Wang 0023</na></co>
<co c="0"><na f="w/Wang:Yujie" pid="00/8454">Yujie Wang</na></co>
<co c="0"><na f="w/Wei:Bowen" pid="129/4127">Bowen Wei</na></co>
<co c="0"><na f="w/Wei:Yaoguang" pid="08/1542">Yaoguang Wei</na></co>
<co c="0"><na f="w/Wen:Zaiwen" pid="26/8184">Zaiwen Wen</na></co>
<co c="0"><na f="w/Wen_0001:Zhiping" pid="11/2432">Zhiping Wen 0001</na></co>
<co c="0"><na f="w/Winn:Charles_B=" pid="51/8314">Charles B. Winn</na></co>
<co c="1"><na f="w/Winterboer:Andi" pid="02/2540">Andi Winterboer</na></co>
<co c="0"><na f="w/Won:Jae=Yeon" pid="126/5548">Jae-Yeon Won</na></co>
<co c="0"><na f="w/Wu:Chia=Yu" pid="00/7216">Chia-Yu Wu</na></co>
<co c="0"><na f="w/Wu_0017:Di" pid="52/328-17">Di Wu 0017</na></co>
<co c="0"><na f="w/Wu:Yao=hui" pid="28/1396">Yao-hui Wu</na></co>
<co c="0"><na f="x/Xiang:Hua" pid="90/1977">Hua Xiang</na></co>
<co c="0"><na f="x/Xie:Zhiyao" pid="229/4361">Zhiyao Xie</na></co>
<co c="0"><na f="x/Xu:Ning" pid="04/5856">Ning Xu</na></co>
<co c="0"><na f="x/Xu:Wenbin" pid="86/1049">Wenbin Xu</na></co>
<co c="0"><na f="x/Xu:Xiaoqing" pid="135/7310">Xiaoqing Xu</na></co>
<co c="0"><na f="x/Xu_0001:Xu" pid="50/5827-1">Xu Xu 0001</na></co>
<co c="0"><na f="x/Xu_0006:Zheng" pid="83/2535-6">Zheng Xu 0006</na></co>
<co c="0"><na f="y/Yaldiz:Soner" pid="91/5886">Soner Yaldiz</na></co>
<co c="0"><na f="y/Yang:Chaofei" pid="163/3553">Chaofei Yang</na></co>
<co c="0"><na f="y/Yang:Fan" pid="29/3081">Fan Yang</na></co>
<co c="0"><na f="y/Yang:Gongming" pid="139/6976">Gongming Yang</na></co>
<co c="0"><na f="y/Yang:Yanxiang" pid="221/4650">Yanxiang Yang</na></co>
<co c="0"><na f="y/Yang:Yu" pid="16/4505">Yu Yang</na></co>
<co c="0"><na f="y/Ye:Jing" pid="80/2212">Jing Ye</na></co>
<co c="0"><na f="y/Ye:Xiaoji" pid="55/783">Xiaoji Ye</na></co>
<co c="0"><na f="y/Yousefi:Mohammadmahdi_R=" pid="87/7970">Mohammadmahdi R. Yousefi</na></co>
<co c="0"><na f="y/Yu:Tao=Chun" pid="214/9907">Tao-Chun Yu</na></co>
<co c="0" n="2"><na f="y/Yuan:Ya=Xiang" pid="45/2834">Ya-Xiang Yuan</na><na>Yaxiang Yuan</na></co>
<co c="0"><na f="z/Zhang:Grace_Li" pid="179/3068">Grace Li Zhang</na></co>
<co c="0"><na f="z/Zhang:Huafeng" pid="55/2590">Huafeng Zhang</na></co>
<co c="0"><na f="z/Zhang:Ming" pid="73/1844">Ming Zhang</na></co>
<co c="0"><na f="z/Zhang_0002:Tong" pid="07/4227-2">Tong Zhang 0002</na></co>
<co c="0"><na f="z/Zhang:Tunhou" pid="243/2713">Tunhou Zhang</na></co>
<co c="0"><na f="z/Zhang:Yanqing" pid="z/YanqingZhang">Yanqing Zhang</na></co>
<co c="0"><na f="z/Zhao_0001:Min" pid="67/1336-1">Min Zhao 0001</na></co>
<co c="-1"><na f="z/Zhao:Qiong" pid="43/8499">Qiong Zhao</na></co>
<co c="0"><na f="z/Zhou:He" pid="33/9985">He Zhou</na></co>
<co c="0"><na f="z/Zhou_0001:Qiang" pid="43/3182-1">Qiang Zhou 0001</na></co>
<co c="5"><na f="z/Zhou:Wang" pid="04/8556">Wang Zhou</na></co>
<co c="0"><na f="z/Zhou:Ying" pid="14/942">Ying Zhou</na></co>
<co c="0"><na f="z/Zhuo:Cheng" pid="05/853">Cheng Zhuo</na></co>
</coauthors>
</dblpperson>

