-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod6_layer1_weights_3 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod6_layer1_weights_3 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "00111111110100110001000000011011", 
    1 => "10111101011010011011001101010011", 
    2 => "00111111010111011111000011011111", 
    3 => "00111111100010011010101110011000", 
    4 => "00111101110100100100101100100111", 
    5 => "00111110011110101001001100010111", 
    6 => "00111011011011101110001001101000", 
    7 => "10111111000010110011000010111000", 
    8 => "00111101000101011000101011010010", 
    9 => "00111111010101010100010001110110", 
    10 => "00111111010010001010010010110011", 
    11 => "00111111100101000111011011001100", 
    12 => "00111110111000011001010101110000", 
    13 => "00111111101110000110100011010100", 
    14 => "00111111011010101110000011110000", 
    15 => "00111110111100101010001011001011", 
    16 => "00111110111010100011010100000001", 
    17 => "10111101111111111010010110111100", 
    18 => "10111110000001010100010110101111", 
    19 => "00111110111011001011011000010001", 
    20 => "00111101100101011101000011100101", 
    21 => "00111110111011111011101010000010", 
    22 => "00111110001100111101000011000110", 
    23 => "00111101110111100001011000110111", 
    24 => "00111101101011011000000100010001", 
    25 => "10111101001000011000111101001000", 
    26 => "10111101110011110000000110011111", 
    27 => "10111101111000001101100101011001", 
    28 => "00111110101010110111100101000100", 
    29 => "00111111000000100110010010110000", 
    30 => "00111111101111100011100011110011", 
    31 => "00111110001010010100111101111000", 
    32 => "00111110100110000000001110010110", 
    33 => "10111101111100011011101001001100", 
    34 => "00111101011110110110010000010111", 
    35 => "10111101000100001101101100001111", 
    36 => "00111110001010101100001100100001", 
    37 => "10111100111001000100110001101010", 
    38 => "10111111001000011000101000110001", 
    39 => "10111111100000001101011100000011", 
    40 => "00111111110111000100001001101100", 
    41 => "10111111110101000011010100011010", 
    42 => "10111111011010101111100101011110", 
    43 => "00111101010101010101000010001000", 
    44 => "00111111010111000000011000000111", 
    45 => "00111111000011000111000011101100", 
    46 => "00111101000110000001111111110010", 
    47 => "10111111010101100101001101001101", 
    48 => "10111111000111010011001101110110", 
    49 => "10111111101101100011111011111000", 
    50 => "01000000000100110110100010110011", 
    51 => "10111110001101100001010001000010", 
    52 => "10111111010011100010101101011001", 
    53 => "10111111101101001101110011101111", 
    54 => "10111110110011011111100100101010", 
    55 => "00111110101010111101110100000111", 
    56 => "10111110101000111011000101101101", 
    57 => "00111110100010001110110111110010", 
    58 => "00111110101010010100100000010010", 
    59 => "00111111100011011000110011011010", 
    60 => "00111111110100010110101001100011", 
    61 => "00111110101011101001001110100001", 
    62 => "00111110010010010100010101101101", 
    63 => "00111101010100000010010000100101", 
    64 => "10111111100100001110001101010111", 
    65 => "10111110000010010011001110101110", 
    66 => "00111110110110010111011100011100", 
    67 => "00111110100011000000001001101010", 
    68 => "00111110100001001000100100011111", 
    69 => "10111110111101001000111000011100", 
    70 => "00111111010110000101000010110111", 
    71 => "00111111010001010100101001001011", 
    72 => "00111110100010010110011011010110", 
    73 => "00111110101010100100001000001111", 
    74 => "00111110100000001000001111100010", 
    75 => "10111110101111110101011101001111", 
    76 => "10111110000010011001101110110010", 
    77 => "00111110101000010101001000011000", 
    78 => "10111110011100100011010110000111", 
    79 => "10111110000001111000111100000101", 
    80 => "00111111001010111101101001111000", 
    81 => "10111101001101100001011010110000", 
    82 => "10111101110100110001101110011101", 
    83 => "00111101110110010000000101100100", 
    84 => "10111110010100101100110111101010", 
    85 => "00111110100000100111011011011010", 
    86 => "00111110101101101101110001001111", 
    87 => "10111110110011011001111010111111", 
    88 => "00111110000010000101001000010000", 
    89 => "00111101100110111000001000111111", 
    90 => "00111111010011110000110110111000", 
    91 => "10111111100101000011111110101011", 
    92 => "10111111000110101111010010000010", 
    93 => "00111101011110100100011101110110", 
    94 => "10111110110100100101100000001100", 
    95 => "00111101001000111111110011100101", 
    96 => "00111110011110111011100110100110", 
    97 => "10111111001010000010110100011111", 
    98 => "10111110111111100110110010111011", 
    99 => "00111111100111000000101000110000" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

