$date
	Sun Oct 23 03:16:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#484518
b1011 &
b1011 %
1$
b1011 !
1"
#484519
0"
#484522
b100010 &
b100010 %
#484526
b10001 &
b10001 %
#484530
b110100 &
b110100 %
#484534
b11010 &
b11010 %
#484538
b1101 &
b1101 %
#484542
b101000 &
b101000 %
#484546
b10100 &
b10100 %
#484550
b1010 &
b1010 %
#484554
b101 &
b101 %
#484558
b10000 &
b10000 %
#484562
b1000 &
b1000 %
#484566
b100 &
b100 %
#484570
b10 &
b10 %
#484574
b1 &
1#
b1 %
#484578
b0 &
b0 %
0#
0$
#1467998
b11101 &
b11101 %
1$
b11101 !
1"
#1467999
0"
#1468002
b1011000 &
b1011000 %
#1468006
b101100 &
b101100 %
#1468010
b10110 &
b10110 %
#1468014
b1011 &
b1011 %
#1468018
b100010 &
b100010 %
#1468022
b10001 &
b10001 %
#1468026
b110100 &
b110100 %
#1468030
b11010 &
b11010 %
#1468034
b1101 &
b1101 %
#1468038
b101000 &
b101000 %
#1468042
b10100 &
b10100 %
#1468046
b1010 &
b1010 %
#1468050
b101 &
b101 %
#1468054
b10000 &
b10000 %
#1468058
b1000 &
b1000 %
#1468062
b100 &
b100 %
#1468066
b10 &
b10 %
#1468070
b1 &
1#
b1 %
#1468074
b0 &
b0 %
0#
0$
#2449330
b100 &
b100 %
1$
b100 !
1"
#2449331
0"
#2449334
b10 &
b10 %
#2449338
b1 &
b1 %
1#
#2449342
b0 &
0#
b0 %
0$
#4500012
